Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Tue Nov  4 00:51:34 2025


Cell Usage:
GTP_CLKBUFG                   3 uses
GTP_CLKBUFM                   1 use
GTP_CLKBUFR                   2 uses
GTP_CLKPD                     1 use
GTP_DDC_E2                    5 uses
GTP_DFF                    1552 uses
GTP_DFF_C                  2486 uses
GTP_DFF_CE                 2577 uses
GTP_DFF_E                  2327 uses
GTP_DFF_P                    85 uses
GTP_DFF_PE                   31 uses
GTP_DFF_R                   188 uses
GTP_DFF_RE                  777 uses
GTP_DFF_S                     3 uses
GTP_DFF_SE                   15 uses
GTP_DLL_E2                    2 uses
GTP_DRM18K_E1                50 uses
GTP_GPLL                      3 uses
GTP_GRS                       1 use
GTP_HSSTLP_LANE               2 uses
GTP_HSSTLP_PLL                1 use
GTP_INV                      81 uses
GTP_IOCLKDIV_E2               1 use
GTP_IOCLKDIV_E3               2 uses
GTP_IODELAY_E2               41 uses
GTP_ISERDES_E2               16 uses
GTP_LUT1                    167 uses
GTP_LUT2                    152 uses
GTP_LUT3                    150 uses
GTP_LUT4                    493 uses
GTP_LUT5                    559 uses
GTP_LUT6                   2664 uses
GTP_LUT6CARRY              1156 uses
GTP_LUT6D                  1996 uses
GTP_MUX2LUT7                154 uses
GTP_MUX2LUT8                  3 uses
GTP_OSERDES_E2               55 uses
GTP_PCIEGEN2                  1 use
GTP_PPLL                      2 uses
GTP_RAM32X1DP                 7 uses
GTP_RAM32X2DP               356 uses
GTP_RAM64X1DP               694 uses
GTP_ROM64X1                   5 uses
axi_crossbar_wrap_3x1         1 use
axi_ctrl_outside              1 use
axi_id_convertor              1 use
npu_top_vcs                   1 use

I/O ports: 64
GTP_INBUF                  15 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  2 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 8399 of 66600 (12.61%)
	LUTs as dram: 1057 of 19900 (5.31%)
	LUTs as logic: 7342
Total Registers: 10041 of 133200 (7.54%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 25.0 of 155 (16.13%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 67 of 285 (23.51%)


Overview of Control Sets:

Number of unique control sets : 338

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 3                 1
  [2, 4)      | 40       | 13                27
  [4, 6)      | 56       | 43                13
  [6, 8)      | 40       | 23                17
  [8, 10)     | 59       | 25                34
  [10, 12)    | 20       | 1                 19
  [12, 14)    | 17       | 7                 10
  [14, 16)    | 20       | 13                7
  [16, Inf)   | 82       | 41                41
--------------------------------------------------------------
  The maximum fanout: 1456
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 1552
  NO              NO                YES                2571
  NO              YES               NO                 191
  YES             NO                NO                 2327
  YES             NO                YES                2608
  YES             YES               NO                 792
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file OV_NPU_PCIe_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                 | LUT      | FF        | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| OV_NPU_PCIe                                                      | 8399     | 10041     | 1057                | 0       | 25      | 0       | 0          | 1       | 1              | 2                    | 7           | 0                  | 3        | 0        | 0.5        | 67     | 0         | 0          | 1156          | 0            | 154          | 3            | 1         | 0            | 2        | 3        | 0          | 0             | 3        
| + ch0_image_reshape                                              | 34       | 44        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 27            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + cmos2_8_16bit                                                  | 5        | 82        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 2             | 0            | 0            | 0            | 0         | 0            | 0        | 1        | 0          | 0             | 0        
| + coms2_reg_config                                               | 45       | 35        | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 10            | 0            | 2            | 1            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u1                                                           | 20       | 9         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 2            | 1            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + pcie_img_select_inst                                           | 311      | 684       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 128          | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + pll_inst                                                       | 0        | 0         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + power_on_delay_inst                                            | 41       | 37        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 35            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_ips2l_pcie_dma                                               | 2630     | 2628      | 566                 | 0       | 16      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 311           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_ips2l_pcie_dma_controller                                  | 39       | 190       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 20            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_ips2l_pcie_dma_rx_top                                      | 612      | 958       | 0                   | 0       | 16      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + ips2l_pcie_dma_bar0                                        | 132      | 2         | 0                   | 0       | 16      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_sdpram_ips2l_pcie_dma_ram                        | 132      | 2         | 0                   | 0       | 16      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_ips2l_pcie_dma_tlp_rcv                                   | 134      | 501       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_mwr_wr_ctrl                                              | 196      | 455       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ips2l_pcie_dma_mwr_wr_ctrl                               | 196      | 455       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_ips2l_pcie_dma_tx_top                                      | 1979     | 1480      | 566                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 269           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_ips2l_pcie_dma_cpld_tx_ctrl                              | 249      | 275       | 54                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 55            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_cpld_req_fifo                                          | 74       | 75        | 54                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + genblk1.pgs_pciex4_fifo                                | 72       | 20        | 54                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ipm_distributed_sdpram_distributed_fifo              | 54       | 0         | 54                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + pgs_pciex4_fifo_ctrl                                 | 18       | 20        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_ips2l_pcie_dma_mrd_tx_ctrl                               | 317      | 256       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 77            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_ips2l_pcie_dma_mwr_tx_ctrl                               | 245      | 219       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 73            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_ips2l_pcie_dma_tx_cpld_rd_ctrl                           | 566      | 349       | 256                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 26            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_ips2l_pcie_dma_cpld_rd_ctrl                            | 566      | 349       | 256                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 26            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_mwr_data_rd_fifo                                     | 341      | 152       | 256                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + genblk1.pgs_pciex4_fifo                              | 340      | 23        | 256                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + ipm_distributed_sdpram_distributed_fifo            | 321      | 0         | 256                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + pgs_pciex4_fifo_ctrl                               | 19       | 23        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_ips2l_pcie_dma_tx_mwr_rd_ctrl                            | 602      | 381       | 256                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 38            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_ips2l_pcie_dma_mwr_rd_ctrl                             | 573      | 349       | 256                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 26            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_mwr_data_rd_fifo                                     | 345      | 152       | 256                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + genblk1.pgs_pciex4_fifo                              | 343      | 23        | 256                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + ipm_distributed_sdpram_distributed_fifo            | 321      | 0         | 256                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + pgs_pciex4_fifo_ctrl                               | 22       | 23        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_ips2l_pcie_wrap                                              | 526      | 533       | 0                   | 0       | 8.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 0      | 0         | 0          | 101           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 1        
|   + U_IPS2L_PCIE_TOP                                             | 526      | 533       | 0                   | 0       | 8.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 0      | 0         | 0          | 101           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 1        
|     + U_IPS2L_HSSTLP_PCIE_SOFT_PHY                               | 483      | 436       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 0      | 0         | 0          | 101           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 1        
|       + genblk4.rdata_proc_1                                     | 26       | 39        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + hsst_ch_ready_sync[0].hsst_pciex4_sync_hsst_ch_ready     | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + hsst_ch_ready_sync[1].hsst_pciex4_sync_hsst_ch_ready     | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + hsst_pciex4_rst                                          | 330      | 243       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 101           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ext_rstn_debounce                                      | 21       | 17        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 17            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + hsst_rx_rst_mcrsw                                      | 193      | 148       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 35            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + genblk1[0].hsst_rst4mcrsw_rx_init                    | 42       | 37        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 2             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + cdr_align_multi_sw_sync                            | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + loss_signal_multi_sw_sync                          | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + rx_rst_initfsm_multi_sw_lane                       | 42       | 31        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 2             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + word_align_multi_sw_sync                           | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + genblk1[1].hsst_rst4mcrsw_rx_init                    | 44       | 37        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 4             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + cdr_align_multi_sw_sync                            | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + loss_signal_multi_sw_sync                          | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + rx_rst_initfsm_multi_sw_lane                       | 44       | 31        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 4             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + word_align_multi_sw_sync                           | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + genblk1[2].hsst_rst4mcrsw_rx_init                    | 10       | 14        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + loss_signal_multi_sw_sync                          | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + rx_rst_initfsm_multi_sw_lane                       | 10       | 12        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + genblk1[3].hsst_rst4mcrsw_rx_init                    | 9        | 11        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + rx_rst_initfsm_multi_sw_lane                       | 9        | 11        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + rx_rst_fsm_multi_sw_lane                             | 81       | 49        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 29            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + hsst_tx_rst_mcrsw                                      | 116      | 76        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 49            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + pll_lock_multi_sw_deb                                | 22       | 15        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 11            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + pll_lock_multi_sw_sync                               | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + pll_lock_multi_sw_wtchdg                             | 21       | 21        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + tx_rst_fsm_multi_sw_lane                             | 73       | 38        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 20            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + rate_multi_sw_sync                                     | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + hsst_pciex4_sync_rate_done                               | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + phy_rstn_sync                                            | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + rdata_proc_0                                             | 26       | 39        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + x2.GTP_HSST_2LANE_TOP                                    | 0        | 0         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_GTP_HSSTLP_WRAPPER                                   | 0        | 0         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_IPS2L_PCIE_HARD_CTRL                                     | 43       | 97        | 0                   | 0       | 8.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_APB2DBI                                                | 1        | 0         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_IPS2L_PCIE_CFG_SPACE_INIT                              | 17       | 16        | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + pcie2_iip_exrcvdata_rams                                 | 0        | 0         | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_sdpram_rcv_data_ram                            | 0        | 0         | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + pcie2_iip_exrcvhdr_rams                                  | 0        | 0         | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_sdpram_rcv_header_ram                          | 0        | 0         | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + pcie2_iip_exretry_rams                                   | 0        | 0         | 0                   | 0       | 4       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipml_spram_retry_data_ram                            | 0        | 0         | 0                   | 0       | 4       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + tx_rst_done_sync                                         | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_pcie_seio                                              | 4        | 8         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_system_top                                                   | 4653     | 5931      | 491                 | 0       | 0       | 0       | 0          | 0       | 1              | 2                    | 7           | 0                  | 2        | 0        | 0          | 48     | 0         | 0          | 637           | 0            | 24           | 2            | 1         | 0            | 2        | 2        | 0          | 0             | 2        
|   + ddr_npu                                                      | 4653     | 5931      | 491                 | 0       | 0       | 0       | 0          | 0       | 1              | 2                    | 7           | 0                  | 2        | 0        | 0          | 48     | 0         | 0          | 637           | 0            | 24           | 2            | 1         | 0            | 2        | 2        | 0          | 0             | 2        
|     + u_ddrphy_top                                               | 2097     | 2039      | 0                   | 0       | 0       | 0       | 0          | 0       | 1              | 2                    | 7           | 0                  | 2        | 0        | 0          | 48     | 0         | 0          | 288           | 0            | 2            | 0            | 1         | 0            | 2        | 2        | 0          | 0             | 2        
|       + ddrphy_calib_top                                         | 408      | 402       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 64            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_calib_mux                                       | 39       | 23        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_eyecal                                          | 37       | 33        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_init                                            | 118      | 100       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 47            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_main_ctrl                                       | 18       | 22        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_rst_gpll_phase_adj_finish_sync                     | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_wrlvl_done_sync                                    | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + u_wrlvl_trained_flag_sync                            | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_rdcal                                           | 100      | 70        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_upcal                                           | 9        | 14        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_wrcal                                           | 51       | 100       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 17            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_wrlvl                                           | 34       | 39        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_check_ppll_out_sync_point                         | 49       | 55        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 34            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_check_out_sync_point_begin_sync                      | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_rst_gpll_phase_adj_finish_sync                       | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_wrlvl_step_fix_sync                                  | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_cpd_ctrl                                          | 41       | 51        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 9             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_dfi                                               | 291      | 195       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_dll_update_ctrl                                   | 29       | 34        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 20            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_gate_update_ctrl                                  | 1        | 16        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + dqift_dqs_group[0].ddrphy_drift_ctrl                   | 1        | 8         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + dqift_dqs_group[1].ddrphy_drift_ctrl                   | 0        | 8         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_gpll                                              | 0        | 0         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_info                                              | 61       | 60        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_reset_ctrl                                        | 71       | 83        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 24            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_pll_lock_debounce                               | 36       | 22        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 20            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_ddrphy_rstn_sync                                     | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_dll_rst_sync                                         | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_slice_top                                         | 1112     | 1082      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 2                    | 7           | 0                  | 0        | 0        | 0          | 48     | 0         | 0          | 128           | 0            | 2            | 0            | 0         | 0            | 2        | 2        | 0          | 0             | 0        
|         + ddrphy_control_path_adj                                | 52       | 22        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_data_slice_dqs_gate_cal                         | 150      | 81        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_dqs_gate_coarse_cal                           | 69       | 38        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_gatecal                                       | 80       | 43        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 16            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_data_slice_wrcal                                | 127      | 134       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 29            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_dqsi_rdel_cal                                   | 287      | 226       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 83            | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + ddrphy_slice_rddata_align                              | 1        | 130       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + i_dqs_bank[0].ddrphy_ppll                              | 0        | 0         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 1        | 0        | 0          | 0             | 0        
|         + i_dqs_bank[1].ddrphy_ppll                              | 0        | 0         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 1        | 0        | 0          | 0             | 0        
|         + i_dqs_group[0].ddrphy_data_slice                       | 243      | 247       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 2           | 0                  | 0        | 0        | 0          | 11     | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_wrlvl                              | 47       | 68        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_dqs_rddata_align                              | 97       | 111       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_wdata_path_adj                                | 85       | 68        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + i_dqs_group[1].ddrphy_data_slice                       | 244      | 240       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 2           | 0                  | 0        | 0        | 0          | 11     | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_data_slice_wrlvl                              | 53       | 68        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_dqs_rddata_align                              | 100      | 108       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ddrphy_wdata_path_adj                                | 85       | 64        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_wrlvl_trained_flag_sync                              | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + ddrphy_training_ctrl                                     | 4        | 8         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + rst_clk_gpll                                             | 0        | 0         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_ddrphy_cpd_rstn_sync                                   | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_ddrphy_rst_seq_rstn_sync                               | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_dll_freeze_sync                                        | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_dll_update_n_sync                                      | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_ips2l_ddrphy_cpd_lock                                  | 4        | 8         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + u_ips2l_ddrphy_rst_clk_phase_adj                         | 25       | 37        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 9             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_dll_update_req_rst_ctrl_sync                         | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_find_out_sync_point_sync                             | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_gpll_phase_adj_req_sync                              | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + u_terminate_rst_clk_phase_adj_sync                     | 0        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_ips_ddrc_top                                             | 2556     | 3892      | 491                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 349           | 0            | 22           | 2            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + mcdq_axi_mc                                              | 1668     | 2606      | 450                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 309           | 0            | 15           | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_axi_channel0                                      | 1517     | 2118      | 450                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 269           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_axi_bresp_buf                                   | 48       | 27        | 5                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_axi_bresp_fifo                                   | 48       | 27        | 5                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_fifo                           | 47       | 17        | 5                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 47       | 17        | 5                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 5        | 0         | 5                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 41       | 17        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_axi_buf                                         | 286      | 588       | 121                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 40            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_axi_rdcmd_fifo                                   | 57       | 64        | 24                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_fifo                           | 55       | 15        | 24                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 55       | 15        | 24                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 24       | 0         | 24                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 30       | 15        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_axi_wrcmd_fifo                                   | 59       | 64        | 24                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_fifo                           | 56       | 15        | 24                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 56       | 15        | 24                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 24       | 0         | 24                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 31       | 15        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_wdata_fifo                                       | 167      | 218       | 73                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + fifo_loop[0].ips2l_distributed_fifo_data         | 48       | 15        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 48       | 15        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 31       | 15        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + fifo_loop[1].ips2l_distributed_fifo_data         | 30       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 30       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 14       | 14        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + fifo_loop[2].ips2l_distributed_fifo_data         | 31       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 31       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 14       | 14        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + fifo_loop[3].ips2l_distributed_fifo_data         | 31       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 31       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 14       | 14        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_fifo_wstrb0                    | 24       | 14        | 9                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 24       | 14        | 9                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 9        | 0         | 9                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 14       | 14        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_axi_rdata_align                                 | 710      | 1007      | 232                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 126           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_axi_rdcmd_align_fifo                             | 53       | 57        | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_fifo                           | 50       | 15        | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 50       | 15        | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 20       | 0         | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 29       | 15        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_axi_rdcmd_back_fifo                              | 49       | 44        | 15                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_fifo                           | 46       | 15        | 15                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 46       | 15        | 15                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 15       | 0         | 15                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 30       | 15        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_mcdq_axi_rdata_arrange                           | 511      | 827       | 197                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 55            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_axi_rdata_fifo                                 | 164      | 211       | 69                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + fifo_loop[0].ips2l_distributed_fifo_data       | 48       | 15        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_distributed_fifo_v1_0| 48       | 15        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_ips2l_distributed_fifo_ctr               | 31       | 15        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + fifo_loop[1].ips2l_distributed_fifo_data       | 31       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_distributed_fifo_v1_0| 31       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_ips2l_distributed_fifo_ctr               | 15       | 14        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + fifo_loop[2].ips2l_distributed_fifo_data       | 31       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_distributed_fifo_v1_0| 31       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_ips2l_distributed_fifo_ctr               | 15       | 14        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + fifo_loop[3].ips2l_distributed_fifo_data       | 31       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_distributed_fifo_v1_0| 31       | 14        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_ips2l_distributed_fifo_ctr               | 15       | 14        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + ips2l_distributed_fifo                         | 20       | 14        | 5                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_distributed_fifo_v1_0| 20       | 14        | 5                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + ips2l_distributed_sdpram_distributed_fifo_v1_0| 5        | 0         | 5                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_ips2l_distributed_fifo_ctr               | 15       | 14        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_axi_rdata_mac_fifo0                            | 247      | 201       | 128                 | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 28            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + fifo_loop[0].ips2l_distributed_fifo            | 62       | 18        | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_distributed_fifo_v1_0| 62       | 18        | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + ips2l_distributed_sdpram_distributed_fifo_v1_0| 32       | 0         | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_ips2l_distributed_fifo_ctr               | 29       | 18        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + fifo_loop[1].ips2l_distributed_fifo            | 61       | 18        | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_distributed_fifo_v1_0| 61       | 18        | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + ips2l_distributed_sdpram_distributed_fifo_v1_0| 32       | 0         | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_ips2l_distributed_fifo_ctr               | 28       | 18        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + fifo_loop[2].ips2l_distributed_fifo            | 61       | 18        | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_distributed_fifo_v1_0| 61       | 18        | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + ips2l_distributed_sdpram_distributed_fifo_v1_0| 32       | 0         | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_ips2l_distributed_fifo_ctr               | 28       | 18        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + fifo_loop[3].ips2l_distributed_fifo            | 61       | 18        | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_distributed_fifo_v1_0| 61       | 18        | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + ips2l_distributed_sdpram_distributed_fifo_v1_0| 32       | 0         | 32                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                     + u_ips2l_distributed_fifo_ctr               | 28       | 18        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 7             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_axi_rdata_mac_fifo1                            | 70       | 261       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_axi_wdata_align                                 | 473      | 496       | 92                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 81            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_axi_wdata_align_fifo                             | 208      | 227       | 72                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 34            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + fifo_loop[0].ips2l_distributed_fifo_data         | 57       | 17        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 57       | 17        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 40       | 17        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + fifo_loop[1].ips2l_distributed_fifo_data         | 39       | 16        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 39       | 16        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 22       | 16        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + fifo_loop[2].ips2l_distributed_fifo_data         | 39       | 16        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 39       | 16        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 22       | 16        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + fifo_loop[3].ips2l_distributed_fifo_data         | 39       | 16        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 39       | 16        | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 16       | 0         | 16                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 22       | 16        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_fifo_wstrb0                    | 31       | 16        | 8                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 31       | 16        | 8                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 8        | 0         | 8                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 22       | 16        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 3             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_axi_wrcmd_align_fifo                             | 52       | 56        | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_fifo                           | 49       | 15        | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_distributed_fifo_v1_0 | 49       | 15        | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + ips2l_distributed_sdpram_distributed_fifo_v1_0| 20       | 0         | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                   + u_ips2l_distributed_fifo_ctr                 | 28       | 15        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_axi_cmd_arb                                       | 151      | 349       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 40            | 0            | 15           | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_axi_dec                                         | 118      | 288       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 40            | 0            | 15           | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_user_cmd_fifo                                    | 18       | 121       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + mcdq_mac_top                                             | 888      | 1286      | 41                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 40            | 0            | 7            | 2            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_calib_delay                                       | 0        | 46        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_cfg_apb                                           | 0        | 1         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_dcd_top                                           | 133      | 148       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_dcd_bm                                          | 95       | 76        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 12            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + mcdq_dcd_rowaddr                                   | 15       | 8         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_dcd_sm                                          | 38       | 72        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 1            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_dcp_top                                           | 546      | 584       | 40                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 28            | 0            | 6            | 2            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_dcp_back_ctrl                                   | 356      | 389       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 6            | 2            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + PRE_PASS_LOOP[0].timing_pre_pass                   | 11       | 10        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + PRE_PASS_LOOP[1].timing_pre_pass                   | 11       | 10        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + PRE_PASS_LOOP[2].timing_pre_pass                   | 11       | 10        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + PRE_PASS_LOOP[3].timing_pre_pass                   | 11       | 10        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + PRE_PASS_LOOP[4].timing_pre_pass                   | 11       | 10        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + PRE_PASS_LOOP[5].timing_pre_pass                   | 11       | 10        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + PRE_PASS_LOOP[6].timing_pre_pass                   | 11       | 10        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + PRE_PASS_LOOP[7].timing_pre_pass                   | 11       | 10        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRC_LOOP[0].trc_timing                             | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRC_LOOP[1].trc_timing                             | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRC_LOOP[2].trc_timing                             | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRC_LOOP[3].trc_timing                             | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRC_LOOP[4].trc_timing                             | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRC_LOOP[5].trc_timing                             | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRC_LOOP[6].trc_timing                             | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRC_LOOP[7].trc_timing                             | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRDA2ACT_LOOP[0].trda2act_timing                   | 4        | 5         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRDA2ACT_LOOP[1].trda2act_timing                   | 5        | 5         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRDA2ACT_LOOP[2].trda2act_timing                   | 5        | 5         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRDA2ACT_LOOP[3].trda2act_timing                   | 5        | 5         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRDA2ACT_LOOP[4].trda2act_timing                   | 5        | 5         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRDA2ACT_LOOP[5].trda2act_timing                   | 5        | 5         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRDA2ACT_LOOP[6].trda2act_timing                   | 5        | 5         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TRDA2ACT_LOOP[7].trda2act_timing                   | 5        | 5         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TWRA2ACT_LOOP[0].twra2act_timing                   | 5        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TWRA2ACT_LOOP[1].twra2act_timing                   | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TWRA2ACT_LOOP[2].twra2act_timing                   | 5        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TWRA2ACT_LOOP[3].twra2act_timing                   | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TWRA2ACT_LOOP[4].twra2act_timing                   | 5        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TWRA2ACT_LOOP[5].twra2act_timing                   | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TWRA2ACT_LOOP[6].twra2act_timing                   | 6        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + TWRA2ACT_LOOP[7].twra2act_timing                   | 5        | 6         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + mcdq_timing_rd_pass                                | 9        | 7         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + tfaw_timing                                        | 15       | 15        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + TFAW_LOOP[0].mcdq_tfaw                           | 4        | 4         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + TFAW_LOOP[1].mcdq_tfaw                           | 4        | 4         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + TFAW_LOOP[2].mcdq_tfaw                           | 4        | 4         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + timing_act2wr_pass                                 | 1        | 2         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + timing_act_pass                                    | 21       | 9         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + timing_prea_pass                                   | 8        | 9         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + timing_ref_pass                                    | 17       | 9         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + timing_wr_pass                                     | 10       | 9         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_dcp_buf                                         | 163      | 147       | 40                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 28            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + A_ips2l_distributed_fifo                           | 52       | 15        | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_ips2l_distributed_fifo_distributed_fifo_v1_0   | 52       | 15        | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + ips2l_distributed_sdpram_distributed_fifo_v1_0 | 20       | 0         | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_ctr                   | 31       | 15        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + B_ips2l_distributed_fifo                           | 52       | 15        | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_ips2l_distributed_fifo_distributed_fifo_v1_0   | 52       | 15        | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + ips2l_distributed_sdpram_distributed_fifo_v1_0 | 20       | 0         | 20                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|                 + u_ips2l_distributed_fifo_ctr                   | 31       | 15        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 14            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_dcp_out                                         | 27       | 48        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_dfi                                               | 47       | 88        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + mcdq_wdatapath                                         | 162      | 419       | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + ips2l_distributed_fifo                               | 16       | 14        | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|             + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 16       | 14        | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + ips2l_distributed_sdpram_distributed_fifo_v1_0   | 1        | 0         | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|               + u_ips2l_distributed_fifo_ctr                     | 15       | 14        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mc3q_wdp_dcp                                         | 0        | 1         | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + mcdq_wdp_align                                       | 145      | 257       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                                                                                                             
************************************************************************************************************************************************************************************************************************************************************************************************************
                                                                                                                           Clock   Non-clock                                                                                                                                                                
 Clock                                                         Period       Waveform            Type                       Loads       Loads  Sources                                                                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 ref_clk                                                       40.0000      {0.0000 20.0000}    Declared                       0           6  {free_clk}                                                                                                                                                    
   rst_clk                                                     40.0000      {0.0000 20.0000}    Generated (ref_clk)          225           0  {u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0}                                                                                               
   ddrphy_sysclk                                               7.6190       {0.0000 3.8090}     Generated (ref_clk)         6199           5  {u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0}                                                                                                
   phy_dq_clk_0                                                0.9524       {0.0000 0.4760}     Generated (ref_clk)           35           1  {u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY}                                                               
     phy_dq_sysclk_0                                           7.6190       {1.9040 5.7140}     Generated (phy_dq_clk_0)      35           0  {u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT}                                                                
   phy_dq_clk_1                                                0.9524       {0.0000 0.4760}     Generated (ref_clk)           42           3  {u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY}                                                               
     phy_dq_sysclk_1                                           7.6190       {1.9040 5.7140}     Generated (phy_dq_clk_1)      44           0  {u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT}                                                                
   ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred                    20.0000      {0.0000 10.0000}    Generated (ref_clk)           49           0  {pll_inst/u_gpll/CLKOUT2}                                                                                                                                     
 pclk                                                          4.0000       {0.0000 2.0000}     Declared                     107           3  {u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC} 
 pclk_div2                                                     8.0000       {0.0000 4.0000}     Declared                    4202           4  {u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC} 
 ref_clk1                                                      10.0000      {0.0000 5.0000}     Declared                     249           0  {u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT}                                                                            
 cmos2_pclk                                                    11.9000      {0.0000 5.9500}     Declared                      61           1  {cmos2_pclk}                                                                                                                                                  
   cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred  23.8000      {0.0000 11.9000}    Generated (cmos2_pclk)        95           4  {cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT}                                                                                                                      
============================================================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               ref_clk                                   
 rst_clk                       asynchronous               rst_clk                                   
 phy_dq_clk_0                  asynchronous               phy_dq_clk_0                              
 phy_dq_clk_1                  asynchronous               phy_dq_clk_1                              
 group_1                       asynchronous               pclk                                      
 group_2                       asynchronous               pclk_div2                                 
 group_3                       asynchronous               ref_clk1                                  
 clock_group_0                 asynchronous               cmos2_pclk                                
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 rst_clk                    25.0000 MHz    360.6203 MHz        40.0000         2.7730         37.227
 ddrphy_sysclk             131.2500 MHz    139.3331 MHz         7.6190         7.1770          0.442
 pclk                      250.0000 MHz    322.1649 MHz         4.0000         3.1040          0.896
 pclk_div2                 125.0000 MHz    131.1132 MHz         8.0000         7.6270          0.373
 ref_clk1                  100.0000 MHz    276.1668 MHz        10.0000         3.6210          6.379
 cmos2_pclk                 84.0336 MHz    546.4481 MHz        11.9000         1.8300         10.070
 ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
                            50.0000 MHz    373.6921 MHz        20.0000         2.6760         17.324
 cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                            42.0168 MHz    420.1681 MHz        23.8000         2.3800         21.420
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                     37.227       0.000              0            308
 ddrphy_sysclk          ddrphy_sysclk                0.442       0.000              0          12057
 phy_dq_sysclk_1        ddrphy_sysclk                4.522       0.000              0            130
 phy_dq_sysclk_0        ddrphy_sysclk                5.761       0.000              0              1
 ddrphy_sysclk          phy_dq_sysclk_0              3.803       0.000              0            196
 ddrphy_sysclk          phy_dq_sysclk_1              3.982       0.000              0            210
 pclk                   pclk                         0.896       0.000              0           1022
 pclk_div2              pclk_div2                    0.373       0.000              0          12540
 ref_clk1               ref_clk1                     6.379       0.000              0            379
 cmos2_pclk             cmos2_pclk                  10.070       0.000              0             79
 ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
                        ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
                                                    17.324       0.000              0            113
 ddrphy_sysclk          ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
                                                    -5.362    -107.240             20             20
 cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.420       0.000              0            141
 ddrphy_sysclk          cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -6.657    -288.804             44             44
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                      0.507       0.000              0            308
 ddrphy_sysclk          ddrphy_sysclk               -0.004      -2.336            584          12057
 phy_dq_sysclk_1        ddrphy_sysclk                0.542       0.000              0            130
 phy_dq_sysclk_0        ddrphy_sysclk                0.320       0.000              0              1
 ddrphy_sysclk          phy_dq_sysclk_0              0.374       0.000              0            196
 ddrphy_sysclk          phy_dq_sysclk_1             -0.765     -14.268             26            210
 pclk                   pclk                         0.619       0.000              0           1022
 pclk_div2              pclk_div2                    0.324       0.000              0          12540
 ref_clk1               ref_clk1                     0.619       0.000              0            379
 cmos2_pclk             cmos2_pclk                   0.419       0.000              0             79
 ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
                        ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
                                                     0.706       0.000              0            113
 ddrphy_sysclk          ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
                                                     5.504       0.000              0             20
 cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.619       0.000              0            141
 ddrphy_sysclk          cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     5.826       0.000              0             44
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                     38.758       0.000              0            222
 ddrphy_sysclk          ddrphy_sysclk                5.474       0.000              0           1738
 pclk                   pclk                         2.938       0.000              0             69
 pclk_div2              pclk_div2                    3.595       0.000              0           2908
 ref_clk1               ref_clk1                     8.061       0.000              0            227
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                rst_clk                      0.893       0.000              0            222
 ddrphy_sysclk          ddrphy_sysclk                0.376       0.000              0           1738
 pclk                   pclk                         0.868       0.000              0             69
 pclk_div2              pclk_div2                    3.281       0.000              0           2908
 ref_clk1               ref_clk1                     0.652       0.000              0            227
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 rst_clk                                            19.800       0.000              0            224
 ddrphy_sysclk                                       3.609       0.000              0           6198
 phy_dq_clk_0                                        0.011       0.000              0             35
 phy_dq_sysclk_0                                     1.659       0.000              0             35
 phy_dq_clk_1                                        0.011       0.000              0             42
 phy_dq_sysclk_1                                     2.209       0.000              0             44
 pclk                                                1.040       0.000              0            103
 pclk_div2                                           3.040       0.000              0           4197
 ref_clk1                                            4.800       0.000              0            246
 cmos2_pclk                                          5.750       0.000              0             61
 ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred            9.800       0.000              0             49
 cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.700       0.000              0             95
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/CE (GTP_DFF_PE)
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       5.239 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.519       5.758         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/I0 (GTP_LUT6)
                                   td                    0.143       5.901 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       6.368         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N225
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/I4 (GTP_LUT6)
                                   td                    0.117       6.485 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       6.870         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/_N85618
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N325/I0 (GTP_LUT5)
                                   td                    0.096       6.966 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N325/Z (GTP_LUT5)
                                   net (fanout=10)       0.467       7.433         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N325
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/CE (GTP_DFF_PE)

 Data arrival time                                                   7.433         Logic Levels: 3  
                                                                                   Logic: 0.559ns(23.321%), Route: 1.838ns(76.679%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 free_clk                                                0.000      40.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      40.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      40.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424      42.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      42.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      43.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      43.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100      45.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      45.036                          
 clock uncertainty                                      -0.150      44.886                          

 Setup time                                             -0.226      44.660                          

 Data required time                                                 44.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.660                          
 Data arrival time                                                   7.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[1]/CE (GTP_DFF_CE)
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       5.239 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.519       5.758         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/I0 (GTP_LUT6)
                                   td                    0.143       5.901 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       6.368         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N225
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/I4 (GTP_LUT6)
                                   td                    0.117       6.485 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       6.870         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/_N85618
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N325/I0 (GTP_LUT5)
                                   td                    0.096       6.966 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N325/Z (GTP_LUT5)
                                   net (fanout=10)       0.467       7.433         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N325
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.433         Logic Levels: 3  
                                                                                   Logic: 0.559ns(23.321%), Route: 1.838ns(76.679%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 free_clk                                                0.000      40.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      40.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      40.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424      42.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      42.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      43.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      43.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100      45.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      45.036                          
 clock uncertainty                                      -0.150      44.886                          

 Setup time                                             -0.226      44.660                          

 Data required time                                                 44.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.660                          
 Data arrival time                                                   7.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/CE (GTP_DFF_CE)
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       5.239 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.519       5.758         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/time_out [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/I0 (GTP_LUT6)
                                   td                    0.143       5.901 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N225_6/Z (GTP_LUT6)
                                   net (fanout=3)        0.467       6.368         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N225
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/I4 (GTP_LUT6)
                                   td                    0.117       6.485 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N320_1_3/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       6.870         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/_N85618
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N325/I0 (GTP_LUT5)
                                   td                    0.096       6.966 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N325/Z (GTP_LUT5)
                                   net (fanout=10)       0.467       7.433         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N325
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.433         Logic Levels: 3  
                                                                                   Logic: 0.559ns(23.321%), Route: 1.838ns(76.679%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 free_clk                                                0.000      40.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      40.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      40.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424      42.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      42.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      43.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      43.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100      45.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      45.036                          
 clock uncertainty                                      -0.150      44.886                          

 Setup time                                             -0.226      44.660                          

 Data required time                                                 44.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.660                          
 Data arrival time                                                   7.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_EN (GTP_GPLL)
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/CLK (GTP_DFF_C)

                                   tco                   0.185       5.221 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_en/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       5.606         u_system_top/ddr_npu/u_ddrphy_top/gpll_dps_en
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_EN (GTP_GPLL)

 Data arrival time                                                   5.606         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_CLK (GTP_GPLL)
 clock pessimism                                         0.000       5.036                          
 clock uncertainty                                       0.000       5.036                          

 Hold time                                               0.063       5.099                          

 Data required time                                                  5.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.099                          
 Data arrival time                                                   5.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_DIR (GTP_GPLL)
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/CLK (GTP_DFF_C)

                                   tco                   0.185       5.221 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/gpll_dps_dir/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437       5.658         u_system_top/ddr_npu/u_ddrphy_top/gpll_dps_dir
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_DIR (GTP_GPLL)

 Data arrival time                                                   5.658         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/DPS_CLK (GTP_GPLL)
 clock pessimism                                         0.000       5.036                          
 clock uncertainty                                       0.000       5.036                          

 Hold time                                               0.063       5.099                          

 Data required time                                                  5.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.099                          
 Data arrival time                                                   5.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       5.221 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       5.606         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r1 [0]
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.606         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.036                          
 clock uncertainty                                       0.000       5.036                          

 Hold time                                              -0.049       4.987                          

 Data required time                                                  4.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.987                          
 Data arrival time                                                   5.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.673
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.203      10.204 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=305)      1.235      11.439         u_system_top/ddr_npu/u_ddrphy_top/calib_done
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N16_3/I2 (GTP_LUT6D)
                                   td                    0.096      11.535 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N16_3/Z (GTP_LUT6D)
                                   net (fanout=2)        0.437      11.972         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_4/I5 (GTP_LUT6)
                                   td                    0.074      12.046 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_4/Z (GTP_LUT6)
                                   net (fanout=1)        0.385      12.431         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/_N87180
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_5/I0 (GTP_LUT6)
                                   td                    0.074      12.505 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_5/Z (GTP_LUT6)
                                   net (fanout=2)        0.437      12.942         u_system_top/ddr_npu/u_ddrphy_top/read_cmd [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/I1 (GTP_LUT3)
                                   td                    0.179      13.121 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/Z (GTP_LUT3)
                                   net (fanout=6)        0.519      13.640         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_12[0]/I3 (GTP_LUT6D)
                                   td                    0.096      13.736 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_12[0]/Z (GTP_LUT6D)
                                   net (fanout=1)        0.385      14.121         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N18641
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_17[0]/I1 (GTP_LUT6)
                                   td                    0.085      14.206 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_17[0]/Z (GTP_LUT6)
                                   net (fanout=2)        0.437      14.643         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]_1/I5 (GTP_LUT6)
                                   td                    0.074      14.717 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]_1/Z (GTP_LUT6)
                                   net (fanout=4)        0.489      15.206         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N80244
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]/I0 (GTP_LUT2)
                                   td                    0.224      15.430 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]/Z (GTP_LUT2)
                                   net (fanout=9)        0.549      15.979         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N145_0_6[3]/I5 (GTP_LUT6)
                                   td                    0.074      16.053 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N145_0_6[3]/Z (GTP_LUT6)
                                   net (fanout=2)        0.437      16.490         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N18468
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N145_0_15[1]/I2 (GTP_LUT6)
                                   td                    0.074      16.564 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N145_0_15[1]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000      16.564         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)

 Data arrival time                                                  16.564         Logic Levels: 10 
                                                                                   Logic: 1.253ns(19.092%), Route: 5.310ns(80.908%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338      14.704 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.024         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.192 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.292         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.292                          
 clock uncertainty                                      -0.150      17.142                          

 Setup time                                             -0.136      17.006                          

 Data required time                                                 17.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.006                          
 Data arrival time                                                  16.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/D (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.673
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.203      10.204 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=305)      1.235      11.439         u_system_top/ddr_npu/u_ddrphy_top/calib_done
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N16_3/I2 (GTP_LUT6D)
                                   td                    0.096      11.535 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N16_3/Z (GTP_LUT6D)
                                   net (fanout=2)        0.437      11.972         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_4/I5 (GTP_LUT6)
                                   td                    0.074      12.046 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_4/Z (GTP_LUT6)
                                   net (fanout=1)        0.385      12.431         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/_N87180
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_5/I0 (GTP_LUT6)
                                   td                    0.074      12.505 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_5/Z (GTP_LUT6)
                                   net (fanout=2)        0.437      12.942         u_system_top/ddr_npu/u_ddrphy_top/read_cmd [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/I1 (GTP_LUT3)
                                   td                    0.179      13.121 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/Z (GTP_LUT3)
                                   net (fanout=6)        0.519      13.640         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_12[0]/I3 (GTP_LUT6D)
                                   td                    0.096      13.736 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_12[0]/Z (GTP_LUT6D)
                                   net (fanout=1)        0.385      14.121         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N18641
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_17[0]/I1 (GTP_LUT6)
                                   td                    0.085      14.206 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_17[0]/Z (GTP_LUT6)
                                   net (fanout=2)        0.437      14.643         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]_1/I5 (GTP_LUT6)
                                   td                    0.074      14.717 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]_1/Z (GTP_LUT6)
                                   net (fanout=4)        0.489      15.206         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N80244
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]/I0 (GTP_LUT2)
                                   td                    0.224      15.430 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]/Z (GTP_LUT2)
                                   net (fanout=9)        0.549      15.979         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N145_0_6[3]/I5 (GTP_LUT6)
                                   td                    0.074      16.053 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N145_0_6[3]/Z (GTP_LUT6)
                                   net (fanout=2)        0.437      16.490         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N18468
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N145_0_15[3]/I1 (GTP_LUT6)
                                   td                    0.074      16.564 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N145_0_15[3]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000      16.564         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj [3]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/D (GTP_DFF_C)

 Data arrival time                                                  16.564         Logic Levels: 10 
                                                                                   Logic: 1.253ns(19.092%), Route: 5.310ns(80.908%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338      14.704 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.024         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.192 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.292         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.292                          
 clock uncertainty                                      -0.150      17.142                          

 Setup time                                             -0.136      17.006                          

 Data required time                                                 17.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.006                          
 Data arrival time                                                  16.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[5]/D (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.673
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.203      10.204 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=305)      1.235      11.439         u_system_top/ddr_npu/u_ddrphy_top/calib_done
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N16_3/I2 (GTP_LUT6D)
                                   td                    0.096      11.535 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N16_3/Z (GTP_LUT6D)
                                   net (fanout=2)        0.437      11.972         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_4/I5 (GTP_LUT6)
                                   td                    0.074      12.046 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_4/Z (GTP_LUT6)
                                   net (fanout=1)        0.385      12.431         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/_N87180
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_5/I0 (GTP_LUT6)
                                   td                    0.074      12.505 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N173_5/Z (GTP_LUT6)
                                   net (fanout=2)        0.437      12.942         u_system_top/ddr_npu/u_ddrphy_top/read_cmd [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/I1 (GTP_LUT3)
                                   td                    0.179      13.121 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N11[0]/Z (GTP_LUT3)
                                   net (fanout=6)        0.519      13.640         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_12[0]/I3 (GTP_LUT6D)
                                   td                    0.096      13.736 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_12[0]/Z (GTP_LUT6D)
                                   net (fanout=1)        0.385      14.121         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N18641
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_17[0]/I1 (GTP_LUT6)
                                   td                    0.085      14.206 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj_17[0]/Z (GTP_LUT6)
                                   net (fanout=2)        0.437      14.643         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_adj [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]_1/I5 (GTP_LUT6)
                                   td                    0.074      14.717 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]_1/Z (GTP_LUT6)
                                   net (fanout=4)        0.489      15.206         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N80244
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]/I0 (GTP_LUT2)
                                   td                    0.224      15.430 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]/Z (GTP_LUT2)
                                   net (fanout=9)        0.549      15.979         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N216_4_6[3]/I5 (GTP_LUT6)
                                   td                    0.074      16.053 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N216_4_6[3]/Z (GTP_LUT6)
                                   net (fanout=2)        0.437      16.490         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N18560
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N216_4_15[1]/I2 (GTP_LUT6)
                                   td                    0.074      16.564 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/N216_4_15[1]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000      16.564         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj [5]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[5]/D (GTP_DFF_C)

 Data arrival time                                                  16.564         Logic Levels: 10 
                                                                                   Logic: 1.253ns(19.092%), Route: 5.310ns(80.908%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338      14.704 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.024         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.192 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.292         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.292                          
 clock uncertainty                                      -0.150      17.142                          

 Setup time                                             -0.136      17.006                          

 Data required time                                                 17.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.006                          
 Data arrival time                                                  16.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bresp[0]/CLK (GTP_DFF)
Endpoint    : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem_0/DI[0] (GTP_RAM32X2DP)
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bresp[0]/CLK (GTP_DFF)

                                   tco                   0.203       9.876 r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bresp[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.385      10.261         u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bresp [0]
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem_0/DI[0] (GTP_RAM32X2DP)

 Data arrival time                                                  10.261         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK (GTP_RAM32X2DP)
 clock pessimism                                         0.000      10.001                          
 clock uncertainty                                       0.000      10.001                          

 Hold time                                               0.264      10.265                          

 Data required time                                                 10.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.265                          
 Data arrival time                                                  10.261                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bid[0]/CLK (GTP_DFF)
Endpoint    : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem_0/DI[1] (GTP_RAM32X2DP)
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bid[0]/CLK (GTP_DFF)

                                   tco                   0.203       9.876 r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bid[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.385      10.261         u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bid [0]
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem_0/DI[1] (GTP_RAM32X2DP)

 Data arrival time                                                  10.261         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK (GTP_RAM32X2DP)
 clock pessimism                                         0.000      10.001                          
 clock uncertainty                                       0.000      10.001                          

 Hold time                                               0.264      10.265                          

 Data required time                                                 10.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.265                          
 Data arrival time                                                  10.261                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bid[1]/CLK (GTP_DFF)
Endpoint    : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem_1_0/DI[0] (GTP_RAM32X2DP)
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bid[1]/CLK (GTP_DFF)

                                   tco                   0.203       9.876 r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bid[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.385      10.261         u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/axi0_in_bid [1]
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem_1_0/DI[0] (GTP_RAM32X2DP)

 Data arrival time                                                  10.261         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem_1_0/WCLK (GTP_RAM32X2DP)
 clock pessimism                                         0.000      10.001                          
 clock uncertainty                                       0.000      10.001                          

 Hold time                                               0.264      10.265                          

 Data required time                                                 10.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.265                          
 Data arrival time                                                  10.261                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/ICLKDIV (GTP_ISERDES_E2)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/D (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.673
  Launch Clock Delay      :  8.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                         1.904       1.904 r                        
 free_clk                                                0.000       1.904 r       free_clk (port)  
                                   net (fanout=1)        0.000       1.904         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.864 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       4.184         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       4.332 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       6.532         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       6.709 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       7.094         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       7.131 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672       7.803         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       7.926 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      10.346         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/ICLKDIV (GTP_ISERDES_E2)

                                   tco                   0.418      10.764 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/DO[0] (GTP_ISERDES_E2)
                                   net (fanout=1)        1.320      12.084         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [0]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/D (GTP_DFF_C)

 Data arrival time                                                  12.084         Logic Levels: 0  
                                                                                   Logic: 0.418ns(24.051%), Route: 1.320ns(75.949%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338      14.704 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.024         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.192 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.292         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.292                          
 clock uncertainty                                      -0.550      16.742                          

 Setup time                                             -0.136      16.606                          

 Data required time                                                 16.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.606                          
 Data arrival time                                                  12.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/ICLKDIV (GTP_ISERDES_E2)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/D (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.673
  Launch Clock Delay      :  8.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                         1.904       1.904 r                        
 free_clk                                                0.000       1.904 r       free_clk (port)  
                                   net (fanout=1)        0.000       1.904         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.864 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       4.184         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       4.332 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       6.532         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       6.709 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       7.094         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       7.131 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672       7.803         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       7.926 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      10.346         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/ICLKDIV (GTP_ISERDES_E2)

                                   tco                   0.418      10.764 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/DO[1] (GTP_ISERDES_E2)
                                   net (fanout=1)        1.320      12.084         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/D (GTP_DFF_C)

 Data arrival time                                                  12.084         Logic Levels: 0  
                                                                                   Logic: 0.418ns(24.051%), Route: 1.320ns(75.949%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338      14.704 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.024         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.192 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.292         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.292                          
 clock uncertainty                                      -0.550      16.742                          

 Setup time                                             -0.136      16.606                          

 Data required time                                                 16.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.606                          
 Data arrival time                                                  12.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/ICLKDIV (GTP_ISERDES_E2)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[2]/D (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.673
  Launch Clock Delay      :  8.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                         1.904       1.904 r                        
 free_clk                                                0.000       1.904 r       free_clk (port)  
                                   net (fanout=1)        0.000       1.904         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.864 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       4.184         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       4.332 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       6.532         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       6.709 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       7.094         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       7.131 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672       7.803         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       7.926 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      10.346         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/ICLKDIV (GTP_ISERDES_E2)

                                   tco                   0.418      10.764 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/DO[2] (GTP_ISERDES_E2)
                                   net (fanout=1)        1.320      12.084         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [2]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[2]/D (GTP_DFF_C)

 Data arrival time                                                  12.084         Logic Levels: 0  
                                                                                   Logic: 0.418ns(24.051%), Route: 1.320ns(75.949%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338      14.704 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.024         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.192 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.292         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.292                          
 clock uncertainty                                      -0.550      16.742                          

 Setup time                                             -0.136      16.606                          

 Data required time                                                 16.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.606                          
 Data arrival time                                                  12.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/CLKB (GTP_DDC_E2)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/D (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  8.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                         9.523       9.523 r                        
 free_clk                                                0.000       9.523 r       free_clk (port)  
                                   net (fanout=1)        0.000       9.523         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      10.483 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320      11.803         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      11.951 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      14.151         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      14.328 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      14.713         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      14.750 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672      15.422         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      15.545 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      17.965         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/CLKB (GTP_DDC_E2)

                                   tco                   0.322      18.287 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/READ_VALID (GTP_DDC_E2)
                                   net (fanout=1)        0.385      18.672         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_read_valid
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/D (GTP_DFF_C)

 Data arrival time                                                  18.672         Logic Levels: 0  
                                                                                   Logic: 0.322ns(45.545%), Route: 0.385ns(54.455%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010      15.032 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.352         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.520 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.620         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.620                          
 clock uncertainty                                       0.550      18.170                          

 Hold time                                              -0.040      18.130                          

 Data required time                                                 18.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.130                          
 Data arrival time                                                  18.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/DDC.u_ddc_dq/CLKB (GTP_DDC_E2)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/D (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  8.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                         9.523       9.523 r                        
 free_clk                                                0.000       9.523 r       free_clk (port)  
                                   net (fanout=1)        0.000       9.523         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      10.483 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320      11.803         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      11.951 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      14.151         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      14.328 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      14.713         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      14.750 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672      15.422         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      15.545 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      17.965         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/DDC.u_ddc_dq/CLKB (GTP_DDC_E2)

                                   tco                   0.322      18.287 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/DDC.u_ddc_dq/READ_VALID (GTP_DDC_E2)
                                   net (fanout=1)        0.385      18.672         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_read_valid
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/D (GTP_DFF_C)

 Data arrival time                                                  18.672         Logic Levels: 0  
                                                                                   Logic: 0.322ns(45.545%), Route: 0.385ns(54.455%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010      15.032 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.352         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.520 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.620         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_dqs_rddata_align/rdvalid_r1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.620                          
 clock uncertainty                                       0.550      18.170                          

 Hold time                                              -0.040      18.130                          

 Data required time                                                 18.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.130                          
 Data arrival time                                                  18.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/ICLKDIV (GTP_ISERDES_E2)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/D (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  8.442
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                         9.523       9.523 r                        
 free_clk                                                0.000       9.523 r       free_clk (port)  
                                   net (fanout=1)        0.000       9.523         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      10.483 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320      11.803         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      11.951 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      14.151         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      14.328 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      14.713         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      14.750 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672      15.422         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      15.545 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      17.965         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/ICLKDIV (GTP_ISERDES_E2)

                                   tco                   0.418      18.383 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/DO[0] (GTP_ISERDES_E2)
                                   net (fanout=1)        1.320      19.703         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_rdata [0]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/D (GTP_DFF_C)

 Data arrival time                                                  19.703         Logic Levels: 0  
                                                                                   Logic: 0.418ns(24.051%), Route: 1.320ns(75.949%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010      15.032 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.352         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.520 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.620         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/rddata_r1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.620                          
 clock uncertainty                                       0.550      18.170                          

 Hold time                                              -0.040      18.130                          

 Data required time                                                 18.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.130                          
 Data arrival time                                                  19.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/D (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.673
  Launch Clock Delay      :  8.423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_0 (rising edge)
                                                         1.904       1.904 r                        
 free_clk                                                0.000       1.904 r       free_clk (port)  
                                   net (fanout=1)        0.000       1.904         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.864 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       4.184         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       4.332 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       6.532         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       6.709 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       7.094         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       7.131 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       7.784         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       7.907 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      10.327         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)

                                   tco                   0.091      10.418 f       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/FLAG_PD (GTP_CLKPD)
                                   net (fanout=2)        0.437      10.855         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_up_dnb
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/D (GTP_DFF_C)

 Data arrival time                                                  10.855         Logic Levels: 0  
                                                                                   Logic: 0.091ns(17.235%), Route: 0.437ns(82.765%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338      14.704 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.024         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.192 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.292         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.292                          
 clock uncertainty                                      -0.550      16.742                          

 Setup time                                             -0.126      16.616                          

 Data required time                                                 16.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.616                          
 Data arrival time                                                  10.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.761                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/D (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  8.423
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_0 (rising edge)
                                                         9.523       9.523 r                        
 free_clk                                                0.000       9.523 r       free_clk (port)  
                                   net (fanout=1)        0.000       9.523         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      10.483 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320      11.803         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      11.951 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      14.151         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      14.328 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      14.713         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      14.750 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      15.403         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      15.526 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      17.946         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)

                                   tco                   0.067      18.013 r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/FLAG_PD (GTP_CLKPD)
                                   net (fanout=2)        0.437      18.450         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_up_dnb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/D (GTP_DFF_C)

 Data arrival time                                                  18.450         Logic Levels: 0  
                                                                                   Logic: 0.067ns(13.294%), Route: 0.437ns(86.706%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010      15.032 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.352         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.520 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.620         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.620                          
 clock uncertainty                                       0.550      18.170                          

 Hold time                                              -0.040      18.130                          

 Data required time                                                 18.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.130                          
 Data arrival time                                                  18.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/CLK (GTP_DFF_CE)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_oserdes_addr/DI[5] (GTP_OSERDES_E2)
Path Group  : phy_dq_sysclk_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.423
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010      15.032 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.352         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.520 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.620         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/CLK (GTP_DFF_CE)

                                   tco                   0.203      17.823 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437      18.260         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/debug_data [66]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/N11/I0 (GTP_LUT2)
                                   td                    0.226      18.486 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/N11/Z (GTP_LUT2)
                                   net (fanout=53)       0.690      19.176         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/all_group_ca_dly
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_95:88_2[2]/I3 (GTP_LUT6D)
                                   td                    0.212      19.388 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_95:88_2[2]/Z5 (GTP_LUT6D)
                                   net (fanout=8)        1.476      20.864         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/adj_addr [93]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_oserdes_addr/DI[5] (GTP_OSERDES_E2)

 Data arrival time                                                  20.864         Logic Levels: 2  
                                                                                   Logic: 0.641ns(19.760%), Route: 2.603ns(80.240%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_0 (rising edge)
                                                        17.142      17.142 r                        
 free_clk                                                0.000      17.142 r       free_clk (port)  
                                   net (fanout=1)        0.000      17.142         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      18.102 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320      19.422         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      19.570 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      21.770         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      21.947 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      22.332         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      22.369 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      23.022         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      23.145 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      25.565         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_oserdes_addr/OCLKDIV (GTP_OSERDES_E2)
 clock pessimism                                         0.000      25.565                          
 clock uncertainty                                      -0.550      25.015                          

 Setup time                                             -0.348      24.667                          

 Data required time                                                 24.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.667                          
 Data arrival time                                                  20.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/CLK (GTP_DFF_CE)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_oserdes_addr/DI[6] (GTP_OSERDES_E2)
Path Group  : phy_dq_sysclk_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.423
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010      15.032 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.352         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.520 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.620         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/CLK (GTP_DFF_CE)

                                   tco                   0.203      17.823 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437      18.260         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/debug_data [66]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/N11/I0 (GTP_LUT2)
                                   td                    0.226      18.486 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/N11/Z (GTP_LUT2)
                                   net (fanout=53)       0.690      19.176         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/all_group_ca_dly
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_95:88_2[2]/I3 (GTP_LUT6D)
                                   td                    0.212      19.388 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_95:88_2[2]/Z5 (GTP_LUT6D)
                                   net (fanout=8)        1.476      20.864         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/adj_addr [93]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_oserdes_addr/DI[6] (GTP_OSERDES_E2)

 Data arrival time                                                  20.864         Logic Levels: 2  
                                                                                   Logic: 0.641ns(19.760%), Route: 2.603ns(80.240%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_0 (rising edge)
                                                        17.142      17.142 r                        
 free_clk                                                0.000      17.142 r       free_clk (port)  
                                   net (fanout=1)        0.000      17.142         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      18.102 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320      19.422         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      19.570 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      21.770         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      21.947 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      22.332         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      22.369 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      23.022         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      23.145 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      25.565         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[11].u_oserdes_addr/OCLKDIV (GTP_OSERDES_E2)
 clock pessimism                                         0.000      25.565                          
 clock uncertainty                                      -0.550      25.015                          

 Setup time                                             -0.348      24.667                          

 Data required time                                                 24.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.667                          
 Data arrival time                                                  20.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/CLK (GTP_DFF_CE)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_oserdes_addr/DI[5] (GTP_OSERDES_E2)
Path Group  : phy_dq_sysclk_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.423
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010      15.032 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.352         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.520 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.620         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/CLK (GTP_DFF_CE)

                                   tco                   0.203      17.823 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/this_group_ca_dly/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.437      18.260         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/debug_data [66]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/N11/I0 (GTP_LUT2)
                                   td                    0.226      18.486 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/N11/Z (GTP_LUT2)
                                   net (fanout=53)       0.690      19.176         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/all_group_ca_dly
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_95:88_2[2]/I3 (GTP_LUT6D)
                                   td                    0.212      19.388 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/adj_addr_95:88_2[2]/Z5 (GTP_LUT6D)
                                   net (fanout=8)        1.476      20.864         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/adj_addr [93]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_oserdes_addr/DI[5] (GTP_OSERDES_E2)

 Data arrival time                                                  20.864         Logic Levels: 2  
                                                                                   Logic: 0.641ns(19.760%), Route: 2.603ns(80.240%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_0 (rising edge)
                                                        17.142      17.142 r                        
 free_clk                                                0.000      17.142 r       free_clk (port)  
                                   net (fanout=1)        0.000      17.142         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      18.102 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320      19.422         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      19.570 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      21.770         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      21.947 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      22.332         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      22.369 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      23.022         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      23.145 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      25.565         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_mem_addr_0[12].u_oserdes_addr/OCLKDIV (GTP_OSERDES_E2)
 clock pessimism                                         0.000      25.565                          
 clock uncertainty                                      -0.550      25.015                          

 Setup time                                             -0.348      24.667                          

 Data required time                                                 24.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.667                          
 Data arrival time                                                  20.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[1]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/u_oserdes_cke/DI[0] (GTP_OSERDES_E2)
Path Group  : phy_dq_sysclk_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.423
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       9.858 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r[1]/Q (GTP_DFF_C)
                                   net (fanout=2)        1.372      11.230         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_cke_r [1]
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/u_oserdes_cke/DI[0] (GTP_OSERDES_E2)

 Data arrival time                                                  11.230         Logic Levels: 0  
                                                                                   Logic: 0.185ns(11.882%), Route: 1.372ns(88.118%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_0 (rising edge)
                                                         1.904       1.904 r                        
 free_clk                                                0.000       1.904 r       free_clk (port)  
                                   net (fanout=1)        0.000       1.904         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.864 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       4.184         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       4.332 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       6.532         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       6.709 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       7.094         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       7.131 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       7.784         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       7.907 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      10.327         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/u_oserdes_cke/OCLKDIV (GTP_OSERDES_E2)
 clock pessimism                                         0.000      10.327                          
 clock uncertainty                                       0.550      10.877                          

 Hold time                                              -0.021      10.856                          

 Data required time                                                 10.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.856                          
 Data arrival time                                                  11.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[2]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/u_oserdes_odt/DI[0] (GTP_OSERDES_E2)
Path Group  : phy_dq_sysclk_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.423
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       9.858 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r[2]/Q (GTP_DFF_C)
                                   net (fanout=2)        1.372      11.230         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj/phy_odt_r [2]
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/u_oserdes_odt/DI[0] (GTP_OSERDES_E2)

 Data arrival time                                                  11.230         Logic Levels: 0  
                                                                                   Logic: 0.185ns(11.882%), Route: 1.372ns(88.118%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_0 (rising edge)
                                                         1.904       1.904 r                        
 free_clk                                                0.000       1.904 r       free_clk (port)  
                                   net (fanout=1)        0.000       1.904         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.864 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       4.184         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       4.332 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       6.532         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       6.709 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       7.094         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       7.131 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       7.784         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       7.907 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      10.327         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/u_oserdes_odt/OCLKDIV (GTP_OSERDES_E2)
 clock pessimism                                         0.000      10.327                          
 clock uncertainty                                       0.550      10.877                          

 Hold time                                              -0.021      10.856                          

 Data required time                                                 10.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.856                          
 Data arrival time                                                  11.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/u_oserdes_odt/DI[7] (GTP_OSERDES_E2)
Path Group  : phy_dq_sysclk_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.423
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       9.858 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/Q (GTP_DFF_C)
                                   net (fanout=3)        1.402      11.260         u_system_top/ddr_npu/u_ddrphy_top/phy_odt [2]
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/u_oserdes_odt/DI[7] (GTP_OSERDES_E2)

 Data arrival time                                                  11.260         Logic Levels: 0  
                                                                                   Logic: 0.185ns(11.657%), Route: 1.402ns(88.343%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_0 (rising edge)
                                                         1.904       1.904 r                        
 free_clk                                                0.000       1.904 r       free_clk (port)  
                                   net (fanout=1)        0.000       1.904         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.864 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       4.184         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       4.332 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       6.532         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       6.709 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       7.094         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       7.131 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       7.784         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       7.907 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      10.327         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/u_oserdes_odt/OCLKDIV (GTP_OSERDES_E2)
 clock pessimism                                         0.000      10.327                          
 clock uncertainty                                       0.550      10.877                          

 Hold time                                              -0.021      10.856                          

 Data required time                                                 10.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.856                          
 Data arrival time                                                  11.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/CLK (GTP_DFF_CE)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/DI[2] (GTP_OSERDES_E2)
Path Group  : phy_dq_sysclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.442
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010      15.032 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.352         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.520 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.620         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203      17.823 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/Q (GTP_DFF_CE)
                                   net (fanout=85)       0.760      18.583         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [68]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642_0/I0 (GTP_LUT6D)
                                   td                    0.238      18.821 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642_0/Z5 (GTP_LUT6D)
                                   net (fanout=2)        0.437      19.258         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/_N19137
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[2]/I0 (GTP_LUT6)
                                   td                    0.074      19.332 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[2]/Z (GTP_LUT6)
                                   net (fanout=2)        1.372      20.704         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs_en [2]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/DI[2] (GTP_OSERDES_E2)

 Data arrival time                                                  20.704         Logic Levels: 2  
                                                                                   Logic: 0.515ns(16.699%), Route: 2.569ns(83.301%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                        17.142      17.142 r                        
 free_clk                                                0.000      17.142 r       free_clk (port)  
                                   net (fanout=1)        0.000      17.142         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      18.102 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320      19.422         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      19.570 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      21.770         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      21.947 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      22.332         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      22.369 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672      23.041         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      23.164 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      25.584         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/OCLKDIV (GTP_OSERDES_E2)
 clock pessimism                                         0.000      25.584                          
 clock uncertainty                                      -0.550      25.034                          

 Setup time                                             -0.348      24.686                          

 Data required time                                                 24.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.686                          
 Data arrival time                                                  20.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/CLK (GTP_DFF_CE)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/DI[3] (GTP_OSERDES_E2)
Path Group  : phy_dq_sysclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.442
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010      15.032 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.352         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.520 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.620         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203      17.823 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/Q (GTP_DFF_CE)
                                   net (fanout=85)       0.760      18.583         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [68]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642_0/I0 (GTP_LUT6D)
                                   td                    0.238      18.821 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642_0/Z5 (GTP_LUT6D)
                                   net (fanout=2)        0.437      19.258         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/_N19137
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[2]/I0 (GTP_LUT6)
                                   td                    0.074      19.332 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[2]/Z (GTP_LUT6)
                                   net (fanout=2)        1.372      20.704         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs_en [2]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/DI[3] (GTP_OSERDES_E2)

 Data arrival time                                                  20.704         Logic Levels: 2  
                                                                                   Logic: 0.515ns(16.699%), Route: 2.569ns(83.301%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                        17.142      17.142 r                        
 free_clk                                                0.000      17.142 r       free_clk (port)  
                                   net (fanout=1)        0.000      17.142         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      18.102 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320      19.422         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      19.570 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      21.770         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      21.947 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      22.332         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      22.369 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672      23.041         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      23.164 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      25.584         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/OCLKDIV (GTP_OSERDES_E2)
 clock pessimism                                         0.000      25.584                          
 clock uncertainty                                      -0.550      25.034                          

 Setup time                                             -0.348      24.686                          

 Data required time                                                 24.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.686                          
 Data arrival time                                                  20.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/CLK (GTP_DFF_CE)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/DI[4] (GTP_OSERDES_E2)
Path Group  : phy_dq_sysclk_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.442
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010      15.032 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.352         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.520 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.620         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203      17.823 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align/ck_dqs_diff[1]/Q (GTP_DFF_CE)
                                   net (fanout=85)       0.760      18.583         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/debug_data [68]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642_0/I0 (GTP_LUT6D)
                                   td                    0.238      18.821 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N642_0/Z5 (GTP_LUT6D)
                                   net (fanout=2)        0.437      19.258         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/_N19137
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[4]/I0 (GTP_LUT6)
                                   td                    0.074      19.332 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj/N659[4]/Z (GTP_LUT6)
                                   net (fanout=2)        1.372      20.704         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/adj_wrdqs_en [4]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/DI[4] (GTP_OSERDES_E2)

 Data arrival time                                                  20.704         Logic Levels: 2  
                                                                                   Logic: 0.515ns(16.699%), Route: 2.569ns(83.301%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                        17.142      17.142 r                        
 free_clk                                                0.000      17.142 r       free_clk (port)  
                                   net (fanout=1)        0.000      17.142         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      18.102 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320      19.422         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      19.570 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      21.770         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      21.947 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      22.332         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      22.369 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672      23.041         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      23.164 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      25.584         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/OCLKDIV (GTP_OSERDES_E2)
 clock pessimism                                         0.000      25.584                          
 clock uncertainty                                      -0.550      25.034                          

 Setup time                                             -0.348      24.686                          

 Data required time                                                 24.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.686                          
 Data arrival time                                                  20.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/DQS_GATE_CTRL[0] (GTP_DDC_E2)
Path Group  : phy_dq_sysclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.442
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       9.858 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437      10.295         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/dqs_gate_ctrl [0]
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/DQS_GATE_CTRL[0] (GTP_DDC_E2)

 Data arrival time                                                  10.295         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                         1.904       1.904 r                        
 free_clk                                                0.000       1.904 r       free_clk (port)  
                                   net (fanout=1)        0.000       1.904         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.864 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       4.184         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       4.332 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       6.532         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       6.709 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       7.094         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       7.131 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672       7.803         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       7.926 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      10.346         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/CLKB (GTP_DDC_E2)
 clock pessimism                                         0.000      10.346                          
 clock uncertainty                                       0.550      10.896                          

 Hold time                                               0.164      11.060                          

 Data required time                                                 11.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.060                          
 Data arrival time                                                  10.295                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/DQS_GATE_CTRL[1] (GTP_DDC_E2)
Path Group  : phy_dq_sysclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.442
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       9.858 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437      10.295         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/dqs_gate_ctrl [1]
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/DQS_GATE_CTRL[1] (GTP_DDC_E2)

 Data arrival time                                                  10.295         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                         1.904       1.904 r                        
 free_clk                                                0.000       1.904 r       free_clk (port)  
                                   net (fanout=1)        0.000       1.904         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.864 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       4.184         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       4.332 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       6.532         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       6.709 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       7.094         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       7.131 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672       7.803         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       7.926 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      10.346         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/CLKB (GTP_DDC_E2)
 clock pessimism                                         0.000      10.346                          
 clock uncertainty                                       0.550      10.896                          

 Hold time                                               0.164      11.060                          

 Data required time                                                 11.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.060                          
 Data arrival time                                                  10.295                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/DQS_GATE_CTRL[2] (GTP_DDC_E2)
Path Group  : phy_dq_sysclk_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.442
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000
Timing Exception  :  MultiCycle Path Setup -end 2

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       9.858 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.437      10.295         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/dqs_gate_ctrl [2]
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/DQS_GATE_CTRL[2] (GTP_DDC_E2)

 Data arrival time                                                  10.295         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock phy_dq_sysclk_1 (rising edge)
                                                         1.904       1.904 r                        
 free_clk                                                0.000       1.904 r       free_clk (port)  
                                   net (fanout=1)        0.000       1.904         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.864 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       4.184         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       4.332 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       6.532         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       6.709 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       7.094         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       7.131 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=45)       0.672       7.803         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       7.926 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=44)       2.420      10.346         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/phy_sysclk_p [1]
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/CLKB (GTP_DDC_E2)
 clock pessimism                                         0.000      10.346                          
 clock uncertainty                                       0.550      10.896                          

 Hold time                                               0.164      11.060                          

 Data required time                                                 11.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.060                          
 Data arrival time                                                  10.295                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/MEM_CLK (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/MEM_CLK (GTP_PCIEGEN2)

                                   tco                   0.856       4.156 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/P_HDRQ_DATAIN[0] (GTP_PCIEGEN2)
                                   net (fanout=3)        2.062       6.218         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [0]
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.218         Logic Levels: 0  
                                                                                   Logic: 0.856ns(29.335%), Route: 2.062ns(70.665%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       7.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.300                          
 clock uncertainty                                      -0.050       7.250                          

 Setup time                                             -0.136       7.114                          

 Data required time                                                  7.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.114                          
 Data arrival time                                                   6.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/MEM_CLK (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/MEM_CLK (GTP_PCIEGEN2)

                                   tco                   0.856       4.156 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/P_HDRQ_DATAIN[1] (GTP_PCIEGEN2)
                                   net (fanout=3)        2.062       6.218         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [1]
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.218         Logic Levels: 0  
                                                                                   Logic: 0.856ns(29.335%), Route: 2.062ns(70.665%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       7.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.300                          
 clock uncertainty                                      -0.050       7.250                          

 Setup time                                             -0.136       7.114                          

 Data required time                                                  7.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.114                          
 Data arrival time                                                   6.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/MEM_CLK (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[2]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/MEM_CLK (GTP_PCIEGEN2)

                                   tco                   0.856       4.156 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/P_HDRQ_DATAIN[2] (GTP_PCIEGEN2)
                                   net (fanout=3)        2.062       6.218         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_datain [2]
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[2]/D (GTP_DFF_C)

 Data arrival time                                                   6.218         Logic Levels: 0  
                                                                                   Logic: 0.856ns(29.335%), Route: 2.062ns(70.665%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       7.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.300                          
 clock uncertainty                                      -0.050       7.250                          

 Setup time                                             -0.136       7.114                          

 Data required time                                                  7.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.114                          
 Data arrival time                                                   6.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/CLK (GTP_DFF_C)

                                   tco                   0.185       3.485 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.870         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem_r1
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/D (GTP_DFF_C)

 Data arrival time                                                   3.870         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Hold time                                              -0.049       3.251                          

 Data required time                                                  3.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.251                          
 Data arrival time                                                   3.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/DIA[0] (GTP_DRM18K_E1)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.485 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        1.100       4.585         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [0]
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/DIA[0] (GTP_DRM18K_E1)

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.185ns(14.397%), Route: 1.100ns(85.603%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/CLKA (GTP_DRM18K_E1)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Hold time                                               0.016       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/DIA[1] (GTP_DRM18K_E1)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.485 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        1.100       4.585         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r [1]
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/DIA[1] (GTP_DRM18K_E1)

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.185ns(14.397%), Route: 1.100ns(85.603%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvhdr_rams/U_ipm2l_sdpram_rcv_header_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/CLKA (GTP_DRM18K_E1)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Hold time                                               0.016       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[9]/D (GTP_DFF_CE)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.165       4.465 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/CFG_MAX_PAYLOAD_SIZE[0] (GTP_PCIEGEN2)
                                   net (fanout=15)       2.183       6.648         cfg_max_payload_size[0]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N216/I0 (GTP_LUT3)
                                   td                    0.210       6.858 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N216/Z (GTP_LUT3)
                                   net (fanout=15)       0.588       7.446         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [5]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4/I0 (GTP_LUT4)
                                   td                    0.183       7.629 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4/Z (GTP_LUT4)
                                   net (fanout=9)        0.549       8.178         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [2]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_0/I3 (GTP_LUT6CARRY)
                                   td                    0.159       8.337 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_0/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.337         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.co [2]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       8.359 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.359         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.co [4]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       8.381 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.381         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.co [6]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       8.403 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=14)       0.582       8.985         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[7]/I0 (GTP_LUT6)
                                   td                    0.096       9.081 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[7]/Z (GTP_LUT6)
                                   net (fanout=8)        0.541       9.622         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length [7]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N194_7/I1 (GTP_LUT6CARRY)
                                   td                    0.201       9.823 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N194_7/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385      10.208         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N88579
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N193_9_1/I4 (GTP_LUT6)
                                   td                    0.074      10.282 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N193_9_1/Z (GTP_LUT6)
                                   net (fanout=1)        0.385      10.667         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N16078
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N193_16[9]_2/I5 (GTP_LUT6)
                                   td                    0.074      10.741 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N193_16[9]_2/Z (GTP_LUT6)
                                   net (fanout=1)        0.000      10.741         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N193 [9]
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[9]/D (GTP_DFF_CE)

 Data arrival time                                                  10.741         Logic Levels: 7  
                                                                                   Logic: 2.228ns(29.942%), Route: 5.213ns(70.058%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300      11.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/tx_data_cnt[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.300                          
 clock uncertainty                                      -0.050      11.250                          

 Setup time                                             -0.136      11.114                          

 Data required time                                                 11.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.114                          
 Data arrival time                                                  10.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/D (GTP_DFF_CE)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.165       4.465 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/CFG_MAX_PAYLOAD_SIZE[0] (GTP_PCIEGEN2)
                                   net (fanout=15)       2.183       6.648         cfg_max_payload_size[0]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N216/I0 (GTP_LUT3)
                                   td                    0.210       6.858 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N216/Z (GTP_LUT3)
                                   net (fanout=15)       0.588       7.446         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [5]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4/I0 (GTP_LUT4)
                                   td                    0.183       7.629 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4/Z (GTP_LUT4)
                                   net (fanout=9)        0.549       8.178         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [2]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_0/I3 (GTP_LUT6CARRY)
                                   td                    0.159       8.337 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_0/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.337         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.co [2]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       8.359 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.359         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.co [4]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       8.381 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.381         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.co [6]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       8.403 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83.lt_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=14)       0.582       8.985         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N83
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[0]/I0 (GTP_LUT6CARRY)
                                   td                    0.176       9.161 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[0]/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.161         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/cpld_rd_length[0]_co
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[0]_1/CIN (GTP_LUT6CARRY)
                                   td                    0.068       9.229 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N93_6[0]_1/Z (GTP_LUT6CARRY)
                                   net (fanout=2)        0.437       9.666         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb1 [0]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159       9.825 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.825         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10477
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       9.847 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.847         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10478
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       9.869 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.869         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10479
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       9.891 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.891         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10480
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       9.913 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.913         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10481
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       9.935 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.935         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10482
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       9.957 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.957         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10483
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       9.979 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.979         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10484
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022      10.001 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000      10.001         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/_N10485
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_10/CIN (GTP_LUT6CARRY)
                                   td                    0.068      10.069 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_7_10/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385      10.454         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/nb0 [9]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_2[9]_1/I0 (GTP_LUT2)
                                   td                    0.224      10.678 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153_2[9]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      10.678         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/N153 [9]
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/D (GTP_DFF_CE)

 Data arrival time                                                  10.678         Logic Levels: 8  
                                                                                   Logic: 2.654ns(35.972%), Route: 4.724ns(64.028%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300      11.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_cpld_rd_ctrl/u_ips2l_pcie_dma_cpld_rd_ctrl/data_read_cnt[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.300                          
 clock uncertainty                                      -0.050      11.250                          

 Setup time                                             -0.136      11.114                          

 Data required time                                                 11.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.114                          
 Data arrival time                                                  10.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[9]/D (GTP_DFF_CE)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.165       4.465 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/CFG_MAX_PAYLOAD_SIZE[0] (GTP_PCIEGEN2)
                                   net (fanout=15)       2.183       6.648         cfg_max_payload_size[0]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N216/I0 (GTP_LUT3)
                                   td                    0.210       6.858 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N216/Z (GTP_LUT3)
                                   net (fanout=15)       0.588       7.446         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [5]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4/I0 (GTP_LUT4)
                                   td                    0.183       7.629 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/N369_4/Z (GTP_LUT4)
                                   net (fanout=9)        0.549       8.178         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/max_payload_size [2]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_0/I3 (GTP_LUT6CARRY)
                                   td                    0.159       8.337 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_0/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.337         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.co [2]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       8.359 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.359         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.co [4]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       8.381 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       8.381         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.co [6]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       8.403 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29.lt_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=44)       0.670       9.073         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N29
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N52[5]/I1 (GTP_LUT3)
                                   td                    0.179       9.252 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_mwr_tx_ctrl/N52[5]/Z (GTP_LUT3)
                                   net (fanout=5)        0.505       9.757         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/mwr_rd_length [5]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_6/I2 (GTP_LUT6CARRY)
                                   td                    0.159       9.916 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.916         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9953
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       9.938 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.938         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9954
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       9.960 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.960         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9955
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       9.982 f       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       9.982         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/_N9956
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_10/CIN (GTP_LUT6CARRY)
                                   td                    0.068      10.050 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_7_10/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385      10.435         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/nb0 [9]
                                                                                   u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_2[9]_1/I0 (GTP_LUT2)
                                   td                    0.224      10.659 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153_2[9]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      10.659         u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/N153 [9]
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[9]/D (GTP_DFF_CE)

 Data arrival time                                                  10.659         Logic Levels: 7  
                                                                                   Logic: 2.479ns(33.687%), Route: 4.880ns(66.313%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300      11.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_tx_mwr_rd_ctrl/u_ips2l_pcie_dma_mwr_rd_ctrl/data_read_cnt[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.300                          
 clock uncertainty                                      -0.050      11.250                          

 Setup time                                             -0.136      11.114                          

 Data required time                                                 11.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.114                          
 Data arrival time                                                  10.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[2]/CLK (GTP_DFF_CE)
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0/DI (GTP_RAM64X1DP)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[2]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.503 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.385       3.888         u_ips2l_pcie_dma/mrd_addr [2]
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0/DI (GTP_RAM64X1DP)

 Data arrival time                                                   3.888         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_0/WCLK (GTP_RAM64X1DP)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Hold time                                               0.264       3.564                          

 Data required time                                                  3.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.564                          
 Data arrival time                                                   3.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[3]/CLK (GTP_DFF_CE)
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1/DI (GTP_RAM64X1DP)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[3]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.503 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[3]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.385       3.888         u_ips2l_pcie_dma/mrd_addr [3]
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1/DI (GTP_RAM64X1DP)

 Data arrival time                                                   3.888         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_1/WCLK (GTP_RAM64X1DP)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Hold time                                               0.264       3.564                          

 Data required time                                                  3.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.564                          
 Data arrival time                                                   3.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[4]/CLK (GTP_DFF_CE)
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_2/DI (GTP_RAM64X1DP)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[4]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.503 r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/u_ips2l_pcie_dma_tlp_rcv/o_mrd_addr[4]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.385       3.888         u_ips2l_pcie_dma/mrd_addr [4]
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_2/DI (GTP_RAM64X1DP)

 Data arrival time                                                   3.888         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_tx_top/u_ips2l_pcie_dma_cpld_tx_ctrl/u_cpld_req_fifo/genblk1.pgs_pciex4_fifo/ipm_distributed_sdpram_distributed_fifo/mem_2/WCLK (GTP_RAM64X1DP)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Hold time                                               0.264       3.564                          

 Data required time                                                  3.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.564                          
 Data arrival time                                                   3.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/CLK (GTP_DFF_CE)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[9]/D (GTP_DFF_CE)
Path Group  : ref_clk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/CLK (GTP_DFF_CE)

                                   tco                   0.203       1.303 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.557       1.860         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [2]
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N282_4/I1 (GTP_LUT6CARRY)
                                   td                    0.150       2.010 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N282_4/Z (GTP_LUT6CARRY)
                                   net (fanout=13)       0.577       2.587         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N80400
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N293_11/I0 (GTP_LUT6)
                                   td                    0.074       2.661 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N293_11/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       3.046         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N293
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N412_9/I3 (GTP_LUT6)
                                   td                    0.096       3.142 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N412_9/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       3.579         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N87707
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_46/I0 (GTP_LUT6CARRY)
                                   td                    0.159       3.738 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_46/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       3.738         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N12476_co
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_53/CIN (GTP_LUT6CARRY)
                                   td                    0.068       3.806 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_53/Z (GTP_LUT6CARRY)
                                   net (fanout=5)        0.505       4.311         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N80368
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_37_or[9]_1/I0 (GTP_LUT2)
                                   td                    0.224       4.535 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_37_or[9]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       4.535         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463 [9]
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[9]/D (GTP_DFF_CE)

 Data arrival time                                                   4.535         Logic Levels: 5  
                                                                                   Logic: 0.974ns(28.355%), Route: 2.461ns(71.645%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                           10.000      10.000 r                        
                                                         0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100      11.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.100                          
 clock uncertainty                                      -0.050      11.050                          

 Setup time                                             -0.136      10.914                          

 Data required time                                                 10.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.914                          
 Data arrival time                                                   4.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/CLK (GTP_DFF_CE)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/D (GTP_DFF_CE)
Path Group  : ref_clk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/CLK (GTP_DFF_CE)

                                   tco                   0.203       1.303 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.557       1.860         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [2]
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N282_4/I1 (GTP_LUT6CARRY)
                                   td                    0.150       2.010 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N282_4/Z (GTP_LUT6CARRY)
                                   net (fanout=13)       0.577       2.587         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N80400
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N293_11/I0 (GTP_LUT6)
                                   td                    0.074       2.661 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N293_11/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       3.046         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N293
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N412_9/I3 (GTP_LUT6)
                                   td                    0.096       3.142 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N412_9/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       3.579         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N87707
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_46/I0 (GTP_LUT6CARRY)
                                   td                    0.159       3.738 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_46/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       3.738         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N12476_co
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_53/CIN (GTP_LUT6CARRY)
                                   td                    0.068       3.806 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_53/Z (GTP_LUT6CARRY)
                                   net (fanout=5)        0.505       4.311         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N80368
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_37_or[1]_3/I0 (GTP_LUT6D)
                                   td                    0.212       4.523 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_37_or[1]_3/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       4.523         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463 [2]
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/D (GTP_DFF_CE)

 Data arrival time                                                   4.523         Logic Levels: 5  
                                                                                   Logic: 0.962ns(28.104%), Route: 2.461ns(71.896%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                           10.000      10.000 r                        
                                                         0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100      11.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.100                          
 clock uncertainty                                      -0.050      11.050                          

 Setup time                                             -0.136      10.914                          

 Data required time                                                 10.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.914                          
 Data arrival time                                                   4.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/CLK (GTP_DFF_CE)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[4]/D (GTP_DFF_CE)
Path Group  : ref_clk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/CLK (GTP_DFF_CE)

                                   tco                   0.203       1.303 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.557       1.860         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [2]
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N282_4/I1 (GTP_LUT6CARRY)
                                   td                    0.150       2.010 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N282_4/Z (GTP_LUT6CARRY)
                                   net (fanout=13)       0.577       2.587         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N80400
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N293_11/I0 (GTP_LUT6)
                                   td                    0.074       2.661 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N293_11/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       3.046         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N293
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N412_9/I3 (GTP_LUT6)
                                   td                    0.096       3.142 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N412_9/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       3.579         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N87707
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_46/I0 (GTP_LUT6CARRY)
                                   td                    0.159       3.738 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_46/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       3.738         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N12476_co
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_53/CIN (GTP_LUT6CARRY)
                                   td                    0.068       3.806 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_53/Z (GTP_LUT6CARRY)
                                   net (fanout=5)        0.505       4.311         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N80368
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_37_or[3]_1/I0 (GTP_LUT6D)
                                   td                    0.212       4.523 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463_37_or[3]_1/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       4.523         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N463 [4]
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[4]/D (GTP_DFF_CE)

 Data arrival time                                                   4.523         Logic Levels: 5  
                                                                                   Logic: 0.962ns(28.104%), Route: 2.461ns(71.896%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                           10.000      10.000 r                        
                                                         0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100      11.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.100                          
 clock uncertainty                                      -0.050      11.050                          

 Setup time                                             -0.136      10.914                          

 Data required time                                                 10.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.914                          
 Data arrival time                                                   4.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_synced/D (GTP_DFF_C)
Path Group  : ref_clk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.185       1.285 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       1.670         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_async_ff
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   1.670         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.100                          
 clock uncertainty                                       0.000       1.100                          

 Hold time                                              -0.049       1.051                          

 Data required time                                                  1.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.051                          
 Data arrival time                                                   1.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_synced/D (GTP_DFF_C)
Path Group  : ref_clk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.185       1.285 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       1.670         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_async_ff
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   1.670         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/loss_signal_multi_sw_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.100                          
 clock uncertainty                                       0.000       1.100                          

 Hold time                                              -0.049       1.051                          

 Data required time                                                  1.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.051                          
 Data arrival time                                                   1.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_synced/D (GTP_DFF_C)
Path Group  : ref_clk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.185       1.285 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       1.670         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_async_ff
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   1.670         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/word_align_multi_sw_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.100                          
 clock uncertainty                                       0.000       1.100                          

 Hold time                                              -0.049       1.051                          

 Data required time                                                  1.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.051                          
 Data arrival time                                                   1.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/cnt[0]/R (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420       3.380         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.203       3.583 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=12)       0.505       4.088         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N10_3/I0 (GTP_LUT6CARRY)
                                   td                    0.175       4.263 f       cmos2_8_16bit/N10_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.263         cmos2_8_16bit/N10_co
                                                                                   cmos2_8_16bit/N10_4/CIN (GTP_LUT6CARRY)
                                   td                    0.068       4.331 r       cmos2_8_16bit/N10_4/Z (GTP_LUT6CARRY)
                                   net (fanout=2)        0.385       4.716         cmos2_8_16bit/N47
                                                                           r       cmos2_8_16bit/cnt[0]/R (GTP_DFF_RE)

 Data arrival time                                                   4.716         Logic Levels: 1  
                                                                                   Logic: 0.446ns(33.383%), Route: 0.890ns(66.617%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960      12.860 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420      15.280         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/cnt[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      15.280                          
 clock uncertainty                                      -0.250      15.030                          

 Setup time                                             -0.244      14.786                          

 Data required time                                                 14.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.786                          
 Data arrival time                                                   4.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.070                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/cnt[1]/R (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420       3.380         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.203       3.583 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=12)       0.505       4.088         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N10_3/I0 (GTP_LUT6CARRY)
                                   td                    0.175       4.263 f       cmos2_8_16bit/N10_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.263         cmos2_8_16bit/N10_co
                                                                                   cmos2_8_16bit/N10_4/CIN (GTP_LUT6CARRY)
                                   td                    0.068       4.331 r       cmos2_8_16bit/N10_4/Z (GTP_LUT6CARRY)
                                   net (fanout=2)        0.385       4.716         cmos2_8_16bit/N47
                                                                           r       cmos2_8_16bit/cnt[1]/R (GTP_DFF_RE)

 Data arrival time                                                   4.716         Logic Levels: 1  
                                                                                   Logic: 0.446ns(33.383%), Route: 0.890ns(66.617%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960      12.860 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420      15.280         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/cnt[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      15.280                          
 clock uncertainty                                      -0.250      15.030                          

 Setup time                                             -0.244      14.786                          

 Data required time                                                 14.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.786                          
 Data arrival time                                                   4.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.070                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420       3.380         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.203       3.583 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=12)       0.505       4.088         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N10_3/I0 (GTP_LUT6CARRY)
                                   td                    0.116       4.204 r       cmos2_8_16bit/N10_3/Z (GTP_LUT6CARRY)
                                   net (fanout=16)       0.489       4.693         cmos2_8_16bit/N10
                                                                           r       cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   4.693         Logic Levels: 1  
                                                                                   Logic: 0.319ns(24.296%), Route: 0.994ns(75.704%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960      12.860 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420      15.280         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      15.280                          
 clock uncertainty                                      -0.250      15.030                          

 Setup time                                             -0.226      14.804                          

 Data required time                                                 14.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.804                          
 Data arrival time                                                   4.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420       3.380         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.185       3.565 f       cmos2_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.385       3.950         cmos2_8_16bit/pdata_i_reg [0]
                                                                           f       cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420       3.380         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.200       3.580                          

 Hold time                                              -0.049       3.531                          

 Data required time                                                  3.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.531                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420       3.380         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.185       3.565 f       cmos2_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.385       3.950         cmos2_8_16bit/pdata_i_reg [1]
                                                                           f       cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420       3.380         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.200       3.580                          

 Hold time                                              -0.049       3.531                          

 Data required time                                                  3.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.531                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420       3.380         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.185       3.565 f       cmos2_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.385       3.950         cmos2_8_16bit/pdata_i_reg [2]
                                                                           f       cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       2.420       3.380         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.200       3.580                          

 Hold time                                              -0.049       3.531                          

 Data required time                                                  3.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.531                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : coms2_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms2_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  4.870
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420       4.870         clk_50m          
                                                                           r       coms2_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.203       5.073 r       coms2_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       5.562         coms2_reg_config/clock_20k_cnt [0]
                                                                                   coms2_reg_config/N8_mux4_5/I0 (GTP_LUT5)
                                   td                    0.157       5.719 r       coms2_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.489       6.208         coms2_reg_config/_N813
                                                                                   coms2_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.108       6.316 r       coms2_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=8)        0.541       6.857         coms2_reg_config/N8
                                                                                   coms2_reg_config/N11_2_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159       7.016 f       coms2_reg_config/N11_2_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.016         coms2_reg_config/_N9874
                                                                                   coms2_reg_config/N11_2_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.038 f       coms2_reg_config/N11_2_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.038         coms2_reg_config/_N9875
                                                                                   coms2_reg_config/N11_2_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.060 f       coms2_reg_config/N11_2_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.060         coms2_reg_config/_N9876
                                                                                   coms2_reg_config/N11_2_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.082 f       coms2_reg_config/N11_2_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.082         coms2_reg_config/_N9877
                                                                                   coms2_reg_config/N11_2_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.104 f       coms2_reg_config/N11_2_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.104         coms2_reg_config/_N9878
                                                                                   coms2_reg_config/N11_2_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.126 f       coms2_reg_config/N11_2_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.126         coms2_reg_config/_N9879
                                                                                   coms2_reg_config/N11_2_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.148 f       coms2_reg_config/N11_2_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.148         coms2_reg_config/_N9880
                                                                                   coms2_reg_config/N11_2_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.170 f       coms2_reg_config/N11_2_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.170         coms2_reg_config/_N9881
                                                                                   coms2_reg_config/N11_2_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.192 f       coms2_reg_config/N11_2_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.192         coms2_reg_config/_N9882
                                                                                   coms2_reg_config/N11_2_10/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.260 r       coms2_reg_config/N11_2_10/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.260         coms2_reg_config/N1111 [10]
                                                                           r       coms2_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)

 Data arrival time                                                   7.260         Logic Levels: 5  
                                                                                   Logic: 0.871ns(36.444%), Route: 1.519ns(63.556%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 free_clk                                                0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      20.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424      22.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066      22.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420      24.870         clk_50m          
                                                                           r       coms2_reg_config/clock_20k_cnt[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      24.870                          
 clock uncertainty                                      -0.150      24.720                          

 Setup time                                             -0.136      24.584                          

 Data required time                                                 24.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.584                          
 Data arrival time                                                   7.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.324                          
====================================================================================================

====================================================================================================

Startpoint  : coms2_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms2_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  4.870
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420       4.870         clk_50m          
                                                                           r       coms2_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.203       5.073 r       coms2_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       5.562         coms2_reg_config/clock_20k_cnt [0]
                                                                                   coms2_reg_config/N8_mux4_5/I0 (GTP_LUT5)
                                   td                    0.157       5.719 r       coms2_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.489       6.208         coms2_reg_config/_N813
                                                                                   coms2_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.108       6.316 r       coms2_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=8)        0.541       6.857         coms2_reg_config/N8
                                                                                   coms2_reg_config/N11_2_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159       7.016 f       coms2_reg_config/N11_2_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.016         coms2_reg_config/_N9874
                                                                                   coms2_reg_config/N11_2_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.038 f       coms2_reg_config/N11_2_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.038         coms2_reg_config/_N9875
                                                                                   coms2_reg_config/N11_2_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.060 f       coms2_reg_config/N11_2_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.060         coms2_reg_config/_N9876
                                                                                   coms2_reg_config/N11_2_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.082 f       coms2_reg_config/N11_2_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.082         coms2_reg_config/_N9877
                                                                                   coms2_reg_config/N11_2_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.104 f       coms2_reg_config/N11_2_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.104         coms2_reg_config/_N9878
                                                                                   coms2_reg_config/N11_2_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.126 f       coms2_reg_config/N11_2_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.126         coms2_reg_config/_N9879
                                                                                   coms2_reg_config/N11_2_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.148 f       coms2_reg_config/N11_2_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.148         coms2_reg_config/_N9880
                                                                                   coms2_reg_config/N11_2_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.170 f       coms2_reg_config/N11_2_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.170         coms2_reg_config/_N9881
                                                                                   coms2_reg_config/N11_2_9/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.238 r       coms2_reg_config/N11_2_9/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.238         coms2_reg_config/N1111 [9]
                                                                           r       coms2_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)

 Data arrival time                                                   7.238         Logic Levels: 5  
                                                                                   Logic: 0.849ns(35.853%), Route: 1.519ns(64.147%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 free_clk                                                0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      20.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424      22.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066      22.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420      24.870         clk_50m          
                                                                           r       coms2_reg_config/clock_20k_cnt[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      24.870                          
 clock uncertainty                                      -0.150      24.720                          

 Setup time                                             -0.136      24.584                          

 Data required time                                                 24.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.584                          
 Data arrival time                                                   7.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.346                          
====================================================================================================

====================================================================================================

Startpoint  : coms2_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms2_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  4.870
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420       4.870         clk_50m          
                                                                           r       coms2_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.203       5.073 r       coms2_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       5.562         coms2_reg_config/clock_20k_cnt [0]
                                                                                   coms2_reg_config/N8_mux4_5/I0 (GTP_LUT5)
                                   td                    0.157       5.719 r       coms2_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.489       6.208         coms2_reg_config/_N813
                                                                                   coms2_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.108       6.316 r       coms2_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=8)        0.541       6.857         coms2_reg_config/N8
                                                                                   coms2_reg_config/N11_2_1/I2 (GTP_LUT6CARRY)
                                   td                    0.159       7.016 f       coms2_reg_config/N11_2_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.016         coms2_reg_config/_N9874
                                                                                   coms2_reg_config/N11_2_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.038 f       coms2_reg_config/N11_2_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.038         coms2_reg_config/_N9875
                                                                                   coms2_reg_config/N11_2_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.060 f       coms2_reg_config/N11_2_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.060         coms2_reg_config/_N9876
                                                                                   coms2_reg_config/N11_2_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.082 f       coms2_reg_config/N11_2_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.082         coms2_reg_config/_N9877
                                                                                   coms2_reg_config/N11_2_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.104 f       coms2_reg_config/N11_2_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.104         coms2_reg_config/_N9878
                                                                                   coms2_reg_config/N11_2_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.126 f       coms2_reg_config/N11_2_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.126         coms2_reg_config/_N9879
                                                                                   coms2_reg_config/N11_2_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.148 f       coms2_reg_config/N11_2_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.148         coms2_reg_config/_N9880
                                                                                   coms2_reg_config/N11_2_8/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.216 r       coms2_reg_config/N11_2_8/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.216         coms2_reg_config/N1111 [8]
                                                                           r       coms2_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)

 Data arrival time                                                   7.216         Logic Levels: 4  
                                                                                   Logic: 0.827ns(35.251%), Route: 1.519ns(64.749%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 free_clk                                                0.000      20.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      20.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      20.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424      22.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066      22.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420      24.870         clk_50m          
                                                                           r       coms2_reg_config/clock_20k_cnt[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      24.870                          
 clock uncertainty                                      -0.150      24.720                          

 Setup time                                             -0.136      24.584                          

 Data required time                                                 24.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.584                          
 Data arrival time                                                   7.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.368                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[3]/CLK (GTP_DFF_RE)
Endpoint    : power_on_delay_inst/cnt1[3]/D (GTP_DFF_RE)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  4.870
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420       4.870         clk_50m          
                                                                           r       power_on_delay_inst/cnt1[3]/CLK (GTP_DFF_RE)

                                   tco                   0.185       5.055 f       power_on_delay_inst/cnt1[3]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.385       5.440         power_on_delay_inst/cnt1 [3]
                                                                                   power_on_delay_inst/N5_1_3/I0 (GTP_LUT6CARRY)
                                   td                    0.096       5.536 r       power_on_delay_inst/N5_1_3/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.536         power_on_delay_inst/N5 [3]
                                                                           r       power_on_delay_inst/cnt1[3]/D (GTP_DFF_RE)

 Data arrival time                                                   5.536         Logic Levels: 1  
                                                                                   Logic: 0.281ns(42.192%), Route: 0.385ns(57.808%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420       4.870         clk_50m          
                                                                           r       power_on_delay_inst/cnt1[3]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.870                          
 clock uncertainty                                       0.000       4.870                          

 Hold time                                              -0.040       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                   5.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.706                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[4]/CLK (GTP_DFF_RE)
Endpoint    : power_on_delay_inst/cnt1[4]/D (GTP_DFF_RE)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  4.870
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420       4.870         clk_50m          
                                                                           r       power_on_delay_inst/cnt1[4]/CLK (GTP_DFF_RE)

                                   tco                   0.185       5.055 f       power_on_delay_inst/cnt1[4]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.385       5.440         power_on_delay_inst/cnt1 [4]
                                                                                   power_on_delay_inst/N5_1_4/I0 (GTP_LUT6CARRY)
                                   td                    0.096       5.536 r       power_on_delay_inst/N5_1_4/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.536         power_on_delay_inst/N5 [4]
                                                                           r       power_on_delay_inst/cnt1[4]/D (GTP_DFF_RE)

 Data arrival time                                                   5.536         Logic Levels: 1  
                                                                                   Logic: 0.281ns(42.192%), Route: 0.385ns(57.808%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420       4.870         clk_50m          
                                                                           r       power_on_delay_inst/cnt1[4]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.870                          
 clock uncertainty                                       0.000       4.870                          

 Hold time                                              -0.040       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                   5.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.706                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[5]/CLK (GTP_DFF_RE)
Endpoint    : power_on_delay_inst/cnt1[5]/D (GTP_DFF_RE)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  4.870
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420       4.870         clk_50m          
                                                                           r       power_on_delay_inst/cnt1[5]/CLK (GTP_DFF_RE)

                                   tco                   0.185       5.055 f       power_on_delay_inst/cnt1[5]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.385       5.440         power_on_delay_inst/cnt1 [5]
                                                                                   power_on_delay_inst/N5_1_5/I0 (GTP_LUT6CARRY)
                                   td                    0.096       5.536 r       power_on_delay_inst/N5_1_5/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.536         power_on_delay_inst/N5 [5]
                                                                           r       power_on_delay_inst/cnt1[5]/D (GTP_DFF_RE)

 Data arrival time                                                   5.536         Logic Levels: 1  
                                                                                   Logic: 0.281ns(42.192%), Route: 0.385ns(57.808%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420       4.870         clk_50m          
                                                                           r       power_on_delay_inst/cnt1[5]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.870                          
 clock uncertainty                                       0.000       4.870                          

 Hold time                                              -0.040       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                   5.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : power_on_delay_inst/camera_pwnd_reg/S (GTP_DFF_S)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                      99.047      99.047 r                        
 free_clk                                                0.000      99.047 r       free_clk (port)  
                                   net (fanout=1)        0.000      99.047         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     100.007 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320     101.327         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148     101.475 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200     103.675         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177     103.852 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385     104.237         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037     104.274 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653     104.927         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123     105.050 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420     107.470         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010     106.460 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     107.780         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     107.948 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100     109.048         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.185     109.233 f       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.000     109.233         ddr_init_done    
                                                                                   power_on_delay_inst/N34_1/I (GTP_INV)
                                   td                    0.000     109.233 r       power_on_delay_inst/N34_1/Z (GTP_INV)
                                   net (fanout=20)       0.605     109.838         power_on_delay_inst/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/initialization_1
                                                                           r       power_on_delay_inst/camera_pwnd_reg/S (GTP_DFF_S)

 Data arrival time                                                 109.838         Logic Levels: 1  
                                                                                   Logic: 0.185ns(23.418%), Route: 0.605ns(76.582%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 free_clk                                                0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     100.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     100.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424     102.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     102.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420     104.870         clk_50m          
                                                                           r       power_on_delay_inst/camera_pwnd_reg/CLK (GTP_DFF_S)
 clock pessimism                                         0.000     104.870                          
 clock uncertainty                                      -0.150     104.720                          

 Setup time                                             -0.244     104.476                          

 Data required time                                                104.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.476                          
 Data arrival time                                                 109.838                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : power_on_delay_inst/cnt1[0]/R (GTP_DFF_RE)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                      99.047      99.047 r                        
 free_clk                                                0.000      99.047 r       free_clk (port)  
                                   net (fanout=1)        0.000      99.047         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     100.007 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320     101.327         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148     101.475 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200     103.675         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177     103.852 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385     104.237         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037     104.274 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653     104.927         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123     105.050 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420     107.470         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010     106.460 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     107.780         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     107.948 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100     109.048         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.185     109.233 f       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.000     109.233         ddr_init_done    
                                                                                   power_on_delay_inst/N34_1/I (GTP_INV)
                                   td                    0.000     109.233 r       power_on_delay_inst/N34_1/Z (GTP_INV)
                                   net (fanout=20)       0.605     109.838         power_on_delay_inst/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/initialization_1
                                                                           r       power_on_delay_inst/cnt1[0]/R (GTP_DFF_RE)

 Data arrival time                                                 109.838         Logic Levels: 1  
                                                                                   Logic: 0.185ns(23.418%), Route: 0.605ns(76.582%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 free_clk                                                0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     100.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     100.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424     102.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     102.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420     104.870         clk_50m          
                                                                           r       power_on_delay_inst/cnt1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     104.870                          
 clock uncertainty                                      -0.150     104.720                          

 Setup time                                             -0.244     104.476                          

 Data required time                                                104.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.476                          
 Data arrival time                                                 109.838                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : power_on_delay_inst/cnt1[1]/R (GTP_DFF_RE)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                      99.047      99.047 r                        
 free_clk                                                0.000      99.047 r       free_clk (port)  
                                   net (fanout=1)        0.000      99.047         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     100.007 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320     101.327         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148     101.475 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200     103.675         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177     103.852 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385     104.237         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037     104.274 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653     104.927         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123     105.050 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420     107.470         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010     106.460 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     107.780         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     107.948 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100     109.048         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.185     109.233 f       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.000     109.233         ddr_init_done    
                                                                                   power_on_delay_inst/N34_1/I (GTP_INV)
                                   td                    0.000     109.233 r       power_on_delay_inst/N34_1/Z (GTP_INV)
                                   net (fanout=20)       0.605     109.838         power_on_delay_inst/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/initialization_1
                                                                           r       power_on_delay_inst/cnt1[1]/R (GTP_DFF_RE)

 Data arrival time                                                 109.838         Logic Levels: 1  
                                                                                   Logic: 0.185ns(23.418%), Route: 0.605ns(76.582%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 free_clk                                                0.000     100.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     100.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     100.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424     102.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     102.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420     104.870         clk_50m          
                                                                           r       power_on_delay_inst/cnt1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     104.870                          
 clock uncertainty                                      -0.150     104.720                          

 Setup time                                             -0.244     104.476                          

 Data required time                                                104.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.476                          
 Data arrival time                                                 109.838                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : power_on_delay_inst/camera_pwnd_reg/S (GTP_DFF_S)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                     160.000     160.000 r                        
 free_clk                                                0.000     160.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     160.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     160.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320     162.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148     162.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200     164.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177     164.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385     165.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037     165.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653     165.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123     166.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420     168.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338     167.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     168.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     168.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100     169.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.203     169.876 r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.000     169.876         ddr_init_done    
                                                                                   power_on_delay_inst/N34_1/I (GTP_INV)
                                   td                    0.000     169.876 f       power_on_delay_inst/N34_1/Z (GTP_INV)
                                   net (fanout=20)       0.605     170.481         power_on_delay_inst/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/initialization_1
                                                                           f       power_on_delay_inst/camera_pwnd_reg/S (GTP_DFF_S)

 Data arrival time                                                 170.481         Logic Levels: 1  
                                                                                   Logic: 0.203ns(25.124%), Route: 0.605ns(74.876%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                       160.000     160.000 r                        
 free_clk                                                0.000     160.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     160.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     160.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424     162.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     162.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420     164.870         clk_50m          
                                                                           r       power_on_delay_inst/camera_pwnd_reg/CLK (GTP_DFF_S)
 clock pessimism                                         0.000     164.870                          
 clock uncertainty                                       0.150     165.020                          

 Hold time                                              -0.043     164.977                          

 Data required time                                                164.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                164.977                          
 Data arrival time                                                 170.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.504                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : power_on_delay_inst/cnt1[0]/R (GTP_DFF_RE)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                     160.000     160.000 r                        
 free_clk                                                0.000     160.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     160.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     160.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320     162.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148     162.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200     164.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177     164.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385     165.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037     165.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653     165.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123     166.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420     168.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338     167.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     168.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     168.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100     169.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.203     169.876 r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.000     169.876         ddr_init_done    
                                                                                   power_on_delay_inst/N34_1/I (GTP_INV)
                                   td                    0.000     169.876 f       power_on_delay_inst/N34_1/Z (GTP_INV)
                                   net (fanout=20)       0.605     170.481         power_on_delay_inst/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/initialization_1
                                                                           f       power_on_delay_inst/cnt1[0]/R (GTP_DFF_RE)

 Data arrival time                                                 170.481         Logic Levels: 1  
                                                                                   Logic: 0.203ns(25.124%), Route: 0.605ns(74.876%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                       160.000     160.000 r                        
 free_clk                                                0.000     160.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     160.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     160.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424     162.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     162.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420     164.870         clk_50m          
                                                                           r       power_on_delay_inst/cnt1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     164.870                          
 clock uncertainty                                       0.150     165.020                          

 Hold time                                              -0.043     164.977                          

 Data required time                                                164.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                164.977                          
 Data arrival time                                                 170.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.504                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : power_on_delay_inst/cnt1[1]/R (GTP_DFF_RE)
Path Group  : ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                     160.000     160.000 r                        
 free_clk                                                0.000     160.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     160.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     160.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320     162.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148     162.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200     164.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177     164.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385     165.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037     165.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653     165.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123     166.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420     168.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338     167.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320     168.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168     168.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100     169.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.203     169.876 r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.000     169.876         ddr_init_done    
                                                                                   power_on_delay_inst/N34_1/I (GTP_INV)
                                   td                    0.000     169.876 f       power_on_delay_inst/N34_1/Z (GTP_INV)
                                   net (fanout=20)       0.605     170.481         power_on_delay_inst/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/initialization_1
                                                                           f       power_on_delay_inst/cnt1[1]/R (GTP_DFF_RE)

 Data arrival time                                                 170.481         Logic Levels: 1  
                                                                                   Logic: 0.203ns(25.124%), Route: 0.605ns(74.876%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                       160.000     160.000 r                        
 free_clk                                                0.000     160.000 r       free_clk (port)  
                                   net (fanout=1)        0.000     160.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     160.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424     162.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     162.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420     164.870         clk_50m          
                                                                           r       power_on_delay_inst/cnt1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000     164.870                          
 clock uncertainty                                       0.150     165.020                          

 Hold time                                              -0.043     164.977                          

 Data required time                                                164.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                164.977                          
 Data arrival time                                                 170.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.504                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/col_cnt[0]/S (GTP_DFF_SE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  5.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532       2.492         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234       2.726 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420       5.146         pclk_in_test     
                                                                           r       cmos2_8_16bit/de_o/CLK (GTP_DFF)

                                   tco                   0.203       5.349 r       cmos2_8_16bit/de_o/Q (GTP_DFF)
                                   net (fanout=14)       0.505       5.854         de_in_test       
                                                                                   ch0_image_reshape/N10_16/I0 (GTP_LUT6CARRY)
                                   td                    0.183       6.037 f       ch0_image_reshape/N10_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.037         ch0_image_reshape/_N88865
                                                                                   ch0_image_reshape/N10_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.059 f       ch0_image_reshape/N10_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.059         ch0_image_reshape/_N88864
                                                                                   ch0_image_reshape/N10_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.081 f       ch0_image_reshape/N10_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=14)       0.505       6.586         ch0_image_reshape/N10
                                                                                   ch0_image_reshape/N84_5/I2 (GTP_LUT4)
                                   td                    0.179       6.765 r       ch0_image_reshape/N84_5/Z (GTP_LUT4)
                                   net (fanout=12)       0.467       7.232         ch0_image_reshape/N84
                                                                           r       ch0_image_reshape/col_cnt[0]/S (GTP_DFF_SE)

 Data arrival time                                                   7.232         Logic Levels: 2  
                                                                                   Logic: 0.609ns(29.195%), Route: 1.477ns(70.805%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960      24.760 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532      26.292         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234      26.526 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420      28.946         pclk_in_test     
                                                                           r       ch0_image_reshape/col_cnt[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000      28.946                          
 clock uncertainty                                      -0.050      28.896                          

 Setup time                                             -0.244      28.652                          

 Data required time                                                 28.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.652                          
 Data arrival time                                                   7.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/col_cnt[1]/R (GTP_DFF_RE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  5.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532       2.492         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234       2.726 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420       5.146         pclk_in_test     
                                                                           r       cmos2_8_16bit/de_o/CLK (GTP_DFF)

                                   tco                   0.203       5.349 r       cmos2_8_16bit/de_o/Q (GTP_DFF)
                                   net (fanout=14)       0.505       5.854         de_in_test       
                                                                                   ch0_image_reshape/N10_16/I0 (GTP_LUT6CARRY)
                                   td                    0.183       6.037 f       ch0_image_reshape/N10_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.037         ch0_image_reshape/_N88865
                                                                                   ch0_image_reshape/N10_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.059 f       ch0_image_reshape/N10_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.059         ch0_image_reshape/_N88864
                                                                                   ch0_image_reshape/N10_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.081 f       ch0_image_reshape/N10_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=14)       0.505       6.586         ch0_image_reshape/N10
                                                                                   ch0_image_reshape/N84_5/I2 (GTP_LUT4)
                                   td                    0.179       6.765 r       ch0_image_reshape/N84_5/Z (GTP_LUT4)
                                   net (fanout=12)       0.467       7.232         ch0_image_reshape/N84
                                                                           r       ch0_image_reshape/col_cnt[1]/R (GTP_DFF_RE)

 Data arrival time                                                   7.232         Logic Levels: 2  
                                                                                   Logic: 0.609ns(29.195%), Route: 1.477ns(70.805%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960      24.760 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532      26.292         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234      26.526 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420      28.946         pclk_in_test     
                                                                           r       ch0_image_reshape/col_cnt[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      28.946                          
 clock uncertainty                                      -0.050      28.896                          

 Setup time                                             -0.244      28.652                          

 Data required time                                                 28.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.652                          
 Data arrival time                                                   7.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/col_cnt[2]/R (GTP_DFF_RE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  5.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532       2.492         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234       2.726 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420       5.146         pclk_in_test     
                                                                           r       cmos2_8_16bit/de_o/CLK (GTP_DFF)

                                   tco                   0.203       5.349 r       cmos2_8_16bit/de_o/Q (GTP_DFF)
                                   net (fanout=14)       0.505       5.854         de_in_test       
                                                                                   ch0_image_reshape/N10_16/I0 (GTP_LUT6CARRY)
                                   td                    0.183       6.037 f       ch0_image_reshape/N10_16/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.037         ch0_image_reshape/_N88865
                                                                                   ch0_image_reshape/N10_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.059 f       ch0_image_reshape/N10_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.059         ch0_image_reshape/_N88864
                                                                                   ch0_image_reshape/N10_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       6.081 f       ch0_image_reshape/N10_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=14)       0.505       6.586         ch0_image_reshape/N10
                                                                                   ch0_image_reshape/N84_5/I2 (GTP_LUT4)
                                   td                    0.179       6.765 r       ch0_image_reshape/N84_5/Z (GTP_LUT4)
                                   net (fanout=12)       0.467       7.232         ch0_image_reshape/N84
                                                                           r       ch0_image_reshape/col_cnt[2]/R (GTP_DFF_RE)

 Data arrival time                                                   7.232         Logic Levels: 2  
                                                                                   Logic: 0.609ns(29.195%), Route: 1.477ns(70.805%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960      24.760 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532      26.292         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234      26.526 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420      28.946         pclk_in_test     
                                                                           r       ch0_image_reshape/col_cnt[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      28.946                          
 clock uncertainty                                      -0.050      28.896                          

 Setup time                                             -0.244      28.652                          

 Data required time                                                 28.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.652                          
 Data arrival time                                                   7.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_o[11]/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/img_data_out[0]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  5.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532       2.492         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234       2.726 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420       5.146         pclk_in_test     
                                                                           r       cmos2_8_16bit/pdata_o[11]/CLK (GTP_DFF)

                                   tco                   0.185       5.331 f       cmos2_8_16bit/pdata_o[11]/Q (GTP_DFF)
                                   net (fanout=1)        0.385       5.716         cmos2_d_16bit[11]
                                                                           f       ch0_image_reshape/img_data_out[0]/D (GTP_DFF_RE)

 Data arrival time                                                   5.716         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532       2.492         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234       2.726 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420       5.146         pclk_in_test     
                                                                           r       ch0_image_reshape/img_data_out[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       5.146                          
 clock uncertainty                                       0.000       5.146                          

 Hold time                                              -0.049       5.097                          

 Data required time                                                  5.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.097                          
 Data arrival time                                                   5.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_o[12]/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/img_data_out[1]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  5.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532       2.492         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234       2.726 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420       5.146         pclk_in_test     
                                                                           r       cmos2_8_16bit/pdata_o[12]/CLK (GTP_DFF)

                                   tco                   0.185       5.331 f       cmos2_8_16bit/pdata_o[12]/Q (GTP_DFF)
                                   net (fanout=1)        0.385       5.716         cmos2_d_16bit[12]
                                                                           f       ch0_image_reshape/img_data_out[1]/D (GTP_DFF_RE)

 Data arrival time                                                   5.716         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532       2.492         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234       2.726 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420       5.146         pclk_in_test     
                                                                           r       ch0_image_reshape/img_data_out[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       5.146                          
 clock uncertainty                                       0.000       5.146                          

 Hold time                                              -0.049       5.097                          

 Data required time                                                  5.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.097                          
 Data arrival time                                                   5.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_o[13]/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/img_data_out[2]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  5.146
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532       2.492         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234       2.726 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420       5.146         pclk_in_test     
                                                                           r       cmos2_8_16bit/pdata_o[13]/CLK (GTP_DFF)

                                   tco                   0.185       5.331 f       cmos2_8_16bit/pdata_o[13]/Q (GTP_DFF)
                                   net (fanout=1)        0.385       5.716         cmos2_d_16bit[13]
                                                                           f       ch0_image_reshape/img_data_out[2]/D (GTP_DFF_RE)

 Data arrival time                                                   5.716         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532       2.492         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234       2.726 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420       5.146         pclk_in_test     
                                                                           r       ch0_image_reshape/img_data_out[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       5.146                          
 clock uncertainty                                       0.000       5.146                          

 Hold time                                              -0.049       5.097                          

 Data required time                                                  5.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.097                          
 Data arrival time                                                   5.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/img_data_out[0]/R (GTP_DFF_RE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                    2308.571    2308.571 r                        
 free_clk                                                0.000    2308.571 r       free_clk (port)  
                                   net (fanout=1)        0.000    2308.571         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    2309.531 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320    2310.851         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148    2310.999 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200    2313.199         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177    2313.376 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385    2313.761         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037    2313.798 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653    2314.451         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123    2314.574 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    2316.994         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010    2315.984 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    2317.304         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    2317.472 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100    2318.572         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.203    2318.775 r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.605    2319.380         ddr_init_done    
                                                                                   ch0_image_reshape/N0/I0 (GTP_LUT2)
                                   td                    0.224    2319.604 r       ch0_image_reshape/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.505    2320.109         ch0_image_reshape/N0
                                                                           r       ch0_image_reshape/img_data_out[0]/R (GTP_DFF_RE)

 Data arrival time                                                2320.109         Logic Levels: 1  
                                                                                   Logic: 0.427ns(27.781%), Route: 1.110ns(72.219%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      2308.600    2308.600 r                        
 cmos2_pclk                                              0.000    2308.600 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000    2308.600         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960    2309.560 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532    2311.092         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234    2311.326 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420    2313.746         pclk_in_test     
                                                                           r       ch0_image_reshape/img_data_out[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    2313.746                          
 clock uncertainty                                      -0.050    2313.696                          

 Setup time                                             -0.244    2313.452                          

 Data required time                                               2313.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2313.452                          
 Data arrival time                                                2320.109                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/img_data_out[1]/R (GTP_DFF_RE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                    2308.571    2308.571 r                        
 free_clk                                                0.000    2308.571 r       free_clk (port)  
                                   net (fanout=1)        0.000    2308.571         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    2309.531 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320    2310.851         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148    2310.999 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200    2313.199         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177    2313.376 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385    2313.761         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037    2313.798 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653    2314.451         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123    2314.574 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    2316.994         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010    2315.984 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    2317.304         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    2317.472 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100    2318.572         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.203    2318.775 r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.605    2319.380         ddr_init_done    
                                                                                   ch0_image_reshape/N0/I0 (GTP_LUT2)
                                   td                    0.224    2319.604 r       ch0_image_reshape/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.505    2320.109         ch0_image_reshape/N0
                                                                           r       ch0_image_reshape/img_data_out[1]/R (GTP_DFF_RE)

 Data arrival time                                                2320.109         Logic Levels: 1  
                                                                                   Logic: 0.427ns(27.781%), Route: 1.110ns(72.219%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      2308.600    2308.600 r                        
 cmos2_pclk                                              0.000    2308.600 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000    2308.600         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960    2309.560 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532    2311.092         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234    2311.326 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420    2313.746         pclk_in_test     
                                                                           r       ch0_image_reshape/img_data_out[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    2313.746                          
 clock uncertainty                                      -0.050    2313.696                          

 Setup time                                             -0.244    2313.452                          

 Data required time                                               2313.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2313.452                          
 Data arrival time                                                2320.109                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/img_data_out[2]/R (GTP_DFF_RE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                    2308.571    2308.571 r                        
 free_clk                                                0.000    2308.571 r       free_clk (port)  
                                   net (fanout=1)        0.000    2308.571         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    2309.531 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320    2310.851         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148    2310.999 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200    2313.199         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177    2313.376 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385    2313.761         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037    2313.798 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653    2314.451         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123    2314.574 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    2316.994         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010    2315.984 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    2317.304         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    2317.472 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100    2318.572         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.203    2318.775 r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.605    2319.380         ddr_init_done    
                                                                                   ch0_image_reshape/N0/I0 (GTP_LUT2)
                                   td                    0.224    2319.604 r       ch0_image_reshape/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.505    2320.109         ch0_image_reshape/N0
                                                                           r       ch0_image_reshape/img_data_out[2]/R (GTP_DFF_RE)

 Data arrival time                                                2320.109         Logic Levels: 1  
                                                                                   Logic: 0.427ns(27.781%), Route: 1.110ns(72.219%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      2308.600    2308.600 r                        
 cmos2_pclk                                              0.000    2308.600 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000    2308.600         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960    2309.560 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532    2311.092         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234    2311.326 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420    2313.746         pclk_in_test     
                                                                           r       ch0_image_reshape/img_data_out[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    2313.746                          
 clock uncertainty                                      -0.050    2313.696                          

 Setup time                                             -0.244    2313.452                          

 Data required time                                               2313.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2313.452                          
 Data arrival time                                                2320.109                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/row_cnt[0]/S (GTP_DFF_SE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                    7116.190    7116.190 r                        
 free_clk                                                0.000    7116.190 r       free_clk (port)  
                                   net (fanout=1)        0.000    7116.190         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    7117.150 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320    7118.470         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148    7118.618 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200    7120.818         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177    7120.995 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385    7121.380         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037    7121.417 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653    7122.070         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123    7122.193 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    7124.613         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338    7123.275 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    7124.595         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    7124.763 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100    7125.863         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.185    7126.048 f       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.605    7126.653         ddr_init_done    
                                                                                   ch0_image_reshape/N86_2/I0 (GTP_LUT6)
                                   td                    0.059    7126.712 f       ch0_image_reshape/N86_2/Z (GTP_LUT6)
                                   net (fanout=12)       0.467    7127.179         ch0_image_reshape/N86
                                                                           f       ch0_image_reshape/row_cnt[0]/S (GTP_DFF_SE)

 Data arrival time                                                7127.179         Logic Levels: 1  
                                                                                   Logic: 0.244ns(18.541%), Route: 1.072ns(81.459%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      7116.200    7116.200 r                        
 cmos2_pclk                                              0.000    7116.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000    7116.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960    7117.160 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532    7118.692         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234    7118.926 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420    7121.346         pclk_in_test     
                                                                           r       ch0_image_reshape/row_cnt[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000    7121.346                          
 clock uncertainty                                       0.050    7121.396                          

 Hold time                                              -0.043    7121.353                          

 Data required time                                               7121.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                               7121.353                          
 Data arrival time                                                7127.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/row_cnt[1]/R (GTP_DFF_RE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                    7116.190    7116.190 r                        
 free_clk                                                0.000    7116.190 r       free_clk (port)  
                                   net (fanout=1)        0.000    7116.190         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    7117.150 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320    7118.470         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148    7118.618 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200    7120.818         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177    7120.995 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385    7121.380         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037    7121.417 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653    7122.070         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123    7122.193 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    7124.613         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338    7123.275 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    7124.595         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    7124.763 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100    7125.863         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.185    7126.048 f       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.605    7126.653         ddr_init_done    
                                                                                   ch0_image_reshape/N86_2/I0 (GTP_LUT6)
                                   td                    0.059    7126.712 f       ch0_image_reshape/N86_2/Z (GTP_LUT6)
                                   net (fanout=12)       0.467    7127.179         ch0_image_reshape/N86
                                                                           f       ch0_image_reshape/row_cnt[1]/R (GTP_DFF_RE)

 Data arrival time                                                7127.179         Logic Levels: 1  
                                                                                   Logic: 0.244ns(18.541%), Route: 1.072ns(81.459%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      7116.200    7116.200 r                        
 cmos2_pclk                                              0.000    7116.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000    7116.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960    7117.160 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532    7118.692         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234    7118.926 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420    7121.346         pclk_in_test     
                                                                           r       ch0_image_reshape/row_cnt[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    7121.346                          
 clock uncertainty                                       0.050    7121.396                          

 Hold time                                              -0.043    7121.353                          

 Data required time                                               7121.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                               7121.353                          
 Data arrival time                                                7127.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)
Endpoint    : ch0_image_reshape/row_cnt[2]/R (GTP_DFF_RE)
Path Group  : cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                    7116.190    7116.190 r                        
 free_clk                                                0.000    7116.190 r       free_clk (port)  
                                   net (fanout=1)        0.000    7116.190         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    7117.150 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320    7118.470         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148    7118.618 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200    7120.818         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177    7120.995 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385    7121.380         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037    7121.417 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653    7122.070         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123    7122.193 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420    7124.613         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338    7123.275 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320    7124.595         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168    7124.763 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100    7125.863         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/CLK (GTP_DFF)

                                   tco                   0.185    7126.048 f       u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb/ddr_init_done/Q (GTP_DFF)
                                   net (fanout=20)       0.605    7126.653         ddr_init_done    
                                                                                   ch0_image_reshape/N86_2/I0 (GTP_LUT6)
                                   td                    0.059    7126.712 f       ch0_image_reshape/N86_2/Z (GTP_LUT6)
                                   net (fanout=12)       0.467    7127.179         ch0_image_reshape/N86
                                                                           f       ch0_image_reshape/row_cnt[2]/R (GTP_DFF_RE)

 Data arrival time                                                7127.179         Logic Levels: 1  
                                                                                   Logic: 0.244ns(18.541%), Route: 1.072ns(81.459%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      7116.200    7116.200 r                        
 cmos2_pclk                                              0.000    7116.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000    7116.200         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    0.960    7117.160 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=62)       1.532    7118.692         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV_E2)
                                   td                    0.234    7118.926 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV_E2)
                                   net (fanout=99)       2.420    7121.346         pclk_in_test     
                                                                           r       ch0_image_reshape/row_cnt[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    7121.346                          
 clock uncertainty                                       0.050    7121.396                          

 Hold time                                              -0.043    7121.353                          

 Data required time                                               7121.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                               7121.353                          
 Data arrival time                                                7127.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r1[0]/C (GTP_DFF_C)
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF)

                                   tco                   0.185       5.221 f       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.000       5.221         u_system_top/ddr_npu/u_ddrphy_top/rst_seq_rstn
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N124/I (GTP_INV)
                                   td                    0.000       5.221 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N124/Z (GTP_INV)
                                   net (fanout=196)      0.681       5.902         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N124
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r1[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.902         Logic Levels: 1  
                                                                                   Logic: 0.185ns(21.363%), Route: 0.681ns(78.637%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 free_clk                                                0.000      40.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      40.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      40.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424      42.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      42.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      43.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      43.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100      45.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      45.036                          
 clock uncertainty                                      -0.150      44.886                          

 Recovery time                                          -0.226      44.660                          

 Data required time                                                 44.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.660                          
 Data arrival time                                                   5.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r2[0]/C (GTP_DFF_C)
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF)

                                   tco                   0.185       5.221 f       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.000       5.221         u_system_top/ddr_npu/u_ddrphy_top/rst_seq_rstn
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N124/I (GTP_INV)
                                   td                    0.000       5.221 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N124/Z (GTP_INV)
                                   net (fanout=196)      0.681       5.902         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N124
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r2[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.902         Logic Levels: 1  
                                                                                   Logic: 0.185ns(21.363%), Route: 0.681ns(78.637%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 free_clk                                                0.000      40.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      40.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      40.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424      42.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      42.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      43.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      43.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100      45.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      45.036                          
 clock uncertainty                                      -0.150      44.886                          

 Recovery time                                          -0.226      44.660                          

 Data required time                                                 44.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.660                          
 Data arrival time                                                   5.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/wrlvl_trained_flag/C (GTP_DFF_C)
Path Group  : rst_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF)

                                   tco                   0.185       5.221 f       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync/sig_async_r2[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.000       5.221         u_system_top/ddr_npu/u_ddrphy_top/rst_seq_rstn
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N124/I (GTP_INV)
                                   td                    0.000       5.221 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N124/Z (GTP_INV)
                                   net (fanout=196)      0.681       5.902         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/N124
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/wrlvl_trained_flag/C (GTP_DFF_C)

 Data arrival time                                                   5.902         Logic Levels: 1  
                                                                                   Logic: 0.185ns(21.363%), Route: 0.681ns(78.637%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                            40.000      40.000 r                        
 free_clk                                                0.000      40.000 r       free_clk (port)  
                                   net (fanout=1)        0.000      40.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960      40.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424      42.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      42.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      43.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      43.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100      45.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/wrlvl_trained_flag/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      45.036                          
 clock uncertainty                                      -0.150      44.886                          

 Recovery time                                          -0.226      44.660                          

 Data required time                                                 44.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.660                          
 Data arrival time                                                   5.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/C (GTP_DFF_C)
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.203       5.239 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.239         u_system_top/ddr_npu/u_ddrphy_top/logic_rstn
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.239 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N0/Z (GTP_INV)
                                   net (fanout=97)       0.626       5.865         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N0
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.865         Logic Levels: 1  
                                                                                   Logic: 0.203ns(24.487%), Route: 0.626ns(75.513%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.036                          
 clock uncertainty                                       0.000       5.036                          

 Removal time                                           -0.064       4.972                          

 Data required time                                                  4.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.972                          
 Data arrival time                                                   5.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[1]/C (GTP_DFF_C)
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.203       5.239 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.239         u_system_top/ddr_npu/u_ddrphy_top/logic_rstn
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.239 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N0/Z (GTP_INV)
                                   net (fanout=97)       0.626       5.865         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N0
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.865         Logic Levels: 1  
                                                                                   Logic: 0.203ns(24.487%), Route: 0.626ns(75.513%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.036                          
 clock uncertainty                                       0.000       5.036                          

 Removal time                                           -0.064       4.972                          

 Data required time                                                  4.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.972                          
 Data arrival time                                                   5.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/C (GTP_DFF_CE)
Path Group  : rst_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.036
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.203       5.239 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.239         u_system_top/ddr_npu/u_ddrphy_top/logic_rstn
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.239 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N0/Z (GTP_INV)
                                   net (fanout=97)       0.626       5.865         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/N0
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   5.865         Logic Levels: 1  
                                                                                   Logic: 0.203ns(24.487%), Route: 0.626ns(75.513%)
----------------------------------------------------------------------------------------------------

 Clock rst_clk (rising edge)                             0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.448 r       u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       3.768         u_system_top/ddr_npu/u_ddrphy_top/rst_gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       3.936 r       u_system_top/ddr_npu/u_ddrphy_top/u_rst_clk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=225)      1.100       5.036         u_system_top/ddr_npu/u_ddrphy_top/rst_clk
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.036                          
 clock uncertainty                                       0.000       5.036                          

 Removal time                                           -0.064       4.972                          

 Data required time                                                  4.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.972                          
 Data arrival time                                                   5.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.673
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.185      10.186 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000      10.186         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/N10/I (GTP_INV)
                                   td                    0.000      10.186 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/N10/Z (GTP_INV)
                                   net (fanout=1604)     1.256      11.442         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/N10
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                  11.442         Logic Levels: 1  
                                                                                   Logic: 0.185ns(12.838%), Route: 1.256ns(87.162%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338      14.704 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.024         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.192 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.292         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.292                          
 clock uncertainty                                      -0.150      17.142                          

 Recovery time                                          -0.226      16.916                          

 Data required time                                                 16.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.916                          
 Data arrival time                                                  11.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.673
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.185      10.186 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000      10.186         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/N10/I (GTP_INV)
                                   td                    0.000      10.186 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/N10/Z (GTP_INV)
                                   net (fanout=1604)     1.256      11.442         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/N10
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                  11.442         Logic Levels: 1  
                                                                                   Logic: 0.185ns(12.838%), Route: 1.256ns(87.162%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338      14.704 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.024         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.192 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.292         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.292                          
 clock uncertainty                                      -0.150      17.142                          

 Recovery time                                          -0.226      16.916                          

 Data required time                                                 16.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.916                          
 Data arrival time                                                  11.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.673
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.185      10.186 f       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000      10.186         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/N10/I (GTP_INV)
                                   td                    0.000      10.186 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/N10/Z (GTP_INV)
                                   net (fanout=1604)     1.256      11.442         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/N10
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                  11.442         Logic Levels: 1  
                                                                                   Logic: 0.185ns(12.838%), Route: 1.256ns(87.162%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       7.619       7.619 r                        
 free_clk                                                0.000       7.619 r       free_clk (port)  
                                   net (fanout=1)        0.000       7.619         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       8.579 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       9.899         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148      10.047 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200      12.247         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177      12.424 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385      12.809         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037      12.846 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653      13.499         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123      13.622 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420      16.042         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338      14.704 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320      16.024         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168      16.192 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      17.292         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.292                          
 clock uncertainty                                      -0.150      17.142                          

 Recovery time                                          -0.226      16.916                          

 Data required time                                                 16.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.916                          
 Data arrival time                                                  11.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/C (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       9.876 r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       9.876         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_rstn_synced
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/I (GTP_INV)
                                   td                    0.000       9.876 f       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/Z (GTP_INV)
                                   net (fanout=8)        0.437      10.313         u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/C (GTP_DFF_C)

 Data arrival time                                                  10.313         Logic Levels: 1  
                                                                                   Logic: 0.203ns(31.719%), Route: 0.437ns(68.281%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_lock/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.001                          
 clock uncertainty                                       0.000      10.001                          

 Removal time                                           -0.064       9.937                          

 Data required time                                                  9.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.937                          
 Data arrival time                                                  10.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/C (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       9.876 r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       9.876         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_rstn_synced
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/I (GTP_INV)
                                   td                    0.000       9.876 f       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/Z (GTP_INV)
                                   net (fanout=8)        0.437      10.313         u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/C (GTP_DFF_C)

 Data arrival time                                                  10.313         Logic Levels: 1  
                                                                                   Logic: 0.203ns(31.719%), Route: 0.437ns(68.281%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.001                          
 clock uncertainty                                       0.000      10.001                          

 Removal time                                           -0.064       9.937                          

 Data required time                                                  9.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.937                          
 Data arrival time                                                  10.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[1]/C (GTP_DFF_C)
Path Group  : ddrphy_sysclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  9.673
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.338       7.085 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.405         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.573 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100       9.673         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       9.876 r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       9.876         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_cpd_rstn_synced
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/I (GTP_INV)
                                   td                    0.000       9.876 f       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0/Z (GTP_INV)
                                   net (fanout=8)        0.437      10.313         u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/N0
                                                                           f       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[1]/C (GTP_DFF_C)

 Data arrival time                                                  10.313         Logic Levels: 1  
                                                                                   Logic: 0.203ns(31.719%), Route: 0.437ns(68.281%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_cpd_lock/ddrphy_cpd_up_dnb_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.001                          
 clock uncertainty                                       0.000      10.001                          

 Removal time                                           -0.064       9.937                          

 Data required time                                                  9.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.937                          
 Data arrival time                                                  10.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.185       3.485 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.485         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/I (GTP_INV)
                                   td                    0.000       3.485 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/Z (GTP_INV)
                                   net (fanout=69)       0.601       4.086         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   4.086         Logic Levels: 1  
                                                                                   Logic: 0.185ns(23.537%), Route: 0.601ns(76.463%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       7.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.300                          
 clock uncertainty                                      -0.050       7.250                          

 Recovery time                                          -0.226       7.024                          

 Data required time                                                  7.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.024                          
 Data arrival time                                                   4.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.185       3.485 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.485         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/I (GTP_INV)
                                   td                    0.000       3.485 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/Z (GTP_INV)
                                   net (fanout=69)       0.601       4.086         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/C (GTP_DFF_C)

 Data arrival time                                                   4.086         Logic Levels: 1  
                                                                                   Logic: 0.185ns(23.537%), Route: 0.601ns(76.463%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       7.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.300                          
 clock uncertainty                                      -0.050       7.250                          

 Recovery time                                          -0.226       7.024                          

 Data required time                                                  7.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.024                          
 Data arrival time                                                   4.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[2]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.185       3.485 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.485         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/I (GTP_INV)
                                   td                    0.000       3.485 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/Z (GTP_INV)
                                   net (fanout=69)       0.601       4.086         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[2]/C (GTP_DFF_C)

 Data arrival time                                                   4.086         Logic Levels: 1  
                                                                                   Logic: 0.185ns(23.537%), Route: 0.601ns(76.463%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       7.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.300                          
 clock uncertainty                                      -0.050       7.250                          

 Recovery time                                          -0.226       7.024                          

 Data required time                                                  7.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.024                          
 Data arrival time                                                   4.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.203       3.503 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.503         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/I (GTP_INV)
                                   td                    0.000       3.503 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/Z (GTP_INV)
                                   net (fanout=69)       0.601       4.104         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   4.104         Logic Levels: 1  
                                                                                   Logic: 0.203ns(25.249%), Route: 0.601ns(74.751%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Removal time                                           -0.064       3.236                          

 Data required time                                                  3.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.236                          
 Data arrival time                                                   4.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.868                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.203       3.503 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.503         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/I (GTP_INV)
                                   td                    0.000       3.503 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/Z (GTP_INV)
                                   net (fanout=69)       0.601       4.104         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/C (GTP_DFF_C)

 Data arrival time                                                   4.104         Logic Levels: 1  
                                                                                   Logic: 0.203ns(25.249%), Route: 0.601ns(74.751%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Removal time                                           -0.064       3.236                          

 Data required time                                                  3.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.236                          
 Data arrival time                                                   4.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.868                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[2]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.203       3.503 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.503         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/core_rst_n_mem
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/I (GTP_INV)
                                   td                    0.000       3.503 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3/Z (GTP_INV)
                                   net (fanout=69)       0.601       4.104         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/N3
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[2]/C (GTP_DFF_C)

 Data arrival time                                                   4.104         Logic Levels: 1  
                                                                                   Logic: 0.203ns(25.249%), Route: 0.601ns(74.751%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=107)      3.300       3.300         pclk             
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/p_hdrq_data_in_r[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Removal time                                           -0.064       3.236                          

 Data required time                                                  3.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.236                          
 Data arrival time                                                   4.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.868                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[0]/C (GTP_DFF_CE)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.174       4.474 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/CORE_RST_N (GTP_PCIEGEN2)
                                   net (fanout=10)       0.000       4.474         core_rst_n       
                                                                                   N197_0/I (GTP_INV)
                                   td                    0.000       4.474 r       N197_0/Z (GTP_INV)
                                   net (fanout=3274)     2.955       7.429         N197_1           
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.429         Logic Levels: 1  
                                                                                   Logic: 1.174ns(28.433%), Route: 2.955ns(71.567%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300      11.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.300                          
 clock uncertainty                                      -0.050      11.250                          

 Recovery time                                          -0.226      11.024                          

 Data required time                                                 11.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.024                          
 Data arrival time                                                   7.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[1]/C (GTP_DFF_CE)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.174       4.474 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/CORE_RST_N (GTP_PCIEGEN2)
                                   net (fanout=10)       0.000       4.474         core_rst_n       
                                                                                   N197_0/I (GTP_INV)
                                   td                    0.000       4.474 r       N197_0/Z (GTP_INV)
                                   net (fanout=3274)     2.955       7.429         N197_1           
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.429         Logic Levels: 1  
                                                                                   Logic: 1.174ns(28.433%), Route: 2.955ns(71.567%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300      11.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.300                          
 clock uncertainty                                      -0.050      11.250                          

 Recovery time                                          -0.226      11.024                          

 Data required time                                                 11.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.024                          
 Data arrival time                                                   7.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[2]/C (GTP_DFF_CE)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.174       4.474 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/CORE_RST_N (GTP_PCIEGEN2)
                                   net (fanout=10)       0.000       4.474         core_rst_n       
                                                                                   N197_0/I (GTP_INV)
                                   td                    0.000       4.474 r       N197_0/Z (GTP_INV)
                                   net (fanout=3274)     2.955       7.429         N197_1           
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.429         Logic Levels: 1  
                                                                                   Logic: 1.174ns(28.433%), Route: 2.955ns(71.567%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300      11.300         pclk_div2        
                                                                           r       u_ips2l_pcie_dma/u_ips2l_pcie_dma_controller/dma_cmd_h_addr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.300                          
 clock uncertainty                                      -0.050      11.250                          

 Recovery time                                          -0.226      11.024                          

 Data required time                                                 11.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.024                          
 Data arrival time                                                   7.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[0]/C (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   0.943       4.243 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PHY_RST_N (GTP_PCIEGEN2)
                                   net (fanout=1)        0.000       4.243         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_rst_n
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N69/I (GTP_INV)
                                   td                    0.000       4.243 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N69/Z (GTP_INV)
                                   net (fanout=190)      2.274       6.517         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N69
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[0]/C (GTP_DFF_C)

 Data arrival time                                                   6.517         Logic Levels: 1  
                                                                                   Logic: 0.943ns(29.313%), Route: 2.274ns(70.687%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Removal time                                           -0.064       3.236                          

 Data required time                                                  3.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.236                          
 Data arrival time                                                   6.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[1]/C (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   0.943       4.243 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PHY_RST_N (GTP_PCIEGEN2)
                                   net (fanout=1)        0.000       4.243         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_rst_n
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N69/I (GTP_INV)
                                   td                    0.000       4.243 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N69/Z (GTP_INV)
                                   net (fanout=190)      2.274       6.517         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N69
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[1]/C (GTP_DFF_C)

 Data arrival time                                                   6.517         Logic Levels: 1  
                                                                                   Logic: 0.943ns(29.313%), Route: 2.274ns(70.687%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Removal time                                           -0.064       3.236                          

 Data required time                                                  3.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.236                          
 Data arrival time                                                   6.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[2]/C (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.300
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   0.943       4.243 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/u_gtp_pcie/PHY_RST_N (GTP_PCIEGEN2)
                                   net (fanout=1)        0.000       4.243         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/phy_rst_n
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N69/I (GTP_INV)
                                   td                    0.000       4.243 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N69/Z (GTP_INV)
                                   net (fanout=190)      2.274       6.517         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N69
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[2]/C (GTP_DFF_C)

 Data arrival time                                                   6.517         Logic Levels: 1  
                                                                                   Logic: 0.943ns(29.313%), Route: 2.274ns(70.687%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/P_TCLK2FABRIC (GTP_HSSTLP_LANE)
                                   net (fanout=4206)     3.300       3.300         pclk_div2        
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_TDATA_X2.P_TDATA_0[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.300                          
 clock uncertainty                                       0.000       3.300                          

 Removal time                                           -0.064       3.236                          

 Data required time                                                  3.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.236                          
 Data arrival time                                                   6.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/C (GTP_DFF_C)
Path Group  : ref_clk1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF)

                                   tco                   0.203       1.303 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/Q (GTP_DFF)
                                   net (fanout=2)        0.679       1.982         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rst_n_sync
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/I1 (GTP_LUT2)
                                   td                    0.224       2.206 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/Z (GTP_LUT2)
                                   net (fanout=38)       0.557       2.763         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/C (GTP_DFF_C)

 Data arrival time                                                   2.763         Logic Levels: 1  
                                                                                   Logic: 0.427ns(25.676%), Route: 1.236ns(74.324%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                           10.000      10.000 r                        
                                                         0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100      11.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.100                          
 clock uncertainty                                      -0.050      11.050                          

 Recovery time                                          -0.226      10.824                          

 Data required time                                                 10.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.824                          
 Data arrival time                                                   2.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/P (GTP_DFF_P)
Path Group  : ref_clk1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF)

                                   tco                   0.203       1.303 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/Q (GTP_DFF)
                                   net (fanout=2)        0.679       1.982         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rst_n_sync
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/I1 (GTP_LUT2)
                                   td                    0.224       2.206 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/Z (GTP_LUT2)
                                   net (fanout=38)       0.557       2.763         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/P (GTP_DFF_P)

 Data arrival time                                                   2.763         Logic Levels: 1  
                                                                                   Logic: 0.427ns(25.676%), Route: 1.236ns(74.324%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                           10.000      10.000 r                        
                                                         0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100      11.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      11.100                          
 clock uncertainty                                      -0.050      11.050                          

 Recovery time                                          -0.226      10.824                          

 Data required time                                                 10.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.824                          
 Data arrival time                                                   2.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PLLPOWERDOWN/P (GTP_DFF_P)
Path Group  : ref_clk1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF)

                                   tco                   0.203       1.303 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/Q (GTP_DFF)
                                   net (fanout=2)        0.679       1.982         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rst_n_sync
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/I1 (GTP_LUT2)
                                   td                    0.224       2.206 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/Z (GTP_LUT2)
                                   net (fanout=38)       0.557       2.763         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PLLPOWERDOWN/P (GTP_DFF_P)

 Data arrival time                                                   2.763         Logic Levels: 1  
                                                                                   Logic: 0.427ns(25.676%), Route: 1.236ns(74.324%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                           10.000      10.000 r                        
                                                         0.000      10.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100      11.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PLLPOWERDOWN/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      11.100                          
 clock uncertainty                                      -0.050      11.050                          

 Recovery time                                          -0.226      10.824                          

 Data required time                                                 10.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.824                          
 Data arrival time                                                   2.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref/C (GTP_DFF_CE)
Path Group  : ref_clk1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       1.303 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/phy_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.303         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/ref_rst_n
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N194/I (GTP_INV)
                                   td                    0.000       1.303 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N194/Z (GTP_INV)
                                   net (fanout=1)        0.385       1.688         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/N194
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref/C (GTP_DFF_CE)

 Data arrival time                                                   1.688         Logic Levels: 1  
                                                                                   Logic: 0.203ns(34.524%), Route: 0.385ns(65.476%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/tx_rst_done_ref/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       1.100                          
 clock uncertainty                                       0.000       1.100                          

 Removal time                                           -0.064       1.036                          

 Data required time                                                  1.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.036                          
 Data arrival time                                                   1.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_async_ff/C (GTP_DFF_C)
Path Group  : ref_clk1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF)

                                   tco                   0.203       1.303 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/Q (GTP_DFF)
                                   net (fanout=2)        0.000       1.303         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rst_n_sync
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N1/I (GTP_INV)
                                   td                    0.000       1.303 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N1/Z (GTP_INV)
                                   net (fanout=188)      0.679       1.982         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N1
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_async_ff/C (GTP_DFF_C)

 Data arrival time                                                   1.982         Logic Levels: 1  
                                                                                   Logic: 0.203ns(23.016%), Route: 0.679ns(76.984%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_async_ff/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.100                          
 clock uncertainty                                       0.000       1.100                          

 Removal time                                           -0.064       1.036                          

 Data required time                                                  1.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.036                          
 Data arrival time                                                   1.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF)
Endpoint    : u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_synced/C (GTP_DFF_C)
Path Group  : ref_clk1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.100
  Launch Clock Delay      :  1.100
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF)

                                   tco                   0.203       1.303 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/Q (GTP_DFF)
                                   net (fanout=2)        0.000       1.303         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rst_n_sync
                                                                                   u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N1/I (GTP_INV)
                                   td                    0.000       1.303 f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N1/Z (GTP_INV)
                                   net (fanout=188)      0.679       1.982         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/N1
                                                                           f       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_synced/C (GTP_DFF_C)

 Data arrival time                                                   1.982         Logic Levels: 1  
                                                                                   Logic: 0.203ns(23.016%), Route: 0.679ns(76.984%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk1 (rising edge)                            0.000       0.000 r                        
                                                         0.000       0.000 r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=249)      1.100       1.100         u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/P_REFCK2CORE_0
                                                                           r       u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/cdr_align_multi_sw_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.100                          
 clock uncertainty                                       0.000       1.100                          

 Removal time                                           -0.064       1.036                          

 Data required time                                                  1.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.036                          
 Data arrival time                                                   1.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_sysclk (rising edge)                       0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.320       2.280         nt_free_clk      
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKIN (GTP_CLKBUFM)
                                   td                    0.148       2.428 r       u_system_top/ddr_npu/u_ddrphy_top/u_clkbufm/CLKOUT (GTP_CLKBUFM)
                                   net (fanout=2)        2.200       4.628         u_system_top/ddr_npu/u_ddrphy_top/pll_refclk
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKIN (GTP_CLKBUFR)
                                   td                    0.177       4.805 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/CLKOUT (GTP_CLKBUFR)
                                   net (fanout=1)        0.385       5.190         u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKIN1 (GTP_PPLL)
                                   td                    0.037       5.227 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY (GTP_PPLL)
                                   net (fanout=36)       0.653       5.880         u_system_top/ddr_npu/u_ddrphy_top/phy_ioclk_fb
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKIN (GTP_IOCLKDIV_E3)
                                   td                    0.123       6.003 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT (GTP_IOCLKDIV_E3)
                                   net (fanout=35)       2.420       8.423         u_system_top/ddr_npu/u_ddrphy_top/phy_sysclk_fb
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY (GTP_CLKPD)
                                                        -1.010       7.413 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1)        1.320       8.733         u_system_top/ddr_npu/u_ddrphy_top/gpll_clkout0
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.168       8.901 r       u_system_top/ddr_npu/u_ddrphy_top/u_sysclk_bufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=6204)     1.100      10.001         core_clk         
                                                                           r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.203      10.204 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=305)      1.235      11.439         u_system_top/ddr_npu/u_ddrphy_top/calib_done
                                                                                   u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N28/I0 (GTP_LUT6D)
                                   td                    0.096      11.535 r       u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi/N28/Z (GTP_LUT6D)
                                   net (fanout=1)        1.320      12.855         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    3.553      16.408 r       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      16.408         mem_rst_n        
 mem_rst_n                                                                 r       mem_rst_n (port) 

 Data arrival time                                                  16.408         Logic Levels: 2  
                                                                                   Logic: 3.852ns(60.122%), Route: 2.555ns(39.878%)
====================================================================================================

====================================================================================================

Startpoint  : coms2_reg_config/clock_20k/CLK (GTP_DFF_R)
Endpoint    : cmos2_scl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420       4.870         clk_50m          
                                                                           r       coms2_reg_config/clock_20k/CLK (GTP_DFF_R)

                                   tco                   0.203       5.073 r       coms2_reg_config/clock_20k/Q (GTP_DFF_R)
                                   net (fanout=27)       0.557       5.630         coms2_reg_config/clock_20k
                                                                                   coms2_reg_config/u1/N23[0]/I0 (GTP_LUT6)
                                   td                    0.074       5.704 r       coms2_reg_config/u1/N23[0]/Z (GTP_LUT6)
                                   net (fanout=1)        1.320       7.024         nt_cmos2_scl     
                                                                                   cmos2_scl_iobuf/I (GTP_OUTBUFT)
                                   td                    3.553      10.577 r       cmos2_scl_iobuf/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      10.577         cmos2_scl        
 cmos2_scl                                                                 r       cmos2_scl (port) 

 Data arrival time                                                  10.577         Logic Levels: 2  
                                                                                   Logic: 3.830ns(67.111%), Route: 1.877ns(32.889%)
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)
Endpoint    : cmos2_reset (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        1.424       2.384         nt_free_clk      
                                                                                   pll_inst/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.450 r       pll_inst/u_gpll/CLKOUT2 (GTP_GPLL)
                                   net (fanout=49)       2.420       4.870         clk_50m          
                                                                           r       power_on_delay_inst/camera_rstn_reg/CLK (GTP_DFF_R)

                                   tco                   0.203       5.073 r       power_on_delay_inst/camera_rstn_reg/Q (GTP_DFF_R)
                                   net (fanout=3)        0.000       5.073         nt_cmos2_reset   
                                                                                   cmos2_reset_obuf/I (GTP_OUTBUF)
                                   td                    3.553       8.626 r       cmos2_reset_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.626         cmos2_reset      
 cmos2_reset                                                               r       cmos2_reset (port)

 Data arrival time                                                   8.626         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[0] (port)
Endpoint    : cmos2_data_d1[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos2_data[0]                                           0.000       0.000 f       cmos2_data[0] (port)
                                   net (fanout=1)        0.000       0.000         cmos2_data[0]    
                                                                                   cmos2_data_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       cmos2_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_cmos2_data[0] 
                                                                           f       cmos2_data_d1[0]/D (GTP_DFF)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[1] (port)
Endpoint    : cmos2_data_d1[1]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos2_data[1]                                           0.000       0.000 f       cmos2_data[1] (port)
                                   net (fanout=1)        0.000       0.000         cmos2_data[1]    
                                                                                   cmos2_data_ibuf[1]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       cmos2_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_cmos2_data[1] 
                                                                           f       cmos2_data_d1[1]/D (GTP_DFF)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[2] (port)
Endpoint    : cmos2_data_d1[2]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos2_data[2]                                           0.000       0.000 f       cmos2_data[2] (port)
                                   net (fanout=1)        0.000       0.000         cmos2_data[2]    
                                                                                   cmos2_data_ibuf[2]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       cmos2_data_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_cmos2_data[2] 
                                                                           f       cmos2_data_d1[2]/D (GTP_DFF)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{rst_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.800      20.000          0.200           High Pulse Width                          u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r1[0]/CLK
 19.800      20.000          0.200           Low Pulse Width                           u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r1[0]/CLK
 19.800      20.000          0.200           High Pulse Width                          u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync/sig_async_r2[0]/CLK
====================================================================================================

{ddrphy_sysclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.609       3.809           0.200           High Pulse Width                          u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[0]/CLK
 3.609       3.809           0.200           High Pulse Width                          u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[1]/CLK
 3.609       3.809           0.200           High Pulse Width                          u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux/calib_address[2]/CLK
====================================================================================================

{phy_dq_clk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.011       0.476           0.465           High Pulse Width                          u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_ca_group.genblk1[0].u_ddc_ca/CLKA
 0.011       0.476           0.465           Low Pulse Width                           u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_ca_group.genblk1[0].u_ddc_ca/CLKA
 0.011       0.476           0.465           High Pulse Width                          u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_ca_group.genblk1[1].u_ddc_ca/CLKA
====================================================================================================

{phy_dq_sysclk_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.659       3.809           2.150           Low Pulse Width                           u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY
 1.660       3.810           2.150           High Pulse Width                          u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd/CLK_PHY
 2.209       3.809           1.600           Low Pulse Width                           u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_ca_group.genblk1[0].u_tserdes_ca0/OCLKDIV
====================================================================================================

{phy_dq_clk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.011       0.476           0.465           High Pulse Width                          u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/CLKA
 0.011       0.476           0.465           Low Pulse Width                           u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/DDC.u_ddc_dq/CLKA
 0.011       0.476           0.465           Low Pulse Width                           u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/DDC.u_ddc_dq/CLKA
====================================================================================================

{phy_dq_sysclk_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.209       3.809           1.600           Low Pulse Width                           u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iserdes_dq/ICLKDIV
 2.209       3.809           1.600           Low Pulse Width                           u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_oserdes_dq/OCLKDIV
 2.209       3.809           1.600           Low Pulse Width                           u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[1].u_iserdes_dq/ICLKDIV
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.040       2.000           0.960           High Pulse Width                          u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/CLKA
 1.040       2.000           0.960           Low Pulse Width                           u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/CLKA
 1.040       2.000           0.960           High Pulse Width                          u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_PCIE_HARD_CTRL/pcie2_iip_exrcvdata_rams/U_ipm2l_sdpram_rcv_data_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/CLKB
====================================================================================================

{pclk_div2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.040       4.000           0.960           High Pulse Width                          u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/CLKA
 3.040       4.000           0.960           Low Pulse Width                           u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/CLKA
 3.040       4.000           0.960           High Pulse Width                          u_ips2l_pcie_dma/u_ips2l_pcie_dma_rx_top/ips2l_pcie_dma_bar0/U_ipm2l_sdpram_ips2l_pcie_dma_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K_E1/CLKB
====================================================================================================

{ref_clk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.800       5.000           0.200           High Pulse Width                          u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[0]/CLK
 4.800       5.000           0.200           Low Pulse Width                           u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[0]/CLK
 4.800       5.000           0.200           High Pulse Width                          u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[1]/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       5.950           0.200           High Pulse Width                          cmos2_8_16bit/cnt[0]/CLK
 5.750       5.950           0.200           Low Pulse Width                           cmos2_8_16bit/cnt[0]/CLK
 5.750       5.950           0.200           High Pulse Width                          cmos2_8_16bit/cnt[1]/CLK
====================================================================================================

{ref_clk|pll_inst/u_gpll/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width                          coms2_reg_config/clock_20k/CLK
 9.800       10.000          0.200           Low Pulse Width                           coms2_reg_config/clock_20k/CLK
 9.800       10.000          0.200           High Pulse Width                          coms2_reg_config/clock_20k_cnt[0]/CLK
====================================================================================================

{cmos2_pclk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.700      11.900          0.200           High Pulse Width                          ch0_image_reshape/col_cnt[0]/CLK
 11.700      11.900          0.200           Low Pulse Width                           ch0_image_reshape/col_cnt[0]/CLK
 11.700      11.900          0.200           High Pulse Width                          ch0_image_reshape/col_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                              
+------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/compile/OV_NPU_PCIe_comp.adf               
|            | C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/npu.fdc                                    
| Output     | C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/synthesize/OV_NPU_PCIe_syn.adf             
|            | C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/synthesize/OV_NPU_PCIe_syn.vm              
|            | C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/synthesize/OV_NPU_PCIe_controlsets.txt     
|            | C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/synthesize/snr.db                          
|            | C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/synthesize/OV_NPU_PCIe.snr                 
+------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 737 MB
Total CPU time to synthesize completion : 0h:0m:40s
Process Total CPU time to synthesize completion : 0h:0m:43s
Total real time to synthesize completion : 0h:1m:5s
