// Seed: 1736636894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    output wor id_3,
    input tri0 id_4,
    input wand id_5,
    output wor id_6,
    input uwire id_7,
    input wor id_8,
    input tri0 id_9
);
  assign id_0 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.id_5 = 0;
  assign id_3 = -1 == id_2;
endmodule
