;redcode
;assert 1
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-160
	MOV -1, <-26
	MOV -11, <-20
	DJN -1, @-20
	MOV <-967, @110
	MOV <-967, @110
	SUB #12, @200
	SUB #72, @200
	ADD #12, @200
	SPL 0, <-2
	DAT #-100, #-800
	CMP 100, -700
	DAT #-100, #-800
	SUB -203, <-160
	DAT #-100, #-800
	ADD -207, <-160
	SUB @121, @106
	ADD -207, <-160
	SUB #72, @200
	DAT #0, <30
	CMP #100, 301
	MOV <-967, @110
	SUB 100, -700
	SUB #-77, -136
	ADD 730, 9
	ADD 730, 9
	SUB #72, @200
	SUB #0, -0
	SUB 210, 80
	SUB -203, <-160
	SUB -1, <-20
	ADD 730, 9
	SLT -0, -10
	CMP 12, @13
	SLT 12, @10
	SUB 12, @13
	SUB 210, 80
	SUB -100, -800
	SLT 730, 9
	SPL 0, <-2
	SUB @121, 100
	SUB @121, 100
	ADD #12, @200
	SUB -203, <-160
	SUB -203, <-160
	SPL 0, <-2
	SUB 12, @13
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-160
	MOV -1, <-26
	MOV -11, <-20
	DJN -1, @-20
	MOV <-967, @110
	MOV <-967, @110
	SUB #12, @200
	SUB #72, @200
	ADD #12, @200
	SPL 0, <-2
	DAT #-100, #-800
