\hypertarget{buffered__uart_8h}{}\doxysection{ISM3\+\_\+\+Linux/buffered\+\_\+uart.h File Reference}
\label{buffered__uart_8h}\index{ISM3\_Linux/buffered\_uart.h@{ISM3\_Linux/buffered\_uart.h}}


Driver for UART using circular buffer.  


{\ttfamily \#include $<$stdbool.\+h$>$}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include \char`\"{}hardware.\+h\char`\"{}}\newline
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{buffered__uart_8h_a8c9f47bdc80c9f4db63b7bf8b1ad5290}\label{buffered__uart_8h_a8c9f47bdc80c9f4db63b7bf8b1ad5290}} 
enum {\bfseries parity\+\_\+t} \{ {\bfseries PARITY\+\_\+\+NONE}
, {\bfseries PARITY\+\_\+\+EVEN}
, {\bfseries PARITY\+\_\+\+ODD}
 \}
\item 
\mbox{\Hypertarget{buffered__uart_8h_af7889f384a4f5d0a7084c1e3d407b47d}\label{buffered__uart_8h_af7889f384a4f5d0a7084c1e3d407b47d}} 
enum {\bfseries stop\+Bits\+\_\+t} \{ {\bfseries STOP\+\_\+\+BITS\+\_\+1}
, {\bfseries STOP\+\_\+\+BITS\+\_\+2}
 \}
\item 
\mbox{\Hypertarget{buffered__uart_8h_a3e448a2fda6abf7b0d3b19ec5d50db11}\label{buffered__uart_8h_a3e448a2fda6abf7b0d3b19ec5d50db11}} 
enum {\bfseries flow\+Control\+\_\+t} \{ {\bfseries FLOW\+\_\+\+CONTROL\+\_\+\+NONE}
, {\bfseries FLOW\+\_\+\+CONTROL\+\_\+\+RTS\+\_\+\+CTS}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{buffered__uart_8h_a4a22ef6ee8e134e359a3481ef2cad3fa}\label{buffered__uart_8h_a4a22ef6ee8e134e359a3481ef2cad3fa}} 
void {\bfseries buffered\+\_\+uart\+\_\+init} (uint32\+\_\+t baudrate, uint32\+\_\+t word\+\_\+length, parity\+\_\+t parity, flow\+Control\+\_\+t flow\+\_\+control)
\item 
\mbox{\Hypertarget{buffered__uart_8h_af831407ac60f62e6ff8df7d85edc6a8d}\label{buffered__uart_8h_af831407ac60f62e6ff8df7d85edc6a8d}} 
void {\bfseries buffered\+\_\+uart\+\_\+deinit} (void)
\item 
\mbox{\Hypertarget{buffered__uart_8h_a92be4e6384b33e80c432940cd2145b25}\label{buffered__uart_8h_a92be4e6384b33e80c432940cd2145b25}} 
void {\bfseries buffered\+\_\+uart\+\_\+start} (void)
\item 
\mbox{\Hypertarget{buffered__uart_8h_a141ef48c9710091aa6d31d4880f1ed6a}\label{buffered__uart_8h_a141ef48c9710091aa6d31d4880f1ed6a}} 
void {\bfseries buffered\+\_\+uart\+\_\+set\+\_\+baudrate} (uint32\+\_\+t baudrate)
\item 
\mbox{\Hypertarget{buffered__uart_8h_a44cbdc860251610d66deceef2534a414}\label{buffered__uart_8h_a44cbdc860251610d66deceef2534a414}} 
uint16\+\_\+t {\bfseries buffered\+\_\+uart\+\_\+read} (uint8\+\_\+t $\ast$data, uint16\+\_\+t size)
\item 
\mbox{\Hypertarget{buffered__uart_8h_a1c5330ff89cd068bcb01d34f419eea5d}\label{buffered__uart_8h_a1c5330ff89cd068bcb01d34f419eea5d}} 
uint16\+\_\+t {\bfseries buffered\+\_\+uart\+\_\+write} (const uint8\+\_\+t $\ast$data, uint16\+\_\+t size)
\item 
\mbox{\Hypertarget{buffered__uart_8h_a24bd603d3fadfa087e063dd59dcfb559}\label{buffered__uart_8h_a24bd603d3fadfa087e063dd59dcfb559}} 
uint16\+\_\+t {\bfseries buffered\+\_\+uart\+\_\+get\+\_\+read\+\_\+available} (void)
\item 
\mbox{\Hypertarget{buffered__uart_8h_af21daf66f039f2b7b12302ce05a6d2de}\label{buffered__uart_8h_af21daf66f039f2b7b12302ce05a6d2de}} 
uint16\+\_\+t {\bfseries buffered\+\_\+uart\+\_\+get\+\_\+write\+\_\+available} (void)
\item 
\mbox{\Hypertarget{buffered__uart_8h_ab739cfc213dd8cf213907431ca43155f}\label{buffered__uart_8h_ab739cfc213dd8cf213907431ca43155f}} 
bool {\bfseries buffered\+\_\+uart\+\_\+is\+\_\+busy} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Driver for UART using circular buffer. 

\begin{DoxyAuthor}{Author}
\href{mailto:nicolas.brunner@heig-vd.ch}{\texttt{ nicolas.\+brunner@heig-\/vd.\+ch}} 
\end{DoxyAuthor}
\begin{DoxyDate}{Date}
07-\/August-\/2018
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
HEIG-\/\+VD
\end{DoxyCopyright}
License information 