
*** Running vivado
    with args -log memDatos.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memDatos.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source memDatos.tcl -notrace
Command: synth_design -top memDatos -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2508
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2292.883 ; gain = 0.000 ; free physical = 350 ; free virtual = 4371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'memDatos' [/home/brandon/Documentos/pra8/pra8.srcs/sources_1/new/pra8.vhd:15]
	Parameter M bound to: 11 - type: integer 
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'WD' is read in the process but is not in the sensitivity list [/home/brandon/Documentos/pra8/pra8.srcs/sources_1/new/pra8.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'memDatos' (1#1) [/home/brandon/Documentos/pra8/pra8.srcs/sources_1/new/pra8.vhd:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2292.883 ; gain = 0.000 ; free physical = 1109 ; free virtual = 5137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2292.883 ; gain = 0.000 ; free physical = 1105 ; free virtual = 5133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 1104 ; free virtual = 5133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 1102 ; free virtual = 5134
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 817 ; free virtual = 4881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------+-----------+----------------------+------------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------+-----------+----------------------+------------------+
|memDatos    | memData_reg | Implied   | 2 K x 16             | RAM256X1S x 128	 | 
+------------+-------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 820 ; free virtual = 4884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------+-----------+----------------------+------------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------+-----------+----------------------+------------------+
|memDatos    | memData_reg | Implied   | 2 K x 16             | RAM256X1S x 128	 | 
+------------+-------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 819 ; free virtual = 4883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 818 ; free virtual = 4882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 818 ; free virtual = 4882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 818 ; free virtual = 4882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 818 ; free virtual = 4882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 818 ; free virtual = 4882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 818 ; free virtual = 4882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |LUT4      |     8|
|3     |LUT6      |    32|
|4     |MUXF7     |    16|
|5     |RAM256X1S |   128|
|6     |IBUF      |    29|
|7     |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   230|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 818 ; free virtual = 4882
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 819 ; free virtual = 4883
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 2300.828 ; gain = 7.938 ; free physical = 819 ; free virtual = 4884
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2300.828 ; gain = 0.000 ; free physical = 811 ; free virtual = 4878
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 13 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2300.828 ; gain = 0.000 ; free physical = 805 ; free virtual = 4885
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2300.828 ; gain = 8.012 ; free physical = 942 ; free virtual = 5022
INFO: [Common 17-1381] The checkpoint '/home/brandon/Documentos/pra8/pra8.runs/synth_1/memDatos.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memDatos_utilization_synth.rpt -pb memDatos_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 29 20:18:58 2021...
