

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc431cbe8c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc431cbe88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc431cbe80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc431cbe78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc431cbe70..

GPGPU-Sim PTX: cudaLaunch for 0x0x407508 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvmuiiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvmuiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvmuiiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvmuiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvmuiiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvmuiiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvmuiiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7080 (mri-gridding.4.sm_70.ptx:1369) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70b0 (mri-gridding.4.sm_70.ptx:1378) shl.b32 %r82, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x70d0 (mri-gridding.4.sm_70.ptx:1382) @%p2 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70e8 (mri-gridding.4.sm_70.ptx:1388) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7588 (mri-gridding.4.sm_70.ptx:1538) @%p3 bra BB3_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7678 (mri-gridding.4.sm_70.ptx:1575) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x75a0 (mri-gridding.4.sm_70.ptx:1543) @%p4 bra BB3_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7658 (mri-gridding.4.sm_70.ptx:1569) shl.b32 %r311, %r311, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7670 (mri-gridding.4.sm_70.ptx:1572) @%p5 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7678 (mri-gridding.4.sm_70.ptx:1575) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7680 (mri-gridding.4.sm_70.ptx:1576) @%p6 bra BB3_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x76b8 (mri-gridding.4.sm_70.ptx:1586) mov.u32 %r312, %r86;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x76c0 (mri-gridding.4.sm_70.ptx:1587) @%p3 bra BB3_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77c0 (mri-gridding.4.sm_70.ptx:1626) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x76e0 (mri-gridding.4.sm_70.ptx:1593) @%p8 bra BB3_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77a8 (mri-gridding.4.sm_70.ptx:1621) shl.b32 %r312, %r312, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x77b8 (mri-gridding.4.sm_70.ptx:1623) @%p9 bra BB3_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77c0 (mri-gridding.4.sm_70.ptx:1626) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7940 (mri-gridding.4.sm_70.ptx:1674) @%p14 bra BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7948 (mri-gridding.4.sm_70.ptx:1676) @%p1 bra BB3_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x7948 (mri-gridding.4.sm_70.ptx:1676) @%p1 bra BB3_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b68 (mri-gridding.4.sm_70.ptx:1811) @%p2 bra BB3_20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7b68 (mri-gridding.4.sm_70.ptx:1811) @%p2 bra BB3_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7be0 (mri-gridding.4.sm_70.ptx:1837) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvmuiiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvmuiiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvmuiiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvmuiiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvmuiiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 1049627
gpu_sim_insn = 990289796
gpu_ipc =     943.4683
gpu_tot_sim_cycle = 1049627
gpu_tot_sim_insn = 990289796
gpu_tot_ipc =     943.4683
gpu_tot_issued_cta = 2594
gpu_occupancy = 56.6296% 
gpu_tot_occupancy = 56.6296% 
max_total_param_size = 0
gpu_stall_dramfull = 41886106
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      16.0522
partiton_level_parallism_total  =      16.0522
partiton_level_parallism_util =      16.6102
partiton_level_parallism_util_total  =      16.6102
L2_BW  =     581.4750 GB/Sec
L2_BW_total  =     581.4750 GB/Sec
gpu_total_sim_rate=136761
############## bottleneck_stats #############
cycles: core 1049627, icnt 1049627, l2 1049627, dram 788147
gpu_ipc	943.468
gpu_tot_issued_cta = 2594, average cycles = 405
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 663978 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 2103089 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.100	80
L1D data util	0.159	80	0.167	1
L1D tag util	0.078	80	0.087	51
L2 data util	0.121	64	0.121	55
L2 tag util	0.090	64	0.090	53
n_l2_access	 6059730
icnt s2m util	0.000	0	0.000	53	flits per packet: -nan
icnt m2s util	0.000	0	0.000	53	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.239	32	0.240	16

latency_l1_hit:	73693676, num_l1_reqs:	39266
L1 hit latency:	1876
latency_l2_hit:	-822337337, num_l2_reqs:	5308913
L2 hit latency:	3081
latency_dram:	-1543473856, num_dram_reqs:	710631
DRAM latency:	3871

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.859
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.223	80	0.234	1

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.059	80	0.062	1
sp pipe util	0.000	0	0.000	1
sfu pipe util	0.000	0	0.000	1
ldst mem cycle	0.161	80	0.168	1

smem port	0.224	80

n_reg_bank	16
reg port	0.053	16	0.083	3
L1D tag util	0.078	80	0.087	51
L1D fill util	0.008	80	0.008	1
n_l1d_mshr	4096
L1D mshr util	0.007	80
n_l1d_missq	16
L1D missq util	0.083	80
L1D hit rate	0.006
L1D miss rate	0.507
L1D rsfail rate	0.487
L2 tag util	0.090	64	0.090	53
L2 fill util	0.010	64	0.010	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.044	64	0.044	52
L2 missq util	0.001	64	0.001	6
L2 hit rate	0.883
L2 miss rate	0.117
L2 rsfail rate	0.000

dram activity	0.486	32	0.498	16

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 5311824, load_transaction_bytes 21247296, icnt_m2s_bytes 0
n_gmem_load_insns 41500, n_gmem_load_accesses 663978
n_smem_access_insn 3937692, n_smem_accesses 18796124

tmp_counter/12	0.251

run 0.013, fetch 0.001, sync 0.785, control 0.001, data 0.161, struct 0.039
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 42768, Miss = 41888, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 41769
	L1D_cache_core[1]: Access = 44064, Miss = 43680, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 39942
	L1D_cache_core[2]: Access = 44064, Miss = 43680, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 38342
	L1D_cache_core[3]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 38296
	L1D_cache_core[4]: Access = 44064, Miss = 43680, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 37398
	L1D_cache_core[5]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 38757
	L1D_cache_core[6]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 37787
	L1D_cache_core[7]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 35456
	L1D_cache_core[8]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 34912
	L1D_cache_core[9]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 36297
	L1D_cache_core[10]: Access = 44064, Miss = 43680, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 34067
	L1D_cache_core[11]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 39363
	L1D_cache_core[12]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 41057
	L1D_cache_core[13]: Access = 42768, Miss = 42464, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 41805
	L1D_cache_core[14]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 42251
	L1D_cache_core[15]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 41460
	L1D_cache_core[16]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 41871
	L1D_cache_core[17]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 33899
	L1D_cache_core[18]: Access = 44064, Miss = 43680, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 37996
	L1D_cache_core[19]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 34439
	L1D_cache_core[20]: Access = 41472, Miss = 40576, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 35098
	L1D_cache_core[21]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 38076
	L1D_cache_core[22]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 35209
	L1D_cache_core[23]: Access = 42768, Miss = 42128, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 35059
	L1D_cache_core[24]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 37275
	L1D_cache_core[25]: Access = 42768, Miss = 42128, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 34497
	L1D_cache_core[26]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 43873
	L1D_cache_core[27]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 36396
	L1D_cache_core[28]: Access = 42768, Miss = 42128, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 38265
	L1D_cache_core[29]: Access = 41472, Miss = 40779, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 40550
	L1D_cache_core[30]: Access = 44064, Miss = 43552, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 37730
	L1D_cache_core[31]: Access = 42768, Miss = 42331, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 41411
	L1D_cache_core[32]: Access = 42338, Miss = 42040, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 35914
	L1D_cache_core[33]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 38747
	L1D_cache_core[34]: Access = 42768, Miss = 42137, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 38237
	L1D_cache_core[35]: Access = 40176, Miss = 39792, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 38382
	L1D_cache_core[36]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 34672
	L1D_cache_core[37]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 39103
	L1D_cache_core[38]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 46184
	L1D_cache_core[39]: Access = 40176, Miss = 39664, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 39520
	L1D_cache_core[40]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 39270
	L1D_cache_core[41]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 37427
	L1D_cache_core[42]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 35503
	L1D_cache_core[43]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 41041
	L1D_cache_core[44]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 39462
	L1D_cache_core[45]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 42264
	L1D_cache_core[46]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 44643
	L1D_cache_core[47]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 42870
	L1D_cache_core[48]: Access = 41472, Miss = 40872, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 40311
	L1D_cache_core[49]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 37200
	L1D_cache_core[50]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 43619
	L1D_cache_core[51]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 49755
	L1D_cache_core[52]: Access = 41472, Miss = 40835, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 45944
	L1D_cache_core[53]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 43682
	L1D_cache_core[54]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 40971
	L1D_cache_core[55]: Access = 41472, Miss = 41053, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 40923
	L1D_cache_core[56]: Access = 41472, Miss = 40704, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 45385
	L1D_cache_core[57]: Access = 41472, Miss = 40857, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 45281
	L1D_cache_core[58]: Access = 41472, Miss = 40832, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 41429
	L1D_cache_core[59]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 39126
	L1D_cache_core[60]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 39718
	L1D_cache_core[61]: Access = 40176, Miss = 39152, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 42566
	L1D_cache_core[62]: Access = 40176, Miss = 39792, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 38589
	L1D_cache_core[63]: Access = 40176, Miss = 39792, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 44344
	L1D_cache_core[64]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 43514
	L1D_cache_core[65]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 42234
	L1D_cache_core[66]: Access = 42768, Miss = 41740, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 46500
	L1D_cache_core[67]: Access = 40176, Miss = 39529, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 45910
	L1D_cache_core[68]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 34189
	L1D_cache_core[69]: Access = 41472, Miss = 40576, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 41117
	L1D_cache_core[70]: Access = 41472, Miss = 41083, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 35282
	L1D_cache_core[71]: Access = 40176, Miss = 39792, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 42140
	L1D_cache_core[72]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 47475
	L1D_cache_core[73]: Access = 41472, Miss = 40784, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 42759
	L1D_cache_core[74]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 41634
	L1D_cache_core[75]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 41223
	L1D_cache_core[76]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 39531
	L1D_cache_core[77]: Access = 41472, Miss = 40680, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 36676
	L1D_cache_core[78]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 39431
	L1D_cache_core[79]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 43482
	L1D_total_cache_accesses = 3361394
	L1D_total_cache_misses = 3322128
	L1D_total_cache_miss_rate = 0.9883
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3195782
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1388923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2658138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1806859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1388923
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1806859
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19978, 11970, 10682, 10682, 9394, 9394, 9394, 9394, 19978, 11970, 10682, 10682, 9394, 9394, 9394, 9394, 19978, 11970, 10682, 10682, 9394, 9394, 9394, 9394, 17124, 10260, 9156, 9156, 8052, 8052, 8052, 8052, 17124, 10260, 9156, 9156, 8052, 8052, 8052, 8052, 
gpgpu_n_tot_thrd_icount = 1077771264
gpgpu_n_tot_w_icount = 33680352
gpgpu_n_stall_shd_mem = 68013307
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663978
gpgpu_n_mem_write_global = 16184848
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1327956
gpgpu_n_store_insn = 16059984
gpgpu_n_shmem_insn = 114250136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5084539
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13150244
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:135391716	W0_Idle:65459345	W0_Scoreboard:97735895	W1:539552	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:72	W11:0	W12:0	W13:0	W14:0	W15:0	W16:518800	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31190040
single_issue_nums: WS0:10884424	WS1:7916888	WS2:7439520	WS3:7439520	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5311824 {8:663978,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215796096 {8:13487432,40:2697416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26559120 {40:663978,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 129478784 {8:16184848,}
maxmflatency = 9831 
max_icnt2mem_latency = 8703 
maxmrqlatency = 497 
max_icnt2sh_latency = 979 
averagemflatency = 3823 
avg_icnt2mem_latency = 2718 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 4 
mrq_lat_table:491689 	324227 	160696 	348555 	464997 	667822 	252600 	54484 	1997 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	82116 	68203 	340546 	1231268 	7598999 	7523964 	3730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	204768 	53256 	44785 	90779 	69066 	53972 	101928 	228057 	713598 	3069597 	10251777 	1967171 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14449842 	1360296 	532323 	276514 	121041 	58406 	32838 	16320 	1246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	49 	54 	1188 	738 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       176       153       184       170       190       223       280       264       160       160       205       156       128       152       136       104 
dram[1]:       128       160       168       186       216       232       212       256       168       176       189       163       128       144       136       152 
dram[2]:       128       160       168       184       216       226       202       256       192       167       168       160       128       129       136       146 
dram[3]:       144       192       214       196       212       224       192       232       168       167       168       158       120       118       144       159 
dram[4]:       168       187       192       210       224       224       192       232       160       160       170       192        88       112       136       152 
dram[5]:       183       160       192       216       232       253       208       296       183       201       160       192       130       122       134       168 
dram[6]:       128       150       191       200       232       248       208       296       208       193       176       168       127       131       120       168 
dram[7]:       144       163       202       184       224       248       208       219       184       225       176       168       120       133       145       160 
dram[8]:       138       160       184       184       224       248       192       224       136       224       200       152       121       109       151       160 
dram[9]:       150       175       168       197       224       256       208       280       152       200       168       137       120       149       139       152 
dram[10]:       152       177       160       184       224       256       208       288       144       200       168       131       120        96       120       151 
dram[11]:       142       179       187       168       231       232       200       264       148       200       164       168       112       184       144       136 
dram[12]:       142       176       167       161       216       227       216       195       117       168       136       168       130       151       144       138 
dram[13]:       144       216       169       176       224       248       256       296       168       176       176       151       128       113       136       167 
dram[14]:       137       214       160       184       224       248       257       287       192       184       208       136       124       134       136       159 
dram[15]:       169       208       168       198       224       248       256       267       192       184       196       134       136       112       152       160 
dram[16]:       168       184       168       192       231       240       216       248       152       200       183       128       136       120       152       159 
dram[17]:       157       192       192       176       232       240       208       226       142       184       172       178       136       136       112       136 
dram[18]:       152       216       160       168       200       240       272       224       133       197       173       198       128       120       112       135 
dram[19]:       149       200       153       193       200       248       216       224       144       176       157       168       120       129       128       160 
dram[20]:       143       198       168       184       224       248       216       224       176       148       183       160       128       156       128       152 
dram[21]:       184       194       192       184       208       240       219       224       200       179       200       160       123       150       128       160 
dram[22]:       178       168       160       175       211       239       209       240       192       240       208       188       136       104       144       155 
dram[23]:       144       203       176       183       232       248       208       240       152       240       208       184       144       112       128       144 
dram[24]:       144       200       184       196       211       245       208       224       113       216       183       164       144       123       120       144 
dram[25]:       152       200       208       173       177       247       272       232       118       171       184       170       144       128       112       152 
dram[26]:       145       200       192       175       184       232       272       226       144       176       160       171       144       150       112       152 
dram[27]:       168       208       224       184       201       240       280       224       144       176       163       176       145       120       112       144 
dram[28]:       184       187       224       174       226       240       280       272       160       160       151       170       129       136       170       144 
dram[29]:       187       161       224       184       216       240       276       280       184       224       154       160       143       123       136       136 
dram[30]:       182       152       224       200       200       233       272       280       169       237       175       160       115       125        88       136 
dram[31]:       168       200       173       178       217       224       264       284       160       168       166       182       160       120       104       147 
maximum service time to same row:
dram[0]:     70458     38575     49591     45443     48787     56493     92292     96991     49378     40143     46253     35601     69191     62759     42198     33975 
dram[1]:     43462     39517     47046     45363     49133     55382     53833     97319     54492     52101     48444     40632     65624     67862     34339     33533 
dram[2]:     38773     36987     46966     44188     46966     56295     57106     99392     60196     51768     48990     47228     46634     68443     34337     46195 
dram[3]:     37706     38074     50665     45295     47343     55239     54565     59678     52003     51536     48868     47315     32706     63888     48350     54107 
dram[4]:     41078     76232     47521     52919     54637     54561     53417     60810     53889     53863     49881     41736     39765     57197     54505     31812 
dram[5]:     40539     43091     46991     52437     54862     54616     53858     96943     60557     54137     48499     42652     38480     66188     64444     31962 
dram[6]:     36018     41544     47656     47412     54468     56097     54373     98262     57107     53526     46768     42523     53773     70652     34979     32033 
dram[7]:     37168     43931     46544     48568     55263     56179     54788     58353     50189     62832     47682     41986     68716     63209     33508     32007 
dram[8]:     35659     39463     44955     48198     54775     55405     57059     59223     51635     64758     52196     39452     69149     63356     44092     31955 
dram[9]:     40585     38440     44969     47717     54761     54550     93051     97071     53861     53417     39641     39738     63037     75379     33586     42664 
dram[10]:     45052     77449     42691     45052     54516     56021     93202     98227     54327     54419     42161     40535     66225     59460     46545     32224 
dram[11]:     44631     76474     43716     44639     54979     55632     53329     98407     40283     54661     42566     40644     67984     36799     64793     32121 
dram[12]:     38303     40954     38512     43108     50553     54505     94219     56904     39983     53335     37938     39612     58652     36984     65331     41190 
dram[13]:     38217     41316     38764     43903     50114     55674     94325     98356     48785     56109     51921     38754     55682     36988     34547     44290 
dram[14]:     38593     40899     38747     48415     47543     55694     94599     96670     51122     56650     53541     37799     56521     45870     33912     54480 
dram[15]:     37855     41215     38066     48053     49198     56598     95381     96037     50565     58766     40495     35755     59775     60935     34166     33080 
dram[16]:     37436     37881     42059     43414     52496     56014     94396     97344     53589     58625     39299     38655     57908     56953     34582     31939 
dram[17]:     37776     37324     43265     41295     54108     55709     60332     58588     45257     55085     52996     49396     55261     62944     41701     32826 
dram[18]:     46820     42788     39518     44549     47777     57029     95419     64696     50089     54837     55626     50475     51321     60828     33446     32662 
dram[19]:     47793     44091     38592     50153     48461     56573     54456     63801     49258     47667     46966     49765     57954     69406     33343     41355 
dram[20]:     37564     44407     41869     52043     50615     55735     54769     63351     50862     48570     45168     44524     60397     70388     33287     46930 
dram[21]:     37963     45105     41589     46711     51121     55341     58142     63052     50724     60685     49965     44017     57713     67654     37586     32480 
dram[22]:     38235     39078     38766     47744     52686     55712     56018     57133     52560     60813     53314     45276     59060     64105     33223     32579 
dram[23]:     46630     42732     38826     53897     53007     55826     57102     57496     53125     60474     54040     44430     58299     64201     45010     32629 
dram[24]:     43089     44577     46833     63591     50764     56334     58905     64528     39378     61470     50498     44441     57261     38036     40587     37207 
dram[25]:     44099     44314     46631     55025     48432     56742     93332     65284     39588     55239     51245     44584     55237     55819     33702     34425 
dram[26]:     37857     43129     42787     53712     49314     54441     94116     58356     43693     50510     51286     39280     36517     70943     33636     40474 
dram[27]:     38393     47176     48069     52921     50374     56470     93964     58547     39850     51930     45357     39739     36080     41788     34567     32427 
dram[28]:     46410     40862     47956     48376     56540     54561     96888     92555     42370     49765     40668     47532     39693     65891     66654     32819 
dram[29]:     46287     40698     47062     55820     56030     54729     97452     91817     42554     66233     40916     38291     52265     66442     66800     32981 
dram[30]:     48303     39824     46905     49329     49889     54525     97665     92496     40709     67196     41222     37863     70111     72855     34020     33077 
dram[31]:     39580     77463     47115     48459     49868     54398     97130     92606     39697     50314     33402     37652     62041     71564     33932     37086 
average row accesses per activate:
dram[0]: 16.409090 14.218919 15.744047 15.177842 15.987988 16.269350 17.244225 16.473186 15.407624 16.207317 15.859599 14.718498 12.887357 13.687805  9.857142  9.685026 
dram[1]: 14.997214 16.870968 15.596439 15.960123 15.291429 15.199430 15.046377 16.610224 15.223495 16.209091 14.171795 15.927954 13.039535 12.941860  9.266447  9.989381 
dram[2]: 14.774105 15.005618 16.626959 15.565476 14.587432 15.079545 15.547619 15.179412 13.813953 14.659341 13.709678 15.019073 11.590437 12.869767  9.025559  9.751713 
dram[3]: 15.270893 15.224138 15.916914 15.286127 15.107345 14.812500 17.048544 16.208075 14.620879 15.130682 15.416438 14.397878 12.019355 13.076372  9.684838 10.421442 
dram[4]: 15.031428 15.557522 14.899721 16.851265 13.934383 13.941799 14.428572 15.233236 13.952880 15.154285 15.820000 14.912087 13.491687 14.073979 10.183600  9.334437 
dram[5]: 15.966463 15.692537 15.390671 16.797468 15.019774 14.484932 14.965812 15.172011 14.734807 15.235632 15.677325 14.679145 14.676166 13.289474 10.249551  9.462185 
dram[6]: 14.055703 16.492260 12.933986 17.297029 12.197248 15.218023 11.347072 15.428572 11.768212 15.246459 13.394160 14.064267 14.132170 12.373894  9.082803 10.014110 
dram[7]: 15.712610 17.740000 14.951428 16.766562 16.060606 16.791666 15.763803 15.813814 14.406504 16.446484 14.851752 15.178771 13.985075 12.739726  9.200000 10.340036 
dram[8]: 14.160428 16.482866 14.441096 16.565218 14.781163 17.125000 14.810495 16.089231 14.643646 16.559999 14.620052 15.312849 12.350993 12.907408  9.208738  9.916230 
dram[9]: 15.285302 16.653126 14.752090 16.510904 15.280803 15.634730 14.827683 16.488958 15.536657 15.872093 15.587570 14.536000 12.394273 13.250597  9.640068 10.249551 
dram[10]: 15.008572 16.123867 16.392637 16.929487 14.483784 14.812849 14.452575 16.100918 14.097561 16.169643 16.173021 14.410053 12.312776 12.344444  9.847902  9.674024 
dram[11]: 14.392858 16.382715 15.510264 16.310558 14.296000 15.196023 14.471074 17.025806 13.545455 15.847507 15.517045 15.110193 13.021227 12.572383  9.881533 10.059441 
dram[12]: 13.883598 14.796610 15.930723 16.177370 14.788462 15.707101 15.357988 14.655271 14.174603 15.517341 14.403141 14.286082 12.943925 13.248243  9.189406 10.303637 
dram[13]: 14.334247 15.150568 15.746268 15.523529 15.640351 15.897281 16.536051 14.695402 14.969101 15.585507 14.594666 14.650794 13.526443 13.435407  9.383084 10.153297 
dram[14]: 13.666667 16.021084 14.112300 16.331249 15.238372 15.859701 15.129683 15.486647 14.437838 16.337385 14.905914 14.899729 12.553572 13.962779 10.046181  9.600677 
dram[15]: 14.924157 15.266476 14.509589 16.501558 15.429395 15.549707 14.914041 14.321428 15.445402 14.665746 15.633053 13.495049 12.552107 14.091139 10.656660  9.811419 
dram[16]: 15.398281 13.250627 15.279202 14.924581 15.159664 13.834645 16.036697 13.437018 15.180791 13.002451 15.090411 11.209776 13.200000 11.355371 10.216846  8.798151 
dram[17]: 14.462365 14.104000 15.491279 13.837271 15.810651 14.754930 17.090614 14.394521 16.661491 15.489796 15.237431 14.322078 12.965358 11.678647 10.684015  9.259076 
dram[18]: 13.496144 14.536986 14.378747 14.498623 16.299383 14.785915 15.005698 15.136364 15.160563 15.474138 14.983651 14.330729 12.208791 12.341517  9.853701 10.452029 
dram[19]: 13.083130 15.304598 14.381868 15.750751 15.567164 14.773480 15.226087 16.199387 14.283069 16.566154 14.338542 14.448276 12.436525 13.218750  9.276252 10.717229 
dram[20]: 14.005277 15.703927 15.071633 16.403727 15.531157 15.005587 16.263159 16.367088 15.461318 15.757397 14.496104 14.588860 13.599010 12.839908 10.144876 10.847328 
dram[21]: 14.633152 14.736544 15.984848 16.739683 16.474842 14.866667 16.643534 16.037151 17.047771 14.428969 15.296196 14.547619 12.473804 13.021028 11.095703  9.785714 
dram[22]: 14.841530 14.542700 17.170418 15.864048 16.775640 14.386301 15.721557 14.658334 16.968554 14.337874 15.230556 14.002519 13.631707 12.771562 10.866412  9.259740 
dram[23]: 14.524590 15.472623 15.828313 16.134970 17.016233 14.980447 15.856287 15.489676 16.027109 13.871466 15.299169 15.858356 14.260870 11.805555  9.814114 10.250454 
dram[24]: 12.914842 15.920118 14.897436 16.174456 16.317902 15.436417 14.820000 15.699405 13.553030 14.166227 14.092308 15.919309 14.058228 11.957173 10.159784 11.019647 
dram[25]: 13.714286 15.185393 15.022599 15.218658 15.750751 15.316092 14.536723 14.779661 14.320000 14.414438 14.953678 15.013550 13.259523 11.878723  9.379139 10.051785 
dram[26]: 12.722749 16.090635 14.076719 15.143267 15.477612 15.344828 13.658792 14.796034 14.302139 14.491979 14.678191 15.157609 12.651686 12.371365  9.927083 10.333939 
dram[27]: 14.238605 15.767164 15.766467 15.264706 16.212963 16.048338 15.137536 15.520710 15.047752 12.882212 15.578213 12.981265 13.859903 10.830709 11.022814  8.852665 
dram[28]: 15.567251 15.127479 16.164635 16.257862 15.906907 16.445820 15.433628 15.071225 14.985915 13.245000 15.262569 14.454068 14.676092 12.119825 11.572874 10.109515 
dram[29]: 15.441860 15.722222 15.221591 16.695513 16.131498 15.743283 16.793652 15.684524 16.451220 15.386820 15.275281 15.772727 14.220253 11.837954  9.869338 10.682927 
dram[30]: 14.092592 15.319088 15.786350 15.580358 15.872340 15.357558 16.152905 17.074194 14.844875 14.567123 15.111413 15.543417 13.930348 12.025974  9.617846 11.050193 
dram[31]: 14.187166 15.447977 15.667665 16.311321 16.234568 16.394409 15.136628 16.603125 15.425656 14.578512 14.670241 16.191177 12.896552 12.371991  9.890244 11.247505 
average row locality = 2767067/199267 = 13.886228
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1328      1328      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1325      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1328      1320      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
total dram reads = 663978
bank skew: 1344/1280 = 1.05
chip skew: 20752/20741 = 1.00
number of total write accesses:
dram[0]:     10441     10184     10240     10071     10383     10127     10075     10080     10134     10274     10625     10619     10952     10869     11146     11086 
dram[1]:     10429     10028     10120     10041     10422     10300      9990     10050     10226     10335     10643     10661     10960     10826     11004     11224 
dram[2]:     10449     10347     10312     10073     10374     10283     10082      9950     10317     10275     10691     10623     10799     10760     11011     11302 
dram[3]:     10311     10243     10474     10176     10386     10075     10221     10062     10235     10287     10931     10439     10839     10582     11226     11065 
dram[4]:     10208     10183     10357     10318     10351     10216     10138     10054     10307     10202     10730     10390     11010     10681     11356     10987 
dram[5]:     10139     10139     10183     10338     10326     10251     10163      9998     10335     10210     10380     10489     11027     10747     11385     11005 
dram[6]:     10277     10341     10262     10204     10294     10120     10098     10292     10341     10376     10640     10498     11107     10869     11098     11186 
dram[7]:     10391     10312     10039     10308     10267     10045      9848     10218     10273     10362     10646     10464     11004     10862     11013     11275 
dram[8]:     10258     10251     10121     10344     10329     10007      9773     10069     10271     10359     10731     10585     10739     10823     11176     11297 
dram[9]:     10281     10285     10206     10250     10302     10083     10148     10147     10251     10614     10682     10488     10865     10766     11264     11330 
dram[10]:     10132     10330     10324     10232     10425     10328     10339     10205      9954     10535     10664     10522     10877     10760     11186     11115 
dram[11]:     10092     10302     10160     10152     10469     10419     10172     10179      9960     10506     10477     10606     10718     11009     11269     11422 
dram[12]:     10104     10133     10203     10272     10405     10280      9971      9928     10321     10378     10601     10795     10771     10997     11299     11180 
dram[13]:     10063     10352     10238     10280     10282     10196     10187      9821     10213     10388     10537     10763     10937     10902     11066     11289 
dram[14]:     10183     10300     10239     10048     10062     10371     10137     10068     10284     10380     10747     10627     10901     11110     11025     11239 
dram[15]:     10238     10280     10251     10279     10372     10236     10030     10168     10417     10250     10831     10527     10952     10950     11191     11075 
dram[16]:     10395     10196     10403     10437     10548     10098     10076     10194     10391     10261     10593     10623     11204     10679     11342     11153 
dram[17]:     10450     10240     10321     10188     10343     10102     10171     10197     10307     10280     10462     10586     10909     10689     11342     10985 
dram[18]:     10132     10324     10231     10122     10134     10166     10245     10371     10434     10469     10596     10513     10795     10671     11234     11176 
dram[19]:     10374     10362     10091     10134      9990     10410     10208     10208     10463     10403     10626     10442     10850     10639     11269     11337 
dram[20]:     10252     10015     10150     10295     10087     10493     10130      9922     10421     10236     10842     10605     10614     10750     11406     11226 
dram[21]:     10449     10034     10258     10186     10071     10380     10225      9950     10242      9918     10914     10618     10547     10844     11287     10977 
dram[22]:     10553     10238     10370     10121     10069     10086     10158     10188     10338     10089     10508     10759     10791     10581     11361     11207 
dram[23]:     10279     10456     10157     10146     10065     10374     10254     10129     10281     10469     10626     10820     10813     10603     11232     11049 
dram[24]:     10248     10483     10041     10037     10175     10323     10027     10170     10384     10426     10611     10607     10786     10757     11153     11023 
dram[25]:     10191     10531     10201     10129     10119     10392      9986     10040     10355     10429     10542     10679     10813     10817     11029     11179 
dram[26]:     10428     10255     10329     10280      9926     10365     10097     10134     10323     10498     10679     10862     10877     10728     11312     11255 
dram[27]:     10313     10222     10203      9999     10119     10259     10199     10219     10376     10374     10794     10745     11155     10641     11566     11020 
dram[28]:     10328     10383     10296      9967     10300     10270     10054     10288     10269     10251     10512     10588     11099     10826     11395     11098 
dram[29]:     10272     10466     10397      9996     10293     10223     10245     10179     10379     10424     10450     10685     10920     10775     11179     11280 
dram[30]:     10352     10525     10293     10060     10075     10310     10259     10213     10347     10257     10772     10708     10922     10742     11181     11438 
dram[31]:     10312     10376     10090      9997     10155     10212     10054     10295     10217     10222     10582     10572     10884     11004     11049     11228 
total dram writes = 5365676
bank skew: 11566/9773 = 1.18
chip skew: 168593/166900 = 1.01
average mf latency per bank:
dram[0]:      64242     67602      3222      3379      3002      3256      3208      3259      3279      3355      3163      3225      3192      3284      3215      3468
dram[1]:      62713     63149      3170      3066      2849      2863      3051      3002      3068      3028      3069      2933      3144      3007      3231      3037
dram[2]:      71008     67982      3512      3497      3487      3230      3675      3369      3694      3390      3603      3362      3576      3499      3716      3466
dram[3]:      64202     65398      3030      3248      2985      3114      3105      3180      3163      3271      3084      3230      3142      3257      3259      3245
dram[4]:      64839     66357      3166      3304      3045      3161      3156      3257      3198      3278      3158      3241      3189      3228      3200      3350
dram[5]:      62973     63923      3098      3094      2892      2944      2969      3082      3035      3064      3035      3054      3013      3081      3046      3249
dram[6]:      72094     67943      3647      3447      3528      3378      3652      3315      3735      3416      3605      3377      3543      3342      3747      3567
dram[7]:      64205     60353      3216      2948      3045      2914      3209      2806      3227      2948      3115      2846      3133      2903      3301      3021
dram[8]:      67525     63926      3381      3090      3182      3099      3352      3099      3358      3125      3309      3077      3400      3132      3443      3174
dram[9]:      66982     63610      3291      3148      3173      3062      3252      3076      3336      3033      3284      3085      3345      3144      3413      3165
dram[10]:      68773     60992      3319      2986      3150      2848      3238      2978      3418      2992      3369      2925      3402      2941      3531      3021
dram[11]:      67061     59829      3304      2881      3088      2696      3177      2846      3330      2916      3274      2890      3243      2883      3296      2924
dram[12]:      73336     63570      3699      3071      3507      2957      3725      3098      3740      3077      3662      3028      3689      3043      3728      3218
dram[13]:      70271     63841      3442      3147      3275      3048      3373      3229      3492      3127      3421      3101      3449      3151      3622      3215
dram[14]:      66100     59796      3249      2919      3169      2708      3205      2879      3269      2874      3217      2860      3193      2887      3409      2977
dram[15]:      67071     63897      3291      3196      3087      3090      3282      3177      3308      3149      3274      3080      3362      3134      3455      3290
dram[16]:      65242     71585      3226      3619      3004      3580      3266      3659      3295      3702      3243      3597      3275      3568      3279      3653
dram[17]:      60675     68432      2919      3419      2854      3373      2983      3422      3027      3430      3000      3446      3052      3454      2989      3555
dram[18]:      64973     63751      3088      3195      3043      3127      3095      3133      3111      3115      3140      3190      3186      3214      3197      3227
dram[19]:      71023     64045      3642      3154      3603      3028      3566      3193      3566      3189      3547      3256      3636      3277      3711      3260
dram[20]:      61951     62390      2946      2926      2955      2841      3058      3053      3018      3026      2929      3002      3117      3058      3045      3095
dram[21]:      58572     65648      2886      3123      2817      3007      2863      3231      2884      3330      2758      3219      2952      3195      2924      3311
dram[22]:      58215     65556      2765      3304      2786      3211      2866      3286      2898      3362      2852      3230      2882      3248      2856      3255
dram[23]:      63518     58529      3014      2933      2987      2834      3051      2946      3182      2861      3097      2827      3138      2974      3108      3006
dram[24]:      68236     57393      3418      2818      3346      2726      3450      2853      3439      2843      3354      2884      3398      2954      3464      2942
dram[25]:      63831     60945      3074      3071      2977      2955      3144      3151      3135      3056      3106      3028      3153      3144      3299      3109
dram[26]:      69060     60998      3486      2878      3499      2876      3565      3012      3583      2964      3440      2913      3490      3075      3566      2994
dram[27]:      60402     68004      2895      3406      2821      3342      2877      3405      2914      3476      2839      3427      2852      3537      2906      3598
dram[28]:      60643     63857      2902      3230      2874      3058      2936      3152      2931      3287      2926      3230      2877      3275      2949      3377
dram[29]:      60974     64591      2819      3393      2822      3174      2859      3316      2906      3248      2986      3163      2961      3304      3035      3357
dram[30]:      60327     63951      2974      3241      2915      3079      2899      3232      2907      3302      2879      3157      2863      3395      3026      3240
dram[31]:      60855     57062      2954      2889      2840      2650      2921      2716      3022      2814      2953      2705      2963      2878      3137      2824
maximum mf latency per bank:
dram[0]:       8864      8432      6907      7088      7450      7658      8741      8156      8032      8335      7986      7647      7000      7253      7010      8092
dram[1]:       8547      8902      7023      6689      8040      8475      8427      8523      8448      8503      8122      7852      6756      6239      7120      6318
dram[2]:       8958      8792      6954      6784      8033      8351      8452      8452      8512      8425      8568      8373      6933      7094      8961      6829
dram[3]:       9043      9793      6647      6224      8661      7789      8439      8477      8486      8399      8549      8437      6767      6503      7313      6608
dram[4]:       8912      8741      7755      8127      8021      8152      8380      7930      8195      7857      8033      7075      7743      6642      6855      7864
dram[5]:       9002      8336      7582      8019      7681      8217      8117      8366      8596      8265      8291      7250      7819      6909      7123      7465
dram[6]:       9341      8692      7751      7236      8830      8387      9053      8681      8515      8360      8911      7408      8034      6816      7784      8339
dram[7]:       8655      8478      7114      7114      8045      8123      8507      8263      8278      8135      7515      7057      7122      6990      6907      6382
dram[8]:       9145      8527      7662      8033      8032      8168      8309      8377      8308      8191      7119      6461      7762      6779      8486      6602
dram[9]:       9147      8835      7991      8055      7636      8041      7095      7252      7893      9289      7789      6724      7072      6814      7883      7098
dram[10]:       8936      8604      7769      7519      7978      7567      7600      7276      6971      7288      7547      6671      6723      6841      8546      8375
dram[11]:       8785      8906      7068      7339      7712      7461      8125      7977      7624      8091      7682      6757      7410      6773      8839      6727
dram[12]:       9159      8415      7966      7302      7253      7567      8628      8558      8392      8429      8029      8501      7423      7124      6953      6247
dram[13]:       8735      8566      7579      7280      6676      7388      8266      8394      8077      8430      7990      8423      7400      8874      6851      6933
dram[14]:       8112      8472      7473      7245      6828      7522      8069      8397      8175      8487      8030      8405      8071      6349      6997      6665
dram[15]:       8788      8413      7074      7643      6632      6906      8366      8348      8057      8475      8005      8353      7751      7031      7675      6539
dram[16]:       8555      9262      6998      7369      6859      7322      7958      8274      8200      8297      7879      8256      7618      7971      6363      7870
dram[17]:       8492      9532      6751      8386      8549      8187      8642      8312      8557      8335      7959      8278      7373      7336      7203      8676
dram[18]:       8930      8268      7556      6531      8577      8123      8674      8518      8620      8593      8193      8505      7552      6695      7265      7404
dram[19]:       9121      8547      7826      6255      8119      7732      8257      8561      8280      8619      8306      8562      7806      6593      8056      7222
dram[20]:       8387      8780      7705      8082      8115      8098      8282      8066      8136      7850      6750      6633      7585      6467      8092      6520
dram[21]:       7839      9492      7473      7907      8407      8032      8451      8105      8395      8085      6765      7073      7787      7138      7273      7306
dram[22]:       8431      8850      6818      7777      8462      8104      8508      8168      8449      8092      7190      7484      7681      6959      7413      6885
dram[23]:       8757      8390      6733      7324      8267      7909      8719      8061      8252      7955      9154      7631      7462      7074      8698      7139
dram[24]:       8879      9293      7597      7916      8192      7898      8383      8131      8518      7923      9037      7035      8831      6810      9176      6149
dram[25]:       8123      9748      7909      8243      7582      7927      7872      7097      7713      7227      8349      7330      7474      7354      8120      6583
dram[26]:       9039      8042      7633      7491      7310      7509      7626      7218      7482      7059      7830      6863      7952      6771      7108      6338
dram[27]:       8319      9130      6962      7247      8010      7735      8113      8531      8093      7736      7808      7491      7475      6721      6847      6844
dram[28]:       8127      9831      6716      7154      8097      8097      8302      7951      8182      8248      7902      8094      6383      6452      6605      7910
dram[29]:       9120      9632      7501      7078      7779      7643      7980      8446      7947      8266      8853      8168      8199      7113      6541      6621
dram[30]:       8618      9379      7448      6995      7901      7768      8119      8619      8413      8345      8409      8284      7572      8061      6376      6455
dram[31]:       8451      9082      6910      6887      7534      7261      8039      8182      8423      8314      8390      8219      7021      6214      8164      6537
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591827 n_act=6046 n_pre=6030 n_ref_event=0 n_req=86296 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=167306 bw_util=0.2386
n_activity=425891 dram_eff=0.4415
bk0: 1280a 756266i bk1: 1280a 755536i bk2: 1280a 755935i bk3: 1280a 757362i bk4: 1280a 755118i bk5: 1280a 757417i bk6: 1280a 757601i bk7: 1280a 757132i bk8: 1296a 755420i bk9: 1304a 757918i bk10: 1344a 754027i bk11: 1344a 755624i bk12: 1328a 752025i bk13: 1328a 753123i bk14: 1280a 746960i bk15: 1280a 747568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929939
Row_Buffer_Locality_read = 0.927449
Row_Buffer_Locality_write = 0.930727
Bank_Level_Parallism = 1.662955
Bank_Level_Parallism_Col = 1.576378
Bank_Level_Parallism_Ready = 1.214555
write_to_read_ratio_blp_rw_average = 0.840954
GrpLevelPara = 1.384486 

BW Util details:
bwutil = 0.238598 
total_CMD = 788147 
util_bw = 188050 
Wasted_Col = 152116 
Wasted_Row = 33636 
Idle = 414345 

BW Util Bottlenecks: 
RCDc_limit = 12133 
RCDWRc_limit = 29293 
WTRc_limit = 20827 
RTWc_limit = 23487 
CCDLc_limit = 124097 
rwq = 0 
CCDLc_limit_alone = 119236 
WTRc_limit_alone = 17475 
RTWc_limit_alone = 21978 

Commands details: 
total_CMD = 788147 
n_nop = 591827 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 167306 
n_act = 6046 
n_pre = 6030 
n_ref = 0 
n_req = 86296 
total_req = 188050 

Dual Bus Interface Util: 
issued_total_row = 12076 
issued_total_col = 188050 
Row_Bus_Util =  0.015322 
CoL_Bus_Util = 0.238598 
Either_Row_CoL_Bus_Util = 0.249091 
Issued_on_Two_Bus_Simul_Util = 0.004829 
issued_two_Eff = 0.019387 
queue_avg = 2.306070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=2.30607
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591614 n_act=6140 n_pre=6124 n_ref_event=0 n_req=86316 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167259 bw_util=0.2385
n_activity=431082 dram_eff=0.4361
bk0: 1280a 755614i bk1: 1280a 758396i bk2: 1280a 756343i bk3: 1280a 757711i bk4: 1280a 755666i bk5: 1280a 756542i bk6: 1280a 755811i bk7: 1280a 757976i bk8: 1304a 755861i bk9: 1304a 756720i bk10: 1344a 754151i bk11: 1344a 756852i bk12: 1328a 752483i bk13: 1328a 753352i bk14: 1280a 747707i bk15: 1280a 748855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928866
Row_Buffer_Locality_read = 0.924007
Row_Buffer_Locality_write = 0.930404
Bank_Level_Parallism = 1.633772
Bank_Level_Parallism_Col = 1.544299
Bank_Level_Parallism_Ready = 1.190202
write_to_read_ratio_blp_rw_average = 0.841228
GrpLevelPara = 1.369805 

BW Util details:
bwutil = 0.238548 
total_CMD = 788147 
util_bw = 188011 
Wasted_Col = 154976 
Wasted_Row = 34439 
Idle = 410721 

BW Util Bottlenecks: 
RCDc_limit = 13160 
RCDWRc_limit = 29406 
WTRc_limit = 20174 
RTWc_limit = 23716 
CCDLc_limit = 125308 
rwq = 0 
CCDLc_limit_alone = 120632 
WTRc_limit_alone = 17004 
RTWc_limit_alone = 22210 

Commands details: 
total_CMD = 788147 
n_nop = 591614 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167259 
n_act = 6140 
n_pre = 6124 
n_ref = 0 
n_req = 86316 
total_req = 188011 

Dual Bus Interface Util: 
issued_total_row = 12264 
issued_total_col = 188011 
Row_Bus_Util =  0.015561 
CoL_Bus_Util = 0.238548 
Either_Row_CoL_Bus_Util = 0.249361 
Issued_on_Two_Bus_Simul_Util = 0.004748 
issued_two_Eff = 0.019040 
queue_avg = 2.272202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=2.2722
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590690 n_act=6410 n_pre=6394 n_ref_event=0 n_req=86444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167648 bw_util=0.239
n_activity=435285 dram_eff=0.4328
bk0: 1280a 755291i bk1: 1280a 756161i bk2: 1280a 755738i bk3: 1280a 756559i bk4: 1280a 755282i bk5: 1280a 756405i bk6: 1280a 756814i bk7: 1280a 757474i bk8: 1304a 754317i bk9: 1304a 755555i bk10: 1344a 753194i bk11: 1344a 754866i bk12: 1328a 751088i bk13: 1328a 753266i bk14: 1280a 747084i bk15: 1280a 747957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925848
Row_Buffer_Locality_read = 0.923188
Row_Buffer_Locality_write = 0.926688
Bank_Level_Parallism = 1.651210
Bank_Level_Parallism_Col = 1.563289
Bank_Level_Parallism_Ready = 1.207139
write_to_read_ratio_blp_rw_average = 0.836631
GrpLevelPara = 1.377156 

BW Util details:
bwutil = 0.239042 
total_CMD = 788147 
util_bw = 188400 
Wasted_Col = 155593 
Wasted_Row = 37391 
Idle = 406763 

BW Util Bottlenecks: 
RCDc_limit = 13551 
RCDWRc_limit = 31245 
WTRc_limit = 21430 
RTWc_limit = 22263 
CCDLc_limit = 125516 
rwq = 0 
CCDLc_limit_alone = 120817 
WTRc_limit_alone = 18086 
RTWc_limit_alone = 20908 

Commands details: 
total_CMD = 788147 
n_nop = 590690 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167648 
n_act = 6410 
n_pre = 6394 
n_ref = 0 
n_req = 86444 
total_req = 188400 

Dual Bus Interface Util: 
issued_total_row = 12804 
issued_total_col = 188400 
Row_Bus_Util =  0.016246 
CoL_Bus_Util = 0.239042 
Either_Row_CoL_Bus_Util = 0.250533 
Issued_on_Two_Bus_Simul_Util = 0.004754 
issued_two_Eff = 0.018976 
queue_avg = 2.342590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=2.34259
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591225 n_act=6185 n_pre=6169 n_ref_event=0 n_req=86393 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167552 bw_util=0.2389
n_activity=430594 dram_eff=0.4373
bk0: 1280a 755316i bk1: 1280a 756109i bk2: 1280a 754329i bk3: 1280a 755998i bk4: 1280a 755139i bk5: 1280a 756294i bk6: 1280a 756185i bk7: 1280a 757260i bk8: 1304a 755317i bk9: 1304a 756722i bk10: 1344a 754008i bk11: 1344a 754836i bk12: 1328a 752030i bk13: 1328a 752879i bk14: 1280a 747027i bk15: 1280a 750167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928409
Row_Buffer_Locality_read = 0.924104
Row_Buffer_Locality_write = 0.929770
Bank_Level_Parallism = 1.659734
Bank_Level_Parallism_Col = 1.578105
Bank_Level_Parallism_Ready = 1.211801
write_to_read_ratio_blp_rw_average = 0.836864
GrpLevelPara = 1.389046 

BW Util details:
bwutil = 0.238920 
total_CMD = 788147 
util_bw = 188304 
Wasted_Col = 153679 
Wasted_Row = 35866 
Idle = 410298 

BW Util Bottlenecks: 
RCDc_limit = 13260 
RCDWRc_limit = 29650 
WTRc_limit = 21717 
RTWc_limit = 23829 
CCDLc_limit = 124109 
rwq = 0 
CCDLc_limit_alone = 119381 
WTRc_limit_alone = 18443 
RTWc_limit_alone = 22375 

Commands details: 
total_CMD = 788147 
n_nop = 591225 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167552 
n_act = 6185 
n_pre = 6169 
n_ref = 0 
n_req = 86393 
total_req = 188304 

Dual Bus Interface Util: 
issued_total_row = 12354 
issued_total_col = 188304 
Row_Bus_Util =  0.015675 
CoL_Bus_Util = 0.238920 
Either_Row_CoL_Bus_Util = 0.249854 
Issued_on_Two_Bus_Simul_Util = 0.004740 
issued_two_Eff = 0.018972 
queue_avg = 2.316118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=2.31612
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591132 n_act=6254 n_pre=6238 n_ref_event=0 n_req=86412 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167488 bw_util=0.2388
n_activity=432428 dram_eff=0.4353
bk0: 1280a 755166i bk1: 1280a 757106i bk2: 1280a 754684i bk3: 1280a 755832i bk4: 1280a 755003i bk5: 1280a 757101i bk6: 1280a 755556i bk7: 1280a 756270i bk8: 1304a 753428i bk9: 1304a 756574i bk10: 1344a 755195i bk11: 1344a 756372i bk12: 1328a 751999i bk13: 1328a 754690i bk14: 1280a 746646i bk15: 1280a 748062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927626
Row_Buffer_Locality_read = 0.920875
Row_Buffer_Locality_write = 0.929759
Bank_Level_Parallism = 1.651171
Bank_Level_Parallism_Col = 1.564538
Bank_Level_Parallism_Ready = 1.203915
write_to_read_ratio_blp_rw_average = 0.837575
GrpLevelPara = 1.383898 

BW Util details:
bwutil = 0.238839 
total_CMD = 788147 
util_bw = 188240 
Wasted_Col = 156190 
Wasted_Row = 35349 
Idle = 408368 

BW Util Bottlenecks: 
RCDc_limit = 13679 
RCDWRc_limit = 29881 
WTRc_limit = 21818 
RTWc_limit = 25614 
CCDLc_limit = 123196 
rwq = 0 
CCDLc_limit_alone = 118600 
WTRc_limit_alone = 18756 
RTWc_limit_alone = 24080 

Commands details: 
total_CMD = 788147 
n_nop = 591132 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167488 
n_act = 6254 
n_pre = 6238 
n_ref = 0 
n_req = 86412 
total_req = 188240 

Dual Bus Interface Util: 
issued_total_row = 12492 
issued_total_col = 188240 
Row_Bus_Util =  0.015850 
CoL_Bus_Util = 0.238839 
Either_Row_CoL_Bus_Util = 0.249972 
Issued_on_Two_Bus_Simul_Util = 0.004716 
issued_two_Eff = 0.018867 
queue_avg = 2.279290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=2.27929
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591676 n_act=6119 n_pre=6103 n_ref_event=0 n_req=86220 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167115 bw_util=0.2384
n_activity=430657 dram_eff=0.4362
bk0: 1280a 755116i bk1: 1280a 757216i bk2: 1280a 755482i bk3: 1280a 757655i bk4: 1280a 755543i bk5: 1280a 756786i bk6: 1280a 756266i bk7: 1280a 757719i bk8: 1304a 754894i bk9: 1304a 757363i bk10: 1344a 756223i bk11: 1344a 755473i bk12: 1328a 753046i bk13: 1328a 753586i bk14: 1280a 747604i bk15: 1280a 749110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929030
Row_Buffer_Locality_read = 0.922754
Row_Buffer_Locality_write = 0.931020
Bank_Level_Parallism = 1.636212
Bank_Level_Parallism_Col = 1.553169
Bank_Level_Parallism_Ready = 1.196660
write_to_read_ratio_blp_rw_average = 0.837359
GrpLevelPara = 1.382131 

BW Util details:
bwutil = 0.238365 
total_CMD = 788147 
util_bw = 187867 
Wasted_Col = 154046 
Wasted_Row = 35477 
Idle = 410757 

BW Util Bottlenecks: 
RCDc_limit = 13512 
RCDWRc_limit = 29229 
WTRc_limit = 20935 
RTWc_limit = 23665 
CCDLc_limit = 122238 
rwq = 0 
CCDLc_limit_alone = 118205 
WTRc_limit_alone = 18314 
RTWc_limit_alone = 22253 

Commands details: 
total_CMD = 788147 
n_nop = 591676 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167115 
n_act = 6119 
n_pre = 6103 
n_ref = 0 
n_req = 86220 
total_req = 187867 

Dual Bus Interface Util: 
issued_total_row = 12222 
issued_total_col = 187867 
Row_Bus_Util =  0.015507 
CoL_Bus_Util = 0.238365 
Either_Row_CoL_Bus_Util = 0.249282 
Issued_on_Two_Bus_Simul_Util = 0.004591 
issued_two_Eff = 0.018415 
queue_avg = 2.231973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.23197
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=589926 n_act=6650 n_pre=6634 n_ref_event=0 n_req=86564 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=168003 bw_util=0.2395
n_activity=446178 dram_eff=0.423
bk0: 1280a 754064i bk1: 1280a 757306i bk2: 1280a 752598i bk3: 1280a 758672i bk4: 1280a 752729i bk5: 1280a 757326i bk6: 1280a 751186i bk7: 1280a 756407i bk8: 1304a 751265i bk9: 1304a 756082i bk10: 1344a 752455i bk11: 1344a 755525i bk12: 1328a 753315i bk13: 1328a 751217i bk14: 1280a 745611i bk15: 1280a 748637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923178
Row_Buffer_Locality_read = 0.915237
Row_Buffer_Locality_write = 0.925682
Bank_Level_Parallism = 1.650986
Bank_Level_Parallism_Col = 1.562462
Bank_Level_Parallism_Ready = 1.195698
write_to_read_ratio_blp_rw_average = 0.831587
GrpLevelPara = 1.383040 

BW Util details:
bwutil = 0.239492 
total_CMD = 788147 
util_bw = 188755 
Wasted_Col = 160743 
Wasted_Row = 39676 
Idle = 398973 

BW Util Bottlenecks: 
RCDc_limit = 15258 
RCDWRc_limit = 31986 
WTRc_limit = 23933 
RTWc_limit = 27799 
CCDLc_limit = 124885 
rwq = 0 
CCDLc_limit_alone = 120336 
WTRc_limit_alone = 20718 
RTWc_limit_alone = 26465 

Commands details: 
total_CMD = 788147 
n_nop = 589926 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 168003 
n_act = 6650 
n_pre = 6634 
n_ref = 0 
n_req = 86564 
total_req = 188755 

Dual Bus Interface Util: 
issued_total_row = 13284 
issued_total_col = 188755 
Row_Bus_Util =  0.016855 
CoL_Bus_Util = 0.239492 
Either_Row_CoL_Bus_Util = 0.251503 
Issued_on_Two_Bus_Simul_Util = 0.004844 
issued_two_Eff = 0.019261 
queue_avg = 2.256247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.25625
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591573 n_act=6031 n_pre=6015 n_ref_event=0 n_req=86280 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167327 bw_util=0.2386
n_activity=432571 dram_eff=0.4348
bk0: 1280a 756369i bk1: 1280a 756895i bk2: 1280a 756925i bk3: 1280a 756775i bk4: 1280a 757334i bk5: 1280a 758722i bk6: 1280a 757526i bk7: 1280a 756931i bk8: 1304a 755558i bk9: 1304a 756622i bk10: 1344a 753916i bk11: 1344a 756299i bk12: 1328a 753569i bk13: 1328a 752105i bk14: 1280a 746161i bk15: 1280a 748236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930100
Row_Buffer_Locality_read = 0.924056
Row_Buffer_Locality_write = 0.932014
Bank_Level_Parallism = 1.630210
Bank_Level_Parallism_Col = 1.548985
Bank_Level_Parallism_Ready = 1.197300
write_to_read_ratio_blp_rw_average = 0.835653
GrpLevelPara = 1.372622 

BW Util details:
bwutil = 0.238634 
total_CMD = 788147 
util_bw = 188079 
Wasted_Col = 155016 
Wasted_Row = 35193 
Idle = 409859 

BW Util Bottlenecks: 
RCDc_limit = 13531 
RCDWRc_limit = 28899 
WTRc_limit = 21090 
RTWc_limit = 22569 
CCDLc_limit = 124550 
rwq = 0 
CCDLc_limit_alone = 120082 
WTRc_limit_alone = 17831 
RTWc_limit_alone = 21360 

Commands details: 
total_CMD = 788147 
n_nop = 591573 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167327 
n_act = 6031 
n_pre = 6015 
n_ref = 0 
n_req = 86280 
total_req = 188079 

Dual Bus Interface Util: 
issued_total_row = 12046 
issued_total_col = 188079 
Row_Bus_Util =  0.015284 
CoL_Bus_Util = 0.238634 
Either_Row_CoL_Bus_Util = 0.249413 
Issued_on_Two_Bus_Simul_Util = 0.004506 
issued_two_Eff = 0.018064 
queue_avg = 2.220036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.22004
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591492 n_act=6215 n_pre=6199 n_ref_event=0 n_req=86293 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167133 bw_util=0.2384
n_activity=433620 dram_eff=0.4333
bk0: 1280a 754749i bk1: 1280a 756804i bk2: 1280a 755585i bk3: 1280a 755934i bk4: 1280a 755526i bk5: 1280a 758483i bk6: 1280a 757332i bk7: 1280a 757526i bk8: 1304a 755471i bk9: 1304a 756442i bk10: 1344a 753689i bk11: 1344a 754901i bk12: 1328a 752630i bk13: 1328a 753330i bk14: 1280a 746487i bk15: 1280a 748160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927978
Row_Buffer_Locality_read = 0.922224
Row_Buffer_Locality_write = 0.929800
Bank_Level_Parallism = 1.640705
Bank_Level_Parallism_Col = 1.554414
Bank_Level_Parallism_Ready = 1.202922
write_to_read_ratio_blp_rw_average = 0.836867
GrpLevelPara = 1.374541 

BW Util details:
bwutil = 0.238388 
total_CMD = 788147 
util_bw = 187885 
Wasted_Col = 156264 
Wasted_Row = 35929 
Idle = 408069 

BW Util Bottlenecks: 
RCDc_limit = 13728 
RCDWRc_limit = 29972 
WTRc_limit = 21347 
RTWc_limit = 23878 
CCDLc_limit = 124999 
rwq = 0 
CCDLc_limit_alone = 120492 
WTRc_limit_alone = 18237 
RTWc_limit_alone = 22481 

Commands details: 
total_CMD = 788147 
n_nop = 591492 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167133 
n_act = 6215 
n_pre = 6199 
n_ref = 0 
n_req = 86293 
total_req = 187885 

Dual Bus Interface Util: 
issued_total_row = 12414 
issued_total_col = 187885 
Row_Bus_Util =  0.015751 
CoL_Bus_Util = 0.238388 
Either_Row_CoL_Bus_Util = 0.249516 
Issued_on_Two_Bus_Simul_Util = 0.004624 
issued_two_Eff = 0.018530 
queue_avg = 2.286700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=2.2867
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590729 n_act=6134 n_pre=6118 n_ref_event=0 n_req=86553 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167962 bw_util=0.2394
n_activity=434978 dram_eff=0.4338
bk0: 1280a 756527i bk1: 1280a 756979i bk2: 1280a 755493i bk3: 1280a 756699i bk4: 1280a 756247i bk5: 1280a 757829i bk6: 1280a 756786i bk7: 1280a 757950i bk8: 1304a 756964i bk9: 1304a 756310i bk10: 1344a 754670i bk11: 1344a 755054i bk12: 1328a 752266i bk13: 1328a 754194i bk14: 1280a 747590i bk15: 1280a 748742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929130
Row_Buffer_Locality_read = 0.925453
Row_Buffer_Locality_write = 0.930290
Bank_Level_Parallism = 1.619142
Bank_Level_Parallism_Col = 1.539844
Bank_Level_Parallism_Ready = 1.199519
write_to_read_ratio_blp_rw_average = 0.843919
GrpLevelPara = 1.365595 

BW Util details:
bwutil = 0.239440 
total_CMD = 788147 
util_bw = 188714 
Wasted_Col = 155751 
Wasted_Row = 36357 
Idle = 407325 

BW Util Bottlenecks: 
RCDc_limit = 12915 
RCDWRc_limit = 30006 
WTRc_limit = 19014 
RTWc_limit = 22793 
CCDLc_limit = 125643 
rwq = 0 
CCDLc_limit_alone = 121538 
WTRc_limit_alone = 16278 
RTWc_limit_alone = 21424 

Commands details: 
total_CMD = 788147 
n_nop = 590729 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167962 
n_act = 6134 
n_pre = 6118 
n_ref = 0 
n_req = 86553 
total_req = 188714 

Dual Bus Interface Util: 
issued_total_row = 12252 
issued_total_col = 188714 
Row_Bus_Util =  0.015545 
CoL_Bus_Util = 0.239440 
Either_Row_CoL_Bus_Util = 0.250484 
Issued_on_Two_Bus_Simul_Util = 0.004502 
issued_two_Eff = 0.017972 
queue_avg = 2.265895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.26589
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590612 n_act=6232 n_pre=6216 n_ref_event=0 n_req=86549 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167928 bw_util=0.2394
n_activity=432933 dram_eff=0.4358
bk0: 1280a 755739i bk1: 1280a 757036i bk2: 1280a 756076i bk3: 1280a 757819i bk4: 1280a 756353i bk5: 1280a 756471i bk6: 1280a 755498i bk7: 1280a 757684i bk8: 1304a 756393i bk9: 1304a 757013i bk10: 1344a 755162i bk11: 1344a 755826i bk12: 1328a 750501i bk13: 1328a 753086i bk14: 1280a 747234i bk15: 1280a 749232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927995
Row_Buffer_Locality_read = 0.923815
Row_Buffer_Locality_write = 0.929313
Bank_Level_Parallism = 1.634056
Bank_Level_Parallism_Col = 1.548132
Bank_Level_Parallism_Ready = 1.196735
write_to_read_ratio_blp_rw_average = 0.842742
GrpLevelPara = 1.371217 

BW Util details:
bwutil = 0.239397 
total_CMD = 788147 
util_bw = 188680 
Wasted_Col = 155061 
Wasted_Row = 35547 
Idle = 408859 

BW Util Bottlenecks: 
RCDc_limit = 13309 
RCDWRc_limit = 30223 
WTRc_limit = 19999 
RTWc_limit = 23121 
CCDLc_limit = 124935 
rwq = 0 
CCDLc_limit_alone = 120604 
WTRc_limit_alone = 17029 
RTWc_limit_alone = 21760 

Commands details: 
total_CMD = 788147 
n_nop = 590612 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167928 
n_act = 6232 
n_pre = 6216 
n_ref = 0 
n_req = 86549 
total_req = 188680 

Dual Bus Interface Util: 
issued_total_row = 12448 
issued_total_col = 188680 
Row_Bus_Util =  0.015794 
CoL_Bus_Util = 0.239397 
Either_Row_CoL_Bus_Util = 0.250632 
Issued_on_Two_Bus_Simul_Util = 0.004559 
issued_two_Eff = 0.018189 
queue_avg = 2.250768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.25077
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590665 n_act=6211 n_pre=6195 n_ref_event=0 n_req=86487 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167912 bw_util=0.2394
n_activity=434770 dram_eff=0.4339
bk0: 1280a 755196i bk1: 1280a 757893i bk2: 1280a 756015i bk3: 1280a 758027i bk4: 1280a 755175i bk5: 1280a 756528i bk6: 1280a 756485i bk7: 1280a 758069i bk8: 1304a 755640i bk9: 1304a 756454i bk10: 1344a 755490i bk11: 1344a 755757i bk12: 1328a 752566i bk13: 1328a 752542i bk14: 1280a 747055i bk15: 1280a 749625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928186
Row_Buffer_Locality_read = 0.922080
Row_Buffer_Locality_write = 0.930113
Bank_Level_Parallism = 1.625115
Bank_Level_Parallism_Col = 1.539429
Bank_Level_Parallism_Ready = 1.186692
write_to_read_ratio_blp_rw_average = 0.840090
GrpLevelPara = 1.368106 

BW Util details:
bwutil = 0.239377 
total_CMD = 788147 
util_bw = 188664 
Wasted_Col = 155969 
Wasted_Row = 35846 
Idle = 407668 

BW Util Bottlenecks: 
RCDc_limit = 13625 
RCDWRc_limit = 30028 
WTRc_limit = 20365 
RTWc_limit = 23958 
CCDLc_limit = 124219 
rwq = 0 
CCDLc_limit_alone = 119824 
WTRc_limit_alone = 17478 
RTWc_limit_alone = 22450 

Commands details: 
total_CMD = 788147 
n_nop = 590665 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167912 
n_act = 6211 
n_pre = 6195 
n_ref = 0 
n_req = 86487 
total_req = 188664 

Dual Bus Interface Util: 
issued_total_row = 12406 
issued_total_col = 188664 
Row_Bus_Util =  0.015741 
CoL_Bus_Util = 0.239377 
Either_Row_CoL_Bus_Util = 0.250565 
Issued_on_Two_Bus_Simul_Util = 0.004552 
issued_two_Eff = 0.018169 
queue_avg = 2.238529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=2.23853
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590844 n_act=6304 n_pre=6288 n_ref_event=0 n_req=86453 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167638 bw_util=0.239
n_activity=436982 dram_eff=0.4311
bk0: 1280a 755462i bk1: 1280a 756746i bk2: 1280a 755965i bk3: 1280a 757467i bk4: 1280a 755275i bk5: 1280a 756785i bk6: 1280a 756482i bk7: 1280a 757340i bk8: 1304a 755813i bk9: 1304a 756583i bk10: 1344a 753873i bk11: 1344a 754608i bk12: 1328a 751459i bk13: 1328a 753261i bk14: 1280a 747839i bk15: 1280a 749674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927082
Row_Buffer_Locality_read = 0.923044
Row_Buffer_Locality_write = 0.928357
Bank_Level_Parallism = 1.626924
Bank_Level_Parallism_Col = 1.542127
Bank_Level_Parallism_Ready = 1.193821
write_to_read_ratio_blp_rw_average = 0.840087
GrpLevelPara = 1.369768 

BW Util details:
bwutil = 0.239029 
total_CMD = 788147 
util_bw = 188390 
Wasted_Col = 157272 
Wasted_Row = 36761 
Idle = 405724 

BW Util Bottlenecks: 
RCDc_limit = 13570 
RCDWRc_limit = 30804 
WTRc_limit = 20401 
RTWc_limit = 24381 
CCDLc_limit = 124873 
rwq = 0 
CCDLc_limit_alone = 120507 
WTRc_limit_alone = 17456 
RTWc_limit_alone = 22960 

Commands details: 
total_CMD = 788147 
n_nop = 590844 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167638 
n_act = 6304 
n_pre = 6288 
n_ref = 0 
n_req = 86453 
total_req = 188390 

Dual Bus Interface Util: 
issued_total_row = 12592 
issued_total_col = 188390 
Row_Bus_Util =  0.015977 
CoL_Bus_Util = 0.239029 
Either_Row_CoL_Bus_Util = 0.250338 
Issued_on_Two_Bus_Simul_Util = 0.004668 
issued_two_Eff = 0.018646 
queue_avg = 2.273934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.27393
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591066 n_act=6184 n_pre=6168 n_ref_event=0 n_req=86432 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167514 bw_util=0.2389
n_activity=434898 dram_eff=0.4329
bk0: 1280a 755794i bk1: 1280a 755138i bk2: 1280a 755738i bk3: 1280a 755255i bk4: 1280a 756246i bk5: 1280a 756598i bk6: 1280a 756813i bk7: 1280a 757951i bk8: 1304a 755575i bk9: 1304a 756318i bk10: 1344a 754218i bk11: 1344a 754938i bk12: 1328a 751480i bk13: 1328a 752848i bk14: 1280a 747036i bk15: 1280a 747745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928452
Row_Buffer_Locality_read = 0.924875
Row_Buffer_Locality_write = 0.929583
Bank_Level_Parallism = 1.647466
Bank_Level_Parallism_Col = 1.564214
Bank_Level_Parallism_Ready = 1.217347
write_to_read_ratio_blp_rw_average = 0.839097
GrpLevelPara = 1.376547 

BW Util details:
bwutil = 0.238872 
total_CMD = 788147 
util_bw = 188266 
Wasted_Col = 156664 
Wasted_Row = 35711 
Idle = 407506 

BW Util Bottlenecks: 
RCDc_limit = 13300 
RCDWRc_limit = 30325 
WTRc_limit = 20686 
RTWc_limit = 25193 
CCDLc_limit = 125202 
rwq = 0 
CCDLc_limit_alone = 120562 
WTRc_limit_alone = 17551 
RTWc_limit_alone = 23688 

Commands details: 
total_CMD = 788147 
n_nop = 591066 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167514 
n_act = 6184 
n_pre = 6168 
n_ref = 0 
n_req = 86432 
total_req = 188266 

Dual Bus Interface Util: 
issued_total_row = 12352 
issued_total_col = 188266 
Row_Bus_Util =  0.015672 
CoL_Bus_Util = 0.238872 
Either_Row_CoL_Bus_Util = 0.250056 
Issued_on_Two_Bus_Simul_Util = 0.004488 
issued_two_Eff = 0.017947 
queue_avg = 2.260595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.26059
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590982 n_act=6221 n_pre=6205 n_ref_event=0 n_req=86477 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167721 bw_util=0.2391
n_activity=431245 dram_eff=0.437
bk0: 1280a 755531i bk1: 1280a 756356i bk2: 1280a 755329i bk3: 1280a 757605i bk4: 1280a 756922i bk5: 1280a 756511i bk6: 1280a 757081i bk7: 1280a 757470i bk8: 1304a 755661i bk9: 1304a 756838i bk10: 1344a 753857i bk11: 1344a 755393i bk12: 1328a 752100i bk13: 1328a 753511i bk14: 1280a 749035i bk15: 1280a 748471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928062
Row_Buffer_Locality_read = 0.926417
Row_Buffer_Locality_write = 0.928581
Bank_Level_Parallism = 1.638756
Bank_Level_Parallism_Col = 1.553988
Bank_Level_Parallism_Ready = 1.191826
write_to_read_ratio_blp_rw_average = 0.840573
GrpLevelPara = 1.382225 

BW Util details:
bwutil = 0.239134 
total_CMD = 788147 
util_bw = 188473 
Wasted_Col = 153961 
Wasted_Row = 35388 
Idle = 410325 

BW Util Bottlenecks: 
RCDc_limit = 13008 
RCDWRc_limit = 30214 
WTRc_limit = 20093 
RTWc_limit = 23118 
CCDLc_limit = 122576 
rwq = 0 
CCDLc_limit_alone = 118348 
WTRc_limit_alone = 17308 
RTWc_limit_alone = 21675 

Commands details: 
total_CMD = 788147 
n_nop = 590982 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167721 
n_act = 6221 
n_pre = 6205 
n_ref = 0 
n_req = 86477 
total_req = 188473 

Dual Bus Interface Util: 
issued_total_row = 12426 
issued_total_col = 188473 
Row_Bus_Util =  0.015766 
CoL_Bus_Util = 0.239134 
Either_Row_CoL_Bus_Util = 0.250163 
Issued_on_Two_Bus_Simul_Util = 0.004738 
issued_two_Eff = 0.018938 
queue_avg = 2.264646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=2.26465
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590587 n_act=6221 n_pre=6205 n_ref_event=0 n_req=86619 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=168047 bw_util=0.2395
n_activity=436042 dram_eff=0.433
bk0: 1280a 755305i bk1: 1280a 756225i bk2: 1280a 755629i bk3: 1280a 757450i bk4: 1280a 755810i bk5: 1280a 758322i bk6: 1280a 756903i bk7: 1280a 757369i bk8: 1304a 756536i bk9: 1304a 756362i bk10: 1344a 754530i bk11: 1344a 754306i bk12: 1328a 752291i bk13: 1328a 753616i bk14: 1280a 749383i bk15: 1280a 748243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928180
Row_Buffer_Locality_read = 0.926850
Row_Buffer_Locality_write = 0.928599
Bank_Level_Parallism = 1.623235
Bank_Level_Parallism_Col = 1.540970
Bank_Level_Parallism_Ready = 1.193762
write_to_read_ratio_blp_rw_average = 0.841342
GrpLevelPara = 1.371370 

BW Util details:
bwutil = 0.239548 
total_CMD = 788147 
util_bw = 188799 
Wasted_Col = 156065 
Wasted_Row = 36283 
Idle = 407000 

BW Util Bottlenecks: 
RCDc_limit = 12962 
RCDWRc_limit = 30656 
WTRc_limit = 20603 
RTWc_limit = 23698 
CCDLc_limit = 124326 
rwq = 0 
CCDLc_limit_alone = 119834 
WTRc_limit_alone = 17486 
RTWc_limit_alone = 22323 

Commands details: 
total_CMD = 788147 
n_nop = 590587 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 168047 
n_act = 6221 
n_pre = 6205 
n_ref = 0 
n_req = 86619 
total_req = 188799 

Dual Bus Interface Util: 
issued_total_row = 12426 
issued_total_col = 188799 
Row_Bus_Util =  0.015766 
CoL_Bus_Util = 0.239548 
Either_Row_CoL_Bus_Util = 0.250664 
Issued_on_Two_Bus_Simul_Util = 0.004650 
issued_two_Eff = 0.018551 
queue_avg = 2.220152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=2.22015
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=589246 n_act=6655 n_pre=6639 n_ref_event=0 n_req=86861 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=168593 bw_util=0.2402
n_activity=450132 dram_eff=0.4206
bk0: 1280a 755026i bk1: 1280a 753989i bk2: 1280a 755404i bk3: 1280a 755676i bk4: 1280a 756232i bk5: 1280a 755633i bk6: 1280a 757585i bk7: 1280a 755631i bk8: 1304a 755927i bk9: 1304a 754633i bk10: 1344a 755194i bk11: 1344a 751220i bk12: 1328a 752549i bk13: 1328a 751840i bk14: 1280a 749109i bk15: 1280a 745623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923383
Row_Buffer_Locality_read = 0.919237
Row_Buffer_Locality_write = 0.924685
Bank_Level_Parallism = 1.620387
Bank_Level_Parallism_Col = 1.531015
Bank_Level_Parallism_Ready = 1.187034
write_to_read_ratio_blp_rw_average = 0.838647
GrpLevelPara = 1.361663 

BW Util details:
bwutil = 0.240241 
total_CMD = 788147 
util_bw = 189345 
Wasted_Col = 163740 
Wasted_Row = 39378 
Idle = 395684 

BW Util Bottlenecks: 
RCDc_limit = 14405 
RCDWRc_limit = 32983 
WTRc_limit = 22119 
RTWc_limit = 26322 
CCDLc_limit = 127664 
rwq = 0 
CCDLc_limit_alone = 123269 
WTRc_limit_alone = 19303 
RTWc_limit_alone = 24743 

Commands details: 
total_CMD = 788147 
n_nop = 589246 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 168593 
n_act = 6655 
n_pre = 6639 
n_ref = 0 
n_req = 86861 
total_req = 189345 

Dual Bus Interface Util: 
issued_total_row = 13294 
issued_total_col = 189345 
Row_Bus_Util =  0.016867 
CoL_Bus_Util = 0.240241 
Either_Row_CoL_Bus_Util = 0.252365 
Issued_on_Two_Bus_Simul_Util = 0.004743 
issued_two_Eff = 0.018793 
queue_avg = 2.224567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=2.22457
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590673 n_act=6297 n_pre=6281 n_ref_event=0 n_req=86531 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167572 bw_util=0.2389
n_activity=442011 dram_eff=0.4261
bk0: 1280a 754043i bk1: 1280a 756129i bk2: 1280a 756977i bk3: 1280a 756272i bk4: 1280a 756474i bk5: 1280a 757182i bk6: 1280a 757430i bk7: 1280a 757080i bk8: 1304a 756255i bk9: 1304a 757136i bk10: 1344a 755336i bk11: 1344a 755433i bk12: 1328a 752529i bk13: 1328a 753055i bk14: 1280a 749235i bk15: 1280a 749056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927228
Row_Buffer_Locality_read = 0.924248
Row_Buffer_Locality_write = 0.928169
Bank_Level_Parallism = 1.595587
Bank_Level_Parallism_Col = 1.516168
Bank_Level_Parallism_Ready = 1.183689
write_to_read_ratio_blp_rw_average = 0.843326
GrpLevelPara = 1.352409 

BW Util details:
bwutil = 0.238945 
total_CMD = 788147 
util_bw = 188324 
Wasted_Col = 160578 
Wasted_Row = 37953 
Idle = 401292 

BW Util Bottlenecks: 
RCDc_limit = 13489 
RCDWRc_limit = 31640 
WTRc_limit = 20528 
RTWc_limit = 24150 
CCDLc_limit = 127403 
rwq = 0 
CCDLc_limit_alone = 123073 
WTRc_limit_alone = 17661 
RTWc_limit_alone = 22687 

Commands details: 
total_CMD = 788147 
n_nop = 590673 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167572 
n_act = 6297 
n_pre = 6281 
n_ref = 0 
n_req = 86531 
total_req = 188324 

Dual Bus Interface Util: 
issued_total_row = 12578 
issued_total_col = 188324 
Row_Bus_Util =  0.015959 
CoL_Bus_Util = 0.238945 
Either_Row_CoL_Bus_Util = 0.250555 
Issued_on_Two_Bus_Simul_Util = 0.004349 
issued_two_Eff = 0.017359 
queue_avg = 2.150747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=2.15075
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590534 n_act=6346 n_pre=6330 n_ref_event=0 n_req=86464 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167613 bw_util=0.239
n_activity=442026 dram_eff=0.4261
bk0: 1280a 754872i bk1: 1280a 756361i bk2: 1280a 756265i bk3: 1280a 756693i bk4: 1280a 757125i bk5: 1280a 757930i bk6: 1280a 756443i bk7: 1280a 757662i bk8: 1304a 756135i bk9: 1304a 757086i bk10: 1344a 755266i bk11: 1344a 755930i bk12: 1328a 751684i bk13: 1328a 754982i bk14: 1280a 748735i bk15: 1280a 750350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926605
Row_Buffer_Locality_read = 0.924827
Row_Buffer_Locality_write = 0.927167
Bank_Level_Parallism = 1.585074
Bank_Level_Parallism_Col = 1.503855
Bank_Level_Parallism_Ready = 1.173875
write_to_read_ratio_blp_rw_average = 0.845936
GrpLevelPara = 1.348194 

BW Util details:
bwutil = 0.238997 
total_CMD = 788147 
util_bw = 188365 
Wasted_Col = 160478 
Wasted_Row = 38077 
Idle = 401227 

BW Util Bottlenecks: 
RCDc_limit = 13614 
RCDWRc_limit = 31846 
WTRc_limit = 19249 
RTWc_limit = 24459 
CCDLc_limit = 125447 
rwq = 0 
CCDLc_limit_alone = 121391 
WTRc_limit_alone = 16612 
RTWc_limit_alone = 23040 

Commands details: 
total_CMD = 788147 
n_nop = 590534 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167613 
n_act = 6346 
n_pre = 6330 
n_ref = 0 
n_req = 86464 
total_req = 188365 

Dual Bus Interface Util: 
issued_total_row = 12676 
issued_total_col = 188365 
Row_Bus_Util =  0.016083 
CoL_Bus_Util = 0.238997 
Either_Row_CoL_Bus_Util = 0.250731 
Issued_on_Two_Bus_Simul_Util = 0.004349 
issued_two_Eff = 0.017347 
queue_avg = 2.145401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=2.1454
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590498 n_act=6304 n_pre=6288 n_ref_event=0 n_req=86538 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167806 bw_util=0.2392
n_activity=444552 dram_eff=0.4242
bk0: 1280a 754149i bk1: 1280a 756714i bk2: 1280a 755459i bk3: 1280a 758347i bk4: 1280a 756995i bk5: 1280a 756803i bk6: 1280a 756689i bk7: 1280a 757521i bk8: 1304a 755398i bk9: 1304a 758249i bk10: 1344a 755727i bk11: 1344a 756161i bk12: 1328a 752656i bk13: 1328a 754819i bk14: 1280a 747328i bk15: 1280a 750387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927153
Row_Buffer_Locality_read = 0.923574
Row_Buffer_Locality_write = 0.928283
Bank_Level_Parallism = 1.584499
Bank_Level_Parallism_Col = 1.504299
Bank_Level_Parallism_Ready = 1.180242
write_to_read_ratio_blp_rw_average = 0.842952
GrpLevelPara = 1.353851 

BW Util details:
bwutil = 0.239242 
total_CMD = 788147 
util_bw = 188558 
Wasted_Col = 160494 
Wasted_Row = 38129 
Idle = 400966 

BW Util Bottlenecks: 
RCDc_limit = 13856 
RCDWRc_limit = 31147 
WTRc_limit = 19715 
RTWc_limit = 24373 
CCDLc_limit = 124872 
rwq = 0 
CCDLc_limit_alone = 120743 
WTRc_limit_alone = 17025 
RTWc_limit_alone = 22934 

Commands details: 
total_CMD = 788147 
n_nop = 590498 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167806 
n_act = 6304 
n_pre = 6288 
n_ref = 0 
n_req = 86538 
total_req = 188558 

Dual Bus Interface Util: 
issued_total_row = 12592 
issued_total_col = 188558 
Row_Bus_Util =  0.015977 
CoL_Bus_Util = 0.239242 
Either_Row_CoL_Bus_Util = 0.250777 
Issued_on_Two_Bus_Simul_Util = 0.004442 
issued_two_Eff = 0.017713 
queue_avg = 2.149764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=2.14976
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591199 n_act=6089 n_pre=6073 n_ref_event=0 n_req=86336 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=167444 bw_util=0.2388
n_activity=437687 dram_eff=0.43
bk0: 1280a 755448i bk1: 1280a 757639i bk2: 1280a 756426i bk3: 1280a 757190i bk4: 1280a 757484i bk5: 1280a 756863i bk6: 1280a 757595i bk7: 1280a 758739i bk8: 1304a 756399i bk9: 1304a 757494i bk10: 1344a 754709i bk11: 1344a 755672i bk12: 1328a 753752i bk13: 1328a 753681i bk14: 1280a 748501i bk15: 1280a 749942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929473
Row_Buffer_Locality_read = 0.924923
Row_Buffer_Locality_write = 0.930913
Bank_Level_Parallism = 1.589343
Bank_Level_Parallism_Col = 1.512581
Bank_Level_Parallism_Ready = 1.185838
write_to_read_ratio_blp_rw_average = 0.843070
GrpLevelPara = 1.358165 

BW Util details:
bwutil = 0.238783 
total_CMD = 788147 
util_bw = 188196 
Wasted_Col = 158675 
Wasted_Row = 36403 
Idle = 404873 

BW Util Bottlenecks: 
RCDc_limit = 13563 
RCDWRc_limit = 29928 
WTRc_limit = 18949 
RTWc_limit = 25407 
CCDLc_limit = 123346 
rwq = 0 
CCDLc_limit_alone = 119142 
WTRc_limit_alone = 16241 
RTWc_limit_alone = 23911 

Commands details: 
total_CMD = 788147 
n_nop = 591199 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 167444 
n_act = 6089 
n_pre = 6073 
n_ref = 0 
n_req = 86336 
total_req = 188196 

Dual Bus Interface Util: 
issued_total_row = 12162 
issued_total_col = 188196 
Row_Bus_Util =  0.015431 
CoL_Bus_Util = 0.238783 
Either_Row_CoL_Bus_Util = 0.249887 
Issued_on_Two_Bus_Simul_Util = 0.004327 
issued_two_Eff = 0.017314 
queue_avg = 2.115835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=2.11583
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591805 n_act=6056 n_pre=6040 n_ref_event=0 n_req=86190 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=166900 bw_util=0.2381
n_activity=438265 dram_eff=0.4282
bk0: 1280a 755993i bk1: 1280a 756666i bk2: 1280a 756450i bk3: 1280a 757975i bk4: 1280a 758232i bk5: 1280a 757207i bk6: 1280a 756900i bk7: 1280a 759769i bk8: 1304a 758172i bk9: 1304a 757468i bk10: 1344a 755457i bk11: 1344a 756519i bk12: 1328a 753638i bk13: 1328a 752708i bk14: 1280a 748653i bk15: 1280a 749142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929737
Row_Buffer_Locality_read = 0.924586
Row_Buffer_Locality_write = 0.931370
Bank_Level_Parallism = 1.589579
Bank_Level_Parallism_Col = 1.511131
Bank_Level_Parallism_Ready = 1.174919
write_to_read_ratio_blp_rw_average = 0.841113
GrpLevelPara = 1.358237 

BW Util details:
bwutil = 0.238093 
total_CMD = 788147 
util_bw = 187652 
Wasted_Col = 157520 
Wasted_Row = 35805 
Idle = 407170 

BW Util Bottlenecks: 
RCDc_limit = 13508 
RCDWRc_limit = 29690 
WTRc_limit = 19312 
RTWc_limit = 25224 
CCDLc_limit = 123486 
rwq = 0 
CCDLc_limit_alone = 119522 
WTRc_limit_alone = 16774 
RTWc_limit_alone = 23798 

Commands details: 
total_CMD = 788147 
n_nop = 591805 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 166900 
n_act = 6056 
n_pre = 6040 
n_ref = 0 
n_req = 86190 
total_req = 187652 

Dual Bus Interface Util: 
issued_total_row = 12096 
issued_total_col = 187652 
Row_Bus_Util =  0.015347 
CoL_Bus_Util = 0.238093 
Either_Row_CoL_Bus_Util = 0.249119 
Issued_on_Two_Bus_Simul_Util = 0.004322 
issued_two_Eff = 0.017347 
queue_avg = 2.125427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=2.12543
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591090 n_act=6163 n_pre=6147 n_ref_event=0 n_req=86481 n_rd=20749 n_rd_L2_A=0 n_write=0 n_wr_bk=167417 bw_util=0.2387
n_activity=443326 dram_eff=0.4244
bk0: 1280a 755567i bk1: 1280a 756787i bk2: 1280a 757573i bk3: 1280a 757908i bk4: 1280a 757674i bk5: 1280a 757545i bk6: 1280a 756360i bk7: 1280a 758213i bk8: 1304a 757773i bk9: 1304a 757720i bk10: 1344a 755572i bk11: 1344a 756029i bk12: 1328a 753653i bk13: 1325a 755021i bk14: 1280a 748722i bk15: 1280a 748938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928736
Row_Buffer_Locality_read = 0.923466
Row_Buffer_Locality_write = 0.930399
Bank_Level_Parallism = 1.563270
Bank_Level_Parallism_Col = 1.487753
Bank_Level_Parallism_Ready = 1.169005
write_to_read_ratio_blp_rw_average = 0.840519
GrpLevelPara = 1.338792 

BW Util details:
bwutil = 0.238745 
total_CMD = 788147 
util_bw = 188166 
Wasted_Col = 161152 
Wasted_Row = 38189 
Idle = 400640 

BW Util Bottlenecks: 
RCDc_limit = 14076 
RCDWRc_limit = 30573 
WTRc_limit = 19531 
RTWc_limit = 22655 
CCDLc_limit = 126936 
rwq = 0 
CCDLc_limit_alone = 122966 
WTRc_limit_alone = 16928 
RTWc_limit_alone = 21288 

Commands details: 
total_CMD = 788147 
n_nop = 591090 
Read = 20749 
Write = 0 
L2_Alloc = 0 
L2_WB = 167417 
n_act = 6163 
n_pre = 6147 
n_ref = 0 
n_req = 86481 
total_req = 188166 

Dual Bus Interface Util: 
issued_total_row = 12310 
issued_total_col = 188166 
Row_Bus_Util =  0.015619 
CoL_Bus_Util = 0.238745 
Either_Row_CoL_Bus_Util = 0.250026 
Issued_on_Two_Bus_Simul_Util = 0.004338 
issued_two_Eff = 0.017350 
queue_avg = 2.118171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=2.11817
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590817 n_act=6136 n_pre=6120 n_ref_event=0 n_req=86640 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=167753 bw_util=0.2392
n_activity=443785 dram_eff=0.4247
bk0: 1280a 755965i bk1: 1280a 757639i bk2: 1280a 757545i bk3: 1280a 757631i bk4: 1280a 758969i bk5: 1280a 757983i bk6: 1280a 756064i bk7: 1280a 758188i bk8: 1304a 758276i bk9: 1304a 756904i bk10: 1344a 755182i bk11: 1344a 755986i bk12: 1328a 754541i bk13: 1320a 754017i bk14: 1280a 747676i bk15: 1280a 751035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929178
Row_Buffer_Locality_read = 0.924026
Row_Buffer_Locality_write = 0.930800
Bank_Level_Parallism = 1.562497
Bank_Level_Parallism_Col = 1.485043
Bank_Level_Parallism_Ready = 1.166936
write_to_read_ratio_blp_rw_average = 0.843600
GrpLevelPara = 1.340188 

BW Util details:
bwutil = 0.239165 
total_CMD = 788147 
util_bw = 188497 
Wasted_Col = 160276 
Wasted_Row = 37398 
Idle = 401976 

BW Util Bottlenecks: 
RCDc_limit = 13794 
RCDWRc_limit = 30461 
WTRc_limit = 19264 
RTWc_limit = 23363 
CCDLc_limit = 125275 
rwq = 0 
CCDLc_limit_alone = 121197 
WTRc_limit_alone = 16571 
RTWc_limit_alone = 21978 

Commands details: 
total_CMD = 788147 
n_nop = 590817 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 167753 
n_act = 6136 
n_pre = 6120 
n_ref = 0 
n_req = 86640 
total_req = 188497 

Dual Bus Interface Util: 
issued_total_row = 12256 
issued_total_col = 188497 
Row_Bus_Util =  0.015550 
CoL_Bus_Util = 0.239165 
Either_Row_CoL_Bus_Util = 0.250372 
Issued_on_Two_Bus_Simul_Util = 0.004343 
issued_two_Eff = 0.017347 
queue_avg = 2.056487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=2.05649
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591178 n_act=6217 n_pre=6201 n_ref_event=0 n_req=86361 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=167251 bw_util=0.2385
n_activity=439157 dram_eff=0.4281
bk0: 1280a 754047i bk1: 1280a 757398i bk2: 1280a 755643i bk3: 1280a 757517i bk4: 1280a 756142i bk5: 1280a 757774i bk6: 1280a 755922i bk7: 1280a 758026i bk8: 1304a 754016i bk9: 1304a 756562i bk10: 1344a 755215i bk11: 1344a 756536i bk12: 1328a 753623i bk13: 1320a 753390i bk14: 1280a 748051i bk15: 1280a 750987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928011
Row_Buffer_Locality_read = 0.922387
Row_Buffer_Locality_write = 0.929790
Bank_Level_Parallism = 1.606000
Bank_Level_Parallism_Col = 1.527194
Bank_Level_Parallism_Ready = 1.186590
write_to_read_ratio_blp_rw_average = 0.838868
GrpLevelPara = 1.366436 

BW Util details:
bwutil = 0.238528 
total_CMD = 788147 
util_bw = 187995 
Wasted_Col = 158462 
Wasted_Row = 37020 
Idle = 404670 

BW Util Bottlenecks: 
RCDc_limit = 13906 
RCDWRc_limit = 30599 
WTRc_limit = 20791 
RTWc_limit = 24437 
CCDLc_limit = 124449 
rwq = 0 
CCDLc_limit_alone = 119942 
WTRc_limit_alone = 17812 
RTWc_limit_alone = 22909 

Commands details: 
total_CMD = 788147 
n_nop = 591178 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 167251 
n_act = 6217 
n_pre = 6201 
n_ref = 0 
n_req = 86361 
total_req = 187995 

Dual Bus Interface Util: 
issued_total_row = 12418 
issued_total_col = 187995 
Row_Bus_Util =  0.015756 
CoL_Bus_Util = 0.238528 
Either_Row_CoL_Bus_Util = 0.249914 
Issued_on_Two_Bus_Simul_Util = 0.004370 
issued_two_Eff = 0.017485 
queue_avg = 2.177132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17713
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590754 n_act=6366 n_pre=6350 n_ref_event=0 n_req=86412 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=167432 bw_util=0.2388
n_activity=442769 dram_eff=0.425
bk0: 1280a 755479i bk1: 1280a 756942i bk2: 1280a 756508i bk3: 1280a 757889i bk4: 1280a 757191i bk5: 1280a 756461i bk6: 1280a 756906i bk7: 1280a 756885i bk8: 1304a 756094i bk9: 1304a 757304i bk10: 1344a 755977i bk11: 1344a 756046i bk12: 1328a 753117i bk13: 1320a 752868i bk14: 1280a 748711i bk15: 1280a 748930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926330
Row_Buffer_Locality_read = 0.924460
Row_Buffer_Locality_write = 0.926920
Bank_Level_Parallism = 1.585809
Bank_Level_Parallism_Col = 1.505009
Bank_Level_Parallism_Ready = 1.178232
write_to_read_ratio_blp_rw_average = 0.845002
GrpLevelPara = 1.351977 

BW Util details:
bwutil = 0.238757 
total_CMD = 788147 
util_bw = 188176 
Wasted_Col = 160318 
Wasted_Row = 38347 
Idle = 401306 

BW Util Bottlenecks: 
RCDc_limit = 13524 
RCDWRc_limit = 31930 
WTRc_limit = 19564 
RTWc_limit = 24266 
CCDLc_limit = 124817 
rwq = 0 
CCDLc_limit_alone = 120786 
WTRc_limit_alone = 16817 
RTWc_limit_alone = 22982 

Commands details: 
total_CMD = 788147 
n_nop = 590754 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 167432 
n_act = 6366 
n_pre = 6350 
n_ref = 0 
n_req = 86412 
total_req = 188176 

Dual Bus Interface Util: 
issued_total_row = 12716 
issued_total_col = 188176 
Row_Bus_Util =  0.016134 
CoL_Bus_Util = 0.238757 
Either_Row_CoL_Bus_Util = 0.250452 
Issued_on_Two_Bus_Simul_Util = 0.004440 
issued_two_Eff = 0.017726 
queue_avg = 2.110350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11035
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=589843 n_act=6408 n_pre=6392 n_ref_event=0 n_req=86691 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=168348 bw_util=0.2399
n_activity=446061 dram_eff=0.4239
bk0: 1280a 753522i bk1: 1280a 758119i bk2: 1280a 755082i bk3: 1280a 757815i bk4: 1280a 757430i bk5: 1280a 757134i bk6: 1280a 755468i bk7: 1280a 757540i bk8: 1304a 755741i bk9: 1304a 757047i bk10: 1344a 755259i bk11: 1344a 755558i bk12: 1328a 752073i bk13: 1320a 753140i bk14: 1280a 747416i bk15: 1280a 749909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926082
Row_Buffer_Locality_read = 0.920796
Row_Buffer_Locality_write = 0.927745
Bank_Level_Parallism = 1.588148
Bank_Level_Parallism_Col = 1.507192
Bank_Level_Parallism_Ready = 1.174925
write_to_read_ratio_blp_rw_average = 0.843281
GrpLevelPara = 1.355530 

BW Util details:
bwutil = 0.239920 
total_CMD = 788147 
util_bw = 189092 
Wasted_Col = 161944 
Wasted_Row = 38594 
Idle = 398517 

BW Util Bottlenecks: 
RCDc_limit = 14099 
RCDWRc_limit = 31982 
WTRc_limit = 20516 
RTWc_limit = 25446 
CCDLc_limit = 124951 
rwq = 0 
CCDLc_limit_alone = 120838 
WTRc_limit_alone = 17892 
RTWc_limit_alone = 23957 

Commands details: 
total_CMD = 788147 
n_nop = 589843 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 168348 
n_act = 6408 
n_pre = 6392 
n_ref = 0 
n_req = 86691 
total_req = 189092 

Dual Bus Interface Util: 
issued_total_row = 12800 
issued_total_col = 189092 
Row_Bus_Util =  0.016241 
CoL_Bus_Util = 0.239920 
Either_Row_CoL_Bus_Util = 0.251608 
Issued_on_Two_Bus_Simul_Util = 0.004552 
issued_two_Eff = 0.018093 
queue_avg = 2.154134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=2.15413
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=589923 n_act=6367 n_pre=6351 n_ref_event=0 n_req=86665 n_rd=20741 n_rd_L2_A=0 n_write=0 n_wr_bk=168204 bw_util=0.2397
n_activity=448047 dram_eff=0.4217
bk0: 1280a 755938i bk1: 1280a 757792i bk2: 1280a 756457i bk3: 1280a 757375i bk4: 1280a 757896i bk5: 1280a 758469i bk6: 1280a 756830i bk7: 1280a 757574i bk8: 1304a 756416i bk9: 1304a 755539i bk10: 1341a 755831i bk11: 1344a 753774i bk12: 1328a 752724i bk13: 1320a 751405i bk14: 1280a 748666i bk15: 1280a 749109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926533
Row_Buffer_Locality_read = 0.920737
Row_Buffer_Locality_write = 0.928357
Bank_Level_Parallism = 1.578828
Bank_Level_Parallism_Col = 1.500226
Bank_Level_Parallism_Ready = 1.176845
write_to_read_ratio_blp_rw_average = 0.842548
GrpLevelPara = 1.348794 

BW Util details:
bwutil = 0.239733 
total_CMD = 788147 
util_bw = 188945 
Wasted_Col = 161650 
Wasted_Row = 39075 
Idle = 398477 

BW Util Bottlenecks: 
RCDc_limit = 14393 
RCDWRc_limit = 31686 
WTRc_limit = 19874 
RTWc_limit = 24235 
CCDLc_limit = 124686 
rwq = 0 
CCDLc_limit_alone = 120719 
WTRc_limit_alone = 17313 
RTWc_limit_alone = 22829 

Commands details: 
total_CMD = 788147 
n_nop = 589923 
Read = 20741 
Write = 0 
L2_Alloc = 0 
L2_WB = 168204 
n_act = 6367 
n_pre = 6351 
n_ref = 0 
n_req = 86665 
total_req = 188945 

Dual Bus Interface Util: 
issued_total_row = 12718 
issued_total_col = 188945 
Row_Bus_Util =  0.016137 
CoL_Bus_Util = 0.239733 
Either_Row_CoL_Bus_Util = 0.251506 
Issued_on_Two_Bus_Simul_Util = 0.004363 
issued_two_Eff = 0.017349 
queue_avg = 2.121811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.12181
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590591 n_act=6080 n_pre=6064 n_ref_event=0 n_req=86476 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=167924 bw_util=0.2394
n_activity=443926 dram_eff=0.425
bk0: 1280a 755718i bk1: 1280a 756935i bk2: 1280a 757516i bk3: 1280a 758311i bk4: 1280a 757240i bk5: 1280a 759248i bk6: 1280a 757468i bk7: 1280a 757759i bk8: 1304a 756548i bk9: 1304a 756233i bk10: 1344a 756650i bk11: 1344a 756675i bk12: 1328a 753688i bk13: 1320a 753223i bk14: 1280a 749762i bk15: 1280a 751223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929691
Row_Buffer_Locality_read = 0.925039
Row_Buffer_Locality_write = 0.931160
Bank_Level_Parallism = 1.556068
Bank_Level_Parallism_Col = 1.481277
Bank_Level_Parallism_Ready = 1.166133
write_to_read_ratio_blp_rw_average = 0.844649
GrpLevelPara = 1.338656 

BW Util details:
bwutil = 0.239382 
total_CMD = 788147 
util_bw = 188668 
Wasted_Col = 161564 
Wasted_Row = 37046 
Idle = 400869 

BW Util Bottlenecks: 
RCDc_limit = 13693 
RCDWRc_limit = 30535 
WTRc_limit = 18861 
RTWc_limit = 24527 
CCDLc_limit = 125705 
rwq = 0 
CCDLc_limit_alone = 121872 
WTRc_limit_alone = 16479 
RTWc_limit_alone = 23076 

Commands details: 
total_CMD = 788147 
n_nop = 590591 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 167924 
n_act = 6080 
n_pre = 6064 
n_ref = 0 
n_req = 86476 
total_req = 188668 

Dual Bus Interface Util: 
issued_total_row = 12144 
issued_total_col = 188668 
Row_Bus_Util =  0.015408 
CoL_Bus_Util = 0.239382 
Either_Row_CoL_Bus_Util = 0.250659 
Issued_on_Two_Bus_Simul_Util = 0.004131 
issued_two_Eff = 0.016481 
queue_avg = 2.027363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.02736
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590389 n_act=6019 n_pre=6003 n_ref_event=0 n_req=86649 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=168163 bw_util=0.2397
n_activity=444530 dram_eff=0.425
bk0: 1280a 757127i bk1: 1280a 757884i bk2: 1280a 756996i bk3: 1280a 759032i bk4: 1280a 757456i bk5: 1280a 757852i bk6: 1280a 757789i bk7: 1280a 757703i bk8: 1304a 756830i bk9: 1304a 757858i bk10: 1344a 756473i bk11: 1344a 757174i bk12: 1328a 754328i bk13: 1320a 754107i bk14: 1280a 748169i bk15: 1280a 751368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930536
Row_Buffer_Locality_read = 0.926533
Row_Buffer_Locality_write = 0.931796
Bank_Level_Parallism = 1.551792
Bank_Level_Parallism_Col = 1.474807
Bank_Level_Parallism_Ready = 1.165965
write_to_read_ratio_blp_rw_average = 0.846356
GrpLevelPara = 1.335362 

BW Util details:
bwutil = 0.239685 
total_CMD = 788147 
util_bw = 188907 
Wasted_Col = 160751 
Wasted_Row = 36254 
Idle = 402235 

BW Util Bottlenecks: 
RCDc_limit = 13441 
RCDWRc_limit = 30183 
WTRc_limit = 18335 
RTWc_limit = 23713 
CCDLc_limit = 125828 
rwq = 0 
CCDLc_limit_alone = 122054 
WTRc_limit_alone = 16011 
RTWc_limit_alone = 22263 

Commands details: 
total_CMD = 788147 
n_nop = 590389 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 168163 
n_act = 6019 
n_pre = 6003 
n_ref = 0 
n_req = 86649 
total_req = 188907 

Dual Bus Interface Util: 
issued_total_row = 12022 
issued_total_col = 188907 
Row_Bus_Util =  0.015254 
CoL_Bus_Util = 0.239685 
Either_Row_CoL_Bus_Util = 0.250915 
Issued_on_Two_Bus_Simul_Util = 0.004023 
issued_two_Eff = 0.016035 
queue_avg = 1.980019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=1.98002
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=590062 n_act=6139 n_pre=6123 n_ref_event=0 n_req=86718 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=168454 bw_util=0.2401
n_activity=443278 dram_eff=0.4268
bk0: 1280a 755320i bk1: 1280a 757425i bk2: 1280a 756944i bk3: 1280a 757494i bk4: 1280a 758002i bk5: 1280a 757693i bk6: 1280a 757614i bk7: 1280a 758908i bk8: 1304a 757176i bk9: 1304a 757690i bk10: 1344a 756466i bk11: 1344a 757097i bk12: 1328a 754437i bk13: 1320a 753949i bk14: 1280a 748509i bk15: 1280a 750535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929207
Row_Buffer_Locality_read = 0.924267
Row_Buffer_Locality_write = 0.930761
Bank_Level_Parallism = 1.558490
Bank_Level_Parallism_Col = 1.482401
Bank_Level_Parallism_Ready = 1.159674
write_to_read_ratio_blp_rw_average = 0.844120
GrpLevelPara = 1.346356 

BW Util details:
bwutil = 0.240054 
total_CMD = 788147 
util_bw = 189198 
Wasted_Col = 159611 
Wasted_Row = 37341 
Idle = 401997 

BW Util Bottlenecks: 
RCDc_limit = 13826 
RCDWRc_limit = 30617 
WTRc_limit = 18977 
RTWc_limit = 22706 
CCDLc_limit = 124518 
rwq = 0 
CCDLc_limit_alone = 120810 
WTRc_limit_alone = 16580 
RTWc_limit_alone = 21395 

Commands details: 
total_CMD = 788147 
n_nop = 590062 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 168454 
n_act = 6139 
n_pre = 6123 
n_ref = 0 
n_req = 86718 
total_req = 189198 

Dual Bus Interface Util: 
issued_total_row = 12262 
issued_total_col = 189198 
Row_Bus_Util =  0.015558 
CoL_Bus_Util = 0.240054 
Either_Row_CoL_Bus_Util = 0.251330 
Issued_on_Two_Bus_Simul_Util = 0.004282 
issued_two_Eff = 0.017038 
queue_avg = 2.028020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.02802
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=788147 n_nop=591506 n_act=6068 n_pre=6052 n_ref_event=0 n_req=86266 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=167249 bw_util=0.2385
n_activity=435601 dram_eff=0.4316
bk0: 1280a 754334i bk1: 1280a 757960i bk2: 1280a 756984i bk3: 1280a 758518i bk4: 1280a 757817i bk5: 1280a 757908i bk6: 1280a 757211i bk7: 1280a 758590i bk8: 1304a 757225i bk9: 1304a 757449i bk10: 1344a 755756i bk11: 1344a 757654i bk12: 1328a 753226i bk13: 1320a 753508i bk14: 1280a 749105i bk15: 1280a 751540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929659
Row_Buffer_Locality_read = 0.925280
Row_Buffer_Locality_write = 0.931046
Bank_Level_Parallism = 1.580494
Bank_Level_Parallism_Col = 1.497276
Bank_Level_Parallism_Ready = 1.169176
write_to_read_ratio_blp_rw_average = 0.842826
GrpLevelPara = 1.354101 

BW Util details:
bwutil = 0.238525 
total_CMD = 788147 
util_bw = 187993 
Wasted_Col = 157931 
Wasted_Row = 34864 
Idle = 407359 

BW Util Bottlenecks: 
RCDc_limit = 13128 
RCDWRc_limit = 30262 
WTRc_limit = 19887 
RTWc_limit = 22717 
CCDLc_limit = 123785 
rwq = 0 
CCDLc_limit_alone = 119901 
WTRc_limit_alone = 17344 
RTWc_limit_alone = 21376 

Commands details: 
total_CMD = 788147 
n_nop = 591506 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 167249 
n_act = 6068 
n_pre = 6052 
n_ref = 0 
n_req = 86266 
total_req = 187993 

Dual Bus Interface Util: 
issued_total_row = 12120 
issued_total_col = 187993 
Row_Bus_Util =  0.015378 
CoL_Bus_Util = 0.238525 
Either_Row_CoL_Bus_Util = 0.249498 
Issued_on_Two_Bus_Simul_Util = 0.004405 
issued_two_Eff = 0.017657 
queue_avg = 2.059305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=2.0593

========= L2 cache stats =========
L2_cache_bank[0]: Access = 94592, Miss = 11084, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 94664, Miss = 11092, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 94664, Miss = 11105, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 94664, Miss = 11093, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 94664, Miss = 11104, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 94664, Miss = 11097, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 94664, Miss = 11087, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 94664, Miss = 11098, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 94664, Miss = 11094, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 94664, Miss = 11102, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 94664, Miss = 11089, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 94664, Miss = 11099, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 94664, Miss = 11101, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 94664, Miss = 11094, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 94664, Miss = 11104, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 94664, Miss = 11085, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 94664, Miss = 11099, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 94664, Miss = 11098, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 142
L2_cache_bank[18]: Access = 94664, Miss = 11094, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 94664, Miss = 11105, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 94664, Miss = 11098, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 94664, Miss = 11107, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 29
L2_cache_bank[22]: Access = 94664, Miss = 11100, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 114
L2_cache_bank[23]: Access = 94664, Miss = 11087, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 94664, Miss = 11101, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 62
L2_cache_bank[25]: Access = 94664, Miss = 11097, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 94664, Miss = 11100, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 94664, Miss = 11087, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 94664, Miss = 11095, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 94664, Miss = 11098, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 94664, Miss = 11092, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 94664, Miss = 11088, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 94664, Miss = 11092, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 63
L2_cache_bank[33]: Access = 94664, Miss = 11099, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 107
L2_cache_bank[34]: Access = 94664, Miss = 11086, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 94664, Miss = 11092, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 94664, Miss = 11100, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 32
L2_cache_bank[37]: Access = 94664, Miss = 11095, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 94664, Miss = 11099, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 41
L2_cache_bank[39]: Access = 94664, Miss = 11088, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 94664, Miss = 11093, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 94664, Miss = 11099, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 94664, Miss = 11087, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 94664, Miss = 11096, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 94664, Miss = 11085, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 94637, Miss = 11098, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 94664, Miss = 11094, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 94720, Miss = 11159, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 27
L2_cache_bank[48]: Access = 94664, Miss = 11102, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 94720, Miss = 11144, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 91
L2_cache_bank[50]: Access = 94664, Miss = 11097, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 94720, Miss = 11152, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 94664, Miss = 11093, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 94720, Miss = 11160, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 103
L2_cache_bank[54]: Access = 94637, Miss = 11092, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 109
L2_cache_bank[55]: Access = 94720, Miss = 11170, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 94664, Miss = 11093, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 94720, Miss = 11155, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 94664, Miss = 11099, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 94720, Miss = 11159, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 94664, Miss = 11093, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 94720, Miss = 11159, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 94664, Miss = 11100, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 94656, Miss = 11127, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6058810
L2_total_cache_misses = 710631
L2_total_cache_miss_rate = 0.1173
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 920
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497982
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5348179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1999
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 44654
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5394832
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 920
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=16848826
icnt_total_pkts_simt_to_mem=16848826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16848826
Req_Network_cycles = 1049627
Req_Network_injected_packets_per_cycle =      16.0522 
Req_Network_conflicts_per_cycle =      56.0179
Req_Network_conflicts_per_cycle_util =      57.9650
Req_Bank_Level_Parallism =      16.6101
Req_Network_in_buffer_full_per_cycle =      41.8651
Req_Network_in_buffer_avg_util =     391.5268
Req_Network_out_buffer_full_per_cycle =       1.3955
Req_Network_out_buffer_avg_util =     188.6787

Reply_Network_injected_packets_num = 16848826
Reply_Network_cycles = 1049627
Reply_Network_injected_packets_per_cycle =       16.0522
Reply_Network_conflicts_per_cycle =        3.7933
Reply_Network_conflicts_per_cycle_util =       3.9280
Reply_Bank_Level_Parallism =      16.6223
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5709
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 0 min, 41 sec (7241 sec)
gpgpu_simulation_rate = 136761 (inst/sec)
gpgpu_simulation_rate = 144 (cycle/sec)
gpgpu_silicon_slowdown = 7861111x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc431cbe5c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc431cbe58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc431cbe50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc431cbe48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc431cbe40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc431cbe38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc431cbef0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4086c1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvmuiiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc1f0 (mri-gridding.4.sm_70.ptx:4692) @%p1 bra BB13_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc240 (mri-gridding.4.sm_70.ptx:4705) mov.u32 %r101, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc268 (mri-gridding.4.sm_70.ptx:4710) @%p2 bra BB13_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc2a8 (mri-gridding.4.sm_70.ptx:4721) add.s32 %r60, %r39, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc3b8 (mri-gridding.4.sm_70.ptx:4755) @%p3 bra BB13_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc408 (mri-gridding.4.sm_70.ptx:4770) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc3e0 (mri-gridding.4.sm_70.ptx:4762) @%p4 bra BB13_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc408 (mri-gridding.4.sm_70.ptx:4770) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xc400 (mri-gridding.4.sm_70.ptx:4767) @%p5 bra BB13_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc408 (mri-gridding.4.sm_70.ptx:4770) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc460 (mri-gridding.4.sm_70.ptx:4781) @%p2 bra BB13_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc660 (mri-gridding.4.sm_70.ptx:4912) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvmuiiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvmuiiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvmuiiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvmuiiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1179093
gpu_sim_insn = 2798231120
gpu_ipc =    2373.2063
gpu_tot_sim_cycle = 2228720
gpu_tot_sim_insn = 3788520916
gpu_tot_ipc =    1699.8640
gpu_tot_issued_cta = 5188
gpu_occupancy = 66.9382% 
gpu_tot_occupancy = 62.0877% 
max_total_param_size = 0
gpu_stall_dramfull = 52011231
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      14.2658
partiton_level_parallism_total  =      15.1071
partiton_level_parallism_util =      14.6262
partiton_level_parallism_util_total  =      15.5560
L2_BW  =     516.7658 GB/Sec
L2_BW_total  =     547.2410 GB/Sec
gpu_total_sim_rate=197370
############## bottleneck_stats #############
cycles: core 1179093, icnt 1179093, l2 1179093, dram 885361
gpu_ipc	2373.206
gpu_tot_issued_cta = 5188, average cycles = 227
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669178 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 1793498 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.291	80
L1D data util	0.146	80	0.163	76
L1D tag util	0.057	80	0.065	41
L2 data util	0.166	64	0.316	28
L2 tag util	0.086	64	0.167	16
n_l2_access	 6481269
icnt s2m util	0.000	0	0.000	16	flits per packet: -nan
icnt m2s util	0.000	0	0.000	16	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.178	32	0.328	5

latency_l1_hit:	640, num_l1_reqs:	32
L1 hit latency:	20
latency_l2_hit:	-213105281, num_l2_reqs:	2776071
L2 hit latency:	3017
latency_dram:	-1956602045, num_dram_reqs:	3420683
DRAM latency:	3194

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	0.645	80	0.716	51

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.138	80	0.153	51
sp pipe util	0.000	0	0.000	51
sfu pipe util	0.000	0	0.000	51
ldst mem cycle	0.142	80	0.158	76

smem port	0.463	80

n_reg_bank	16
reg port	0.128	16	0.334	12
L1D tag util	0.057	80	0.065	41
L1D fill util	0.007	80	0.008	51
n_l1d_mshr	4096
L1D mshr util	0.007	80
n_l1d_missq	16
L1D missq util	0.048	80
L1D hit rate	0.000
L1D miss rate	0.638
L1D rsfail rate	0.362
L2 tag util	0.086	64	0.167	16
L2 fill util	0.009	64	0.009	2
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.038	64	0.045	3
L2 missq util	0.001	64	0.002	28
L2 hit rate	0.428
L2 miss rate	0.528
L2 rsfail rate	0.044

dram activity	0.331	32	0.576	7

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.251

run 0.045, fetch 0.000, sync 0.451, control 0.005, data 0.488, struct 0.011
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 85280, Miss = 84400, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 66817
	L1D_cache_core[1]: Access = 83856, Miss = 83472, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 66745
	L1D_cache_core[2]: Access = 86624, Miss = 86240, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 61942
	L1D_cache_core[3]: Access = 86720, Miss = 86208, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 61186
	L1D_cache_core[4]: Access = 84048, Miss = 83664, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 65953
	L1D_cache_core[5]: Access = 84096, Miss = 83584, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 68319
	L1D_cache_core[6]: Access = 83920, Miss = 83408, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 62112
	L1D_cache_core[7]: Access = 86640, Miss = 86128, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 58757
	L1D_cache_core[8]: Access = 82576, Miss = 82192, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 64506
	L1D_cache_core[9]: Access = 82736, Miss = 82348, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 61372
	L1D_cache_core[10]: Access = 89456, Miss = 89060, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 61110
	L1D_cache_core[11]: Access = 86768, Miss = 86384, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 57784
	L1D_cache_core[12]: Access = 85360, Miss = 84976, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 70365
	L1D_cache_core[13]: Access = 83952, Miss = 83648, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 65238
	L1D_cache_core[14]: Access = 86464, Miss = 86080, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 62991
	L1D_cache_core[15]: Access = 85248, Miss = 84864, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 61071
	L1D_cache_core[16]: Access = 85440, Miss = 85056, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 63983
	L1D_cache_core[17]: Access = 84096, Miss = 83712, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 60139
	L1D_cache_core[18]: Access = 90512, Miss = 90128, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 59827
	L1D_cache_core[19]: Access = 88160, Miss = 87776, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 50320
	L1D_cache_core[20]: Access = 83952, Miss = 83056, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 63400
	L1D_cache_core[21]: Access = 85280, Miss = 84768, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 62021
	L1D_cache_core[22]: Access = 88016, Miss = 87504, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 59369
	L1D_cache_core[23]: Access = 86512, Miss = 85872, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 55145
	L1D_cache_core[24]: Access = 82768, Miss = 82384, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 66612
	L1D_cache_core[25]: Access = 85344, Miss = 84704, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 57405
	L1D_cache_core[26]: Access = 86640, Miss = 86256, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 63070
	L1D_cache_core[27]: Access = 86736, Miss = 86352, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 59123
	L1D_cache_core[28]: Access = 87968, Miss = 87328, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 60623
	L1D_cache_core[29]: Access = 83534, Miss = 82841, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 68130
	L1D_cache_core[30]: Access = 86560, Miss = 86048, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 61232
	L1D_cache_core[31]: Access = 85568, Miss = 85131, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 61056
	L1D_cache_core[32]: Access = 83666, Miss = 83368, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 62274
	L1D_cache_core[33]: Access = 86784, Miss = 86272, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 66201
	L1D_cache_core[34]: Access = 83984, Miss = 83353, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 63971
	L1D_cache_core[35]: Access = 82800, Miss = 82416, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 65576
	L1D_cache_core[36]: Access = 85504, Miss = 85120, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 49566
	L1D_cache_core[37]: Access = 88000, Miss = 87616, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 61063
	L1D_cache_core[38]: Access = 83968, Miss = 83456, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 77850
	L1D_cache_core[39]: Access = 85600, Miss = 85088, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 61094
	L1D_cache_core[40]: Access = 83792, Miss = 83408, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 62879
	L1D_cache_core[41]: Access = 84160, Miss = 83776, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 71013
	L1D_cache_core[42]: Access = 88112, Miss = 87728, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 61208
	L1D_cache_core[43]: Access = 86704, Miss = 86192, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 65495
	L1D_cache_core[44]: Access = 84048, Miss = 83664, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 66359
	L1D_cache_core[45]: Access = 82736, Miss = 82352, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 66964
	L1D_cache_core[46]: Access = 86720, Miss = 86208, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 66545
	L1D_cache_core[47]: Access = 82624, Miss = 82240, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 69115
	L1D_cache_core[48]: Access = 84048, Miss = 83448, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 66567
	L1D_cache_core[49]: Access = 82768, Miss = 82384, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 69222
	L1D_cache_core[50]: Access = 82768, Miss = 82384, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 66305
	L1D_cache_core[51]: Access = 89184, Miss = 88672, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 64343
	L1D_cache_core[52]: Access = 86784, Miss = 86147, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 70115
	L1D_cache_core[53]: Access = 82912, Miss = 82528, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 73052
	L1D_cache_core[54]: Access = 85312, Miss = 84928, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 67554
	L1D_cache_core[55]: Access = 82704, Miss = 82285, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 64350
	L1D_cache_core[56]: Access = 82640, Miss = 81872, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 70260
	L1D_cache_core[57]: Access = 88048, Miss = 87433, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 65213
	L1D_cache_core[58]: Access = 83920, Miss = 83280, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 66348
	L1D_cache_core[59]: Access = 84032, Miss = 83516, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 59075
	L1D_cache_core[60]: Access = 84032, Miss = 83520, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 62080
	L1D_cache_core[61]: Access = 85456, Miss = 84432, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 65419
	L1D_cache_core[62]: Access = 82848, Miss = 82464, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 67861
	L1D_cache_core[63]: Access = 82912, Miss = 82528, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 68360
	L1D_cache_core[64]: Access = 86768, Miss = 86384, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 68383
	L1D_cache_core[65]: Access = 85424, Miss = 85040, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 67572
	L1D_cache_core[66]: Access = 84064, Miss = 83036, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 81333
	L1D_cache_core[67]: Access = 85408, Miss = 84761, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 58508
	L1D_cache_core[68]: Access = 85408, Miss = 85024, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 60584
	L1D_cache_core[69]: Access = 83968, Miss = 83072, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 65155
	L1D_cache_core[70]: Access = 85344, Miss = 84955, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 63003
	L1D_cache_core[71]: Access = 82784, Miss = 82400, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 67166
	L1D_cache_core[72]: Access = 85504, Miss = 85120, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 74372
	L1D_cache_core[73]: Access = 83904, Miss = 83216, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 64202
	L1D_cache_core[74]: Access = 82656, Miss = 82144, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 69129
	L1D_cache_core[75]: Access = 82624, Miss = 82240, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 70047
	L1D_cache_core[76]: Access = 89648, Miss = 89264, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 57252
	L1D_cache_core[77]: Access = 83984, Miss = 83192, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 62013
	L1D_cache_core[78]: Access = 86640, Miss = 86128, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 64777
	L1D_cache_core[79]: Access = 88000, Miss = 87604, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 68263
	L1D_total_cache_accesses = 6812528
	L1D_total_cache_misses = 6773230
	L1D_total_cache_miss_rate = 0.9942
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5152779
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2811821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5403790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2340958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5443068

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2811821
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2340958
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
25030, 21594, 24914, 29522, 32842, 37450, 42058, 46666, 25030, 21594, 24914, 29522, 32842, 37450, 42058, 46666, 25030, 21594, 24914, 29522, 32842, 37450, 42058, 46666, 22176, 19884, 23388, 27996, 31500, 36108, 40716, 45324, 22176, 19884, 23388, 27996, 31500, 36108, 40716, 45324, 5052, 9624, 14232, 18840, 23448, 28056, 32664, 37272, 5052, 9624, 14232, 18840, 23448, 28056, 32664, 37272, 5052, 9624, 14232, 18840, 23448, 28056, 32664, 37272, 
gpgpu_n_tot_thrd_icount = 4588340608
gpgpu_n_tot_w_icount = 143385644
gpgpu_n_stall_shd_mem = 142875504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1369428
gpgpu_n_mem_write_global = 32300152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2697416
gpgpu_n_store_insn = 31995456
gpgpu_n_shmem_insn = 456226378
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9573888
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 26187896
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:289270436	W0_Idle:84121901	W0_Scoreboard:189373991	W1:1286624	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752159	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1289218	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:117707739
single_issue_nums: WS0:29366674	WS1:32351576	WS2:37845409	WS3:43821985	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10955424 {8:1369428,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432579392 {8:26857084,40:5443068,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54777120 {40:1369428,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258401216 {8:32300152,}
maxmflatency = 13129 
max_icnt2mem_latency = 11189 
maxmrqlatency = 12283 
max_icnt2sh_latency = 979 
averagemflatency = 3526 
avg_icnt2mem_latency = 2610 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 5 
mrq_lat_table:933503 	638088 	360770 	684914 	881467 	1069633 	489017 	148879 	23184 	264 	0 	8 	0 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	111545 	120767 	705408 	3489362 	18015847 	11190559 	36092 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	272904 	61887 	54656 	119078 	101015 	97979 	201145 	478092 	1655093 	7653408 	19531187 	3433774 	9362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25177508 	4365274 	2257721 	1054403 	514992 	213481 	67158 	17797 	1246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	6 	82 	113 	3378 	800 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:      9948       153       184      8327       190       223       280       264       160       170       205       156       144       152       136       104 
dram[1]:     11398       160       168      7046       216       232       212       256       168       176       189       163       144       144       136       152 
dram[2]:     12750       160       168      6091       216       226       202       256       192       167       168       160       144       144       136       146 
dram[3]:     12109       192       214      6063       212       224       192       232       168       167       168       158       147       144       144       159 
dram[4]:     11683       187       192      5358       224       224       192       232       160       160       170       192       144       136       136       152 
dram[5]:     10318       160       192      4760       232       253       208       296       183       201       160       192       188       136       134       168 
dram[6]:      9576       150       191      4531       232       248       208       296       208       193       176       168       197       144       120       168 
dram[7]:      8483       163       202      4985       224       248       208       219       184       225       176       168       198       144       145       160 
dram[8]:      9478       160       184      5426       224       248       192       224       136       224       200       152       121       144       151       160 
dram[9]:      9039       175       168      5825       224       256       208       280       152       200       168       137       145       149       139       152 
dram[10]:      7318       177       160      5194       224       256       208       288       144       200       168       136       136       144       120       151 
dram[11]:      6107       179       187      1158       231       232       200       264       148       200       164       168       136       184       144       136 
dram[12]:      5284       176       167       161       216       227       216       195       117       168       136       168       136       151       144       138 
dram[13]:      4983       216       169       176       224       248       256       296       168       176       176       151       136       120       136       167 
dram[14]:      5896       214       160       184       224       248       257       287       192       184       208       136       144       134       136       159 
dram[15]:      5420       208       168       198       224       248       256       267       192       184       196       134       144       189       152       160 
dram[16]:      1191       184       168       192       231       240       216       248       152       200       183       128       144       175       152       159 
dram[17]:       157       192       192       176       232       240       208       226       160       184       172       178       144       145       112       136 
dram[18]:       152       216       160       168       200       240       272       224       133       197       173       198       144       136       112       135 
dram[19]:       149       200       153       193       200       248       216       224       144       176       157       168       144       136       128       160 
dram[20]:       143       198       168       184       224       248       216       224       176       148       183       160       136       156       128       152 
dram[21]:       184       194       192       184       208       240       219       224       200       179       200       160       136       150       128       160 
dram[22]:       178       168       160       175       211       239       209       240       192       240       208       188       136       127       144       155 
dram[23]:       144       203       176       183       232       248       208       240       152       240       208       184       144       112       128       144 
dram[24]:       144       200       184       196       211       245       208       224       146       216       183       164       144       123       120       144 
dram[25]:       152       200       208       173       177       247       272       232       128       171       184       170       144       128       112       152 
dram[26]:       145       200       192       175       184       232       272       226       152       176       160       171       144       150       112       152 
dram[27]:       168       208     10367       184       201       240       280       224       144       176       163       176       175       120       112       144 
dram[28]:       184       187     11881       174       226       240       280       272       168       160       151       170       190       136       170       144 
dram[29]:       187       161     11567       184       216       240       276       280       184       224       154       160       197       123       136       136 
dram[30]:       182       152     10597       200       200       233       272       280       169       237       175       160       197       125        88       136 
dram[31]:       168       200      9785       178       217       224       264       284       160       168       166       182       171       120       104       147 
maximum service time to same row:
dram[0]:    191798    191726    193206    127155    203707    205072    211439    207689    235843    234176    224586    221572    251350    254550    240519    226950 
dram[1]:    188475    170965    189924    127153    183777    187479    211595    202666    204539    192614    224663    159371    184108    250235    271552    189104 
dram[2]:    188470    200008    190374    106010    200439    188459    211772    212090    189999    191980    225073    138068    229214    249526    206557    230683 
dram[3]:    166877    193127    195324    106002    206310    196450    198359    213796    239217    234059    208508    136487    251866    252857    241285    188241 
dram[4]:    166835    193276    194601    103529    200927    202839    197931    214337    233515    234388    206997    132541    229729    252826    254301    230103 
dram[5]:    150316    191857    194839    102727    202035    202146    208561    214819    235255    192403    190087    132841    251838    252991    188295    265871 
dram[6]:    150464    191587    195474    117949    202643    202411    208817    214304    235187    191395    215006    133789    195420    253482    224141    288760 
dram[7]:    133207    192695    194406    117907    202555    201436    208898    213772    198216    237256    223654    133925    194861    253657    264385    187157 
dram[8]:    133219    192703    194509    143299    202029    204298    208145    214238    190898    236363    224321    143419    253007    255797    212231    220206 
dram[9]:    103814    191398    196030    143327    205932    203224    209362    212414    190460    233817    215454    143599    253887    195962    234571    258481 
dram[10]:    103633    190716    109759    160611    201307    203531    208227    212528    189267    233273    214810    160904    255238    212657    249598    190244 
dram[11]:    103342    194014    192657    162645    195393    205884    196086    215090    238147    235074    213151    163070    251510    197657    195724    208272 
dram[12]:    101574    188914    196426    181003    185689    201135    205416    196712    195237    188966    208633    216546    250392    217248    208577    245769 
dram[13]:    121123    188948    197112    180642    186178    201385    206367    204586    195617    189006    225290    217877    251152    249155    249067    192189 
dram[14]:    122873    193320    192769    190673    199352    207098    206704    210352    196394    194044    227242    222682    252350    249593    278170    203340 
dram[15]:    139327    194515    192870    191501    195684    206194    206951    213124    205576    194988    219552    223104    252561    251418    219309    221829 
dram[16]:    139299    194867    139383    191838    195656    206500    195824    212564    205593    237642    219645    224258    248273    254760    195673    221705 
dram[17]:    193637    293221    190101    187764    201925    197349    189939    208461    233593    235813    209508    220150    245122    251072    235064    212540 
dram[18]:    193652    292779    189560    187211    187784    202199    189815    207995    233285    235331    209353    220515    190427    251206    263027    219362 
dram[19]:    189197    197251    192842    191574    189357    206639    217910    210368    210801    237005    211087    222020    230091    254666    203989    222077 
dram[20]:    189576    204665    192976    190421    193616    205145    204752    209484    202581    235858    211490    220912    248252    253740    204370    194159 
dram[21]:    190983    204287    194284    189786    206308    204749    206206    208544    233332    235573    212969    220221    249199    252918    222806    227957 
dram[22]:    190341    193543    196121    191189    206074    206481    193805    210030    232445    236780    211861    220633    248827    250610    194053    263302 
dram[23]:    189318    196228    195518    190073    190031    205643    204218    209499    231976    235940    213758    221057    248006    253397    219146    220711 
dram[24]:    189360    193399    195628    190457    204144    205602    204543    209769    231920    236198    213731    222929    251477    253619    260106    193821 
dram[25]:    191263    192721    195137    189496    195494    204336    206562    217862    191808    235297    215704    220174    254342    252854    210189    217450 
dram[26]:    189768    195887    195327    190514    205338    204589    204603    211693    190659    235579    214200    222618    252917    192759    229593    222474 
dram[27]:    189865    204371    186829    189704    194078    204564    205066    211159    190738    235408    227421    222077    232887    210663    246514    205409 
dram[28]:    186195    191273    183513    173291    199057    203336    201793    192569    228652    217614    214828    226721    229317    248388    188646    204196 
dram[29]:    186484    189980    183525    197047    199319    201900    202520    192617    229203    216073    215172    225472    245533    254476    203600    240477 
dram[30]:    191467    193173    139513    193042    200771    204230    206206    206068    233264    196029    179012    222217    253941    251261    249341    287941 
dram[31]:    191478    195367    139506    193019    201621    204040    207066    206209    191665    215398    230087    222446    254217    251182    277668    200686 
average row accesses per activate:
dram[0]: 82.641693 15.061644 16.245098 92.596626 16.736181 17.023256 17.748650 17.225721 16.230959 17.056122 16.226635 15.854838 13.787401 14.661088 10.584707 10.100719 
dram[1]: 82.364159 17.603218 16.490000 92.117134 16.223301 16.637501 16.198511 17.194736 16.096386 17.233932 14.903226 16.431280 14.094567 13.754941  9.911267 10.465082 
dram[2]: 79.824837 15.413395 16.913486 91.969040 15.625293 15.904077 16.172413 16.024691 14.633986 15.862559 14.234086 15.555057 12.536804 13.641732  9.604365 10.341606 
dram[3]: 89.897835 16.031477 16.485222 95.087349 15.530232 15.057471 16.859694 17.049479 15.381609 15.619159 16.116972 15.024176 12.804029 14.057260 10.273255 10.908527 
dram[4]: 89.133331 15.891566 15.530232 87.032303 14.868009 14.419214 15.344988 15.857488 14.919822 15.545455 16.067129 15.801386 14.089642 14.217659 10.884970  9.868163 
dram[5]: 96.787338 16.562815 16.260443 93.594315 15.921053 14.829978 16.039024 16.019560 15.409195 15.890476 16.178146 15.571106 15.858427 13.874502 10.645209 10.090387 
dram[6]: 90.093086 17.170103 14.033898 90.932915 13.415322 15.458823 12.386792 16.354679 13.036965 15.917453 14.091650 15.230088 15.601769 13.717647  9.798343 10.405882 
dram[7]: 93.237732 17.810160 15.502358 81.419441 16.882952 16.685280 16.803108 16.818878 15.230068 16.544117 15.307522 16.146227 15.088172 13.863095  9.875881 10.746951 
dram[8]: 94.552711 17.225973 14.880630 89.688652 15.449074 16.925064 15.585957 16.550505 15.240274 16.877501 15.454343 15.694761 13.296578 13.693517  9.920056 10.771341 
dram[9]: 89.709480 17.066496 15.708530 96.248825 15.911695 15.932039 15.406542 17.088541 16.099033 16.510897 16.076744 15.235556 13.450191 13.799603 10.131805 11.149137 
dram[10]: 90.117477 16.395576 15.841232 87.987709 14.246808 14.928090 14.932886 16.468828 14.040598 16.547445 15.658371 15.039560 12.902033 13.500971  9.904360  9.978903 
dram[11]: 94.330215 16.506203 15.939904 31.221487 15.131222 15.248858 15.096109 17.705883 14.255411 16.446602 15.759174 16.157276 13.736111 13.681554 10.259420 10.515464 
dram[12]: 101.521339 14.491189 16.000000 15.995169 14.665939 15.505828 15.529691 14.723356 14.155462 15.350798 14.679405 14.677216 13.391891 13.473283  9.529411 10.569715 
dram[13]: 99.385468 15.000000 15.730952 15.462617 15.697183 15.865385 16.620604 14.852874 14.900000 15.301587 14.684435 15.190372 13.934524 14.007984  9.791956 10.395894 
dram[14]: 100.188057 16.617500 14.800895 16.963825 16.100245 16.445545 16.063416 16.565657 15.475751 17.191326 15.908467 16.002319 13.293561 15.021367 10.609940 10.163794 
dram[15]: 101.160515 16.086956 15.141230 17.534391 16.581684 16.424692 15.922141 15.418823 16.756218 15.712941 16.423529 14.371069 13.265038 15.084415 11.086206 10.528274 
dram[16]: 32.500000 14.061571 15.869668 15.731133 16.184652 14.525274 16.768448 14.324618 16.253012 13.985325 16.149532 12.372760 13.986275 12.047120 10.662162  9.427623 
dram[17]: 14.944321 15.174312 16.655001 14.477024 16.038370 15.507075 17.035990 15.406542 17.258974 16.150122 15.808756 15.235682 13.938370 12.791512 11.199059  9.896893 
dram[18]: 14.333333 15.620283 15.002268 15.256351 16.555000 15.184332 15.412587 16.091787 15.814554 16.160671 15.503371 15.129103 13.099812 13.388031 10.253238 11.028125 
dram[19]: 13.366000 16.050724 14.181425 15.634204 15.565321 15.147392 15.422897 16.640703 14.431623 17.002520 14.637712 14.965066 12.849265 14.036586  9.628880 11.177394 
dram[20]: 13.868476 16.563452 14.564159 16.791878 15.173210 15.950000 15.160919 17.136843 14.665943 16.222761 14.603340 15.353333 13.431907 13.229008 10.059238 11.162460 
dram[21]: 15.591647 15.730769 16.647356 16.905371 17.209425 15.517402 16.877550 16.444445 17.681580 15.041285 16.177011 15.017391 13.614625 13.730315 11.376205 10.547368 
dram[22]: 15.943397 15.468384 17.253229 16.370647 16.945877 14.744967 15.881927 15.374418 17.574026 15.136987 16.023256 14.802128 15.030107 13.642858 10.929122  9.710958 
dram[23]: 15.027088 15.907364 16.405472 16.321783 17.209425 15.736470 16.252451 15.732697 16.680798 14.311440 16.076567 16.582939 15.008602 12.496390 10.470502 10.446588 
dram[24]: 13.891213 16.100719 15.234339 15.676259 16.148781 16.053013 15.254673 16.437811 14.594360 14.896018 14.604651 16.390072 14.333333 12.644928 10.742378 11.133333 
dram[25]: 14.754464 15.597222 15.721040 15.403756 16.149509 15.611241 14.995381 15.343458 15.300000 15.020000 15.231788 15.604494 13.908366 12.800366  9.765928 10.717988 
dram[26]: 13.229249 16.403940 14.298284 15.331018 15.577565 15.585082 14.323852 15.365339 14.788547 15.022124 15.375556 15.580358 13.196999 12.793358  9.971950 10.752656 
dram[27]: 14.662251 15.968599 85.983948 15.416076 16.048662 16.135921 16.053398 15.618484 15.662004 13.609312 16.602381 13.652259 14.290000 11.755102 11.153488  9.401869 
dram[28]: 15.569087 15.095238 98.964401 16.204489 15.849642 16.019278 15.317017 15.120728 14.888641 13.485830 15.172186 14.389584 14.390688 12.502693 11.455716 10.091954 
dram[29]: 15.358796 15.567442 101.947121 16.367500 15.778043 15.668246 16.459057 15.705463 16.059381 15.363013 15.088106 15.508928 14.383197 12.176883 10.306569 10.783866 
dram[30]: 15.360277 15.978520 98.140160 16.269802 16.553030 16.328396 17.105944 17.677334 15.784038 15.487239 15.949656 16.400944 14.982906 13.128302 10.378655 11.390400 
dram[31]: 15.382831 16.325981 103.254745 16.766068 16.867008 17.181818 16.449749 16.971939 16.286064 15.398149 15.912037 17.014778 14.169354 13.459924 10.398529 11.695507 
average row locality = 5229743/248009 = 21.086908
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2560      2560      2560      2560      2560      2560      2560      2560      2592      2608      2688      2688      2672      2672      2624      2624 
dram[1]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[2]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[3]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[4]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[5]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[6]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[7]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[8]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2672      2624      2624 
dram[9]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[10]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[11]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[12]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[13]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[14]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[15]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[16]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2673      2624      2624 
dram[17]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[18]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[19]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[20]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[21]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[22]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2666      2625      2624 
dram[23]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[24]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[25]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[26]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[27]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2682      2688      2672      2664      2624      2624 
dram[28]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[29]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[30]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[31]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2664      2624      2620 
total dram reads = 1333156
bank skew: 2688/2560 = 1.05
chip skew: 41665/41648 = 1.00
number of total write accesses:
dram[0]:    113119     10402     10466    143584     10608     10334     10321     10322     10356     10536     10881     10805     11162     11072     11358     11268 
dram[1]:    134437     10250     10356    144624     10626     10455     10212     10262     10467     10539     10877     10907     11167     11026     11221     11437 
dram[2]:    139042     10549     10557    141449     10577     10456     10327     10136     10583     10490     10941     10879     11049     10958     11184     11474 
dram[3]:    137760     10412     10669    145271     10579     10287     10453     10244     10495     10502     11155     10689     11065     10781     11373     11269 
dram[4]:    142778     10336     10550    140372     10566     10426     10341     10294     10565     10441     10959     10661     11201     10927     11508     11193 
dram[5]:    141578     10357     10415    144745     10555     10487     10328     10268     10592     10476     10672     10740     11215     11002     11607     11224 
dram[6]:    145231     10548     10473    137902     10515     10337     10305     10562     10594     10625     10914     10768     11265     11099     11273     11387 
dram[7]:    144565     10547     10277    141125     10482     10256     10108     10404     10531     10628     10902     10726     11200     11105     11179     11463 
dram[8]:    143271     10489     10334    138899     10558     10258     10078     10246     10484     10616     10947     10839     10950     11012     11316     11447 
dram[9]:    139330     10529     10415    142566     10510     10324     10406     10358     10501     10829     10883     10730     11060     10990     11445     11510 
dram[10]:    144527     10544     10557    135810     10643     10563     10579     10435     10211     10784     10899     10729     11056     10970     11432     11308 
dram[11]:    143845     10553     10401     37379     10654     10606     10420     10432     10223     10777     10734     10821     10949     11225     11515     11583 
dram[12]:    152851     10371     10420     10474     10615     10527     10238     10201     10618     10640     10865     11072     10980     11226     11518     11322 
dram[13]:    149504     10533     10445     10505     10506     10422     10427     10089     10498     10656     10814     11003     11144     11128     11281     11469 
dram[14]:    153654     10492     10457     10282     10308     10572     10361     10301     10502     10617     10996     10843     11099     11336     11192     11439 
dram[15]:    148538     10487     10529     10475     10622     10447     10260     10402     10642     10504     11047     10750     11160     11183     11364     11303 
dram[16]:     36238     10412     10615     10620     10772     10322     10339     10456     10652     10504     10823     10842     11389     10915     11544     11317 
dram[17]:     10648     10424     10525     10442     10594     10325     10434     10433     10555     10486     10705     10814     11115     10946     11542     11176 
dram[18]:     10325     10470     10459     10368     10371     10404     10503     10580     10634     10662     10820     10777     11009     10919     11436     11361 
dram[19]:     10580     10506     10292     10356     10205     10615     10474     10452     10659     10640     10859     10687     11090     10886     11452     11539 
dram[20]:     10465     10204     10322     10505     10305     10671     10377     10161     10657     10510     11114     10863     10870     10965     11576     11396 
dram[21]:     10664     10277     10473     10405     10286     10595     10458     10152     10483     10207     11170     10874     10821     11066     11481     11178 
dram[22]:     10742     10416     10595     10313     10307     10320     10396     10397     10599     10340     10756     10974     11005     10797     11569     11357 
dram[23]:     10510     10637     10389     10356     10273     10552     10471     10369     10529     10682     10874     11041     11040     10815     11433     11233 
dram[24]:     10452     10685     10258     10286     10385     10478     10272     10378     10609     10666     10878     10865     11057     10960     11317     11251 
dram[25]:     10386     10734     10403     10375     10363     10610     10241     10255     10584     10680     10808     10919     11079     11061     11170     11404 
dram[26]:     10606     10466     10572     10500     10168     10617     10341     10360     10563     10762     10899     11094     11107     10959     11497     11421 
dram[27]:     10510     10414    120585     10192     10369     10483     10398     10462     10599     10611     11005     10987     11394     10897     11769     11196 
dram[28]:     10504     10522    144716     10151     10545     10486     10276     10555     10506     10488     10771     10807     11317     11049     11596     11285 
dram[29]:     10432     10607    148738     10225     10510     10455     10495     10422     10613     10634     10721     10887     11152     10991     11372     11457 
dram[30]:     10524     10676    147986     10287     10277     10505     10484     10435     10585     10463     11025     10942     11182     10969     11339     11627 
dram[31]:     10480     10518    148841     10212     10368     10430     10292     10526     10479     10440     10814     10806     11165     11218     11236     11433 
total dram writes = 9738080
bank skew: 153654/10078 = 15.25
chip skew: 436261/170590 = 2.56
average mf latency per bank:
dram[0]:      14556    102248      3222      3324      3034      3276      3225      3266      3281      3349      3183      3255      3253      3305      3325      3584
dram[1]:      14255    109627      3255      4414      2981      3029      3146      3138      3158      3179      3196      3094      3263      3177      3430      3309
dram[2]:      15226    108127      3572      3822      3566      3304      3704      3437      3719      3469      3672      3434      3652      3578      3883      3645
dram[3]:      12964    108850      3112      4301      3077      3204      3163      3273      3221      3352      3152      3299      3227      3375      3432      3454
dram[4]:      14483    111639      3271      4312      3167      3279      3266      3360      3294      3366      3270      3333      3323      3367      3446      3575
dram[5]:      12318    104552      3154      4023      2980      3052      3066      3174      3104      3152      3107      3146      3126      3199      3225      3437
dram[6]:      14574    111448      3694      4312      3588      3480      3701      3418      3773      3505      3656      3464      3642      3485      3909      3768
dram[7]:      12523    107633      3296      4808      3145      3077      3270      3000      3277      3113      3185      3015      3226      3106      3480      3290
dram[8]:      13924    104541      3483      3843      3291      3179      3424      3209      3450      3208      3395      3142      3483      3250      3662      3377
dram[9]:      13001    103835      3341      3978      3245      3144      3297      3182      3380      3167      3341      3188      3403      3264      3583      3366
dram[10]:      14347    106340      3418      4367      3279      2989      3355      3120      3527      3151      3475      3085      3536      3110      3755      3290
dram[11]:      11508     90684      3293      2996      3111      2769      3166      2898      3308      2961      3271      2931      3258      2951      3382      3086
dram[12]:      11494     94387      3628      3087      3450      2957      3617      3094      3640      3091      3572      3039      3649      3097      3749      3355
dram[13]:      11316     94533      3405      3162      3248      3047      3329      3222      3430      3139      3360      3121      3443      3206      3658      3340
dram[14]:      10939     90997      3287      2941      3199      2739      3234      2903      3310      2891      3250      2880      3284      2932      3553      3077
dram[15]:      11189     94601      3263      3241      3092      3116      3265      3205      3288      3168      3255      3102      3384      3184      3537      3397
dram[16]:      35017    101221      3219      3605      3018      3531      3244      3603      3268      3648      3220      3549      3312      3546      3364      3731
dram[17]:      92360     98540      2930      3373      2860      3313      2975      3350      3032      3366      3009      3400      3101      3417      3111      3591
dram[18]:      97003     94483      3075      3174      3025      3105      3065      3104      3117      3093      3138      3170      3200      3215      3305      3308
dram[19]:     101740     94668      3607      3141      3560      3017      3502      3156      3546      3145      3514      3219      3607      3259      3786      3329
dram[20]:      93979     93730      3012      2952      3011      2860      3083      3049      3067      3007      2976      3007      3169      3086      3208      3196
dram[21]:      90448     96209      2909      3160      2850      3034      2884      3254      2911      3309      2789      3237      2982      3257      3042      3419
dram[22]:      90061     96091      2800      3287      2810      3176      2877      3261      2914      3308      2874      3209      2929      3262      2976      3331
dram[23]:      95147     89348      3024      2977      2994      2875      3049      2979      3170      2897      3088      2871      3156      3067      3201      3149
dram[24]:      99630     88122      3401      2847      3321      2767      3406      2879      3414      2854      3320      2895      3387      3023      3551      3049
dram[25]:      95925     91184      3080      3089      2983      2977      3120      3159      3132      3060      3088      3055      3155      3208      3397      3207
dram[26]:     100160     91778      3459      2881      3460      2871      3520      2995      3554      2936      3421      2912      3479      3088      3664      3079
dram[27]:      93038     98462      3371      3383      2827      3308      2890      3369      2935      3425      2862      3389      2880      3522      3025      3651
dram[28]:      93838     94880      3330      3231      2907      3057      2973      3137      2963      3264      2958      3226      2956      3306      3074      3448
dram[29]:      94517     95408      3349      3367      2859      3165      2885      3297      2932      3241      2995      3175      3020      3345      3145      3443
dram[30]:      93357     94595      3063      3226      2949      3091      2926      3219      2924      3284      2912      3164      2907      3415      3166      3333
dram[31]:      93934     88883      3249      2897      2884      2691      2944      2748      3022      2840      2981      2749      2989      2946      3272      2936
maximum mf latency per bank:
dram[0]:      10805     10873      9286     10895     12054      7869     10732      8509      9101      8668     10370      8252     10553      8219      9234      8760
dram[1]:      10452     13129      8936      9829      9415      8475      8427      8523      8448      9928      8799      8389      8775     11928      8328      9856
dram[2]:      10451     11371      8859     10297      9126      8620      9109      8460      8512     10298      8568      8500      9371      8911      8961      8862
dram[3]:      10661     11278      8432     10678      9410     10061      9098      9889      8559      9274      8671      9409      8405      8677      9213      9253
dram[4]:      10620     12378      8294     12190      8969     11455      9031     11613      8195     11582      9041     10806      7743     11663      9385     11363
dram[5]:      10609     11420      9486     11922      9784     10637      9937     10669      9778      9679     10263     11089      9425     10780     10432     10273
dram[6]:      10719     10925      7883     10791      8847     10034      9053      9975      8515      9797      8911     10279      8034     10135      8942      9650
dram[7]:      10661     10778      9164      9959      9721      9603      9825      8714      9002      8274      9338      8495      8683      8932      9864      8512
dram[8]:      10732     10375      9577      9450     10066      9727     10007      8584      9467      8637      9227      9164      8808      9107     10204      8450
dram[9]:      10674     10791      8316     12274      8749     11293      8652      9906      8443     11570      9340     12042      8397     11854      9142     10903
dram[10]:      10561     11027      9330     12056      9587     11680      9566     11670      9334     12396     10408     12732      9082     12092     10015     11781
dram[11]:      10436     10370      8968      9486      9847      8843      9187      8536      7624      8936      8424      9914      8456      9343      8839      9259
dram[12]:      10453     10357      8738     10312      8449     10841      8628      9018      8392     10214      8029     10872      7841      9302      8438     10308
dram[13]:      10469     10360      7604     10439      8539     10877      8266      9740      8078     10295      8046     11052      7576      9859      8605     10144
dram[14]:      10755     10362     10233      7913     10478      7522      9584      8397     10687      8487     10528      8405     10733      7650     10170      7858
dram[15]:      10571     10364      9916      9240      9399      9157      8970      9336      8057      8475      8005      9529      8696      9171      9338      9338
dram[16]:      11044     10366     10794      8736     10333      8692      9823      8274      9065      8734      9484      9036      9914      8654     10193      9012
dram[17]:      10433     10368     10003      8550      9877      8187      8950      8312      9542      8335      7979      8278      9450      8894      8724      9324
dram[18]:      10430     10370     10143      9339     10039     10242      8706      8518      9560      8593      8456      8822      9455      9169     10287      9550
dram[19]:      10432     10372     11768      9068     11621     10726      9621      8561     10564      8700      9958      9221     10376      8888     11835      9354
dram[20]:      11229     10357     11374      9264     11643      9387     11369      9540     11288      8731     10537      9750     11242      7813     11131     10629
dram[21]:      10436     11554     10392     11103      9255     10980      9024     11174      9415     11187      9017     11639      8976     10338      9695     10333
dram[22]:      10433     10361     10436      7965      9742      8122      8675      8286      9592      8092      8794      8932      9245      8304      9252      8473
dram[23]:      10431     10363      9837      9620     10185      9464      8915      9476      9994      8465      9154     10165      9392     10521      9088      9629
dram[24]:      10431     10358     10828      8945     10926      8575      9549      8569     10257      7923      9488      9501      9663     10063      9650      8736
dram[25]:      10431     11727      9461     10656      8807     11844      8875     11784      9554      9982      8349     11923      9031     11470      9354     11468
dram[26]:      10430     10352     10789      8061     10539      9492     11384      9165     11098      7854      9719      8571     10566      7564     11126      8410
dram[27]:      10432     10354      9915      9348      8010      8599      8113      9488      8703      8376      7909      9385      8206      9152      8780     10220
dram[28]:      10872     10356     10211      8191      9691      8097     10196      8391      8799      8248      8813      8094      8265      8430      9228      8413
dram[29]:      10629     10349     10300      8861      8598      9036      8017      9650      8025      8266      8853      9376      8199      8898      8279      9231
dram[30]:      10534     10351      9608      9617      8107     11338      8667     11074      8913      8657      8510      9773      8443     10474      8842      8918
dram[31]:      10452     10353     10361      9615      8583     11025      9286     10691      9470      8314      8946      8671      9011     10336      9368      8158
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1215084 n_act=7657 n_pre=7641 n_ref_event=0 n_req=205929 n_rd=41648 n_rd_L2_A=0 n_write=0 n_wr_bk=406594 bw_util=0.2678
n_activity=951960 dram_eff=0.4709
bk0: 2560a 1466139i bk1: 2560a 1630866i bk2: 2560a 1630597i bk3: 2560a 1414555i bk4: 2560a 1629957i bk5: 2560a 1632234i bk6: 2560a 1631601i bk7: 2560a 1630689i bk8: 2592a 1630331i bk9: 2608a 1632562i bk10: 2688a 1627749i bk11: 2688a 1631522i bk12: 2672a 1626300i bk13: 2672a 1627325i bk14: 2624a 1619211i bk15: 2624a 1620931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962817
Row_Buffer_Locality_read = 0.939325
Row_Buffer_Locality_write = 0.968773
Bank_Level_Parallism = 1.551240
Bank_Level_Parallism_Col = 1.488356
Bank_Level_Parallism_Ready = 1.111103
write_to_read_ratio_blp_rw_average = 0.842503
GrpLevelPara = 1.353352 

BW Util details:
bwutil = 0.267846 
total_CMD = 1673508 
util_bw = 448242 
Wasted_Col = 348797 
Wasted_Row = 40670 
Idle = 835799 

BW Util Bottlenecks: 
RCDc_limit = 19171 
RCDWRc_limit = 32617 
WTRc_limit = 63586 
RTWc_limit = 47409 
CCDLc_limit = 303246 
rwq = 0 
CCDLc_limit_alone = 289324 
WTRc_limit_alone = 52691 
RTWc_limit_alone = 44382 

Commands details: 
total_CMD = 1673508 
n_nop = 1215084 
Read = 41648 
Write = 0 
L2_Alloc = 0 
L2_WB = 406594 
n_act = 7657 
n_pre = 7641 
n_ref = 0 
n_req = 205929 
total_req = 448242 

Dual Bus Interface Util: 
issued_total_row = 15298 
issued_total_col = 448242 
Row_Bus_Util =  0.009141 
CoL_Bus_Util = 0.267846 
Either_Row_CoL_Bus_Util = 0.273930 
Issued_on_Two_Bus_Simul_Util = 0.003057 
issued_two_Eff = 0.011160 
queue_avg = 3.033257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03326
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1192453 n_act=7820 n_pre=7804 n_ref_event=0 n_req=214768 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=428863 bw_util=0.2812
n_activity=1012195 dram_eff=0.4649
bk0: 2560a 1424096i bk1: 2560a 1623849i bk2: 2560a 1629125i bk3: 2560a 1410437i bk4: 2560a 1628692i bk5: 2560a 1630310i bk6: 2560a 1629753i bk7: 2560a 1631124i bk8: 2608a 1629120i bk9: 2608a 1630891i bk10: 2688a 1626556i bk11: 2688a 1630859i bk12: 2672a 1624837i bk13: 2672a 1619628i bk14: 2625a 1618216i bk15: 2624a 1619110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963589
Row_Buffer_Locality_read = 0.937093
Row_Buffer_Locality_write = 0.969966
Bank_Level_Parallism = 1.566875
Bank_Level_Parallism_Col = 1.507329
Bank_Level_Parallism_Ready = 1.102302
write_to_read_ratio_blp_rw_average = 0.836256
GrpLevelPara = 1.364706 

BW Util details:
bwutil = 0.281163 
total_CMD = 1673508 
util_bw = 470528 
Wasted_Col = 370417 
Wasted_Row = 42529 
Idle = 790034 

BW Util Bottlenecks: 
RCDc_limit = 20480 
RCDWRc_limit = 33073 
WTRc_limit = 76697 
RTWc_limit = 58111 
CCDLc_limit = 314524 
rwq = 0 
CCDLc_limit_alone = 299177 
WTRc_limit_alone = 64729 
RTWc_limit_alone = 54732 

Commands details: 
total_CMD = 1673508 
n_nop = 1192453 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 428863 
n_act = 7820 
n_pre = 7804 
n_ref = 0 
n_req = 214768 
total_req = 470528 

Dual Bus Interface Util: 
issued_total_row = 15624 
issued_total_col = 470528 
Row_Bus_Util =  0.009336 
CoL_Bus_Util = 0.281163 
Either_Row_CoL_Bus_Util = 0.287453 
Issued_on_Two_Bus_Simul_Util = 0.003046 
issued_two_Eff = 0.010595 
queue_avg = 3.272630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27263
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1190046 n_act=8188 n_pre=8172 n_ref_event=0 n_req=215461 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=430651 bw_util=0.2822
n_activity=1012345 dram_eff=0.4666
bk0: 2560a 1416627i bk1: 2560a 1631085i bk2: 2560a 1626695i bk3: 2560a 1416048i bk4: 2560a 1627368i bk5: 2560a 1630715i bk6: 2560a 1629462i bk7: 2560a 1631908i bk8: 2608a 1626353i bk9: 2608a 1628816i bk10: 2688a 1624853i bk11: 2688a 1628658i bk12: 2672a 1622150i bk13: 2672a 1627685i bk14: 2624a 1617678i bk15: 2624a 1619390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961998
Row_Buffer_Locality_read = 0.935244
Row_Buffer_Locality_write = 0.968411
Bank_Level_Parallism = 1.571495
Bank_Level_Parallism_Col = 1.510501
Bank_Level_Parallism_Ready = 1.109186
write_to_read_ratio_blp_rw_average = 0.839649
GrpLevelPara = 1.372369 

BW Util details:
bwutil = 0.282230 
total_CMD = 1673508 
util_bw = 472315 
Wasted_Col = 363743 
Wasted_Row = 45967 
Idle = 791483 

BW Util Bottlenecks: 
RCDc_limit = 21040 
RCDWRc_limit = 35091 
WTRc_limit = 71434 
RTWc_limit = 55198 
CCDLc_limit = 308476 
rwq = 0 
CCDLc_limit_alone = 293771 
WTRc_limit_alone = 59928 
RTWc_limit_alone = 51999 

Commands details: 
total_CMD = 1673508 
n_nop = 1190046 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 430651 
n_act = 8188 
n_pre = 8172 
n_ref = 0 
n_req = 215461 
total_req = 472315 

Dual Bus Interface Util: 
issued_total_row = 16360 
issued_total_col = 472315 
Row_Bus_Util =  0.009776 
CoL_Bus_Util = 0.282230 
Either_Row_CoL_Bus_Util = 0.288891 
Issued_on_Two_Bus_Simul_Util = 0.003115 
issued_two_Eff = 0.010783 
queue_avg = 2.738438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73844
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1188271 n_act=7892 n_pre=7876 n_ref_event=0 n_req=216118 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=433004 bw_util=0.2836
n_activity=1014553 dram_eff=0.4679
bk0: 2560a 1422278i bk1: 2560a 1631824i bk2: 2560a 1629738i bk3: 2560a 1411409i bk4: 2560a 1630145i bk5: 2560a 1631246i bk6: 2560a 1630637i bk7: 2560a 1631553i bk8: 2608a 1628943i bk9: 2608a 1630632i bk10: 2688a 1628505i bk11: 2688a 1629050i bk12: 2672a 1625769i bk13: 2672a 1626780i bk14: 2624a 1620358i bk15: 2625a 1622373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963483
Row_Buffer_Locality_read = 0.935533
Row_Buffer_Locality_write = 0.970158
Bank_Level_Parallism = 1.542521
Bank_Level_Parallism_Col = 1.484516
Bank_Level_Parallism_Ready = 1.108275
write_to_read_ratio_blp_rw_average = 0.848218
GrpLevelPara = 1.356803 

BW Util details:
bwutil = 0.283637 
total_CMD = 1673508 
util_bw = 474669 
Wasted_Col = 364011 
Wasted_Row = 43646 
Idle = 791182 

BW Util Bottlenecks: 
RCDc_limit = 20861 
RCDWRc_limit = 33053 
WTRc_limit = 64522 
RTWc_limit = 54893 
CCDLc_limit = 311036 
rwq = 0 
CCDLc_limit_alone = 297018 
WTRc_limit_alone = 53653 
RTWc_limit_alone = 51744 

Commands details: 
total_CMD = 1673508 
n_nop = 1188271 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 433004 
n_act = 7892 
n_pre = 7876 
n_ref = 0 
n_req = 216118 
total_req = 474669 

Dual Bus Interface Util: 
issued_total_row = 15768 
issued_total_col = 474669 
Row_Bus_Util =  0.009422 
CoL_Bus_Util = 0.283637 
Either_Row_CoL_Bus_Util = 0.289952 
Issued_on_Two_Bus_Simul_Util = 0.003107 
issued_two_Eff = 0.010716 
queue_avg = 2.836629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83663
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1187750 n_act=8076 n_pre=8060 n_ref_event=0 n_req=217060 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=433118 bw_util=0.2837
n_activity=1016878 dram_eff=0.4669
bk0: 2560a 1412692i bk1: 2560a 1630962i bk2: 2560a 1629447i bk3: 2560a 1416930i bk4: 2560a 1629283i bk5: 2560a 1631246i bk6: 2560a 1630895i bk7: 2560a 1630625i bk8: 2608a 1626121i bk9: 2608a 1630653i bk10: 2688a 1629165i bk11: 2688a 1630445i bk12: 2672a 1625475i bk13: 2672a 1628667i bk14: 2624a 1618580i bk15: 2624a 1620287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962794
Row_Buffer_Locality_read = 0.932700
Row_Buffer_Locality_write = 0.969942
Bank_Level_Parallism = 1.552715
Bank_Level_Parallism_Col = 1.490523
Bank_Level_Parallism_Ready = 1.107913
write_to_read_ratio_blp_rw_average = 0.848463
GrpLevelPara = 1.364048 

BW Util details:
bwutil = 0.283705 
total_CMD = 1673508 
util_bw = 474782 
Wasted_Col = 364671 
Wasted_Row = 43977 
Idle = 790078 

BW Util Bottlenecks: 
RCDc_limit = 21812 
RCDWRc_limit = 33684 
WTRc_limit = 65560 
RTWc_limit = 58662 
CCDLc_limit = 305342 
rwq = 0 
CCDLc_limit_alone = 292433 
WTRc_limit_alone = 55860 
RTWc_limit_alone = 55453 

Commands details: 
total_CMD = 1673508 
n_nop = 1187750 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 433118 
n_act = 8076 
n_pre = 8060 
n_ref = 0 
n_req = 217060 
total_req = 474782 

Dual Bus Interface Util: 
issued_total_row = 16136 
issued_total_col = 474782 
Row_Bus_Util =  0.009642 
CoL_Bus_Util = 0.283705 
Either_Row_CoL_Bus_Util = 0.290263 
Issued_on_Two_Bus_Simul_Util = 0.003083 
issued_two_Eff = 0.010623 
queue_avg = 2.781571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78157
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1185082 n_act=7804 n_pre=7788 n_ref_event=0 n_req=217016 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=436261 bw_util=0.2856
n_activity=1015288 dram_eff=0.4707
bk0: 2560a 1416981i bk1: 2560a 1632180i bk2: 2560a 1631068i bk3: 2560a 1411492i bk4: 2560a 1630337i bk5: 2560a 1630187i bk6: 2560a 1631882i bk7: 2560a 1632112i bk8: 2608a 1629424i bk9: 2608a 1632319i bk10: 2688a 1630811i bk11: 2688a 1630711i bk12: 2672a 1628065i bk13: 2672a 1627841i bk14: 2625a 1619847i bk15: 2624a 1620940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964040
Row_Buffer_Locality_read = 0.936493
Row_Buffer_Locality_write = 0.970585
Bank_Level_Parallism = 1.534529
Bank_Level_Parallism_Col = 1.474500
Bank_Level_Parallism_Ready = 1.104315
write_to_read_ratio_blp_rw_average = 0.853459
GrpLevelPara = 1.352147 

BW Util details:
bwutil = 0.285583 
total_CMD = 1673508 
util_bw = 477926 
Wasted_Col = 363903 
Wasted_Row = 42447 
Idle = 789232 

BW Util Bottlenecks: 
RCDc_limit = 20564 
RCDWRc_limit = 32769 
WTRc_limit = 61150 
RTWc_limit = 56441 
CCDLc_limit = 307951 
rwq = 0 
CCDLc_limit_alone = 295602 
WTRc_limit_alone = 51823 
RTWc_limit_alone = 53419 

Commands details: 
total_CMD = 1673508 
n_nop = 1185082 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 436261 
n_act = 7804 
n_pre = 7788 
n_ref = 0 
n_req = 217016 
total_req = 477926 

Dual Bus Interface Util: 
issued_total_row = 15592 
issued_total_col = 477926 
Row_Bus_Util =  0.009317 
CoL_Bus_Util = 0.285583 
Either_Row_CoL_Bus_Util = 0.291858 
Issued_on_Two_Bus_Simul_Util = 0.003043 
issued_two_Eff = 0.010425 
queue_avg = 2.709178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70918
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1186645 n_act=8314 n_pre=8298 n_ref_event=0 n_req=217350 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=433798 bw_util=0.2841
n_activity=1027810 dram_eff=0.4626
bk0: 2560a 1410067i bk1: 2560a 1632437i bk2: 2560a 1626848i bk3: 2560a 1422756i bk4: 2560a 1627426i bk5: 2560a 1630298i bk6: 2560a 1626842i bk7: 2560a 1630514i bk8: 2608a 1625070i bk9: 2608a 1629526i bk10: 2688a 1626318i bk11: 2688a 1629890i bk12: 2672a 1628848i bk13: 2672a 1625786i bk14: 2624a 1618306i bk15: 2624a 1621145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961748
Row_Buffer_Locality_read = 0.932796
Row_Buffer_Locality_write = 0.968614
Bank_Level_Parallism = 1.554427
Bank_Level_Parallism_Col = 1.492417
Bank_Level_Parallism_Ready = 1.103127
write_to_read_ratio_blp_rw_average = 0.844183
GrpLevelPara = 1.367580 

BW Util details:
bwutil = 0.284111 
total_CMD = 1673508 
util_bw = 475462 
Wasted_Col = 366174 
Wasted_Row = 47052 
Idle = 784820 

BW Util Bottlenecks: 
RCDc_limit = 22496 
RCDWRc_limit = 35343 
WTRc_limit = 68515 
RTWc_limit = 60401 
CCDLc_limit = 303937 
rwq = 0 
CCDLc_limit_alone = 290588 
WTRc_limit_alone = 58203 
RTWc_limit_alone = 57364 

Commands details: 
total_CMD = 1673508 
n_nop = 1186645 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 433798 
n_act = 8314 
n_pre = 8298 
n_ref = 0 
n_req = 217350 
total_req = 475462 

Dual Bus Interface Util: 
issued_total_row = 16612 
issued_total_col = 475462 
Row_Bus_Util =  0.009926 
CoL_Bus_Util = 0.284111 
Either_Row_CoL_Bus_Util = 0.290924 
Issued_on_Two_Bus_Simul_Util = 0.003114 
issued_two_Eff = 0.010703 
queue_avg = 2.555703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5557
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1185687 n_act=7823 n_pre=7807 n_ref_event=0 n_req=216715 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=435498 bw_util=0.2851
n_activity=1024370 dram_eff=0.4658
bk0: 2560a 1411371i bk1: 2560a 1630337i bk2: 2560a 1632507i bk3: 2560a 1410183i bk4: 2560a 1632902i bk5: 2560a 1629258i bk6: 2560a 1633319i bk7: 2560a 1628629i bk8: 2608a 1630780i bk9: 2608a 1626854i bk10: 2688a 1626578i bk11: 2688a 1629487i bk12: 2672a 1628316i bk13: 2672a 1624563i bk14: 2624a 1618754i bk15: 2624a 1620454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963902
Row_Buffer_Locality_read = 0.935460
Row_Buffer_Locality_write = 0.970671
Bank_Level_Parallism = 1.552195
Bank_Level_Parallism_Col = 1.494410
Bank_Level_Parallism_Ready = 1.104080
write_to_read_ratio_blp_rw_average = 0.843084
GrpLevelPara = 1.367855 

BW Util details:
bwutil = 0.285127 
total_CMD = 1673508 
util_bw = 477162 
Wasted_Col = 366594 
Wasted_Row = 44374 
Idle = 785378 

BW Util Bottlenecks: 
RCDc_limit = 21143 
RCDWRc_limit = 32774 
WTRc_limit = 71207 
RTWc_limit = 58966 
CCDLc_limit = 305773 
rwq = 0 
CCDLc_limit_alone = 291921 
WTRc_limit_alone = 60249 
RTWc_limit_alone = 56072 

Commands details: 
total_CMD = 1673508 
n_nop = 1185687 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 435498 
n_act = 7823 
n_pre = 7807 
n_ref = 0 
n_req = 216715 
total_req = 477162 

Dual Bus Interface Util: 
issued_total_row = 15630 
issued_total_col = 477162 
Row_Bus_Util =  0.009340 
CoL_Bus_Util = 0.285127 
Either_Row_CoL_Bus_Util = 0.291496 
Issued_on_Two_Bus_Simul_Util = 0.002970 
issued_two_Eff = 0.010190 
queue_avg = 2.677804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6778
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1189339 n_act=7902 n_pre=7886 n_ref_event=0 n_req=216057 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=431744 bw_util=0.2829
n_activity=1015475 dram_eff=0.4662
bk0: 2560a 1414789i bk1: 2560a 1631009i bk2: 2560a 1630475i bk3: 2560a 1420151i bk4: 2560a 1630414i bk5: 2560a 1631490i bk6: 2560a 1631643i bk7: 2560a 1632538i bk8: 2608a 1629241i bk9: 2608a 1630647i bk10: 2688a 1628529i bk11: 2688a 1631515i bk12: 2673a 1627085i bk13: 2672a 1629005i bk14: 2624a 1620386i bk15: 2624a 1621608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963426
Row_Buffer_Locality_read = 0.935389
Row_Buffer_Locality_write = 0.970125
Bank_Level_Parallism = 1.540541
Bank_Level_Parallism_Col = 1.477976
Bank_Level_Parallism_Ready = 1.107224
write_to_read_ratio_blp_rw_average = 0.851795
GrpLevelPara = 1.351771 

BW Util details:
bwutil = 0.282884 
total_CMD = 1673508 
util_bw = 473409 
Wasted_Col = 360821 
Wasted_Row = 43163 
Idle = 796115 

BW Util Bottlenecks: 
RCDc_limit = 21283 
RCDWRc_limit = 33320 
WTRc_limit = 61716 
RTWc_limit = 57300 
CCDLc_limit = 305169 
rwq = 0 
CCDLc_limit_alone = 292208 
WTRc_limit_alone = 52097 
RTWc_limit_alone = 53958 

Commands details: 
total_CMD = 1673508 
n_nop = 1189339 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 431744 
n_act = 7902 
n_pre = 7886 
n_ref = 0 
n_req = 216057 
total_req = 473409 

Dual Bus Interface Util: 
issued_total_row = 15788 
issued_total_col = 473409 
Row_Bus_Util =  0.009434 
CoL_Bus_Util = 0.282884 
Either_Row_CoL_Bus_Util = 0.289314 
Issued_on_Two_Bus_Simul_Util = 0.003004 
issued_two_Eff = 0.010385 
queue_avg = 2.608170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60817
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1188763 n_act=7817 n_pre=7801 n_ref_event=0 n_req=215265 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=432386 bw_util=0.2833
n_activity=1020796 dram_eff=0.4644
bk0: 2560a 1421020i bk1: 2560a 1632686i bk2: 2560a 1631026i bk3: 2560a 1413903i bk4: 2560a 1632033i bk5: 2560a 1633507i bk6: 2560a 1630409i bk7: 2560a 1633649i bk8: 2608a 1631368i bk9: 2608a 1631491i bk10: 2688a 1629380i bk11: 2688a 1631114i bk12: 2672a 1628433i bk13: 2672a 1628795i bk14: 2624a 1619647i bk15: 2624a 1623422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963687
Row_Buffer_Locality_read = 0.937116
Row_Buffer_Locality_write = 0.970064
Bank_Level_Parallism = 1.518325
Bank_Level_Parallism_Col = 1.459188
Bank_Level_Parallism_Ready = 1.103293
write_to_read_ratio_blp_rw_average = 0.853198
GrpLevelPara = 1.342290 

BW Util details:
bwutil = 0.283267 
total_CMD = 1673508 
util_bw = 474050 
Wasted_Col = 364284 
Wasted_Row = 43895 
Idle = 791279 

BW Util Bottlenecks: 
RCDc_limit = 20497 
RCDWRc_limit = 33417 
WTRc_limit = 59460 
RTWc_limit = 55717 
CCDLc_limit = 306898 
rwq = 0 
CCDLc_limit_alone = 294799 
WTRc_limit_alone = 50473 
RTWc_limit_alone = 52605 

Commands details: 
total_CMD = 1673508 
n_nop = 1188763 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 432386 
n_act = 7817 
n_pre = 7801 
n_ref = 0 
n_req = 215265 
total_req = 474050 

Dual Bus Interface Util: 
issued_total_row = 15618 
issued_total_col = 474050 
Row_Bus_Util =  0.009332 
CoL_Bus_Util = 0.283267 
Either_Row_CoL_Bus_Util = 0.289658 
Issued_on_Two_Bus_Simul_Util = 0.002942 
issued_two_Eff = 0.010156 
queue_avg = 2.640357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64036
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1189606 n_act=8195 n_pre=8179 n_ref_event=0 n_req=215364 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=431047 bw_util=0.2825
n_activity=1019869 dram_eff=0.4635
bk0: 2560a 1410405i bk1: 2560a 1633062i bk2: 2560a 1629435i bk3: 2560a 1422419i bk4: 2560a 1629964i bk5: 2560a 1630821i bk6: 2560a 1630084i bk7: 2560a 1632712i bk8: 2608a 1628283i bk9: 2608a 1630517i bk10: 2688a 1627924i bk11: 2688a 1630030i bk12: 2672a 1622903i bk13: 2672a 1625755i bk14: 2624a 1615901i bk15: 2625a 1620736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961948
Row_Buffer_Locality_read = 0.930445
Row_Buffer_Locality_write = 0.969505
Bank_Level_Parallism = 1.557357
Bank_Level_Parallism_Col = 1.492976
Bank_Level_Parallism_Ready = 1.104518
write_to_read_ratio_blp_rw_average = 0.843457
GrpLevelPara = 1.363437 

BW Util details:
bwutil = 0.282468 
total_CMD = 1673508 
util_bw = 472712 
Wasted_Col = 362931 
Wasted_Row = 44400 
Idle = 793465 

BW Util Bottlenecks: 
RCDc_limit = 22538 
RCDWRc_limit = 33849 
WTRc_limit = 67253 
RTWc_limit = 61231 
CCDLc_limit = 302575 
rwq = 0 
CCDLc_limit_alone = 288265 
WTRc_limit_alone = 56527 
RTWc_limit_alone = 57647 

Commands details: 
total_CMD = 1673508 
n_nop = 1189606 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 431047 
n_act = 8195 
n_pre = 8179 
n_ref = 0 
n_req = 215364 
total_req = 472712 

Dual Bus Interface Util: 
issued_total_row = 16374 
issued_total_col = 472712 
Row_Bus_Util =  0.009784 
CoL_Bus_Util = 0.282468 
Either_Row_CoL_Bus_Util = 0.289154 
Issued_on_Two_Bus_Simul_Util = 0.003098 
issued_two_Eff = 0.010713 
queue_avg = 2.565910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56591
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1288840 n_act=7881 n_pre=7865 n_ref_event=0 n_req=174622 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=332117 bw_util=0.2234
n_activity=856819 dram_eff=0.4362
bk0: 2560a 1415436i bk1: 2560a 1635591i bk2: 2560a 1633611i bk3: 2560a 1588027i bk4: 2560a 1632565i bk5: 2560a 1632899i bk6: 2560a 1632600i bk7: 2560a 1635603i bk8: 2608a 1632194i bk9: 2608a 1633628i bk10: 2688a 1630488i bk11: 2688a 1633780i bk12: 2672a 1628917i bk13: 2672a 1629098i bk14: 2624a 1621676i bk15: 2624a 1625398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954868
Row_Buffer_Locality_read = 0.934740
Row_Buffer_Locality_write = 0.961176
Bank_Level_Parallism = 1.506003
Bank_Level_Parallism_Col = 1.434545
Bank_Level_Parallism_Ready = 1.118195
write_to_read_ratio_blp_rw_average = 0.834526
GrpLevelPara = 1.303224 

BW Util details:
bwutil = 0.223352 
total_CMD = 1673508 
util_bw = 373781 
Wasted_Col = 318992 
Wasted_Row = 43772 
Idle = 936963 

BW Util Bottlenecks: 
RCDc_limit = 22024 
RCDWRc_limit = 33247 
WTRc_limit = 50882 
RTWc_limit = 45970 
CCDLc_limit = 270538 
rwq = 0 
CCDLc_limit_alone = 259281 
WTRc_limit_alone = 42937 
RTWc_limit_alone = 42658 

Commands details: 
total_CMD = 1673508 
n_nop = 1288840 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 332117 
n_act = 7881 
n_pre = 7865 
n_ref = 0 
n_req = 174622 
total_req = 373781 

Dual Bus Interface Util: 
issued_total_row = 15746 
issued_total_col = 373781 
Row_Bus_Util =  0.009409 
CoL_Bus_Util = 0.223352 
Either_Row_CoL_Bus_Util = 0.229857 
Issued_on_Two_Bus_Simul_Util = 0.002903 
issued_two_Eff = 0.012632 
queue_avg = 2.215462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21546
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1306838 n_act=8004 n_pre=7988 n_ref_event=0 n_req=168346 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=313938 bw_util=0.2125
n_activity=838420 dram_eff=0.4241
bk0: 2560a 1401411i bk1: 2560a 1633279i bk2: 2560a 1632339i bk3: 2560a 1634188i bk4: 2560a 1631337i bk5: 2560a 1633400i bk6: 2560a 1633004i bk7: 2560a 1632950i bk8: 2608a 1630964i bk9: 2608a 1632870i bk10: 2688a 1628816i bk11: 2688a 1631274i bk12: 2672a 1627308i bk13: 2672a 1629640i bk14: 2625a 1620836i bk15: 2624a 1624804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952455
Row_Buffer_Locality_read = 0.932149
Row_Buffer_Locality_write = 0.959134
Bank_Level_Parallism = 1.496218
Bank_Level_Parallism_Col = 1.423433
Bank_Level_Parallism_Ready = 1.124586
write_to_read_ratio_blp_rw_average = 0.826638
GrpLevelPara = 1.285828 

BW Util details:
bwutil = 0.212490 
total_CMD = 1673508 
util_bw = 355603 
Wasted_Col = 325215 
Wasted_Row = 45048 
Idle = 947642 

BW Util Bottlenecks: 
RCDc_limit = 23123 
RCDWRc_limit = 33309 
WTRc_limit = 55077 
RTWc_limit = 44464 
CCDLc_limit = 277350 
rwq = 0 
CCDLc_limit_alone = 265101 
WTRc_limit_alone = 45729 
RTWc_limit_alone = 41563 

Commands details: 
total_CMD = 1673508 
n_nop = 1306838 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 313938 
n_act = 8004 
n_pre = 7988 
n_ref = 0 
n_req = 168346 
total_req = 355603 

Dual Bus Interface Util: 
issued_total_row = 15992 
issued_total_col = 355603 
Row_Bus_Util =  0.009556 
CoL_Bus_Util = 0.212490 
Either_Row_CoL_Bus_Util = 0.219103 
Issued_on_Two_Bus_Simul_Util = 0.002943 
issued_two_Eff = 0.013432 
queue_avg = 2.329805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3298
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1310578 n_act=7825 n_pre=7809 n_ref_event=0 n_req=164632 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=310424 bw_util=0.2104
n_activity=819890 dram_eff=0.4294
bk0: 2560a 1405829i bk1: 2560a 1631066i bk2: 2560a 1632198i bk3: 2560a 1631382i bk4: 2560a 1632945i bk5: 2560a 1632780i bk6: 2560a 1632488i bk7: 2560a 1633278i bk8: 2608a 1631541i bk9: 2608a 1632327i bk10: 2688a 1629524i bk11: 2688a 1631931i bk12: 2672a 1626983i bk13: 2672a 1630411i bk14: 2624a 1621682i bk15: 2624a 1622808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952470
Row_Buffer_Locality_read = 0.934332
Row_Buffer_Locality_write = 0.958615
Bank_Level_Parallism = 1.511039
Bank_Level_Parallism_Col = 1.437258
Bank_Level_Parallism_Ready = 1.138545
write_to_read_ratio_blp_rw_average = 0.824840
GrpLevelPara = 1.290185 

BW Util details:
bwutil = 0.210389 
total_CMD = 1673508 
util_bw = 352088 
Wasted_Col = 320365 
Wasted_Row = 43337 
Idle = 957718 

BW Util Bottlenecks: 
RCDc_limit = 22260 
RCDWRc_limit = 32844 
WTRc_limit = 55117 
RTWc_limit = 41675 
CCDLc_limit = 276713 
rwq = 0 
CCDLc_limit_alone = 264828 
WTRc_limit_alone = 46253 
RTWc_limit_alone = 38654 

Commands details: 
total_CMD = 1673508 
n_nop = 1310578 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 310424 
n_act = 7825 
n_pre = 7809 
n_ref = 0 
n_req = 164632 
total_req = 352088 

Dual Bus Interface Util: 
issued_total_row = 15634 
issued_total_col = 352088 
Row_Bus_Util =  0.009342 
CoL_Bus_Util = 0.210389 
Either_Row_CoL_Bus_Util = 0.216868 
Issued_on_Two_Bus_Simul_Util = 0.002863 
issued_two_Eff = 0.013204 
queue_avg = 2.316064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31606
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1307083 n_act=7572 n_pre=7556 n_ref_event=0 n_req=168786 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=314451 bw_util=0.2128
n_activity=829743 dram_eff=0.4292
bk0: 2560a 1399765i bk1: 2560a 1633569i bk2: 2560a 1631080i bk3: 2560a 1634941i bk4: 2560a 1632045i bk5: 2560a 1632944i bk6: 2560a 1632537i bk7: 2560a 1633424i bk8: 2608a 1631664i bk9: 2608a 1634027i bk10: 2688a 1630469i bk11: 2688a 1632725i bk12: 2672a 1627887i bk13: 2672a 1630523i bk14: 2624a 1623664i bk15: 2625a 1623106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955138
Row_Buffer_Locality_read = 0.941822
Row_Buffer_Locality_write = 0.959503
Bank_Level_Parallism = 1.506382
Bank_Level_Parallism_Col = 1.435644
Bank_Level_Parallism_Ready = 1.123962
write_to_read_ratio_blp_rw_average = 0.828787
GrpLevelPara = 1.297248 

BW Util details:
bwutil = 0.212796 
total_CMD = 1673508 
util_bw = 356116 
Wasted_Col = 319804 
Wasted_Row = 41391 
Idle = 956197 

BW Util Bottlenecks: 
RCDc_limit = 19485 
RCDWRc_limit = 32688 
WTRc_limit = 56576 
RTWc_limit = 43674 
CCDLc_limit = 275472 
rwq = 0 
CCDLc_limit_alone = 262579 
WTRc_limit_alone = 46705 
RTWc_limit_alone = 40652 

Commands details: 
total_CMD = 1673508 
n_nop = 1307083 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 314451 
n_act = 7572 
n_pre = 7556 
n_ref = 0 
n_req = 168786 
total_req = 356116 

Dual Bus Interface Util: 
issued_total_row = 15128 
issued_total_col = 356116 
Row_Bus_Util =  0.009040 
CoL_Bus_Util = 0.212796 
Either_Row_CoL_Bus_Util = 0.218956 
Issued_on_Two_Bus_Simul_Util = 0.002880 
issued_two_Eff = 0.013151 
queue_avg = 2.370424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37042
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1311829 n_act=7532 n_pre=7516 n_ref_event=0 n_req=164829 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=309713 bw_util=0.21
n_activity=813876 dram_eff=0.4317
bk0: 2560a 1407530i bk1: 2560a 1633666i bk2: 2560a 1631778i bk3: 2560a 1634648i bk4: 2560a 1630437i bk5: 2560a 1634618i bk6: 2560a 1632567i bk7: 2560a 1633620i bk8: 2608a 1633161i bk9: 2608a 1633149i bk10: 2688a 1631111i bk11: 2688a 1632207i bk12: 2672a 1627378i bk13: 2672a 1629772i bk14: 2624a 1623865i bk15: 2624a 1621981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954304
Row_Buffer_Locality_read = 0.942876
Row_Buffer_Locality_write = 0.958170
Bank_Level_Parallism = 1.506685
Bank_Level_Parallism_Col = 1.436702
Bank_Level_Parallism_Ready = 1.124763
write_to_read_ratio_blp_rw_average = 0.824996
GrpLevelPara = 1.296191 

BW Util details:
bwutil = 0.209964 
total_CMD = 1673508 
util_bw = 351377 
Wasted_Col = 316566 
Wasted_Row = 41873 
Idle = 963692 

BW Util Bottlenecks: 
RCDc_limit = 19159 
RCDWRc_limit = 33079 
WTRc_limit = 58095 
RTWc_limit = 41472 
CCDLc_limit = 274926 
rwq = 0 
CCDLc_limit_alone = 261475 
WTRc_limit_alone = 47466 
RTWc_limit_alone = 38650 

Commands details: 
total_CMD = 1673508 
n_nop = 1311829 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 309713 
n_act = 7532 
n_pre = 7516 
n_ref = 0 
n_req = 164829 
total_req = 351377 

Dual Bus Interface Util: 
issued_total_row = 15048 
issued_total_col = 351377 
Row_Bus_Util =  0.008992 
CoL_Bus_Util = 0.209964 
Either_Row_CoL_Bus_Util = 0.216120 
Issued_on_Two_Bus_Simul_Util = 0.002836 
issued_two_Eff = 0.013122 
queue_avg = 2.320768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32077
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1422696 n_act=8039 n_pre=8023 n_ref_event=0 n_req=122066 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=197760 bw_util=0.1431
n_activity=613191 dram_eff=0.3905
bk0: 2560a 1590175i bk1: 2560a 1634023i bk2: 2560a 1635410i bk3: 2560a 1636302i bk4: 2560a 1636049i bk5: 2560a 1635889i bk6: 2560a 1637805i bk7: 2560a 1635991i bk8: 2608a 1636662i bk9: 2608a 1635225i bk10: 2688a 1635889i bk11: 2688a 1631765i bk12: 2672a 1632465i bk13: 2673a 1630775i bk14: 2624a 1627697i bk15: 2624a 1624487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934142
Row_Buffer_Locality_read = 0.938030
Row_Buffer_Locality_write = 0.932128
Bank_Level_Parallism = 1.611602
Bank_Level_Parallism_Col = 1.517772
Bank_Level_Parallism_Ready = 1.177229
write_to_read_ratio_blp_rw_average = 0.791231
GrpLevelPara = 1.339453 

BW Util details:
bwutil = 0.143068 
total_CMD = 1673508 
util_bw = 239425 
Wasted_Col = 210808 
Wasted_Row = 47151 
Idle = 1176124 

BW Util Bottlenecks: 
RCDc_limit = 21649 
RCDWRc_limit = 35762 
WTRc_limit = 27856 
RTWc_limit = 42573 
CCDLc_limit = 160486 
rwq = 0 
CCDLc_limit_alone = 153952 
WTRc_limit_alone = 24231 
RTWc_limit_alone = 39664 

Commands details: 
total_CMD = 1673508 
n_nop = 1422696 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 197760 
n_act = 8039 
n_pre = 8023 
n_ref = 0 
n_req = 122066 
total_req = 239425 

Dual Bus Interface Util: 
issued_total_row = 16062 
issued_total_col = 239425 
Row_Bus_Util =  0.009598 
CoL_Bus_Util = 0.143068 
Either_Row_CoL_Bus_Util = 0.149872 
Issued_on_Two_Bus_Simul_Util = 0.002794 
issued_two_Eff = 0.018639 
queue_avg = 1.340243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34024
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1450089 n_act=7482 n_pre=7466 n_ref_event=0 n_req=108363 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=171164 bw_util=0.1272
n_activity=523842 dram_eff=0.4063
bk0: 2560a 1633963i bk1: 2560a 1636528i bk2: 2560a 1637455i bk3: 2560a 1636122i bk4: 2560a 1636162i bk5: 2560a 1637853i bk6: 2560a 1637818i bk7: 2560a 1638169i bk8: 2608a 1636748i bk9: 2608a 1637972i bk10: 2688a 1635793i bk11: 2688a 1635824i bk12: 2672a 1633195i bk13: 2672a 1632886i bk14: 2624a 1628280i bk15: 2624a 1628044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930954
Row_Buffer_Locality_read = 0.942540
Row_Buffer_Locality_write = 0.923717
Bank_Level_Parallism = 1.656850
Bank_Level_Parallism_Col = 1.564794
Bank_Level_Parallism_Ready = 1.196887
write_to_read_ratio_blp_rw_average = 0.772814
GrpLevelPara = 1.366885 

BW Util details:
bwutil = 0.127175 
total_CMD = 1673508 
util_bw = 212828 
Wasted_Col = 179212 
Wasted_Row = 43533 
Idle = 1237935 

BW Util Bottlenecks: 
RCDc_limit = 19661 
RCDWRc_limit = 33280 
WTRc_limit = 23595 
RTWc_limit = 32240 
CCDLc_limit = 140386 
rwq = 0 
CCDLc_limit_alone = 134649 
WTRc_limit_alone = 20268 
RTWc_limit_alone = 29830 

Commands details: 
total_CMD = 1673508 
n_nop = 1450089 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 171164 
n_act = 7482 
n_pre = 7466 
n_ref = 0 
n_req = 108363 
total_req = 212828 

Dual Bus Interface Util: 
issued_total_row = 14948 
issued_total_col = 212828 
Row_Bus_Util =  0.008932 
CoL_Bus_Util = 0.127175 
Either_Row_CoL_Bus_Util = 0.133503 
Issued_on_Two_Bus_Simul_Util = 0.002604 
issued_two_Eff = 0.019501 
queue_avg = 1.225168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22517
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1450034 n_act=7563 n_pre=7547 n_ref_event=0 n_req=108274 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=171098 bw_util=0.1271
n_activity=525303 dram_eff=0.405
bk0: 2560a 1634812i bk1: 2560a 1636645i bk2: 2560a 1635655i bk3: 2560a 1636804i bk4: 2560a 1636487i bk5: 2560a 1637527i bk6: 2560a 1636288i bk7: 2560a 1638260i bk8: 2608a 1636775i bk9: 2608a 1637504i bk10: 2688a 1634967i bk11: 2688a 1636143i bk12: 2672a 1631637i bk13: 2672a 1634865i bk14: 2625a 1627232i bk15: 2624a 1629260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930149
Row_Buffer_Locality_read = 0.942134
Row_Buffer_Locality_write = 0.922653
Bank_Level_Parallism = 1.659159
Bank_Level_Parallism_Col = 1.565577
Bank_Level_Parallism_Ready = 1.193121
write_to_read_ratio_blp_rw_average = 0.775823
GrpLevelPara = 1.366342 

BW Util details:
bwutil = 0.127136 
total_CMD = 1673508 
util_bw = 212763 
Wasted_Col = 179390 
Wasted_Row = 43936 
Idle = 1237419 

BW Util Bottlenecks: 
RCDc_limit = 20122 
RCDWRc_limit = 33535 
WTRc_limit = 22236 
RTWc_limit = 34910 
CCDLc_limit = 138604 
rwq = 0 
CCDLc_limit_alone = 132795 
WTRc_limit_alone = 19099 
RTWc_limit_alone = 32238 

Commands details: 
total_CMD = 1673508 
n_nop = 1450034 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 171098 
n_act = 7563 
n_pre = 7547 
n_ref = 0 
n_req = 108274 
total_req = 212763 

Dual Bus Interface Util: 
issued_total_row = 15110 
issued_total_col = 212763 
Row_Bus_Util =  0.009029 
CoL_Bus_Util = 0.127136 
Either_Row_CoL_Bus_Util = 0.133536 
Issued_on_Two_Bus_Simul_Util = 0.002629 
issued_two_Eff = 0.019685 
queue_avg = 1.248074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24807
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1449682 n_act=7695 n_pre=7679 n_ref_event=0 n_req=108351 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=171292 bw_util=0.1273
n_activity=528614 dram_eff=0.4029
bk0: 2560a 1633273i bk1: 2560a 1637398i bk2: 2560a 1634210i bk3: 2560a 1637412i bk4: 2560a 1636592i bk5: 2560a 1637093i bk6: 2560a 1637135i bk7: 2560a 1637360i bk8: 2608a 1635151i bk9: 2608a 1638675i bk10: 2688a 1635442i bk11: 2688a 1636147i bk12: 2672a 1631370i bk13: 2672a 1634348i bk14: 2624a 1625765i bk15: 2624a 1628999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928981
Row_Buffer_Locality_read = 0.937380
Row_Buffer_Locality_write = 0.923733
Bank_Level_Parallism = 1.659451
Bank_Level_Parallism_Col = 1.562881
Bank_Level_Parallism_Ready = 1.193664
write_to_read_ratio_blp_rw_average = 0.769038
GrpLevelPara = 1.368949 

BW Util details:
bwutil = 0.127251 
total_CMD = 1673508 
util_bw = 212956 
Wasted_Col = 180856 
Wasted_Row = 44953 
Idle = 1234743 

BW Util Bottlenecks: 
RCDc_limit = 21761 
RCDWRc_limit = 32978 
WTRc_limit = 23883 
RTWc_limit = 33653 
CCDLc_limit = 139175 
rwq = 0 
CCDLc_limit_alone = 133284 
WTRc_limit_alone = 20579 
RTWc_limit_alone = 31066 

Commands details: 
total_CMD = 1673508 
n_nop = 1449682 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 171292 
n_act = 7695 
n_pre = 7679 
n_ref = 0 
n_req = 108351 
total_req = 212956 

Dual Bus Interface Util: 
issued_total_row = 15374 
issued_total_col = 212956 
Row_Bus_Util =  0.009187 
CoL_Bus_Util = 0.127251 
Either_Row_CoL_Bus_Util = 0.133747 
Issued_on_Two_Bus_Simul_Util = 0.002691 
issued_two_Eff = 0.020123 
queue_avg = 1.296888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29689
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1450424 n_act=7571 n_pre=7555 n_ref_event=0 n_req=108154 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=170961 bw_util=0.1271
n_activity=512649 dram_eff=0.4148
bk0: 2560a 1634280i bk1: 2560a 1637996i bk2: 2560a 1635060i bk3: 2560a 1637441i bk4: 2560a 1637005i bk5: 2560a 1637828i bk6: 2560a 1636596i bk7: 2560a 1638948i bk8: 2608a 1634729i bk9: 2608a 1637560i bk10: 2688a 1633829i bk11: 2688a 1635536i bk12: 2672a 1632174i bk13: 2672a 1632635i bk14: 2624a 1625797i bk15: 2625a 1629198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929998
Row_Buffer_Locality_read = 0.936349
Row_Buffer_Locality_write = 0.926018
Bank_Level_Parallism = 1.692551
Bank_Level_Parallism_Col = 1.588156
Bank_Level_Parallism_Ready = 1.201720
write_to_read_ratio_blp_rw_average = 0.774718
GrpLevelPara = 1.386075 

BW Util details:
bwutil = 0.127054 
total_CMD = 1673508 
util_bw = 212626 
Wasted_Col = 175723 
Wasted_Row = 41576 
Idle = 1243583 

BW Util Bottlenecks: 
RCDc_limit = 21155 
RCDWRc_limit = 31652 
WTRc_limit = 22661 
RTWc_limit = 36035 
CCDLc_limit = 134984 
rwq = 0 
CCDLc_limit_alone = 129188 
WTRc_limit_alone = 19445 
RTWc_limit_alone = 33455 

Commands details: 
total_CMD = 1673508 
n_nop = 1450424 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 170961 
n_act = 7571 
n_pre = 7555 
n_ref = 0 
n_req = 108154 
total_req = 212626 

Dual Bus Interface Util: 
issued_total_row = 15126 
issued_total_col = 212626 
Row_Bus_Util =  0.009038 
CoL_Bus_Util = 0.127054 
Either_Row_CoL_Bus_Util = 0.133303 
Issued_on_Two_Bus_Simul_Util = 0.002789 
issued_two_Eff = 0.020925 
queue_avg = 1.246948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24695
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1451156 n_act=7248 n_pre=7232 n_ref_event=0 n_req=108049 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=170590 bw_util=0.1268
n_activity=514556 dram_eff=0.4125
bk0: 2560a 1636535i bk1: 2560a 1637111i bk2: 2560a 1637133i bk3: 2560a 1638323i bk4: 2560a 1638882i bk5: 2560a 1637425i bk6: 2560a 1637436i bk7: 2560a 1640496i bk8: 2608a 1638557i bk9: 2608a 1637337i bk10: 2688a 1636044i bk11: 2688a 1635866i bk12: 2672a 1633551i bk13: 2672a 1631887i bk14: 2624a 1627734i bk15: 2624a 1628710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932919
Row_Buffer_Locality_read = 0.942708
Row_Buffer_Locality_write = 0.926776
Bank_Level_Parallism = 1.662478
Bank_Level_Parallism_Col = 1.567904
Bank_Level_Parallism_Ready = 1.188449
write_to_read_ratio_blp_rw_average = 0.771904
GrpLevelPara = 1.381662 

BW Util details:
bwutil = 0.126832 
total_CMD = 1673508 
util_bw = 212254 
Wasted_Col = 174956 
Wasted_Row = 40555 
Idle = 1245743 

BW Util Bottlenecks: 
RCDc_limit = 19593 
RCDWRc_limit = 31211 
WTRc_limit = 22708 
RTWc_limit = 33996 
CCDLc_limit = 135648 
rwq = 0 
CCDLc_limit_alone = 130280 
WTRc_limit_alone = 19693 
RTWc_limit_alone = 31643 

Commands details: 
total_CMD = 1673508 
n_nop = 1451156 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 170590 
n_act = 7248 
n_pre = 7232 
n_ref = 0 
n_req = 108049 
total_req = 212254 

Dual Bus Interface Util: 
issued_total_row = 14480 
issued_total_col = 212254 
Row_Bus_Util =  0.008652 
CoL_Bus_Util = 0.126832 
Either_Row_CoL_Bus_Util = 0.132866 
Issued_on_Two_Bus_Simul_Util = 0.002618 
issued_two_Eff = 0.019707 
queue_avg = 1.229671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22967
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1450611 n_act=7391 n_pre=7375 n_ref_event=0 n_req=108281 n_rd=41659 n_rd_L2_A=0 n_write=0 n_wr_bk=170883 bw_util=0.127
n_activity=518778 dram_eff=0.4097
bk0: 2560a 1636435i bk1: 2560a 1637016i bk2: 2560a 1637463i bk3: 2560a 1638107i bk4: 2560a 1638138i bk5: 2560a 1638135i bk6: 2560a 1636619i bk7: 2560a 1638903i bk8: 2608a 1637921i bk9: 2608a 1638057i bk10: 2688a 1635793i bk11: 2688a 1636395i bk12: 2672a 1633969i bk13: 2666a 1634970i bk14: 2625a 1627161i bk15: 2624a 1628015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931742
Row_Buffer_Locality_read = 0.940973
Row_Buffer_Locality_write = 0.925970
Bank_Level_Parallism = 1.636713
Bank_Level_Parallism_Col = 1.545651
Bank_Level_Parallism_Ready = 1.181169
write_to_read_ratio_blp_rw_average = 0.771789
GrpLevelPara = 1.365472 

BW Util details:
bwutil = 0.127004 
total_CMD = 1673508 
util_bw = 212542 
Wasted_Col = 178960 
Wasted_Row = 43096 
Idle = 1238910 

BW Util Bottlenecks: 
RCDc_limit = 20741 
RCDWRc_limit = 32137 
WTRc_limit = 22409 
RTWc_limit = 32173 
CCDLc_limit = 138973 
rwq = 0 
CCDLc_limit_alone = 133698 
WTRc_limit_alone = 19467 
RTWc_limit_alone = 29840 

Commands details: 
total_CMD = 1673508 
n_nop = 1450611 
Read = 41659 
Write = 0 
L2_Alloc = 0 
L2_WB = 170883 
n_act = 7391 
n_pre = 7375 
n_ref = 0 
n_req = 108281 
total_req = 212542 

Dual Bus Interface Util: 
issued_total_row = 14766 
issued_total_col = 212542 
Row_Bus_Util =  0.008823 
CoL_Bus_Util = 0.127004 
Either_Row_CoL_Bus_Util = 0.133191 
Issued_on_Two_Bus_Simul_Util = 0.002636 
issued_two_Eff = 0.019789 
queue_avg = 1.219403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2194
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1450291 n_act=7401 n_pre=7385 n_ref_event=0 n_req=108441 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=171204 bw_util=0.1272
n_activity=522845 dram_eff=0.4071
bk0: 2560a 1635184i bk1: 2560a 1637292i bk2: 2560a 1637732i bk3: 2560a 1637540i bk4: 2560a 1639490i bk5: 2560a 1638562i bk6: 2560a 1637058i bk7: 2560a 1638042i bk8: 2608a 1638866i bk9: 2608a 1636867i bk10: 2688a 1634978i bk11: 2688a 1636490i bk12: 2672a 1634337i bk13: 2664a 1633342i bk14: 2624a 1626629i bk15: 2624a 1629131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931751
Row_Buffer_Locality_read = 0.940657
Row_Buffer_Locality_write = 0.926196
Bank_Level_Parallism = 1.640222
Bank_Level_Parallism_Col = 1.547557
Bank_Level_Parallism_Ready = 1.181871
write_to_read_ratio_blp_rw_average = 0.772366
GrpLevelPara = 1.366040 

BW Util details:
bwutil = 0.127194 
total_CMD = 1673508 
util_bw = 212860 
Wasted_Col = 179012 
Wasted_Row = 42843 
Idle = 1238793 

BW Util Bottlenecks: 
RCDc_limit = 20661 
RCDWRc_limit = 32107 
WTRc_limit = 22622 
RTWc_limit = 33406 
CCDLc_limit = 138244 
rwq = 0 
CCDLc_limit_alone = 132827 
WTRc_limit_alone = 19556 
RTWc_limit_alone = 31055 

Commands details: 
total_CMD = 1673508 
n_nop = 1450291 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 171204 
n_act = 7401 
n_pre = 7385 
n_ref = 0 
n_req = 108441 
total_req = 212860 

Dual Bus Interface Util: 
issued_total_row = 14786 
issued_total_col = 212860 
Row_Bus_Util =  0.008835 
CoL_Bus_Util = 0.127194 
Either_Row_CoL_Bus_Util = 0.133383 
Issued_on_Two_Bus_Simul_Util = 0.002647 
issued_two_Eff = 0.019842 
queue_avg = 1.209908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20991
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1450527 n_act=7531 n_pre=7515 n_ref_event=0 n_req=108186 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=170797 bw_util=0.127
n_activity=515153 dram_eff=0.4124
bk0: 2560a 1634194i bk1: 2560a 1636867i bk2: 2560a 1635696i bk3: 2560a 1636748i bk4: 2560a 1635969i bk5: 2560a 1638752i bk6: 2560a 1635619i bk7: 2560a 1638831i bk8: 2608a 1635003i bk9: 2608a 1637606i bk10: 2688a 1635182i bk11: 2688a 1636440i bk12: 2672a 1632943i bk13: 2664a 1633209i bk14: 2624a 1627631i bk15: 2624a 1629270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930388
Row_Buffer_Locality_read = 0.938904
Row_Buffer_Locality_write = 0.925056
Bank_Level_Parallism = 1.681092
Bank_Level_Parallism_Col = 1.584643
Bank_Level_Parallism_Ready = 1.200623
write_to_read_ratio_blp_rw_average = 0.768730
GrpLevelPara = 1.392180 

BW Util details:
bwutil = 0.126951 
total_CMD = 1673508 
util_bw = 212453 
Wasted_Col = 176321 
Wasted_Row = 42109 
Idle = 1242625 

BW Util Bottlenecks: 
RCDc_limit = 20875 
RCDWRc_limit = 32175 
WTRc_limit = 24283 
RTWc_limit = 33381 
CCDLc_limit = 136407 
rwq = 0 
CCDLc_limit_alone = 130622 
WTRc_limit_alone = 20806 
RTWc_limit_alone = 31073 

Commands details: 
total_CMD = 1673508 
n_nop = 1450527 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 170797 
n_act = 7531 
n_pre = 7515 
n_ref = 0 
n_req = 108186 
total_req = 212453 

Dual Bus Interface Util: 
issued_total_row = 15046 
issued_total_col = 212453 
Row_Bus_Util =  0.008991 
CoL_Bus_Util = 0.126951 
Either_Row_CoL_Bus_Util = 0.133242 
Issued_on_Two_Bus_Simul_Util = 0.002700 
issued_two_Eff = 0.020262 
queue_avg = 1.241993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24199
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1449981 n_act=7639 n_pre=7623 n_ref_event=0 n_req=108263 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=171072 bw_util=0.1271
n_activity=524747 dram_eff=0.4054
bk0: 2560a 1635581i bk1: 2560a 1637395i bk2: 2560a 1637187i bk3: 2560a 1637257i bk4: 2560a 1637211i bk5: 2560a 1636520i bk6: 2560a 1636985i bk7: 2560a 1637104i bk8: 2608a 1636954i bk9: 2608a 1637890i bk10: 2688a 1635523i bk11: 2688a 1635955i bk12: 2672a 1632724i bk13: 2664a 1632862i bk14: 2624a 1627784i bk15: 2624a 1628351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929440
Row_Buffer_Locality_read = 0.940921
Row_Buffer_Locality_write = 0.922260
Bank_Level_Parallism = 1.651607
Bank_Level_Parallism_Col = 1.555174
Bank_Level_Parallism_Ready = 1.189547
write_to_read_ratio_blp_rw_average = 0.772860
GrpLevelPara = 1.367596 

BW Util details:
bwutil = 0.127115 
total_CMD = 1673508 
util_bw = 212728 
Wasted_Col = 179744 
Wasted_Row = 44138 
Idle = 1236898 

BW Util Bottlenecks: 
RCDc_limit = 20522 
RCDWRc_limit = 33673 
WTRc_limit = 22770 
RTWc_limit = 33429 
CCDLc_limit = 138424 
rwq = 0 
CCDLc_limit_alone = 132767 
WTRc_limit_alone = 19497 
RTWc_limit_alone = 31045 

Commands details: 
total_CMD = 1673508 
n_nop = 1449981 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 171072 
n_act = 7639 
n_pre = 7623 
n_ref = 0 
n_req = 108263 
total_req = 212728 

Dual Bus Interface Util: 
issued_total_row = 15262 
issued_total_col = 212728 
Row_Bus_Util =  0.009120 
CoL_Bus_Util = 0.127115 
Either_Row_CoL_Bus_Util = 0.133568 
Issued_on_Two_Bus_Simul_Util = 0.002667 
issued_two_Eff = 0.019966 
queue_avg = 1.235104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2351
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1448937 n_act=7793 n_pre=7777 n_ref_event=0 n_req=108527 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=171932 bw_util=0.1276
n_activity=530360 dram_eff=0.4027
bk0: 2560a 1632912i bk1: 2560a 1638165i bk2: 2560a 1634250i bk3: 2560a 1637678i bk4: 2560a 1637186i bk5: 2560a 1637161i bk6: 2560a 1635352i bk7: 2560a 1637397i bk8: 2608a 1635712i bk9: 2608a 1637612i bk10: 2688a 1635488i bk11: 2688a 1635145i bk12: 2672a 1631119i bk13: 2664a 1632474i bk14: 2624a 1625236i bk15: 2624a 1629302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928193
Row_Buffer_Locality_read = 0.936288
Row_Buffer_Locality_write = 0.923151
Bank_Level_Parallism = 1.658213
Bank_Level_Parallism_Col = 1.564439
Bank_Level_Parallism_Ready = 1.192202
write_to_read_ratio_blp_rw_average = 0.770209
GrpLevelPara = 1.376922 

BW Util details:
bwutil = 0.127629 
total_CMD = 1673508 
util_bw = 213588 
Wasted_Col = 182501 
Wasted_Row = 45631 
Idle = 1231788 

BW Util Bottlenecks: 
RCDc_limit = 22188 
RCDWRc_limit = 33696 
WTRc_limit = 23830 
RTWc_limit = 34974 
CCDLc_limit = 137957 
rwq = 0 
CCDLc_limit_alone = 132422 
WTRc_limit_alone = 20758 
RTWc_limit_alone = 32511 

Commands details: 
total_CMD = 1673508 
n_nop = 1448937 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 171932 
n_act = 7793 
n_pre = 7777 
n_ref = 0 
n_req = 108527 
total_req = 213588 

Dual Bus Interface Util: 
issued_total_row = 15570 
issued_total_col = 213588 
Row_Bus_Util =  0.009304 
CoL_Bus_Util = 0.127629 
Either_Row_CoL_Bus_Util = 0.134192 
Issued_on_Two_Bus_Simul_Util = 0.002741 
issued_two_Eff = 0.020426 
queue_avg = 1.253733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25373
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1338805 n_act=7904 n_pre=7888 n_ref_event=0 n_req=155448 n_rd=41650 n_rd_L2_A=0 n_write=0 n_wr_bk=281871 bw_util=0.1933
n_activity=770728 dram_eff=0.4198
bk0: 2560a 1633467i bk1: 2560a 1635571i bk2: 2560a 1455357i bk3: 2560a 1634956i bk4: 2560a 1635215i bk5: 2560a 1635958i bk6: 2560a 1634292i bk7: 2560a 1634831i bk8: 2608a 1634053i bk9: 2608a 1634052i bk10: 2682a 1633930i bk11: 2688a 1630755i bk12: 2672a 1629553i bk13: 2664a 1627659i bk14: 2624a 1623849i bk15: 2624a 1625267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949153
Row_Buffer_Locality_read = 0.934862
Row_Buffer_Locality_write = 0.954384
Bank_Level_Parallism = 1.492825
Bank_Level_Parallism_Col = 1.420506
Bank_Level_Parallism_Ready = 1.128746
write_to_read_ratio_blp_rw_average = 0.825378
GrpLevelPara = 1.287657 

BW Util details:
bwutil = 0.193319 
total_CMD = 1673508 
util_bw = 323521 
Wasted_Col = 294932 
Wasted_Row = 46602 
Idle = 1008453 

BW Util Bottlenecks: 
RCDc_limit = 22285 
RCDWRc_limit = 34218 
WTRc_limit = 45095 
RTWc_limit = 40879 
CCDLc_limit = 244837 
rwq = 0 
CCDLc_limit_alone = 235155 
WTRc_limit_alone = 38073 
RTWc_limit_alone = 38219 

Commands details: 
total_CMD = 1673508 
n_nop = 1338805 
Read = 41650 
Write = 0 
L2_Alloc = 0 
L2_WB = 281871 
n_act = 7904 
n_pre = 7888 
n_ref = 0 
n_req = 155448 
total_req = 323521 

Dual Bus Interface Util: 
issued_total_row = 15792 
issued_total_col = 323521 
Row_Bus_Util =  0.009436 
CoL_Bus_Util = 0.193319 
Either_Row_CoL_Bus_Util = 0.200001 
Issued_on_Two_Bus_Simul_Util = 0.002755 
issued_two_Eff = 0.013773 
queue_avg = 1.897482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89748
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1315115 n_act=7833 n_pre=7817 n_ref_event=0 n_req=162799 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=305574 bw_util=0.2075
n_activity=818386 dram_eff=0.4243
bk0: 2560a 1632742i bk1: 2560a 1633253i bk2: 2560a 1415711i bk3: 2560a 1635279i bk4: 2560a 1634330i bk5: 2560a 1635554i bk6: 2560a 1633545i bk7: 2560a 1633781i bk8: 2608a 1632829i bk9: 2608a 1631847i bk10: 2688a 1631757i bk11: 2688a 1633184i bk12: 2672a 1630022i bk13: 2664a 1629567i bk14: 2624a 1624232i bk15: 2624a 1625610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951885
Row_Buffer_Locality_read = 0.931414
Row_Buffer_Locality_write = 0.958925
Bank_Level_Parallism = 1.462563
Bank_Level_Parallism_Col = 1.396250
Bank_Level_Parallism_Ready = 1.111549
write_to_read_ratio_blp_rw_average = 0.825580
GrpLevelPara = 1.273789 

BW Util details:
bwutil = 0.207486 
total_CMD = 1673508 
util_bw = 347230 
Wasted_Col = 321584 
Wasted_Row = 46153 
Idle = 958541 

BW Util Bottlenecks: 
RCDc_limit = 23843 
RCDWRc_limit = 33102 
WTRc_limit = 51930 
RTWc_limit = 41015 
CCDLc_limit = 272057 
rwq = 0 
CCDLc_limit_alone = 260789 
WTRc_limit_alone = 43335 
RTWc_limit_alone = 38342 

Commands details: 
total_CMD = 1673508 
n_nop = 1315115 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 305574 
n_act = 7833 
n_pre = 7817 
n_ref = 0 
n_req = 162799 
total_req = 347230 

Dual Bus Interface Util: 
issued_total_row = 15650 
issued_total_col = 347230 
Row_Bus_Util =  0.009352 
CoL_Bus_Util = 0.207486 
Either_Row_CoL_Bus_Util = 0.214157 
Issued_on_Two_Bus_Simul_Util = 0.002681 
issued_two_Eff = 0.012520 
queue_avg = 2.159567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15957
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1311061 n_act=7732 n_pre=7716 n_ref_event=0 n_req=167301 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=309711 bw_util=0.21
n_activity=838719 dram_eff=0.4189
bk0: 2560a 1634780i bk1: 2560a 1635633i bk2: 2560a 1410769i bk3: 2560a 1636309i bk4: 2560a 1633326i bk5: 2560a 1633728i bk6: 2560a 1633986i bk7: 2560a 1634546i bk8: 2608a 1633850i bk9: 2608a 1635300i bk10: 2688a 1633060i bk11: 2688a 1633852i bk12: 2672a 1630301i bk13: 2664a 1630849i bk14: 2624a 1622387i bk15: 2624a 1626245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953784
Row_Buffer_Locality_read = 0.933407
Row_Buffer_Locality_write = 0.960540
Bank_Level_Parallism = 1.447880
Bank_Level_Parallism_Col = 1.381944
Bank_Level_Parallism_Ready = 1.110992
write_to_read_ratio_blp_rw_average = 0.832391
GrpLevelPara = 1.264213 

BW Util details:
bwutil = 0.209958 
total_CMD = 1673508 
util_bw = 351367 
Wasted_Col = 324724 
Wasted_Row = 45314 
Idle = 952103 

BW Util Bottlenecks: 
RCDc_limit = 23336 
RCDWRc_limit = 32819 
WTRc_limit = 48571 
RTWc_limit = 44457 
CCDLc_limit = 272790 
rwq = 0 
CCDLc_limit_alone = 261828 
WTRc_limit_alone = 40637 
RTWc_limit_alone = 41429 

Commands details: 
total_CMD = 1673508 
n_nop = 1311061 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 309711 
n_act = 7732 
n_pre = 7716 
n_ref = 0 
n_req = 167301 
total_req = 351367 

Dual Bus Interface Util: 
issued_total_row = 15448 
issued_total_col = 351367 
Row_Bus_Util =  0.009231 
CoL_Bus_Util = 0.209958 
Either_Row_CoL_Bus_Util = 0.216579 
Issued_on_Two_Bus_Simul_Util = 0.002610 
issued_two_Eff = 0.012051 
queue_avg = 2.140536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14054
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1311967 n_act=7479 n_pre=7463 n_ref_event=0 n_req=164166 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=309306 bw_util=0.2097
n_activity=821977 dram_eff=0.427
bk0: 2560a 1633474i bk1: 2560a 1635760i bk2: 2560a 1411170i bk3: 2560a 1635054i bk4: 2560a 1634651i bk5: 2560a 1634282i bk6: 2560a 1633244i bk7: 2560a 1635862i bk8: 2608a 1634284i bk9: 2608a 1635520i bk10: 2688a 1633311i bk11: 2688a 1634310i bk12: 2672a 1630704i bk13: 2664a 1629459i bk14: 2624a 1623800i bk15: 2624a 1625904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954442
Row_Buffer_Locality_read = 0.941161
Row_Buffer_Locality_write = 0.958958
Bank_Level_Parallism = 1.454103
Bank_Level_Parallism_Col = 1.389511
Bank_Level_Parallism_Ready = 1.106553
write_to_read_ratio_blp_rw_average = 0.832061
GrpLevelPara = 1.271747 

BW Util details:
bwutil = 0.209716 
total_CMD = 1673508 
util_bw = 350962 
Wasted_Col = 319638 
Wasted_Row = 44277 
Idle = 958631 

BW Util Bottlenecks: 
RCDc_limit = 20489 
RCDWRc_limit = 33289 
WTRc_limit = 50099 
RTWc_limit = 39825 
CCDLc_limit = 273742 
rwq = 0 
CCDLc_limit_alone = 262514 
WTRc_limit_alone = 41550 
RTWc_limit_alone = 37146 

Commands details: 
total_CMD = 1673508 
n_nop = 1311967 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 309306 
n_act = 7479 
n_pre = 7463 
n_ref = 0 
n_req = 164166 
total_req = 350962 

Dual Bus Interface Util: 
issued_total_row = 14942 
issued_total_col = 350962 
Row_Bus_Util =  0.008929 
CoL_Bus_Util = 0.209716 
Either_Row_CoL_Bus_Util = 0.216038 
Issued_on_Two_Bus_Simul_Util = 0.002607 
issued_two_Eff = 0.012068 
queue_avg = 2.223515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22352
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1673508 n_nop=1312292 n_act=7406 n_pre=7390 n_ref_event=0 n_req=166756 n_rd=41653 n_rd_L2_A=0 n_write=0 n_wr_bk=309258 bw_util=0.2097
n_activity=825774 dram_eff=0.4249
bk0: 2560a 1632277i bk1: 2560a 1636669i bk2: 2560a 1410545i bk3: 2560a 1636077i bk4: 2560a 1634843i bk5: 2560a 1635146i bk6: 2560a 1635029i bk7: 2560a 1635875i bk8: 2608a 1634443i bk9: 2608a 1634433i bk10: 2688a 1632989i bk11: 2688a 1635646i bk12: 2673a 1630210i bk13: 2664a 1629768i bk14: 2624a 1623958i bk15: 2620a 1628139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955588
Row_Buffer_Locality_read = 0.941973
Row_Buffer_Locality_write = 0.960121
Bank_Level_Parallism = 1.457886
Bank_Level_Parallism_Col = 1.387700
Bank_Level_Parallism_Ready = 1.108877
write_to_read_ratio_blp_rw_average = 0.834147
GrpLevelPara = 1.269690 

BW Util details:
bwutil = 0.209686 
total_CMD = 1673508 
util_bw = 350911 
Wasted_Col = 318717 
Wasted_Row = 41564 
Idle = 962316 

BW Util Bottlenecks: 
RCDc_limit = 19561 
RCDWRc_limit = 32819 
WTRc_limit = 49735 
RTWc_limit = 40520 
CCDLc_limit = 270960 
rwq = 0 
CCDLc_limit_alone = 260199 
WTRc_limit_alone = 41751 
RTWc_limit_alone = 37743 

Commands details: 
total_CMD = 1673508 
n_nop = 1312292 
Read = 41653 
Write = 0 
L2_Alloc = 0 
L2_WB = 309258 
n_act = 7406 
n_pre = 7390 
n_ref = 0 
n_req = 166756 
total_req = 350911 

Dual Bus Interface Util: 
issued_total_row = 14796 
issued_total_col = 350911 
Row_Bus_Util =  0.008841 
CoL_Bus_Util = 0.209686 
Either_Row_CoL_Bus_Util = 0.215844 
Issued_on_Two_Bus_Simul_Util = 0.002684 
issued_two_Eff = 0.012433 
queue_avg = 2.091756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09176

========= L2 cache stats =========
L2_cache_bank[0]: Access = 245558, Miss = 91518, Miss_rate = 0.373, Pending_hits = 92, Reservation_fails = 5161
L2_cache_bank[1]: Access = 271696, Miss = 104556, Miss_rate = 0.385, Pending_hits = 124, Reservation_fails = 7616
L2_cache_bank[2]: Access = 271694, Miss = 104578, Miss_rate = 0.385, Pending_hits = 90, Reservation_fails = 1462
L2_cache_bank[3]: Access = 282913, Miss = 110172, Miss_rate = 0.389, Pending_hits = 103, Reservation_fails = 4566
L2_cache_bank[4]: Access = 282914, Miss = 110191, Miss_rate = 0.389, Pending_hits = 106, Reservation_fails = 2553
L2_cache_bank[5]: Access = 271696, Miss = 104569, Miss_rate = 0.385, Pending_hits = 106, Reservation_fails = 3098
L2_cache_bank[6]: Access = 271696, Miss = 104567, Miss_rate = 0.385, Pending_hits = 96, Reservation_fails = 5023
L2_cache_bank[7]: Access = 282912, Miss = 110173, Miss_rate = 0.389, Pending_hits = 91, Reservation_fails = 3435
L2_cache_bank[8]: Access = 282914, Miss = 110168, Miss_rate = 0.389, Pending_hits = 91, Reservation_fails = 6119
L2_cache_bank[9]: Access = 271696, Miss = 104566, Miss_rate = 0.385, Pending_hits = 109, Reservation_fails = 5787
L2_cache_bank[10]: Access = 271694, Miss = 104554, Miss_rate = 0.385, Pending_hits = 91, Reservation_fails = 6179
L2_cache_bank[11]: Access = 282898, Miss = 110164, Miss_rate = 0.389, Pending_hits = 109, Reservation_fails = 4376
L2_cache_bank[12]: Access = 282914, Miss = 110174, Miss_rate = 0.389, Pending_hits = 103, Reservation_fails = 5449
L2_cache_bank[13]: Access = 271632, Miss = 104526, Miss_rate = 0.385, Pending_hits = 92, Reservation_fails = 5505
L2_cache_bank[14]: Access = 271696, Miss = 104568, Miss_rate = 0.385, Pending_hits = 97, Reservation_fails = 7292
L2_cache_bank[15]: Access = 282844, Miss = 110124, Miss_rate = 0.389, Pending_hits = 96, Reservation_fails = 6264
L2_cache_bank[16]: Access = 282914, Miss = 110173, Miss_rate = 0.389, Pending_hits = 111, Reservation_fails = 8260
L2_cache_bank[17]: Access = 271632, Miss = 104530, Miss_rate = 0.385, Pending_hits = 96, Reservation_fails = 5663
L2_cache_bank[18]: Access = 271696, Miss = 104558, Miss_rate = 0.385, Pending_hits = 107, Reservation_fails = 7994
L2_cache_bank[19]: Access = 282844, Miss = 110144, Miss_rate = 0.389, Pending_hits = 89, Reservation_fails = 4842
L2_cache_bank[20]: Access = 282898, Miss = 110163, Miss_rate = 0.389, Pending_hits = 94, Reservation_fails = 7247
L2_cache_bank[21]: Access = 271632, Miss = 104540, Miss_rate = 0.385, Pending_hits = 99, Reservation_fails = 5435
L2_cache_bank[22]: Access = 271630, Miss = 104532, Miss_rate = 0.385, Pending_hits = 83, Reservation_fails = 4996
L2_cache_bank[23]: Access = 142951, Miss = 40180, Miss_rate = 0.281, Pending_hits = 97, Reservation_fails = 6295
L2_cache_bank[24]: Access = 282846, Miss = 110141, Miss_rate = 0.389, Pending_hits = 92, Reservation_fails = 6655
L2_cache_bank[25]: Access = 105680, Miss = 21553, Miss_rate = 0.204, Pending_hits = 78, Reservation_fails = 4120
L2_cache_bank[26]: Access = 271631, Miss = 104532, Miss_rate = 0.385, Pending_hits = 90, Reservation_fails = 6073
L2_cache_bank[27]: Access = 105678, Miss = 21543, Miss_rate = 0.204, Pending_hits = 68, Reservation_fails = 2957
L2_cache_bank[28]: Access = 282846, Miss = 110134, Miss_rate = 0.389, Pending_hits = 92, Reservation_fails = 5506
L2_cache_bank[29]: Access = 105680, Miss = 21555, Miss_rate = 0.204, Pending_hits = 86, Reservation_fails = 4015
L2_cache_bank[30]: Access = 271632, Miss = 104524, Miss_rate = 0.385, Pending_hits = 85, Reservation_fails = 4071
L2_cache_bank[31]: Access = 105679, Miss = 21544, Miss_rate = 0.204, Pending_hits = 95, Reservation_fails = 7238
L2_cache_bank[32]: Access = 142950, Miss = 40185, Miss_rate = 0.281, Pending_hits = 76, Reservation_fails = 4076
L2_cache_bank[33]: Access = 105680, Miss = 21556, Miss_rate = 0.204, Pending_hits = 87, Reservation_fails = 7262
L2_cache_bank[34]: Access = 105679, Miss = 21542, Miss_rate = 0.204, Pending_hits = 69, Reservation_fails = 1615
L2_cache_bank[35]: Access = 105680, Miss = 21548, Miss_rate = 0.204, Pending_hits = 84, Reservation_fails = 2374
L2_cache_bank[36]: Access = 105679, Miss = 21557, Miss_rate = 0.204, Pending_hits = 67, Reservation_fails = 1987
L2_cache_bank[37]: Access = 105680, Miss = 21551, Miss_rate = 0.204, Pending_hits = 77, Reservation_fails = 3561
L2_cache_bank[38]: Access = 105680, Miss = 21555, Miss_rate = 0.204, Pending_hits = 77, Reservation_fails = 5307
L2_cache_bank[39]: Access = 105680, Miss = 21544, Miss_rate = 0.204, Pending_hits = 77, Reservation_fails = 6647
L2_cache_bank[40]: Access = 105680, Miss = 21549, Miss_rate = 0.204, Pending_hits = 70, Reservation_fails = 4832
L2_cache_bank[41]: Access = 105679, Miss = 21556, Miss_rate = 0.204, Pending_hits = 75, Reservation_fails = 3487
L2_cache_bank[42]: Access = 105680, Miss = 21543, Miss_rate = 0.204, Pending_hits = 76, Reservation_fails = 2157
L2_cache_bank[43]: Access = 105680, Miss = 21552, Miss_rate = 0.204, Pending_hits = 84, Reservation_fails = 2288
L2_cache_bank[44]: Access = 105678, Miss = 21542, Miss_rate = 0.204, Pending_hits = 80, Reservation_fails = 2172
L2_cache_bank[45]: Access = 105650, Miss = 21551, Miss_rate = 0.204, Pending_hits = 91, Reservation_fails = 2619
L2_cache_bank[46]: Access = 105680, Miss = 21550, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 3774
L2_cache_bank[47]: Access = 105792, Miss = 21615, Miss_rate = 0.204, Pending_hits = 87, Reservation_fails = 2337
L2_cache_bank[48]: Access = 105680, Miss = 21558, Miss_rate = 0.204, Pending_hits = 70, Reservation_fails = 1776
L2_cache_bank[49]: Access = 105791, Miss = 21600, Miss_rate = 0.204, Pending_hits = 92, Reservation_fails = 1824
L2_cache_bank[50]: Access = 105680, Miss = 21553, Miss_rate = 0.204, Pending_hits = 83, Reservation_fails = 7258
L2_cache_bank[51]: Access = 105791, Miss = 21608, Miss_rate = 0.204, Pending_hits = 99, Reservation_fails = 4235
L2_cache_bank[52]: Access = 105680, Miss = 21549, Miss_rate = 0.204, Pending_hits = 102, Reservation_fails = 4972
L2_cache_bank[53]: Access = 105791, Miss = 21616, Miss_rate = 0.204, Pending_hits = 79, Reservation_fails = 2664
L2_cache_bank[54]: Access = 245607, Miss = 91531, Miss_rate = 0.373, Pending_hits = 106, Reservation_fails = 2026
L2_cache_bank[55]: Access = 105792, Miss = 21626, Miss_rate = 0.204, Pending_hits = 104, Reservation_fails = 2069
L2_cache_bank[56]: Access = 271695, Miss = 104565, Miss_rate = 0.385, Pending_hits = 85, Reservation_fails = 2498
L2_cache_bank[57]: Access = 105792, Miss = 21611, Miss_rate = 0.204, Pending_hits = 92, Reservation_fails = 2742
L2_cache_bank[58]: Access = 282914, Miss = 110172, Miss_rate = 0.389, Pending_hits = 86, Reservation_fails = 2750
L2_cache_bank[59]: Access = 105791, Miss = 21615, Miss_rate = 0.204, Pending_hits = 86, Reservation_fails = 2151
L2_cache_bank[60]: Access = 271696, Miss = 104557, Miss_rate = 0.385, Pending_hits = 109, Reservation_fails = 6429
L2_cache_bank[61]: Access = 105792, Miss = 21615, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 3132
L2_cache_bank[62]: Access = 282914, Miss = 110174, Miss_rate = 0.389, Pending_hits = 81, Reservation_fails = 7608
L2_cache_bank[63]: Access = 105695, Miss = 21579, Miss_rate = 0.204, Pending_hits = 80, Reservation_fails = 3554
L2_total_cache_accesses = 12255564
L2_total_cache_misses = 4125539
L2_total_cache_miss_rate = 0.3366
L2_total_cache_pending_hits = 5775
L2_total_cache_reservation_fails = 285435
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30497
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 285435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 999867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8093753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2082
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2790301
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10886136
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 181242
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 104193
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=33669580
icnt_total_pkts_simt_to_mem=33669580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 33669580
Req_Network_cycles = 2228720
Req_Network_injected_packets_per_cycle =      15.1071 
Req_Network_conflicts_per_cycle =      59.5585
Req_Network_conflicts_per_cycle_util =      60.8161
Req_Bank_Level_Parallism =      15.4261
Req_Network_in_buffer_full_per_cycle =      34.2893
Req_Network_in_buffer_avg_util =     396.5961
Req_Network_out_buffer_full_per_cycle =       1.3002
Req_Network_out_buffer_avg_util =     117.4263

Reply_Network_injected_packets_num = 33669580
Reply_Network_cycles = 2228720
Reply_Network_injected_packets_per_cycle =       15.1071
Reply_Network_conflicts_per_cycle =        6.6902
Reply_Network_conflicts_per_cycle_util =       6.8408
Reply_Bank_Level_Parallism =      15.4474
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8101
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1888
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 19 min, 55 sec (19195 sec)
gpgpu_simulation_rate = 197370 (inst/sec)
gpgpu_simulation_rate = 116 (cycle/sec)
gpgpu_silicon_slowdown = 9758620x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
