                   SYNTHESIS REPORT
====================Information====================
commit date: Sat_Jan_8_19:23:27_2022_-0800
top_name: ysyx_210746
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
355752.1  355752.1  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
33713  33713  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210746
Date   : Sun Jan  9 16:05:17 2022
****************************************
    
Number of ports:                        11875
Number of nets:                         44937
Number of cells:                        33959
Number of combinational cells:          28094
Number of sequential cells:              5619
Number of macros/black boxes:               0
Number of buf/inv:                       4014
Number of references:                      45
Combinational area:             212076.304101
Buf/Inv area:                    18496.379148
Noncombinational area:          143675.747200
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                355752.051301
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------
ysyx_210746                       355752.0513    100.0    1678.3104    1779.1704  0.0000  ysyx_210746
Id_stage                            1658.1384      0.5    1658.1384       0.0000  0.0000  ysyx_210746_id_stage_0
If_stage                            5459.8881      1.5    2189.3344    3270.5537  0.0000  ysyx_210746_if_stage_0
Regfile                            99083.5208     27.9   48389.9382   50693.5825  0.0000  ysyx_210746_reg_file_0
u_Csr_data_mux                     12077.6488      3.4   12077.6488       0.0000  0.0000  ysyx_210746_csr_data_mux_0
u_Pause_gen                          180.2032      0.1      77.9984     102.2048  0.0000  ysyx_210746_pause_gen_0
u_axi_ctrl                          7575.2585      2.1    3979.2632    3423.8609  0.0000  ysyx_210746_axi_ctrl_0
u_axi_ctrl/u_axi_size_ctrl           172.1344      0.0     172.1344       0.0000  0.0000  ysyx_210746_axi_size_ctrl_0
u_bubble_gen                         199.0304      0.1     199.0304       0.0000  0.0000  ysyx_210746_bubble_gen_0
u_clint                            13098.3521      3.7    8192.5216    4905.8306  0.0000  ysyx_210746_clint_0
u_continuous                          49.7576      0.0      24.2064      25.5512  0.0000  ysyx_210746_continuous_0
u_csr_exe_bypass                    1040.8752      0.3    1040.8752       0.0000  0.0000  ysyx_210746_csr_exe_bypass_0
u_csr_exe_data_mux                  3037.9032      0.9    3037.9032       0.0000  0.0000  ysyx_210746_csr_exe_data_mux_0
u_csr_exe_stage                     5043.0000      1.4    5043.0000       0.0000  0.0000  ysyx_210746_csr_exe_stage_0
u_csr_reg                          30951.9172      8.7   16183.3231   14768.5941  0.0000  ysyx_210746_csr_reg_0
u_dmem_ctrl                         3168.3489      0.9    1456.4184    1711.9305  0.0000  ysyx_210746_dmem_ctrl_0
u_dmem_rdata_mux                    1451.0392      0.4    1451.0392       0.0000  0.0000  ysyx_210746_dmem_rdata_mux_0
u_dmem_wdata_mux                    1265.4568      0.4    1265.4568       0.0000  0.0000  ysyx_210746_dmem_wdata_mux_0
u_exe_mem_reg                      20903.5717      5.9    6850.4112   14053.1605  0.0000  ysyx_210746_exe_mem_reg_0
u_exe_op2_mux                        988.4280      0.3     988.4280       0.0000  0.0000  ysyx_210746_exe_op2_mux_0
u_exe_stage                        30688.3359      8.6   30688.3359       0.0000  0.0000  ysyx_210746_exe_stage_0
u_id_exe_reg                       21155.0493      5.9    6896.1344   14258.9149  0.0000  ysyx_210746_id_exe_reg_0
u_if_addr_data_bypass                758.4672      0.2     758.4672       0.0000  0.0000  ysyx_210746_if_addr_data_bypass_0
u_if_addr_gen                      18265.0736      5.1   16620.3831    1644.6904  0.0000  ysyx_210746_if_addr_gen_0
u_if_addr_rdata_mux                 6602.9680      1.9    6602.9680       0.0000  0.0000  ysyx_210746_if_addr_rdata_mux_0
u_if_id_reg                         3870.3345      1.1    1366.3168    2504.0177  0.0000  ysyx_210746_if_id_reg_0
u_intr_excp_hold                      40.3440      0.0      14.7928      25.5512  0.0000  ysyx_210746_intr_excp_hold_0
u_ld_data_mux                        874.1200      0.2     874.1200       0.0000  0.0000  ysyx_210746_ld_data_mux_0
u_mem_wb_reg                       20786.5741      5.8    6784.5160   14002.0581  0.0000  ysyx_210746_mem_wb_reg_0
u_record_commit_pc                 40756.8541     11.5   24250.7783   16506.0758  0.0000  ysyx_210746_record_commit_pc_0
u_reg_wdata_mux                     1264.1120      0.4    1264.1120       0.0000  0.0000  ysyx_210746_reg_wdata_mux_0
--------------------------------  -----------  -------  -----------  -----------  ------  ---------------------------------
Total                                                   212076.3041  143675.7472  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210746
Date   : Sun Jan  9 16:05:14 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_id_exe_reg/exe_inst_type_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_62_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_inst_type_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_inst_type_reg_1_/Q (LVT_DQHDV2)      0.1136    0.2635     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (net)           4                 0.0000     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (ysyx_210746_id_exe_reg_0)        0.0000     0.2635 f
  exe_inst_type[1] (net)                                          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (ysyx_210746_exe_op2_mux_0)          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (net)                                0.0000     0.2635 f
  u_exe_op2_mux/U36/I (LVT_INHDV2)                      0.1136    0.0000     0.2635 f
  u_exe_op2_mux/U36/ZN (LVT_INHDV2)                     0.1069    0.0846     0.3481 r
  u_exe_op2_mux/n4 (net)                        1                 0.0000     0.3481 r
  u_exe_op2_mux/U35/A1 (LVT_NAND3HDV8)                  0.1069    0.0000     0.3481 r
  u_exe_op2_mux/U35/ZN (LVT_NAND3HDV8)                  0.1408    0.1033     0.4514 f
  u_exe_op2_mux/n20 (net)                       7                 0.0000     0.4514 f
  u_exe_op2_mux/U65/B1 (LVT_OAI22HDV1)                  0.1408    0.0000     0.4514 f
  u_exe_op2_mux/U65/ZN (LVT_OAI22HDV1)                  0.2820    0.1820     0.6334 r
  u_exe_op2_mux/op2[4] (net)                    1                 0.0000     0.6334 r
  u_exe_op2_mux/op2[4] (ysyx_210746_exe_op2_mux_0)                0.0000     0.6334 r
  op2[4] (net)                                                    0.0000     0.6334 r
  u_exe_stage/op2[4] (ysyx_210746_exe_stage_0)                    0.0000     0.6334 r
  u_exe_stage/op2[4] (net)                                        0.0000     0.6334 r
  u_exe_stage/U512/I (LVT_INHDV4)                       0.2820    0.0000     0.6334 r
  u_exe_stage/U512/ZN (LVT_INHDV4)                      0.1509    0.1293     0.7627 f
  u_exe_stage/n348 (net)                        6                 0.0000     0.7627 f
  u_exe_stage/U1002/I (LVT_INHDV8)                      0.1509    0.0000     0.7627 f
  u_exe_stage/U1002/ZN (LVT_INHDV8)                     0.2283    0.1661     0.9288 r
  u_exe_stage/n3193 (net)                      31                 0.0000     0.9288 r
  u_exe_stage/U736/A1 (LVT_NAND2HDV1)                   0.2283    0.0000     0.9288 r
  u_exe_stage/U736/ZN (LVT_NAND2HDV1)                   0.1405    0.1089     1.0377 f
  u_exe_stage/n1712 (net)                       3                 0.0000     1.0377 f
  u_exe_stage/U738/A1 (LVT_OAI21HDV1)                   0.1405    0.0000     1.0377 f
  u_exe_stage/U738/ZN (LVT_OAI21HDV1)                   0.2456    0.1742     1.2119 r
  u_exe_stage/n1856 (net)                       3                 0.0000     1.2119 r
  u_exe_stage/U742/A2 (LVT_AOI21HDV1)                   0.2456    0.0000     1.2119 r
  u_exe_stage/U742/ZN (LVT_AOI21HDV1)                   0.1109    0.0956     1.3075 f
  u_exe_stage/n168 (net)                        1                 0.0000     1.3075 f
  u_exe_stage/U743/B (LVT_OAI21HDV2)                    0.1109    0.0000     1.3075 f
  u_exe_stage/U743/ZN (LVT_OAI21HDV2)                   0.2170    0.0827     1.3901 r
  u_exe_stage/n2046 (net)                       2                 0.0000     1.3901 r
  u_exe_stage/U759/A2 (LVT_AOI21HDV4)                   0.2170    0.0000     1.3901 r
  u_exe_stage/U759/ZN (LVT_AOI21HDV4)                   0.2082    0.1665     1.5567 f
  u_exe_stage/n3285 (net)                      17                 0.0000     1.5567 f
  u_exe_stage/U814/A1 (LVT_OAI21HDV4)                   0.2082    0.0000     1.5567 f
  u_exe_stage/U814/ZN (LVT_OAI21HDV4)                   0.1626    0.1362     1.6929 r
  u_exe_stage/n497 (net)                        2                 0.0000     1.6929 r
  u_exe_stage/U815/I (LVT_INHDV2)                       0.1626    0.0000     1.6929 r
  u_exe_stage/U815/ZN (LVT_INHDV2)                      0.1022    0.0902     1.7831 f
  u_exe_stage/n3483 (net)                       6                 0.0000     1.7831 f
  u_exe_stage/U2171/A1 (LVT_OAI21HDV2)                  0.1022    0.0000     1.7831 f
  u_exe_stage/U2171/ZN (LVT_OAI21HDV2)                  0.1574    0.1159     1.8990 r
  u_exe_stage/n1199 (net)                       2                 0.0000     1.8990 r
  u_exe_stage/U2172/I (LVT_INHDV1)                      0.1574    0.0000     1.8990 r
  u_exe_stage/U2172/ZN (LVT_INHDV1)                     0.0971    0.0843     1.9833 f
  u_exe_stage/n4182 (net)                       4                 0.0000     1.9833 f
  u_exe_stage/U4376/A1 (LVT_OAI21HDV1)                  0.0971    0.0000     1.9833 f
  u_exe_stage/U4376/ZN (LVT_OAI21HDV1)                  0.2145    0.1466     2.1299 r
  u_exe_stage/n4135 (net)                       2                 0.0000     2.1299 r
  u_exe_stage/U4412/A1 (LVT_AOI21HDV1)                  0.2145    0.0000     2.1299 r
  u_exe_stage/U4412/ZN (LVT_AOI21HDV1)                  0.1145    0.0998     2.2297 f
  u_exe_stage/n4137 (net)                       1                 0.0000     2.2297 f
  u_exe_stage/U4413/A1 (LVT_XOR2HDV1)                   0.1145    0.0000     2.2297 f
  u_exe_stage/U4413/Z (LVT_XOR2HDV1)                    0.0779    0.1676     2.3973 f
  u_exe_stage/n4138 (net)                       1                 0.0000     2.3973 f
  u_exe_stage/U4414/A1 (LVT_NAND2HDV1)                  0.0779    0.0000     2.3973 f
  u_exe_stage/U4414/ZN (LVT_NAND2HDV1)                  0.0986    0.0500     2.4473 r
  u_exe_stage/n4153 (net)                       1                 0.0000     2.4473 r
  u_exe_stage/U4422/A1 (LVT_NAND4HDV1)                  0.0986    0.0000     2.4473 r
  u_exe_stage/U4422/ZN (LVT_NAND4HDV1)                  0.1454    0.0954     2.5427 f
  u_exe_stage/n4154 (net)                       1                 0.0000     2.5427 f
  u_exe_stage/U1646/B (LVT_AOI21HDV1)                   0.1454    0.0000     2.5427 f
  u_exe_stage/U1646/ZN (LVT_AOI21HDV1)                  0.1529    0.1159     2.6586 r
  u_exe_stage/n4174 (net)                       1                 0.0000     2.6586 r
  u_exe_stage/U4433/A1 (LVT_OAI211HDV2)                 0.1529    0.0000     2.6586 r
  u_exe_stage/U4433/ZN (LVT_OAI211HDV2)                 0.1566    0.1165     2.7752 f
  u_exe_stage/exe_data_o[51] (net)              3                 0.0000     2.7752 f
  u_exe_stage/exe_data_o[51] (ysyx_210746_exe_stage_0)            0.0000     2.7752 f
  exe_data[51] (net)                                              0.0000     2.7752 f
  u_if_addr_rdata_mux/exe_data[51] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.7752 f
  u_if_addr_rdata_mux/exe_data[51] (net)                          0.0000     2.7752 f
  u_if_addr_rdata_mux/U128/A1 (LVT_NAND2HDV1)           0.1566    0.0000     2.7752 f
  u_if_addr_rdata_mux/U128/ZN (LVT_NAND2HDV1)           0.1205    0.0893     2.8645 r
  u_if_addr_rdata_mux/n747 (net)                1                 0.0000     2.8645 r
  u_if_addr_rdata_mux/U244/B (LVT_OAI211HDV4)           0.1205    0.0000     2.8645 r
  u_if_addr_rdata_mux/U244/ZN (LVT_OAI211HDV4)          0.1853    0.1245     2.9890 f
  u_if_addr_rdata_mux/r_data1_o[51] (net)       9                 0.0000     2.9890 f
  u_if_addr_rdata_mux/r_data1_o[51] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.9890 f
  r_data1_o[51] (net)                                             0.0000     2.9890 f
  u_if_addr_gen/r_data1[51] (ysyx_210746_if_addr_gen_0)           0.0000     2.9890 f
  u_if_addr_gen/r_data1[51] (net)                                 0.0000     2.9890 f
  u_if_addr_gen/U810/A2 (LVT_AND2HDV1)                  0.1853    0.0000     2.9890 f
  u_if_addr_gen/U810/Z (LVT_AND2HDV1)                   0.0675    0.1798     3.1688 f
  u_if_addr_gen/n276 (net)                      2                 0.0000     3.1688 f
  u_if_addr_gen/U924/A1 (LVT_OAI22HDV1)                 0.0675    0.0000     3.1688 f
  u_if_addr_gen/U924/ZN (LVT_OAI22HDV1)                 0.2103    0.0857     3.2545 r
  u_if_addr_gen/n512 (net)                      1                 0.0000     3.2545 r
  u_if_addr_gen/U925/B1 (LVT_AOI22HDV1)                 0.2103    0.0000     3.2545 r
  u_if_addr_gen/U925/ZN (LVT_AOI22HDV1)                 0.1750    0.0827     3.3372 f
  u_if_addr_gen/n514 (net)                      1                 0.0000     3.3372 f
  u_if_addr_gen/U926/A1 (LVT_OAI22HDV2)                 0.1750    0.0000     3.3372 f
  u_if_addr_gen/U926/ZN (LVT_OAI22HDV2)                 0.2181    0.1036     3.4408 r
  u_if_addr_gen/n515 (net)                      1                 0.0000     3.4408 r
  u_if_addr_gen/U927/B1 (LVT_AOI22HDV2)                 0.2181    0.0000     3.4408 r
  u_if_addr_gen/U927/ZN (LVT_AOI22HDV2)                 0.1643    0.0734     3.5142 f
  u_if_addr_gen/n516 (net)                      1                 0.0000     3.5142 f
  u_if_addr_gen/U928/A1 (LVT_OAI22HDV2)                 0.1643    0.0000     3.5142 f
  u_if_addr_gen/U928/ZN (LVT_OAI22HDV2)                 0.2093    0.0953     3.6095 r
  u_if_addr_gen/n517 (net)                      1                 0.0000     3.6095 r
  u_if_addr_gen/U24/B1 (LVT_AOI22HDV1)                  0.2093    0.0000     3.6095 r
  u_if_addr_gen/U24/ZN (LVT_AOI22HDV1)                  0.1759    0.0834     3.6929 f
  u_if_addr_gen/n519 (net)                      1                 0.0000     3.6929 f
  u_if_addr_gen/U929/B2 (LVT_AOI22HDV2)                 0.1759    0.0000     3.6929 f
  u_if_addr_gen/U929/ZN (LVT_AOI22HDV2)                 0.1565    0.1278     3.8207 r
  u_if_addr_gen/n523 (net)                      1                 0.0000     3.8207 r
  u_if_addr_gen/U930/A1 (LVT_OAI22HDV2)                 0.1565    0.0000     3.8207 r
  u_if_addr_gen/U930/ZN (LVT_OAI22HDV2)                 0.1168    0.0766     3.8973 f
  u_if_addr_gen/n525 (net)                      1                 0.0000     3.8973 f
  u_if_addr_gen/U931/B1 (LVT_AOI22HDV2)                 0.1168    0.0000     3.8973 f
  u_if_addr_gen/U931/ZN (LVT_AOI22HDV2)                 0.1695    0.0979     3.9952 r
  u_if_addr_gen/n527 (net)                      1                 0.0000     3.9952 r
  u_if_addr_gen/U932/A1 (LVT_OAI22HDV2)                 0.1695    0.0000     3.9952 r
  u_if_addr_gen/U932/ZN (LVT_OAI22HDV2)                 0.1106    0.0800     4.0752 f
  u_if_addr_gen/n529 (net)                      1                 0.0000     4.0752 f
  u_if_addr_gen/U933/A1 (LVT_NAND2HDV2)                 0.1106    0.0000     4.0752 f
  u_if_addr_gen/U933/ZN (LVT_NAND2HDV2)                 0.0606    0.0526     4.1278 r
  u_if_addr_gen/n531 (net)                      1                 0.0000     4.1278 r
  u_if_addr_gen/U934/A1 (LVT_NAND2HDV2)                 0.0606    0.0000     4.1278 r
  u_if_addr_gen/U934/ZN (LVT_NAND2HDV2)                 0.0803    0.0589     4.1867 f
  u_if_addr_gen/n533 (net)                      1                 0.0000     4.1867 f
  u_if_addr_gen/U935/A1 (LVT_NAND2HDV4)                 0.0803    0.0000     4.1867 f
  u_if_addr_gen/U935/ZN (LVT_NAND2HDV4)                 0.0914    0.0597     4.2464 r
  u_if_addr_gen/n1053 (net)                     2                 0.0000     4.2464 r
  u_if_addr_gen/U1613/A1 (LVT_NAND2HDV4)                0.0914    0.0000     4.2464 r
  u_if_addr_gen/U1613/ZN (LVT_NAND2HDV4)                0.0612    0.0505     4.2969 f
  u_if_addr_gen/n1086 (net)                     1                 0.0000     4.2969 f
  u_if_addr_gen/U1622/A1 (LVT_NAND3HDV4)                0.0612    0.0000     4.2969 f
  u_if_addr_gen/U1622/ZN (LVT_NAND3HDV4)                0.1096    0.0682     4.3651 r
  u_if_addr_gen/jump_success (net)              3                 0.0000     4.3651 r
  u_if_addr_gen/jump_success (ysyx_210746_if_addr_gen_0)          0.0000     4.3651 r
  jump_success (net)                                              0.0000     4.3651 r
  u_record_commit_pc/jump_success (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.3651 r
  u_record_commit_pc/jump_success (net)                           0.0000     4.3651 r
  u_record_commit_pc/U611/A1 (LVT_NOR2HDV8)             0.1096    0.0000     4.3651 r
  u_record_commit_pc/U611/ZN (LVT_NOR2HDV8)             0.0915    0.0606     4.4257 f
  u_record_commit_pc/n876 (net)                 7                 0.0000     4.4257 f
  u_record_commit_pc/U30/I (LVT_BUFHDV6)                0.0915    0.0000     4.4257 f
  u_record_commit_pc/U30/Z (LVT_BUFHDV6)                0.0448    0.1037     4.5294 f
  u_record_commit_pc/n881 (net)                 2                 0.0000     4.5294 f
  u_record_commit_pc/U110/A1 (LVT_NOR2HDV8)             0.0448    0.0000     4.5294 f
  u_record_commit_pc/U110/ZN (LVT_NOR2HDV8)             0.1269    0.0724     4.6018 r
  u_record_commit_pc/n2486 (net)                5                 0.0000     4.6018 r
  u_record_commit_pc/U797/I (LVT_BUFHDV8)               0.1269    0.0000     4.6018 r
  u_record_commit_pc/U797/Z (LVT_BUFHDV8)               0.0856    0.1148     4.7166 r
  u_record_commit_pc/n895 (net)                12                 0.0000     4.7166 r
  u_record_commit_pc/U18/I (LVT_BUFHDV12)               0.0856    0.0000     4.7166 r
  u_record_commit_pc/U18/Z (LVT_BUFHDV12)               0.0685    0.0997     4.8163 r
  u_record_commit_pc/n2755 (net)               18                 0.0000     4.8163 r
  u_record_commit_pc/U210/A1 (LVT_AOI22HDV1)            0.0685    0.0000     4.8163 r
  u_record_commit_pc/U210/ZN (LVT_AOI22HDV1)            0.1129    0.0798     4.8961 f
  u_record_commit_pc/n396 (net)                 1                 0.0000     4.8961 f
  u_record_commit_pc/U185/A1 (LVT_NAND3HDV1)            0.1129    0.0000     4.8961 f
  u_record_commit_pc/U185/ZN (LVT_NAND3HDV1)            0.1225    0.0839     4.9800 r
  u_record_commit_pc/intr_pc[9] (net)           2                 0.0000     4.9800 r
  u_record_commit_pc/intr_pc[9] (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.9800 r
  intr_pc[9] (net)                                                0.0000     4.9800 r
  u_csr_reg/intr_pc[9] (ysyx_210746_csr_reg_0)                    0.0000     4.9800 r
  u_csr_reg/intr_pc[9] (net)                                      0.0000     4.9800 r
  u_csr_reg/U2028/A1 (LVT_NAND2HDV2)                    0.1225    0.0000     4.9800 r
  u_csr_reg/U2028/ZN (LVT_NAND2HDV2)                    0.1042    0.0560     5.0360 f
  u_csr_reg/n1603 (net)                         1                 0.0000     5.0360 f
  u_csr_reg/U60/A1 (LVT_NAND2HDV2)                      0.1042    0.0000     5.0360 f
  u_csr_reg/U60/ZN (LVT_NAND2HDV2)                      0.1067    0.0670     5.1031 r
  u_csr_reg/mepc_r_o[9] (net)                   3                 0.0000     5.1031 r
  u_csr_reg/mepc_r_o[9] (ysyx_210746_csr_reg_0)                   0.0000     5.1031 r
  mepc_r[9] (net)                                                 0.0000     5.1031 r
  u_if_addr_gen/mepc_r[9] (ysyx_210746_if_addr_gen_0)             0.0000     5.1031 r
  u_if_addr_gen/mepc_r[9] (net)                                   0.0000     5.1031 r
  u_if_addr_gen/U110/A1 (LVT_NAND2HDV2)                 0.1067    0.0000     5.1031 r
  u_if_addr_gen/U110/ZN (LVT_NAND2HDV2)                 0.1136    0.0678     5.1709 f
  u_if_addr_gen/n1186 (net)                     1                 0.0000     5.1709 f
  u_if_addr_gen/U1690/A1 (LVT_NAND2HDV4)                0.1136    0.0000     5.1709 f
  u_if_addr_gen/U1690/ZN (LVT_NAND2HDV4)                0.0997    0.0717     5.2425 r
  u_if_addr_gen/if_addr_o[9] (net)              6                 0.0000     5.2425 r
  u_if_addr_gen/U5/A1 (LVT_NAND2HDV2)                   0.0997    0.0000     5.2425 r
  u_if_addr_gen/U5/ZN (LVT_NAND2HDV2)                   0.0685    0.0614     5.3039 f
  u_if_addr_gen/n1853 (net)                     2                 0.0000     5.3039 f
  u_if_addr_gen/U2084/I (LVT_INHDV1)                    0.0685    0.0000     5.3039 f
  u_if_addr_gen/U2084/ZN (LVT_INHDV1)                   0.0554    0.0495     5.3535 r
  u_if_addr_gen/n1854 (net)                     1                 0.0000     5.3535 r
  u_if_addr_gen/U2085/A1 (LVT_NAND2HDV2)                0.0554    0.0000     5.3535 r
  u_if_addr_gen/U2085/ZN (LVT_NAND2HDV2)                0.1445    0.0983     5.4518 f
  u_if_addr_gen/n2037 (net)                     2                 0.0000     5.4518 f
  u_if_addr_gen/U2218/A2 (LVT_NOR2HDV2)                 0.1445    0.0000     5.4518 f
  u_if_addr_gen/U2218/ZN (LVT_NOR2HDV2)                 0.1050    0.0863     5.5380 r
  u_if_addr_gen/n2042 (net)                     1                 0.0000     5.5380 r
  u_if_addr_gen/U2219/A1 (LVT_AND3HDV4)                 0.1050    0.0000     5.5380 r
  u_if_addr_gen/U2219/Z (LVT_AND3HDV4)                  0.0567    0.1312     5.6692 r
  u_if_addr_gen/n2045 (net)                     1                 0.0000     5.6692 r
  u_if_addr_gen/U94/A1 (LVT_NAND2HDV4)                  0.0567    0.0000     5.6692 r
  u_if_addr_gen/U94/ZN (LVT_NAND2HDV4)                  0.0880    0.0685     5.7378 f
  u_if_addr_gen/n2257 (net)                     4                 0.0000     5.7378 f
  u_if_addr_gen/U193/A1 (LVT_NOR2HDV4)                  0.0880    0.0000     5.7378 f
  u_if_addr_gen/U193/ZN (LVT_NOR2HDV4)                  0.1017    0.0706     5.8084 r
  u_if_addr_gen/n2267 (net)                     1                 0.0000     5.8084 r
  u_if_addr_gen/U2343/I (LVT_BUFHDV8)                   0.1017    0.0000     5.8084 r
  u_if_addr_gen/U2343/Z (LVT_BUFHDV8)                   0.0835    0.1093     5.9177 r
  u_if_addr_gen/n2331 (net)                    12                 0.0000     5.9177 r
  u_if_addr_gen/U2394/A1 (LVT_NAND3HDV2)                0.0835    0.0000     5.9177 r
  u_if_addr_gen/U2394/ZN (LVT_NAND3HDV2)                0.1084    0.0758     5.9935 f
  u_if_addr_gen/n2326 (net)                     1                 0.0000     5.9935 f
  u_if_addr_gen/U2396/A1 (LVT_XNOR2HDV2)                0.1084    0.0000     5.9935 f
  u_if_addr_gen/U2396/ZN (LVT_XNOR2HDV2)                0.0558    0.1548     6.1483 r
  u_if_addr_gen/n2328 (net)                     1                 0.0000     6.1483 r
  u_if_addr_gen/U37/A1 (LVT_OAI21HDV1)                  0.0558    0.0000     6.1483 r
  u_if_addr_gen/U37/ZN (LVT_OAI21HDV1)                  0.1108    0.0558     6.2040 f
  u_if_addr_gen/n415 (net)                      1                 0.0000     6.2040 f
  u_if_addr_gen/if_addr_reg_62_/D (LVT_DQHDV2)          0.1108    0.0000     6.2040 f
  data arrival time                                                          6.2040
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_62_/CK (LVT_DQHDV2)                   0.0000     6.3500 r
  library setup time                                             -0.1457     6.2043
  data required time                                                         6.2043
  ------------------------------------------------------------------------------------
  data required time                                                         6.2043
  data arrival time                                                         -6.2040
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0002
  Startpoint: u_id_exe_reg/exe_inst_type_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_inst_type_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_inst_type_reg_1_/Q (LVT_DQHDV2)      0.1136    0.2635     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (net)           4                 0.0000     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (ysyx_210746_id_exe_reg_0)        0.0000     0.2635 f
  exe_inst_type[1] (net)                                          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (ysyx_210746_exe_op2_mux_0)          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (net)                                0.0000     0.2635 f
  u_exe_op2_mux/U36/I (LVT_INHDV2)                      0.1136    0.0000     0.2635 f
  u_exe_op2_mux/U36/ZN (LVT_INHDV2)                     0.1069    0.0846     0.3481 r
  u_exe_op2_mux/n4 (net)                        1                 0.0000     0.3481 r
  u_exe_op2_mux/U35/A1 (LVT_NAND3HDV8)                  0.1069    0.0000     0.3481 r
  u_exe_op2_mux/U35/ZN (LVT_NAND3HDV8)                  0.1408    0.1033     0.4514 f
  u_exe_op2_mux/n20 (net)                       7                 0.0000     0.4514 f
  u_exe_op2_mux/U65/B1 (LVT_OAI22HDV1)                  0.1408    0.0000     0.4514 f
  u_exe_op2_mux/U65/ZN (LVT_OAI22HDV1)                  0.2820    0.1820     0.6334 r
  u_exe_op2_mux/op2[4] (net)                    1                 0.0000     0.6334 r
  u_exe_op2_mux/op2[4] (ysyx_210746_exe_op2_mux_0)                0.0000     0.6334 r
  op2[4] (net)                                                    0.0000     0.6334 r
  u_exe_stage/op2[4] (ysyx_210746_exe_stage_0)                    0.0000     0.6334 r
  u_exe_stage/op2[4] (net)                                        0.0000     0.6334 r
  u_exe_stage/U512/I (LVT_INHDV4)                       0.2820    0.0000     0.6334 r
  u_exe_stage/U512/ZN (LVT_INHDV4)                      0.1509    0.1293     0.7627 f
  u_exe_stage/n348 (net)                        6                 0.0000     0.7627 f
  u_exe_stage/U1002/I (LVT_INHDV8)                      0.1509    0.0000     0.7627 f
  u_exe_stage/U1002/ZN (LVT_INHDV8)                     0.2283    0.1661     0.9288 r
  u_exe_stage/n3193 (net)                      31                 0.0000     0.9288 r
  u_exe_stage/U736/A1 (LVT_NAND2HDV1)                   0.2283    0.0000     0.9288 r
  u_exe_stage/U736/ZN (LVT_NAND2HDV1)                   0.1405    0.1089     1.0377 f
  u_exe_stage/n1712 (net)                       3                 0.0000     1.0377 f
  u_exe_stage/U738/A1 (LVT_OAI21HDV1)                   0.1405    0.0000     1.0377 f
  u_exe_stage/U738/ZN (LVT_OAI21HDV1)                   0.2456    0.1742     1.2119 r
  u_exe_stage/n1856 (net)                       3                 0.0000     1.2119 r
  u_exe_stage/U742/A2 (LVT_AOI21HDV1)                   0.2456    0.0000     1.2119 r
  u_exe_stage/U742/ZN (LVT_AOI21HDV1)                   0.1109    0.0956     1.3075 f
  u_exe_stage/n168 (net)                        1                 0.0000     1.3075 f
  u_exe_stage/U743/B (LVT_OAI21HDV2)                    0.1109    0.0000     1.3075 f
  u_exe_stage/U743/ZN (LVT_OAI21HDV2)                   0.2170    0.0827     1.3901 r
  u_exe_stage/n2046 (net)                       2                 0.0000     1.3901 r
  u_exe_stage/U759/A2 (LVT_AOI21HDV4)                   0.2170    0.0000     1.3901 r
  u_exe_stage/U759/ZN (LVT_AOI21HDV4)                   0.2082    0.1665     1.5567 f
  u_exe_stage/n3285 (net)                      17                 0.0000     1.5567 f
  u_exe_stage/U814/A1 (LVT_OAI21HDV4)                   0.2082    0.0000     1.5567 f
  u_exe_stage/U814/ZN (LVT_OAI21HDV4)                   0.1626    0.1362     1.6929 r
  u_exe_stage/n497 (net)                        2                 0.0000     1.6929 r
  u_exe_stage/U815/I (LVT_INHDV2)                       0.1626    0.0000     1.6929 r
  u_exe_stage/U815/ZN (LVT_INHDV2)                      0.1022    0.0902     1.7831 f
  u_exe_stage/n3483 (net)                       6                 0.0000     1.7831 f
  u_exe_stage/U2171/A1 (LVT_OAI21HDV2)                  0.1022    0.0000     1.7831 f
  u_exe_stage/U2171/ZN (LVT_OAI21HDV2)                  0.1574    0.1159     1.8990 r
  u_exe_stage/n1199 (net)                       2                 0.0000     1.8990 r
  u_exe_stage/U2172/I (LVT_INHDV1)                      0.1574    0.0000     1.8990 r
  u_exe_stage/U2172/ZN (LVT_INHDV1)                     0.0971    0.0843     1.9833 f
  u_exe_stage/n4182 (net)                       4                 0.0000     1.9833 f
  u_exe_stage/U4376/A1 (LVT_OAI21HDV1)                  0.0971    0.0000     1.9833 f
  u_exe_stage/U4376/ZN (LVT_OAI21HDV1)                  0.2145    0.1466     2.1299 r
  u_exe_stage/n4135 (net)                       2                 0.0000     2.1299 r
  u_exe_stage/U4412/A1 (LVT_AOI21HDV1)                  0.2145    0.0000     2.1299 r
  u_exe_stage/U4412/ZN (LVT_AOI21HDV1)                  0.1145    0.0998     2.2297 f
  u_exe_stage/n4137 (net)                       1                 0.0000     2.2297 f
  u_exe_stage/U4413/A1 (LVT_XOR2HDV1)                   0.1145    0.0000     2.2297 f
  u_exe_stage/U4413/Z (LVT_XOR2HDV1)                    0.0779    0.1676     2.3973 f
  u_exe_stage/n4138 (net)                       1                 0.0000     2.3973 f
  u_exe_stage/U4414/A1 (LVT_NAND2HDV1)                  0.0779    0.0000     2.3973 f
  u_exe_stage/U4414/ZN (LVT_NAND2HDV1)                  0.0986    0.0500     2.4473 r
  u_exe_stage/n4153 (net)                       1                 0.0000     2.4473 r
  u_exe_stage/U4422/A1 (LVT_NAND4HDV1)                  0.0986    0.0000     2.4473 r
  u_exe_stage/U4422/ZN (LVT_NAND4HDV1)                  0.1454    0.0954     2.5427 f
  u_exe_stage/n4154 (net)                       1                 0.0000     2.5427 f
  u_exe_stage/U1646/B (LVT_AOI21HDV1)                   0.1454    0.0000     2.5427 f
  u_exe_stage/U1646/ZN (LVT_AOI21HDV1)                  0.1529    0.1159     2.6586 r
  u_exe_stage/n4174 (net)                       1                 0.0000     2.6586 r
  u_exe_stage/U4433/A1 (LVT_OAI211HDV2)                 0.1529    0.0000     2.6586 r
  u_exe_stage/U4433/ZN (LVT_OAI211HDV2)                 0.1566    0.1165     2.7752 f
  u_exe_stage/exe_data_o[51] (net)              3                 0.0000     2.7752 f
  u_exe_stage/exe_data_o[51] (ysyx_210746_exe_stage_0)            0.0000     2.7752 f
  exe_data[51] (net)                                              0.0000     2.7752 f
  u_if_addr_rdata_mux/exe_data[51] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.7752 f
  u_if_addr_rdata_mux/exe_data[51] (net)                          0.0000     2.7752 f
  u_if_addr_rdata_mux/U128/A1 (LVT_NAND2HDV1)           0.1566    0.0000     2.7752 f
  u_if_addr_rdata_mux/U128/ZN (LVT_NAND2HDV1)           0.1205    0.0893     2.8645 r
  u_if_addr_rdata_mux/n747 (net)                1                 0.0000     2.8645 r
  u_if_addr_rdata_mux/U244/B (LVT_OAI211HDV4)           0.1205    0.0000     2.8645 r
  u_if_addr_rdata_mux/U244/ZN (LVT_OAI211HDV4)          0.1853    0.1245     2.9890 f
  u_if_addr_rdata_mux/r_data1_o[51] (net)       9                 0.0000     2.9890 f
  u_if_addr_rdata_mux/r_data1_o[51] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.9890 f
  r_data1_o[51] (net)                                             0.0000     2.9890 f
  u_if_addr_gen/r_data1[51] (ysyx_210746_if_addr_gen_0)           0.0000     2.9890 f
  u_if_addr_gen/r_data1[51] (net)                                 0.0000     2.9890 f
  u_if_addr_gen/U810/A2 (LVT_AND2HDV1)                  0.1853    0.0000     2.9890 f
  u_if_addr_gen/U810/Z (LVT_AND2HDV1)                   0.0675    0.1798     3.1688 f
  u_if_addr_gen/n276 (net)                      2                 0.0000     3.1688 f
  u_if_addr_gen/U924/A1 (LVT_OAI22HDV1)                 0.0675    0.0000     3.1688 f
  u_if_addr_gen/U924/ZN (LVT_OAI22HDV1)                 0.2103    0.0857     3.2545 r
  u_if_addr_gen/n512 (net)                      1                 0.0000     3.2545 r
  u_if_addr_gen/U925/B1 (LVT_AOI22HDV1)                 0.2103    0.0000     3.2545 r
  u_if_addr_gen/U925/ZN (LVT_AOI22HDV1)                 0.1750    0.0827     3.3372 f
  u_if_addr_gen/n514 (net)                      1                 0.0000     3.3372 f
  u_if_addr_gen/U926/A1 (LVT_OAI22HDV2)                 0.1750    0.0000     3.3372 f
  u_if_addr_gen/U926/ZN (LVT_OAI22HDV2)                 0.2181    0.1036     3.4408 r
  u_if_addr_gen/n515 (net)                      1                 0.0000     3.4408 r
  u_if_addr_gen/U927/B1 (LVT_AOI22HDV2)                 0.2181    0.0000     3.4408 r
  u_if_addr_gen/U927/ZN (LVT_AOI22HDV2)                 0.1643    0.0734     3.5142 f
  u_if_addr_gen/n516 (net)                      1                 0.0000     3.5142 f
  u_if_addr_gen/U928/A1 (LVT_OAI22HDV2)                 0.1643    0.0000     3.5142 f
  u_if_addr_gen/U928/ZN (LVT_OAI22HDV2)                 0.2093    0.0953     3.6095 r
  u_if_addr_gen/n517 (net)                      1                 0.0000     3.6095 r
  u_if_addr_gen/U24/B1 (LVT_AOI22HDV1)                  0.2093    0.0000     3.6095 r
  u_if_addr_gen/U24/ZN (LVT_AOI22HDV1)                  0.1759    0.0834     3.6929 f
  u_if_addr_gen/n519 (net)                      1                 0.0000     3.6929 f
  u_if_addr_gen/U929/B2 (LVT_AOI22HDV2)                 0.1759    0.0000     3.6929 f
  u_if_addr_gen/U929/ZN (LVT_AOI22HDV2)                 0.1565    0.1278     3.8207 r
  u_if_addr_gen/n523 (net)                      1                 0.0000     3.8207 r
  u_if_addr_gen/U930/A1 (LVT_OAI22HDV2)                 0.1565    0.0000     3.8207 r
  u_if_addr_gen/U930/ZN (LVT_OAI22HDV2)                 0.1168    0.0766     3.8973 f
  u_if_addr_gen/n525 (net)                      1                 0.0000     3.8973 f
  u_if_addr_gen/U931/B1 (LVT_AOI22HDV2)                 0.1168    0.0000     3.8973 f
  u_if_addr_gen/U931/ZN (LVT_AOI22HDV2)                 0.1695    0.0979     3.9952 r
  u_if_addr_gen/n527 (net)                      1                 0.0000     3.9952 r
  u_if_addr_gen/U932/A1 (LVT_OAI22HDV2)                 0.1695    0.0000     3.9952 r
  u_if_addr_gen/U932/ZN (LVT_OAI22HDV2)                 0.1106    0.0800     4.0752 f
  u_if_addr_gen/n529 (net)                      1                 0.0000     4.0752 f
  u_if_addr_gen/U933/A1 (LVT_NAND2HDV2)                 0.1106    0.0000     4.0752 f
  u_if_addr_gen/U933/ZN (LVT_NAND2HDV2)                 0.0606    0.0526     4.1278 r
  u_if_addr_gen/n531 (net)                      1                 0.0000     4.1278 r
  u_if_addr_gen/U934/A1 (LVT_NAND2HDV2)                 0.0606    0.0000     4.1278 r
  u_if_addr_gen/U934/ZN (LVT_NAND2HDV2)                 0.0803    0.0589     4.1867 f
  u_if_addr_gen/n533 (net)                      1                 0.0000     4.1867 f
  u_if_addr_gen/U935/A1 (LVT_NAND2HDV4)                 0.0803    0.0000     4.1867 f
  u_if_addr_gen/U935/ZN (LVT_NAND2HDV4)                 0.0914    0.0597     4.2464 r
  u_if_addr_gen/n1053 (net)                     2                 0.0000     4.2464 r
  u_if_addr_gen/U1613/A1 (LVT_NAND2HDV4)                0.0914    0.0000     4.2464 r
  u_if_addr_gen/U1613/ZN (LVT_NAND2HDV4)                0.0612    0.0505     4.2969 f
  u_if_addr_gen/n1086 (net)                     1                 0.0000     4.2969 f
  u_if_addr_gen/U1622/A1 (LVT_NAND3HDV4)                0.0612    0.0000     4.2969 f
  u_if_addr_gen/U1622/ZN (LVT_NAND3HDV4)                0.1096    0.0682     4.3651 r
  u_if_addr_gen/jump_success (net)              3                 0.0000     4.3651 r
  u_if_addr_gen/jump_success (ysyx_210746_if_addr_gen_0)          0.0000     4.3651 r
  jump_success (net)                                              0.0000     4.3651 r
  u_record_commit_pc/jump_success (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.3651 r
  u_record_commit_pc/jump_success (net)                           0.0000     4.3651 r
  u_record_commit_pc/U611/A1 (LVT_NOR2HDV8)             0.1096    0.0000     4.3651 r
  u_record_commit_pc/U611/ZN (LVT_NOR2HDV8)             0.0915    0.0606     4.4257 f
  u_record_commit_pc/n876 (net)                 7                 0.0000     4.4257 f
  u_record_commit_pc/U900/I (LVT_BUFHDV8)               0.0915    0.0000     4.4257 f
  u_record_commit_pc/U900/Z (LVT_BUFHDV8)               0.0642    0.1160     4.5418 f
  u_record_commit_pc/n2532 (net)               13                 0.0000     4.5418 f
  u_record_commit_pc/U901/A1 (LVT_NOR2HDV8)             0.0642    0.0000     4.5418 f
  u_record_commit_pc/U901/ZN (LVT_NOR2HDV8)             0.1817    0.1105     4.6522 r
  u_record_commit_pc/n2285 (net)               10                 0.0000     4.6522 r
  u_record_commit_pc/U902/I (LVT_BUFHDV16)              0.1817    0.0000     4.6522 r
  u_record_commit_pc/U902/Z (LVT_BUFHDV16)              0.1056    0.1369     4.7891 r
  u_record_commit_pc/n2756 (net)               41                 0.0000     4.7891 r
  u_record_commit_pc/U219/B1 (LVT_AOI22HDV1)            0.1056    0.0000     4.7891 r
  u_record_commit_pc/U219/ZN (LVT_AOI22HDV1)            0.1235    0.0687     4.8578 f
  u_record_commit_pc/n1417 (net)                1                 0.0000     4.8578 f
  u_record_commit_pc/U2243/A3 (LVT_NAND3HDV2)           0.1235    0.0000     4.8578 f
  u_record_commit_pc/U2243/ZN (LVT_NAND3HDV2)           0.1009    0.0859     4.9437 r
  u_record_commit_pc/intr_pc[3] (net)           2                 0.0000     4.9437 r
  u_record_commit_pc/intr_pc[3] (ysyx_210746_record_commit_pc_0)
                                                                  0.0000     4.9437 r
  intr_pc[3] (net)                                                0.0000     4.9437 r
  u_csr_reg/intr_pc[3] (ysyx_210746_csr_reg_0)                    0.0000     4.9437 r
  u_csr_reg/intr_pc[3] (net)                                      0.0000     4.9437 r
  u_csr_reg/U2019/A1 (LVT_NAND2HDV2)                    0.1009    0.0000     4.9437 r
  u_csr_reg/U2019/ZN (LVT_NAND2HDV2)                    0.1042    0.0530     4.9967 f
  u_csr_reg/n1591 (net)                         1                 0.0000     4.9967 f
  u_csr_reg/U2021/A1 (LVT_NAND2HDV2)                    0.1042    0.0000     4.9967 f
  u_csr_reg/U2021/ZN (LVT_NAND2HDV2)                    0.1067    0.0670     5.0638 r
  u_csr_reg/mepc_r_o[3] (net)                   3                 0.0000     5.0638 r
  u_csr_reg/mepc_r_o[3] (ysyx_210746_csr_reg_0)                   0.0000     5.0638 r
  mepc_r[3] (net)                                                 0.0000     5.0638 r
  u_if_addr_gen/mepc_r[3] (ysyx_210746_if_addr_gen_0)             0.0000     5.0638 r
  u_if_addr_gen/mepc_r[3] (net)                                   0.0000     5.0638 r
  u_if_addr_gen/U18/A1 (LVT_NAND2HDV2)                  0.1067    0.0000     5.0638 r
  u_if_addr_gen/U18/ZN (LVT_NAND2HDV2)                  0.1136    0.0678     5.1315 f
  u_if_addr_gen/n1515 (net)                     1                 0.0000     5.1315 f
  u_if_addr_gen/U1876/A1 (LVT_NAND2HDV4)                0.1136    0.0000     5.1315 f
  u_if_addr_gen/U1876/ZN (LVT_NAND2HDV4)                0.1089    0.0779     5.2094 r
  u_if_addr_gen/if_addr_o[3] (net)              6                 0.0000     5.2094 r
  u_if_addr_gen/U1891/A2 (LVT_NAND2HDV4)                0.1089    0.0000     5.2094 r
  u_if_addr_gen/U1891/ZN (LVT_NAND2HDV4)                0.0656    0.0572     5.2667 f
  u_if_addr_gen/n1549 (net)                     2                 0.0000     5.2667 f
  u_if_addr_gen/U1906/A1 (LVT_NOR2HDV4)                 0.0656    0.0000     5.2667 f
  u_if_addr_gen/U1906/ZN (LVT_NOR2HDV4)                 0.1012    0.0731     5.3397 r
  u_if_addr_gen/n1572 (net)                     2                 0.0000     5.3397 r
  u_if_addr_gen/U1918/A1 (LVT_NAND2HDV4)                0.1012    0.0000     5.3397 r
  u_if_addr_gen/U1918/ZN (LVT_NAND2HDV4)                0.0862    0.0728     5.4125 f
  u_if_addr_gen/n1616 (net)                     2                 0.0000     5.4125 f
  u_if_addr_gen/U1946/A1 (LVT_NOR2HDV8)                 0.0862    0.0000     5.4125 f
  u_if_addr_gen/U1946/ZN (LVT_NOR2HDV8)                 0.1006    0.0752     5.4877 r
  u_if_addr_gen/n1664 (net)                     2                 0.0000     5.4877 r
  u_if_addr_gen/U1977/A1 (LVT_NAND2HDV8)                0.1006    0.0000     5.4877 r
  u_if_addr_gen/U1977/ZN (LVT_NAND2HDV8)                0.0745    0.0653     5.5530 f
  u_if_addr_gen/n2043 (net)                     5                 0.0000     5.5530 f
  u_if_addr_gen/U2086/A1 (LVT_NOR2HDV8)                 0.0745    0.0000     5.5530 f
  u_if_addr_gen/U2086/ZN (LVT_NOR2HDV8)                 0.1186    0.0782     5.6312 r
  u_if_addr_gen/n1869 (net)                     5                 0.0000     5.6312 r
  u_if_addr_gen/U2098/A1 (LVT_NAND2HDV4)                0.1186    0.0000     5.6312 r
  u_if_addr_gen/U2098/ZN (LVT_NAND2HDV4)                0.0563    0.0507     5.6819 f
  u_if_addr_gen/n1967 (net)                     2                 0.0000     5.6819 f
  u_if_addr_gen/U2154/A1 (LVT_NOR2HDV2)                 0.0563    0.0000     5.6819 f
  u_if_addr_gen/U2154/ZN (LVT_NOR2HDV2)                 0.1176    0.0788     5.7607 r
  u_if_addr_gen/n1968 (net)                     1                 0.0000     5.7607 r
  u_if_addr_gen/U2155/I (LVT_BUFHDV6)                   0.1176    0.0000     5.7607 r
  u_if_addr_gen/U2155/Z (LVT_BUFHDV6)                   0.0937    0.1188     5.8795 r
  u_if_addr_gen/n2032 (net)                    12                 0.0000     5.8795 r
  u_if_addr_gen/U524/A1 (LVT_NAND3HDV2)                 0.0937    0.0000     5.8795 r
  u_if_addr_gen/U524/ZN (LVT_NAND3HDV2)                 0.1069    0.0837     5.9632 f
  u_if_addr_gen/n1988 (net)                     1                 0.0000     5.9632 f
  u_if_addr_gen/U2176/A1 (LVT_XOR2HDV4)                 0.1069    0.0000     5.9632 f
  u_if_addr_gen/U2176/Z (LVT_XOR2HDV4)                  0.0538    0.1305     6.0937 f
  u_if_addr_gen/n1989 (net)                     1                 0.0000     6.0937 f
  u_if_addr_gen/U2177/A1 (LVT_NAND2HDV2)                0.0538    0.0000     6.0937 f
  u_if_addr_gen/U2177/ZN (LVT_NAND2HDV2)                0.0661    0.0390     6.1327 r
  u_if_addr_gen/n1991 (net)                     1                 0.0000     6.1327 r
  u_if_addr_gen/U2179/B (LVT_OAI211HDV1)                0.0661    0.0000     6.1327 r
  u_if_addr_gen/U2179/ZN (LVT_OAI211HDV1)               0.1149    0.0818     6.2144 f
  u_if_addr_gen/n448 (net)                      1                 0.0000     6.2144 f
  u_if_addr_gen/if_addr_reg_29_/D (LVT_DQHDV4)          0.1149    0.0000     6.2144 f
  data arrival time                                                          6.2144
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_29_/CK (LVT_DQHDV4)                   0.0000     6.3500 r
  library setup time                                             -0.1352     6.2148
  data required time                                                         6.2148
  ------------------------------------------------------------------------------------
  data required time                                                         6.2148
  data arrival time                                                         -6.2144
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0004
  Startpoint: u_id_exe_reg/exe_inst_type_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_if_addr_gen/if_addr_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_id_exe_reg/exe_inst_type_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  u_id_exe_reg/exe_inst_type_reg_1_/Q (LVT_DQHDV2)      0.1136    0.2635     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (net)           4                 0.0000     0.2635 f
  u_id_exe_reg/exe_inst_type[1] (ysyx_210746_id_exe_reg_0)        0.0000     0.2635 f
  exe_inst_type[1] (net)                                          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (ysyx_210746_exe_op2_mux_0)          0.0000     0.2635 f
  u_exe_op2_mux/inst_type[1] (net)                                0.0000     0.2635 f
  u_exe_op2_mux/U36/I (LVT_INHDV2)                      0.1136    0.0000     0.2635 f
  u_exe_op2_mux/U36/ZN (LVT_INHDV2)                     0.1069    0.0846     0.3481 r
  u_exe_op2_mux/n4 (net)                        1                 0.0000     0.3481 r
  u_exe_op2_mux/U35/A1 (LVT_NAND3HDV8)                  0.1069    0.0000     0.3481 r
  u_exe_op2_mux/U35/ZN (LVT_NAND3HDV8)                  0.1408    0.1033     0.4514 f
  u_exe_op2_mux/n20 (net)                       7                 0.0000     0.4514 f
  u_exe_op2_mux/U68/B1 (LVT_OAI22HDV2)                  0.1408    0.0000     0.4514 f
  u_exe_op2_mux/U68/ZN (LVT_OAI22HDV2)                  0.2362    0.1549     0.6063 r
  u_exe_op2_mux/op2[3] (net)                    1                 0.0000     0.6063 r
  u_exe_op2_mux/op2[3] (ysyx_210746_exe_op2_mux_0)                0.0000     0.6063 r
  op2[3] (net)                                                    0.0000     0.6063 r
  u_exe_stage/op2[3] (ysyx_210746_exe_stage_0)                    0.0000     0.6063 r
  u_exe_stage/op2[3] (net)                                        0.0000     0.6063 r
  u_exe_stage/U521/I (LVT_INHDV4)                       0.2362    0.0000     0.6063 r
  u_exe_stage/U521/ZN (LVT_INHDV4)                      0.1386    0.1210     0.7272 f
  u_exe_stage/n2471 (net)                      11                 0.0000     0.7272 f
  u_exe_stage/U522/I (LVT_INHDV6)                       0.1386    0.0000     0.7272 f
  u_exe_stage/U522/ZN (LVT_INHDV6)                      0.0630    0.0548     0.7820 r
  u_exe_stage/n1521 (net)                       4                 0.0000     0.7820 r
  u_exe_stage/U471/I (LVT_BUFHDV4)                      0.0630    0.0000     0.7820 r
  u_exe_stage/U471/Z (LVT_BUFHDV4)                      0.1450    0.1389     0.9209 r
  u_exe_stage/n2884 (net)                      15                 0.0000     0.9209 r
  u_exe_stage/U530/A1 (LVT_NAND2HDV1)                   0.1450    0.0000     0.9209 r
  u_exe_stage/U530/ZN (LVT_NAND2HDV1)                   0.0961    0.0814     1.0022 f
  u_exe_stage/n39 (net)                         2                 0.0000     1.0022 f
  u_exe_stage/U531/C (LVT_OAI211HDV1)                   0.0961    0.0000     1.0022 f
  u_exe_stage/U531/ZN (LVT_OAI211HDV1)                  0.1849    0.0655     1.0677 r
  u_exe_stage/n41 (net)                         1                 0.0000     1.0677 r
  u_exe_stage/U441/B (LVT_OA211HDV1)                    0.1849    0.0000     1.0677 r
  u_exe_stage/U441/Z (LVT_OA211HDV1)                    0.1122    0.2335     1.3012 r
  u_exe_stage/n30 (net)                         2                 0.0000     1.3012 r
  u_exe_stage/U151/A1 (LVT_OAI21HDV2)                   0.1122    0.0000     1.3012 r
  u_exe_stage/U151/ZN (LVT_OAI21HDV2)                   0.1105    0.0862     1.3874 f
  u_exe_stage/n2083 (net)                       3                 0.0000     1.3874 f
  u_exe_stage/U150/A1 (LVT_AOI21HDV2)                   0.1105    0.0000     1.3874 f
  u_exe_stage/U150/ZN (LVT_AOI21HDV2)                   0.1860    0.1329     1.5203 r
  u_exe_stage/n2911 (net)                       3                 0.0000     1.5203 r
  u_exe_stage/U149/A1 (LVT_IAO21HDV1)                   0.1860    0.0000     1.5203 r
  u_exe_stage/U149/ZN (LVT_IAO21HDV1)                   0.1646    0.1747     1.6950 r
  u_exe_stage/n2969 (net)                       2                 0.0000     1.6950 r
  u_exe_stage/U3670/I (LVT_INHDV1)                      0.1646    0.0000     1.6950 r
  u_exe_stage/U3670/ZN (LVT_INHDV1)                     0.0703    0.0593     1.7543 f
  u_exe_stage/n3110 (net)                       2                 0.0000     1.7543 f
  u_exe_stage/U3772/A1 (LVT_AOI21HDV1)                  0.0703    0.0000     1.7543 f
  u_exe_stage/U3772/ZN (LVT_AOI21HDV1)                  0.1807    0.1247     1.8789 r
  u_exe_stage/n3183 (net)                       2                 0.0000     1.8789 r
  u_exe_stage/U3773/I (LVT_INHDV1)                      0.1807    0.0000     1.8789 r
  u_exe_stage/U3773/ZN (LVT_INHDV1)                     0.0793    0.0669     1.9459 f
  u_exe_stage/n3267 (net)                       2                 0.0000     1.9459 f
  u_exe_stage/U463/A1 (LVT_AOI21HDV1)                   0.0793    0.0000     1.9459 f
  u_exe_stage/U463/ZN (LVT_AOI21HDV1)                   0.2066    0.1391     2.0849 r
  u_exe_stage/n3338 (net)                       2                 0.0000     2.0849 r
  u_exe_stage/U3868/A1 (LVT_XOR2HDV1)                   0.2066    0.0000     2.0849 r
  u_exe_stage/U3868/Z (LVT_XOR2HDV1)                    0.0761    0.1769     2.2618 f
  u_exe_stage/n3269 (net)                       1                 0.0000     2.2618 f
  u_exe_stage/U475/B2 (LVT_AOI22HDV1)                   0.0761    0.0000     2.2618 f
  u_exe_stage/U475/ZN (LVT_AOI22HDV1)                   0.1593    0.0989     2.3607 r
  u_exe_stage/n3303 (net)                       1                 0.0000     2.3607 r
  u_exe_stage/U3890/A1 (LVT_AO31HDV1)                   0.1593    0.0000     2.3607 r
  u_exe_stage/U3890/Z (LVT_AO31HDV1)                    0.0857    0.2094     2.5701 r
  u_exe_stage/n3333 (net)                       1                 0.0000     2.5701 r
  u_exe_stage/U3903/B (LVT_OAI211HDV2)                  0.0857    0.0000     2.5701 r
  u_exe_stage/U3903/ZN (LVT_OAI211HDV2)                 0.1727    0.1045     2.6746 f
  u_exe_stage/exe_data_o[30] (net)              3                 0.0000     2.6746 f
  u_exe_stage/exe_data_o[30] (ysyx_210746_exe_stage_0)            0.0000     2.6746 f
  exe_data[30] (net)                                              0.0000     2.6746 f
  u_if_addr_rdata_mux/exe_data[30] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.6746 f
  u_if_addr_rdata_mux/exe_data[30] (net)                          0.0000     2.6746 f
  u_if_addr_rdata_mux/U845/A1 (LVT_NAND2HDV1)           0.1727    0.0000     2.6746 f
  u_if_addr_rdata_mux/U845/ZN (LVT_NAND2HDV1)           0.0982    0.0748     2.7494 r
  u_if_addr_rdata_mux/n599 (net)                1                 0.0000     2.7494 r
  u_if_addr_rdata_mux/U250/B (LVT_OAI211HDV2)           0.0982    0.0000     2.7494 r
  u_if_addr_rdata_mux/U250/ZN (LVT_OAI211HDV2)          0.2333    0.1502     2.8996 f
  u_if_addr_rdata_mux/r_data1_o[30] (net)       6                 0.0000     2.8996 f
  u_if_addr_rdata_mux/r_data1_o[30] (ysyx_210746_if_addr_rdata_mux_0)
                                                                  0.0000     2.8996 f
  r_data1_o[30] (net)                                             0.0000     2.8996 f
  u_if_addr_gen/r_data1[30] (ysyx_210746_if_addr_gen_0)           0.0000     2.8996 f
  u_if_addr_gen/r_data1[30] (net)                                 0.0000     2.8996 f
  u_if_addr_gen/U203/A1 (LVT_OR2HDV1)                   0.2333    0.0000     2.8996 f
  u_if_addr_gen/U203/Z (LVT_OR2HDV1)                    0.0977    0.2341     3.1337 f
  u_if_addr_gen/n876 (net)                      3                 0.0000     3.1337 f
  u_if_addr_gen/U1335/A1 (LVT_AOI21HDV1)                0.0977    0.0000     3.1337 f
  u_if_addr_gen/U1335/ZN (LVT_AOI21HDV1)                0.1814    0.1301     3.2638 r
  u_if_addr_gen/n895 (net)                      2                 0.0000     3.2638 r
  u_if_addr_gen/U1370/A1 (LVT_OAI21HDV1)                0.1814    0.0000     3.2638 r
  u_if_addr_gen/U1370/ZN (LVT_OAI21HDV1)                0.0993    0.0929     3.3567 f
  u_if_addr_gen/n969 (net)                      2                 0.0000     3.3567 f
  u_if_addr_gen/U1374/A1 (LVT_AOI21HDV1)                0.0993    0.0000     3.3567 f
  u_if_addr_gen/U1374/ZN (LVT_AOI21HDV1)                0.1820    0.1304     3.4871 r
  u_if_addr_gen/n991 (net)                      2                 0.0000     3.4871 r
  u_if_addr_gen/U1386/A1 (LVT_OAI21HDV1)                0.1820    0.0000     3.4871 r
  u_if_addr_gen/U1386/ZN (LVT_OAI21HDV1)                0.0754    0.0748     3.5619 f
  u_if_addr_gen/n904 (net)                      1                 0.0000     3.5619 f
  u_if_addr_gen/U500/B (LVT_AOI21HDV1)                  0.0754    0.0000     3.5619 f
  u_if_addr_gen/U500/ZN (LVT_AOI21HDV1)                 0.1817    0.1165     3.6784 r
  u_if_addr_gen/n1009 (net)                     2                 0.0000     3.6784 r
  u_if_addr_gen/U1423/A1 (LVT_OAI21HDV1)                0.1817    0.0000     3.6784 r
  u_if_addr_gen/U1423/ZN (LVT_OAI21HDV1)                0.1180    0.1063     3.7847 f
  u_if_addr_gen/n2197 (net)                     2                 0.0000     3.7847 f
  u_if_addr_gen/U1427/A1 (LVT_AOI21HDV2)                0.1180    0.0000     3.7847 f
  u_if_addr_gen/U1427/ZN (LVT_AOI21HDV2)                0.1718    0.1258     3.9105 r
  u_if_addr_gen/n2219 (net)                     2                 0.0000     3.9105 r
  u_if_addr_gen/U1430/A1 (LVT_OAI21HDV2)                0.1718    0.0000     3.9105 r
  u_if_addr_gen/U1430/ZN (LVT_OAI21HDV2)                0.1046    0.0883     3.9987 f
  u_if_addr_gen/n1783 (net)                     2                 0.0000     3.9987 f
  u_if_addr_gen/U129/A1 (LVT_AOI21HDV2)                 0.1046    0.0000     3.9987 f
  u_if_addr_gen/U129/ZN (LVT_AOI21HDV2)                 0.1717    0.1236     4.1224 r
  u_if_addr_gen/n2243 (net)                     2                 0.0000     4.1224 r
  u_if_addr_gen/U26/A1 (LVT_OAI21HDV2)                  0.1717    0.0000     4.1224 r
  u_if_addr_gen/U26/ZN (LVT_OAI21HDV2)                  0.1232    0.1031     4.2255 f
  u_if_addr_gen/n1769 (net)                     2                 0.0000     4.2255 f
  u_if_addr_gen/U196/A1 (LVT_AOI21HDV4)                 0.1232    0.0000     4.2255 f
  u_if_addr_gen/U196/ZN (LVT_AOI21HDV4)                 0.1199    0.0964     4.3219 r
  u_if_addr_gen/n2274 (net)                     2                 0.0000     4.3219 r
  u_if_addr_gen/U195/A1 (LVT_OAI21HDV2)                 0.1199    0.0000     4.3219 r
  u_if_addr_gen/U195/ZN (LVT_OAI21HDV2)                 0.1050    0.0809     4.4028 f
  u_if_addr_gen/n1135 (net)                     2                 0.0000     4.4028 f
  u_if_addr_gen/U1443/A1 (LVT_AOI21HDV2)                0.1050    0.0000     4.4028 f
  u_if_addr_gen/U1443/ZN (LVT_AOI21HDV2)                0.1718    0.1237     4.5265 r
  u_if_addr_gen/n1150 (net)                     2                 0.0000     4.5265 r
  u_if_addr_gen/U1445/A1 (LVT_OAI21HDV2)                0.1718    0.0000     4.5265 r
  u_if_addr_gen/U1445/ZN (LVT_OAI21HDV2)                0.1241    0.1032     4.6297 f
  u_if_addr_gen/n1432 (net)                     2                 0.0000     4.6297 f
  u_if_addr_gen/U200/A1 (LVT_AOI21HDV4)                 0.1241    0.0000     4.6297 f
  u_if_addr_gen/U200/ZN (LVT_AOI21HDV4)                 0.1399    0.1081     4.7378 r
  u_if_addr_gen/n1671 (net)                     2                 0.0000     4.7378 r
  u_if_addr_gen/U199/A1 (LVT_OAI21HDV4)                 0.1399    0.0000     4.7378 r
  u_if_addr_gen/U199/ZN (LVT_OAI21HDV4)                 0.0994    0.0731     4.8108 f
  u_if_addr_gen/n1205 (net)                     2                 0.0000     4.8108 f
  u_if_addr_gen/U198/A1 (LVT_AOI21HDV4)                 0.0994    0.0000     4.8108 f
  u_if_addr_gen/U198/ZN (LVT_AOI21HDV4)                 0.1398    0.1045     4.9153 r
  u_if_addr_gen/n1220 (net)                     2                 0.0000     4.9153 r
  u_if_addr_gen/U197/A1 (LVT_OAI21HDV4)                 0.1398    0.0000     4.9153 r
  u_if_addr_gen/U197/ZN (LVT_OAI21HDV4)                 0.0899    0.0660     4.9814 f
  u_if_addr_gen/n1274 (net)                     2                 0.0000     4.9814 f
  u_if_addr_gen/U1739/A1 (LVT_AO21HDV4)                 0.0899    0.0000     4.9814 f
  u_if_addr_gen/U1739/Z (LVT_AO21HDV4)                  0.0472    0.1466     5.1280 f
  u_if_addr_gen/n1596 (net)                     1                 0.0000     5.1280 f
  u_if_addr_gen/U2216/CI (LVT_AD1HDV1)                  0.0472    0.0000     5.1280 f
  u_if_addr_gen/U2216/CO (LVT_AD1HDV1)                  0.1345    0.2059     5.3339 f
  u_if_addr_gen/n1340 (net)                     2                 0.0000     5.3339 f
  u_if_addr_gen/U25/B (LVT_OAI21HDV2)                   0.1345    0.0000     5.3339 f
  u_if_addr_gen/U25/ZN (LVT_OAI21HDV2)                  0.1597    0.0605     5.3944 r
  u_if_addr_gen/n12 (net)                       1                 0.0000     5.3944 r
  u_if_addr_gen/U57/A1 (LVT_NAND2HDV2)                  0.1597    0.0000     5.3944 r
  u_if_addr_gen/U57/ZN (LVT_NAND2HDV2)                  0.0766    0.0668     5.4612 f
  u_if_addr_gen/n1342 (net)                     1                 0.0000     5.4612 f
  u_if_addr_gen/U1776/A1 (LVT_XOR2HDV2)                 0.0766    0.0000     5.4612 f
  u_if_addr_gen/U1776/Z (LVT_XOR2HDV2)                  0.0678    0.1399     5.6011 f
  u_if_addr_gen/n1347 (net)                     1                 0.0000     5.6011 f
  u_if_addr_gen/U27/A2 (LVT_AOI22HDV2)                  0.0678    0.0000     5.6011 f
  u_if_addr_gen/U27/ZN (LVT_AOI22HDV2)                  0.1426    0.1234     5.7245 r
  u_if_addr_gen/n1348 (net)                     1                 0.0000     5.7245 r
  u_if_addr_gen/U123/B1 (LVT_IOA22HDV1)                 0.1426    0.0000     5.7245 r
  u_if_addr_gen/U123/ZN (LVT_IOA22HDV1)                 0.1085    0.0727     5.7972 f
  u_if_addr_gen/n1349 (net)                     1                 0.0000     5.7972 f
  u_if_addr_gen/U1874/B (LVT_AOI21HDV1)                 0.1085    0.0000     5.7972 f
  u_if_addr_gen/U1874/ZN (LVT_AOI21HDV1)                0.1465    0.1060     5.9032 r
  u_if_addr_gen/n1350 (net)                     1                 0.0000     5.9032 r
  u_if_addr_gen/U1779/A2 (LVT_NAND2HDV2)                0.1465    0.0000     5.9032 r
  u_if_addr_gen/U1779/ZN (LVT_NAND2HDV2)                0.1043    0.0886     5.9918 f
  u_if_addr_gen/if_addr_o[63] (net)             4                 0.0000     5.9918 f
  u_if_addr_gen/U2399/A2 (LVT_XOR2HDV4)                 0.1043    0.0000     5.9918 f
  u_if_addr_gen/U2399/Z (LVT_XOR2HDV4)                  0.0445    0.1753     6.1671 r
  u_if_addr_gen/n2334 (net)                     1                 0.0000     6.1671 r
  u_if_addr_gen/U2401/A1 (LVT_OAI21HDV2)                0.0445    0.0000     6.1671 r
  u_if_addr_gen/U2401/ZN (LVT_OAI21HDV2)                0.1035    0.0492     6.2163 f
  u_if_addr_gen/n413 (net)                      1                 0.0000     6.2163 f
  u_if_addr_gen/if_addr_reg_63_/D (LVT_DQHDV4)          0.1035    0.0000     6.2163 f
  data arrival time                                                          6.2163
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_if_addr_gen/if_addr_reg_63_/CK (LVT_DQHDV4)                   0.0000     6.3500 r
  library setup time                                             -0.1333     6.2167
  data required time                                                         6.2167
  ------------------------------------------------------------------------------------
  data required time                                                         6.2167
  data arrival time                                                         -6.2163
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0004
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    744
    Unconnected ports (LINT-28)                                   191
    Feedthrough (LINT-29)                                         155
    Shorted outputs (LINT-31)                                     214
    Constant outputs (LINT-52)                                    184
Cells                                                              42
    Cells do not drive (LINT-1)                                    39
    Connected to power or ground (LINT-32)                          2
    Nets connected to multiple pins on same cell (LINT-33)          1
Nets                                                               57
    Unloaded nets (LINT-2)                                         57
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210746_axi_ctrl', cell 'C1066' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1606' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1607' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1611' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1615' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1616' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1620' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1621' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1625' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1626' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1630' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1631' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1635' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1636' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1644' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1666' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1674' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_if_addr_gen', cell 'C1681' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_clint', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_clint', cell 'C1512' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_csr_exe_bypass', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C953' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C954' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C956' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1150' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1151' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1152' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1153' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1154' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1155' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1156' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1157' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1158' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1159' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_exe_stage', cell 'C1160' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_dmem_ctrl', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_dmem_ctrl', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_record_commit_pc', cell 'C1874' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746_record_commit_pc', cell 'C1906' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210746', net 'dmem_addr[32]' driven by pin 'u_dmem_wdata_mux/dmem_addr[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[33]' driven by pin 'u_dmem_wdata_mux/dmem_addr[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[34]' driven by pin 'u_dmem_wdata_mux/dmem_addr[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[35]' driven by pin 'u_dmem_wdata_mux/dmem_addr[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[36]' driven by pin 'u_dmem_wdata_mux/dmem_addr[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[37]' driven by pin 'u_dmem_wdata_mux/dmem_addr[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[38]' driven by pin 'u_dmem_wdata_mux/dmem_addr[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[39]' driven by pin 'u_dmem_wdata_mux/dmem_addr[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[40]' driven by pin 'u_dmem_wdata_mux/dmem_addr[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[41]' driven by pin 'u_dmem_wdata_mux/dmem_addr[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[42]' driven by pin 'u_dmem_wdata_mux/dmem_addr[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[43]' driven by pin 'u_dmem_wdata_mux/dmem_addr[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[44]' driven by pin 'u_dmem_wdata_mux/dmem_addr[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[45]' driven by pin 'u_dmem_wdata_mux/dmem_addr[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[46]' driven by pin 'u_dmem_wdata_mux/dmem_addr[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[47]' driven by pin 'u_dmem_wdata_mux/dmem_addr[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[48]' driven by pin 'u_dmem_wdata_mux/dmem_addr[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[49]' driven by pin 'u_dmem_wdata_mux/dmem_addr[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[50]' driven by pin 'u_dmem_wdata_mux/dmem_addr[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[51]' driven by pin 'u_dmem_wdata_mux/dmem_addr[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[52]' driven by pin 'u_dmem_wdata_mux/dmem_addr[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[53]' driven by pin 'u_dmem_wdata_mux/dmem_addr[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[54]' driven by pin 'u_dmem_wdata_mux/dmem_addr[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[55]' driven by pin 'u_dmem_wdata_mux/dmem_addr[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[56]' driven by pin 'u_dmem_wdata_mux/dmem_addr[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[57]' driven by pin 'u_dmem_wdata_mux/dmem_addr[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[58]' driven by pin 'u_dmem_wdata_mux/dmem_addr[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[59]' driven by pin 'u_dmem_wdata_mux/dmem_addr[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[60]' driven by pin 'u_dmem_wdata_mux/dmem_addr[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[61]' driven by pin 'u_dmem_wdata_mux/dmem_addr[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[62]' driven by pin 'u_dmem_wdata_mux/dmem_addr[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'dmem_addr[63]' driven by pin 'u_dmem_wdata_mux/dmem_addr[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[7]' driven by pin 'u_exe_mem_reg/mem_inst[7]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[8]' driven by pin 'u_exe_mem_reg/mem_inst[8]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[9]' driven by pin 'u_exe_mem_reg/mem_inst[9]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[10]' driven by pin 'u_exe_mem_reg/mem_inst[10]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[11]' driven by pin 'u_exe_mem_reg/mem_inst[11]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[12]' driven by pin 'u_exe_mem_reg/mem_inst[12]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[13]' driven by pin 'u_exe_mem_reg/mem_inst[13]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[14]' driven by pin 'u_exe_mem_reg/mem_inst[14]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[15]' driven by pin 'u_exe_mem_reg/mem_inst[15]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[16]' driven by pin 'u_exe_mem_reg/mem_inst[16]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[17]' driven by pin 'u_exe_mem_reg/mem_inst[17]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[18]' driven by pin 'u_exe_mem_reg/mem_inst[18]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[19]' driven by pin 'u_exe_mem_reg/mem_inst[19]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[20]' driven by pin 'u_exe_mem_reg/mem_inst[20]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[21]' driven by pin 'u_exe_mem_reg/mem_inst[21]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[22]' driven by pin 'u_exe_mem_reg/mem_inst[22]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[23]' driven by pin 'u_exe_mem_reg/mem_inst[23]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[24]' driven by pin 'u_exe_mem_reg/mem_inst[24]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[25]' driven by pin 'u_exe_mem_reg/mem_inst[25]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[26]' driven by pin 'u_exe_mem_reg/mem_inst[26]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[27]' driven by pin 'u_exe_mem_reg/mem_inst[27]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[28]' driven by pin 'u_exe_mem_reg/mem_inst[28]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[29]' driven by pin 'u_exe_mem_reg/mem_inst[29]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[30]' driven by pin 'u_exe_mem_reg/mem_inst[30]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', net 'mem_inst[31]' driven by pin 'u_exe_mem_reg/mem_inst[31]' has no loads. (LINT-2)
Warning: In design 'ysyx_210746', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_b_user_i' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_axi_ctrl', port 'axi_r_user_i' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_if_addr_gen', port 'if_resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_if_addr_gen', port 'if_resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[31]' is connected directly to output port 'imm[11]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[30]' is connected directly to output port 'imm[10]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[29]' is connected directly to output port 'imm[9]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[28]' is connected directly to output port 'imm[8]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[27]' is connected directly to output port 'imm[7]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[26]' is connected directly to output port 'imm[6]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[25]' is connected directly to output port 'imm[5]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[24]' is connected directly to output port 'imm[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[24]' is connected directly to output port 'rs2_r_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[23]' is connected directly to output port 'imm[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[23]' is connected directly to output port 'rs2_r_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[22]' is connected directly to output port 'imm[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[22]' is connected directly to output port 'rs2_r_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[21]' is connected directly to output port 'imm[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[21]' is connected directly to output port 'rs2_r_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[20]' is connected directly to output port 'imm[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[20]' is connected directly to output port 'rs2_r_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[19]' is connected directly to output port 'rs1_r_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[18]' is connected directly to output port 'rs1_r_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[17]' is connected directly to output port 'rs1_r_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[16]' is connected directly to output port 'rs1_r_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[15]' is connected directly to output port 'rs1_r_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[11]' is connected directly to output port 'rd_w_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[10]' is connected directly to output port 'rd_w_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[9]' is connected directly to output port 'rd_w_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[8]' is connected directly to output port 'rd_w_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_id_stage', input port 'inst[7]' is connected directly to output port 'rd_w_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[63]' is connected directly to output port 'dmem_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[62]' is connected directly to output port 'dmem_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[61]' is connected directly to output port 'dmem_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[60]' is connected directly to output port 'dmem_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[59]' is connected directly to output port 'dmem_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[58]' is connected directly to output port 'dmem_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[57]' is connected directly to output port 'dmem_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[56]' is connected directly to output port 'dmem_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[55]' is connected directly to output port 'dmem_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[54]' is connected directly to output port 'dmem_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[53]' is connected directly to output port 'dmem_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[52]' is connected directly to output port 'dmem_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[51]' is connected directly to output port 'dmem_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[50]' is connected directly to output port 'dmem_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[49]' is connected directly to output port 'dmem_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[48]' is connected directly to output port 'dmem_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[47]' is connected directly to output port 'dmem_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[46]' is connected directly to output port 'dmem_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[45]' is connected directly to output port 'dmem_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[44]' is connected directly to output port 'dmem_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[43]' is connected directly to output port 'dmem_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[42]' is connected directly to output port 'dmem_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[41]' is connected directly to output port 'dmem_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[40]' is connected directly to output port 'dmem_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[39]' is connected directly to output port 'dmem_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[38]' is connected directly to output port 'dmem_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[37]' is connected directly to output port 'dmem_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[36]' is connected directly to output port 'dmem_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[35]' is connected directly to output port 'dmem_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[34]' is connected directly to output port 'dmem_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[33]' is connected directly to output port 'dmem_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[32]' is connected directly to output port 'dmem_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[31]' is connected directly to output port 'dmem_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[30]' is connected directly to output port 'dmem_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[29]' is connected directly to output port 'dmem_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[28]' is connected directly to output port 'dmem_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[27]' is connected directly to output port 'dmem_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[26]' is connected directly to output port 'dmem_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[25]' is connected directly to output port 'dmem_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[24]' is connected directly to output port 'dmem_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[23]' is connected directly to output port 'dmem_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[22]' is connected directly to output port 'dmem_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[21]' is connected directly to output port 'dmem_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[20]' is connected directly to output port 'dmem_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[19]' is connected directly to output port 'dmem_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[18]' is connected directly to output port 'dmem_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[17]' is connected directly to output port 'dmem_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[16]' is connected directly to output port 'dmem_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[15]' is connected directly to output port 'dmem_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[14]' is connected directly to output port 'dmem_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[13]' is connected directly to output port 'dmem_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[12]' is connected directly to output port 'dmem_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[11]' is connected directly to output port 'dmem_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[10]' is connected directly to output port 'dmem_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[9]' is connected directly to output port 'dmem_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[8]' is connected directly to output port 'dmem_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[7]' is connected directly to output port 'dmem_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[6]' is connected directly to output port 'dmem_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[5]' is connected directly to output port 'dmem_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[4]' is connected directly to output port 'dmem_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[3]' is connected directly to output port 'dmem_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[2]' is connected directly to output port 'dmem_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[1]' is connected directly to output port 'dmem_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_wdata_mux', input port 'exe_data[0]' is connected directly to output port 'dmem_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[31]' is connected directly to output port 'sd_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[31]' is connected directly to output port 'ld_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[30]' is connected directly to output port 'sd_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[30]' is connected directly to output port 'ld_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[29]' is connected directly to output port 'sd_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[29]' is connected directly to output port 'ld_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[28]' is connected directly to output port 'sd_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[28]' is connected directly to output port 'ld_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[27]' is connected directly to output port 'sd_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[27]' is connected directly to output port 'ld_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[26]' is connected directly to output port 'sd_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[26]' is connected directly to output port 'ld_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[25]' is connected directly to output port 'sd_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[25]' is connected directly to output port 'ld_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[24]' is connected directly to output port 'sd_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[24]' is connected directly to output port 'ld_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[23]' is connected directly to output port 'sd_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[23]' is connected directly to output port 'ld_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[22]' is connected directly to output port 'sd_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[22]' is connected directly to output port 'ld_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[21]' is connected directly to output port 'sd_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[21]' is connected directly to output port 'ld_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[20]' is connected directly to output port 'sd_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[20]' is connected directly to output port 'ld_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[19]' is connected directly to output port 'sd_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[19]' is connected directly to output port 'ld_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[18]' is connected directly to output port 'sd_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[18]' is connected directly to output port 'ld_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[17]' is connected directly to output port 'sd_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[17]' is connected directly to output port 'ld_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[16]' is connected directly to output port 'sd_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[16]' is connected directly to output port 'ld_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[15]' is connected directly to output port 'sd_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[15]' is connected directly to output port 'ld_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[14]' is connected directly to output port 'sd_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[14]' is connected directly to output port 'ld_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[13]' is connected directly to output port 'sd_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[13]' is connected directly to output port 'ld_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[12]' is connected directly to output port 'sd_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[12]' is connected directly to output port 'ld_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[11]' is connected directly to output port 'sd_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[11]' is connected directly to output port 'ld_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[10]' is connected directly to output port 'sd_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[10]' is connected directly to output port 'ld_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[9]' is connected directly to output port 'sd_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[9]' is connected directly to output port 'ld_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[8]' is connected directly to output port 'sd_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[8]' is connected directly to output port 'ld_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[7]' is connected directly to output port 'sd_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[7]' is connected directly to output port 'ld_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[6]' is connected directly to output port 'sd_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[6]' is connected directly to output port 'ld_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[5]' is connected directly to output port 'sd_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[5]' is connected directly to output port 'ld_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[4]' is connected directly to output port 'sd_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[4]' is connected directly to output port 'ld_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[3]' is connected directly to output port 'sd_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[3]' is connected directly to output port 'ld_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[2]' is connected directly to output port 'sd_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[2]' is connected directly to output port 'ld_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[1]' is connected directly to output port 'sd_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[1]' is connected directly to output port 'ld_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[0]' is connected directly to output port 'sd_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746_dmem_ctrl', input port 'mem_addr[0]' is connected directly to output port 'ld_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[4]' is connected directly to output port 'imm[4]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[3]' is connected directly to output port 'imm[3]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[2]' is connected directly to output port 'imm[2]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[1]' is connected directly to output port 'imm[1]'. (LINT-31)
Warning: In design 'ysyx_210746_id_stage', output port 'rs2_r_addr[0]' is connected directly to output port 'imm[0]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[0]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[1]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[2]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[4]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[5]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[6]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[8]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[9]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mstatus_r[10]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[2]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[4]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[5]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[6]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[7]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[8]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[9]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[10]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[11]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[12]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[13]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[14]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[15]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[16]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[17]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[18]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[19]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[20]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[21]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[22]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[23]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[24]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[25]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[26]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[27]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[28]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[29]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[30]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[31]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[32]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[33]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[34]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[35]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[36]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[37]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[38]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[39]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[40]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[41]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[42]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[43]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[44]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[45]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[46]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[47]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[48]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[49]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[50]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[51]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[52]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[53]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[54]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[55]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[56]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[57]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[58]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[59]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[60]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[61]'. (LINT-31)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to output port 'csr_mcause_r[62]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[31]' is connected directly to output port 'sd_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[30]' is connected directly to output port 'sd_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[29]' is connected directly to output port 'sd_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[28]' is connected directly to output port 'sd_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[27]' is connected directly to output port 'sd_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[26]' is connected directly to output port 'sd_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[25]' is connected directly to output port 'sd_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[24]' is connected directly to output port 'sd_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[23]' is connected directly to output port 'sd_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[22]' is connected directly to output port 'sd_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[21]' is connected directly to output port 'sd_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[20]' is connected directly to output port 'sd_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[19]' is connected directly to output port 'sd_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[18]' is connected directly to output port 'sd_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[17]' is connected directly to output port 'sd_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[16]' is connected directly to output port 'sd_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[15]' is connected directly to output port 'sd_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[14]' is connected directly to output port 'sd_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[13]' is connected directly to output port 'sd_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[12]' is connected directly to output port 'sd_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[11]' is connected directly to output port 'sd_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[10]' is connected directly to output port 'sd_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[9]' is connected directly to output port 'sd_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[8]' is connected directly to output port 'sd_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[7]' is connected directly to output port 'sd_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[6]' is connected directly to output port 'sd_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[5]' is connected directly to output port 'sd_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[4]' is connected directly to output port 'sd_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[3]' is connected directly to output port 'sd_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[2]' is connected directly to output port 'sd_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[1]' is connected directly to output port 'sd_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210746_dmem_ctrl', output port 'ld_addr[0]' is connected directly to output port 'sd_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_ar_size[2]' is connected directly to output port 'axi_aw_size[2]'. (LINT-31)
Warning: In design 'ysyx_210746', a pin on submodule 'u_axi_ctrl' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'axi_b_user_i' is connected to logic 0. 
Warning: In design 'ysyx_210746', a pin on submodule 'u_axi_ctrl' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'axi_r_user_i' is connected to logic 0. 
Warning: In design 'ysyx_210746', the same net is connected to more than one pin on submodule 'u_axi_ctrl'. (LINT-33)
   Net '*Logic0*' is connected to pins 'axi_b_user_i', 'axi_r_user_i''.
Warning: In design 'ysyx_210746', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_ctrl', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_if_addr_gen', output port 'if_valid' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210746_id_stage', output port 'inst_data[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mcause_r[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_csr_exe_stage', output port 'csr_mstatus_r[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_ar_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210746_axi_size_ctrl', output port 'axi_aw_size[2]' is connected directly to 'logic 0'. (LINT-52)
1
