-- Example: 
-- Design an combinational citcuit that checks if input_vector 
-- is equal to "0101".

library IEEE;
use IEEE.std_logic_1164.all;

entity example is
   port(input_vector	: in  STD_LOGIC_VECTOR(3 downto 0);
	output	: out  STD_LOGIC
   );
end example;

architecture example_arch of example is
-- signal declaration
signal a, b: STD_LOGIC;
begin
	a <= input_vector(0) and input_vector(2);
 	b <= not (input_vector(1) or input_vector(3));
 	output <= a and b;
end example_arch;