# Tiny Tapeout project information
project:
  title:        "Swapping bits"                    # Project title
  author:       "David Sharma"                     # Your name
  discord:      ""                                  # optional
  description:  "Make 4-bit MSB nibble the 4-bit LSB nibble"
  language:     "Verilog"                           # Verilog, VHDL, SystemVerilog, etc.
  clock_hz:     0                                   # 0 if not using a clock

  tiles: "1x1"          # 1x1 tile in the TinyTapeout die

  top_module:  "tt_um_example"  # Must match your top-level module name

  # Verilog source files in the ./src folder
  source_files:
    - "project.v"

# The pinout must match your module's port names and bit order
pinout:
  # Map the "ui" pins to your module's input signals
  ui[0]:  "ui_in[0]"
  ui[1]:  "ui_in[1]"
  ui[2]:  "ui_in[2]"
  ui[3]:  "ui_in[3]"
  ui[4]:  "ui_in[4]"
  ui[5]:  "ui_in[5]"
  ui[6]:  "ui_in[6]"
  ui[7]:  "ui_in[7]"

  # Map the "uo" pins to your module's output signals
  uo[0]:  "uo_out[0]"
  uo[1]:  "uo_out[1]"
  uo[2]:  "uo_out[2]"
  uo[3]:  "uo_out[3]"
  uo[4]:  "uo_out[4]"
  uo[5]:  "uo_out[5]"
  uo[6]:  "uo_out[6]"
  uo[7]:  "uo_out[7]"

  # Bidirectional pins (uio) are unused for this design, so leave them blank or label them "unused".
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

yaml_version: 6
