(footprint "SOD-323" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 342fdde4-ca60-4717-af64-7eb25a86bf1b)
  )
  (fp_text value "SOD-323" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp a7e25a23-16c2-4c40-b175-c8f564664995)
  )
  (fp_poly (pts
      (xy -1.53 -0.515)
      (xy -1.15 -0.515)
      (xy -1.15 -0.925)
      (xy 1.15 -0.925)
      (xy 1.15 -0.515)
      (xy 1.53 -0.515)
      (xy 1.53 0.515)
      (xy 1.15 0.515)
      (xy 1.15 0.925)
      (xy -1.15 0.925)
      (xy -1.15 0.515)
      (xy -1.53 0.515)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp ef8d6d96-7c54-4590-b076-8b4a04a392a6))
  (fp_text reference ">NAME" (at -0.1 -2 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp c15d4396-3020-4230-8963-8c523b974d33)
  )
  (fp_text value ">VALUE" (at -0.1 -1.1 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp ed149479-6c5e-460f-94fe-2c1bb9b1610d)
  )
  (fp_line (start -0.9 -0.675) (end 0.9 -0.675) (layer "F.SilkS") (width 0.127) (tstamp 391be599-bd80-4a54-a3e3-bc65d511c825))
  (fp_line (start 0.9 0.675) (end -0.9 0.675) (layer "F.SilkS") (width 0.127) (tstamp 18aee3ec-82e1-4315-a345-403fc95726da))
  (fp_line (start -0.5 -0.6) (end -0.5 0.6) (layer "F.SilkS") (width 0.254) (tstamp 9f5accc5-2521-4b3a-9c35-bad224be9338))
  (fp_line (start 0.9 0.675) (end 0.9 0.6) (layer "F.SilkS") (width 0.127) (tstamp c0cbc66f-0a23-4726-a31a-e430c597fdff))
  (fp_line (start 0.9 -0.675) (end 0.9 -0.6) (layer "F.SilkS") (width 0.127) (tstamp 333142ab-02a3-4f76-b1b2-d75cbc5bdb9b))
  (fp_line (start -0.9 -0.675) (end -0.9 -0.6) (layer "F.SilkS") (width 0.127) (tstamp 1b1c0399-8ba3-4d97-87d7-80c205ce18a3))
  (fp_line (start -0.9 0.675) (end -0.9 0.6) (layer "F.SilkS") (width 0.127) (tstamp 842b7a50-11e5-45bc-8ba4-2b5c2f72e3fa))
  (pad "CATHODE" smd rect (at -1.115 0) (size 0.63 0.83) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 9bc77273-4606-42bd-897b-8c3a4990376a))
  (pad "ANODE" smd rect (at 1.115 0) (size 0.63 0.83) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp d75bcc48-0650-4a10-8157-473b2be32975))
)
