---
author: kevbroch
comments: false
date: 2012-05-14 19:04:49+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/2000s/hc18/
slug: hc18
title: "\n\t\t\t\tHC18 (2006)\t\t"
wordpress_id: 100
---


				

### General Information


Hot Chips 18 (2006)
<table >
<tbody >
<tr >

<td width="20%" >**Date**
</td>

<td >August 20-22, 2006
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >Organizing and Program Committees
</td>
</tr>
</tbody>
</table>



### Tutorials


TutorialsSunday, August 20, 2006
<table >
<tbody >
<tr valign="top" >

<td width="20%" >**Morning Tutorial**
</td>

<td >**Moderator**: Christos Kozyrakis (Stanford University)



	
  * **Multicore Programming: From Threads to Transactional Memory **
Yuan Lin (Sun Microsystems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/1_Sun/HC18.T1P1.pdf), Ali-Reza Adl-Tabatabai (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/1_Sun/HC18.T1P2.pdf), Bratin Saha (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/1_Sun/HC18.T1P4.pdf), and Christos Kozyrakis (Stanford University)[![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/1_Sun/HC18.T1P3.pdf)



</td>
</tr>
http://youtu.be/oKGLNx1N5no
<tr valign="top" >

<td >**Afternoon Tutorial**
</td>

<td >**Moderator**: Jan Rabaey



	
  * **Wireless in the Home: Challenges and Opportunities** [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/1_Sun/HC18.T2.pdf)



</td>
</tr>
http://youtu.be/hQrqMuR5Pqs
</tbody>
</table>



### Conference Day One


SessionMonday, August 21, 2006
<table >
<tbody >
<tr valign="top" >

<td >**Opening Remarks**
</td>

<td >Opening remarks
</td>
</tr>
<tr valign="top" >

<td >**Session 1**
</td>

<td >**Video Processing **
**Chair: **Howard Sachs, **Telairity**
_• Highly Integrated Nexperia PNX8535 Hybrid Television Processor_, **Philips Semiconductors **[![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S1/HC18.S1T1.pdf)
Authors(s): Ben Pronk_• Heterogeneous Multiprocessing for Efficient Multi-Standard High Definition Video Decoding, _**Philips Semiconductors [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S1/HC18.S1T2.pdf)
**Authors(s): Stephane Mutz, Philippe Durieux

_• Home entertainment-quality multimedia experience whilst on the move – Philips Nexperia Mobile Multimedia Co-Processor PNX4103,_** Philips Semiconductors [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S1/HC18.S1T3.pdf)
**Authors(s): Marcin Klecha, Ralf Karge, Richard O'Connor
</td>
</tr>
http://youtu.be/JJb1AXfTDmg
<tr valign="top" >

<td >**Keynote 1**
</td>

<td >**Cool Codes for Hot Chips [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.Keynote%20One/HC18.Keynote1.pdf)
Chair:** Pradeep Dubey, **Intel
**Author(s): Justin Rattner, Chief Technology Officer & Intel Senior Fellow (Intel)
</td>
</tr>
http://youtu.be/ytPzdP97lUo
<tr valign="top" >

<td >**Session 2**
</td>

<td >**Microprocessors I **
**Chair:** Marc Tremblay, **Sun Microsystems**
_• The Low-Power High-Performance Architecture of the PWRficient Processor Family, _**P.A. Semi [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S2/HC18.S2T1.pdf)
**Author(s): Tse-Yu Yeh_• The Opteron CMP NorthBridge Architecture, Now and in the Future, _**AMD** [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S2/HC18.S2T2.pdf)
Author(s): Pat Conway, Bill Hughes
</td>
</tr>
http://youtu.be/ozaf1-EIafk
<tr valign="top" >

<td >**Session 3**
</td>

<td >**Memory and Storage **
**Chair:** Mitsuo Saito, **Toshiba**_• Z-RAM Ultra-dense Memory for 90nm and Below, **Innovative Silicon**_ [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S3/HC18.S3T1.pdf)
Author(s): David Fisch, Anant Singh, Greg Popov_• The Ultra Small HDD for the Mobile Applications, _**Toshiba [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S3/HC18.S3T2.pdf)
**Author(s): Akihiko Takeo, Kazuhito Shimomura, Jun Itoh
</td>
</tr>
http://youtu.be/ed77rvo738s
<tr valign="top" >

<td >**Session 4**
</td>

<td >**Reconfigurable Computing **
**Chair:** John Wawrzynek, **UC Berkeley**_• Virtex5, the Next Generation 65nm FPGA, _**Xilinx [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S4/HC18.S4T1.pdf)
**Author(s): Steve Douglass, Peter Alfke, Kees Vissers_• RAMP: Research Accelerator for Multiple Processors [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S4/HC18.S4T2.pdf)
_Author(s): Professor David Patterson (**UC Berkeley**), Professor Arvind (**MIT**), Professor Krste Asanovic (**MIT**), Professor Derek Chiou (**UT Austin**), Professor James C. Hoe (**CMU**), Professor Christoforos Kozyrakis (**Stanford**), Shih-Lien Lu (**Intel**), Professor Mark Oskin (**U Washington**), Professor Jan Rabaey (**UC Berkeley**), and Professor John Wawrzynek (**UC Berkeley**)

_• An Implementation of Hardware Accelerator using Dynamically Reconfigurable Architecture, _**Toshiba R&D Center [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S4/HC18.S4T3.pdf)
**Author(s): Takashi Yoshikawa, Yutaka Yamada, Shigehiro Asano
</td>
</tr>
http://youtu.be/fwzHasqGOks
<tr valign="top" >

<td >**Session 5**
</td>

<td >**Parallel Processing **
**Chair:** John Wawrzynek, **UC Berkeley**_• TeraOPS Hardware & Software: A New Massively-Parallel, MIMD Computing Fabric IC, _**Ambric** [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S5/HC18.S5T1.pdf)
Author(s): Mike Butts, Anthony Mark Jones_• The CA1024: A Fully Programmable System-On-Chip for Cost-Effective HDTV Media Processing, _**Connex Technology [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S5/HC18.S5T2.pdf)
**Author(s): Gheorghe Stefan, Lazar Bivolarski, Anand Sheel, Bogdan Mitu, Tom Thomson, and Dan Tomescu

_• Hardware and Applications of AsAP: An Asynchronous Array of Simple Processors, _**UC Davis [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S5/HC18.S5T3.pdf)**** [![QT](/wp-content/uploads/hc_archives/images/qt_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S5/HC18.S5T3.80211a.mpg) [![QT](/wp-content/uploads/hc_archives/images/qt_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.S5/HC18.S5T3.jpeg.mpg)
**Author(s): Bevan Baas (**Professor, Electrical and Computer Engineering, UC Davis**), Zhiyi Yu, Michael Meeuwsen, Omar Sattari, Ryan Apperson, Eric Work, Jeremy Webb, Michael Lai, Daniel Gurman, Chi Chen, Jason Cheung, Dean Truong, Tinoosh Mohsenin (**UC Davis**)
</td>
</tr>
http://youtu.be/HMLT4EpKBAw
<tr valign="top" >

<td height="168" >**Panel Discussion**
</td>

<td >**Who Owns the Living Room?**
**Moderator:** Jan-Willem van de Waerdt, **Philips Semiconductors****Panelists:**James Akiyama (**Intel**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.Panel/HC18.Panel.intel.pdf), Bob Brummer (**Microsoft**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.Panel/HC18.Panel.microsoft.pdf), Bill Curtis (**Dell**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.Panel/HC18.Panel.dell.pdf), Eugene Shteyn (**Philips CE**), Alan Messer (**Samsung**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.Panel/HC18.Panel.samsung.pdf), Glen Stone (**Sony**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.Panel/HC18.Panel.sony.pdf), Prof. Yamada (**Kyushu Institute of Technology**) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/2_Mon/HC18.Panel/HC18.Panel.Q@KIT.pdf)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


SessionTuesday, August 16, 2006
<table >
<tbody >
<tr valign="top" >

<td height="263" >**Session 6**
</td>

<td >**Embedded Processors **
**Chair:** Chuck Moore, **AMD**_• ARM996HS: The First Licensable, Clockless 32-bit Processor Core, _**Handshake Solutions [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S6/HC18.S6T1.pdf)
**Author(s): Arjan Bink (**Handshake Solutions**), Richard York (**ARM Ltd**.), Mark de Clercq (**Handshake Solutions**)_• The MIPS32® 34K™ Processor Cores: Ultimate Design Flexibility for Embedded Applications, _**MIPS** [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S6/HC18.S6T2.pdf)
Author(s): Ryan Kinter

_• Design of a Reusable 1GHz, Super-scalar ARM Processor, **ARM Inc. [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S6/HC18.S6T3.pdf)
**_Author(s): Stephen Hill

• Towards Optimal Custom Instruction Processors, **Imperial College, London [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S6/HC18.S6T4.pdf)
**Author(s): Wayne Luk, Oskar Mencer, Robert G. Dimond, Kubilay Atasu
</td>
</tr>
http://youtu.be/gBA01b_i5jM
<tr valign="top" >

<td >**Keynote 2**
</td>

<td >**Collaborative Innovation: A New Lever in Information Technology Development [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.Keynote%20Two/HC18.Keynote2.pdf)
Chair:** Forest Baskett, **New Enterprise Associates**Author(s): Bernard Meyerson, IBM Fellow; VP Strategic Alliances and Chief Technologist, Meyerson IBM Systems & Technology Group, Development
</td>
</tr>
<tr valign="top" >

<td >**Session 7**
</td>

<td >**Novel Silicon Applications **
**Chair:** Rajeevan Amirtharajah, **UC Davis**_• In Silico Vox: Towards Speech Recognition in Silicon, _**Carnegie Mellon University [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S7/HC18.S7T1.pdf) [![WMV](/wp-content/uploads/hc_archives/images/wm_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S7/HC18.S7T1.CMU-in-silico-vox-video.wmv)
**Author(s): Professor Rob A. Rutenbar (**ECE & CS**), Edward C. Lin, Kai Yu, Tsuhan Chen_• A Novel Processor Architecture for High-Performance Stream Processing, _**IBM Research, Zurich [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S7/HC18.S7T2.pdf)
**Author(s): Jan van Lunteren

_• Micro Manipulator Array for Nano-bioelectrics Era, _**Toshiba R&D Center [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S7/HC18.S7T3.pdf) [![QT](/wp-content/uploads/hc_archives/images/qt_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S7/HC18.S7T3.Cap0022_50ms_short_2(5sec).mpg) [![QT](/wp-content/uploads/hc_archives/images/qt_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S7/HC18.S7T3.Cap0023_100ms_short_2(5sec).mpg)[![QT](/wp-content/uploads/hc_archives/images/qt_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S7/HC18.S7T3.Cap0024_1s_short_2(5sec).mpg) [![QT](/wp-content/uploads/hc_archives/images/qt_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S7/HC18.S7T3.Cap0026_10ms_short_2(5sec).mpg) [![QT](/wp-content/uploads/hc_archives/images/qt_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S7/HC18.S7T3.Cap0027_1ms_short_2(5sec).mpg)
**Author(s): Hideyuki Funaki, Kazuhiro Suzuki, Yujiro Naruse, Kazuhiko Itaya, Shuichi Uchikoga
</td>
</tr>
http://youtu.be/-mmAZXSkoXg
<tr valign="top" >

<td >**Session 8**
</td>

<td >**Communications**
**Chair:** Forest Baskett, **New Enterprise Associates**_• FocalPoint: A Low-Latency, High-Bandwidth Ethernet Switch Chip, _**Fulcrum Microsystems** [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S8/HC18.S8T1.pdf)
Author(s): Uri Cummings_• SH-MobileG1: A Single-Chip Application and Dual-mode Baseband Processor,_**Renesas Technology** [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S8/HC18.S8T2.pdf)
Author(s): Masayuki Ito, Takahiro Irita, Eiji Yamamoto, Kunihiko Nishiyama, Takao Koike, Yoshihiko Tsuchihashi, Hiroyuki Asano, Hiroshi Yagi, Saneaki Tamaki, Ken Tatezawa, Toshihiro Hattori, Shinichi Yoshioka (**Renesas Technology**), and Koji Ohno (**NTT DoCoMo**)

_• APP300 Access Network Processor, _**Agere Systems [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S8/HC18.S8T3.pdf)
**Author(s): Balakrishnan Sundararaman
</td>
</tr>
http://youtu.be/L-Wszh_T6Y4
<tr valign="top" >

<td >**Session 9**
</td>

<td >**Microprocessors II **
**Chair:** Alan Smith, **UC Berkeley**_• TULSA, A Dual P4 Core Large Shared Cache Intel® Xeon™ Processor for the MP Server Market Segment, _**Intel** [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S9/HC18.S9T1.pdf)
Author(s): Jeffrey D. Gilbert, Stephen H. Hunt, Daniel Gunadi, and Ganapati Srinivasa_• Niagara2: A Highly-Threaded Server-on-A-Chip, _**Sun Microsystems [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S9/HC18.S9T2.pdf)**
Author(s): Greg Grohoski

_• Blackford: A Dual Processor Chipset for Servers and Workstations, _**Intel [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S9/HC18.S9T3.pdf)
**Author(s): Kai cheng, Sundaram Chinthamani, Sivakumar Radhakrishnan, Fayé Briggs and Kathy Debnath

_• Inside the Core™ Microarchitecture, _**Intel [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S9/HC18.S9T4.pdf)
**Author(s): Jack Doweck


</td>
</tr>
NO VIDEO AVAILABLE
</tbody>
</table>		
