

================================================================
== Vivado HLS Report for 'flattening_layer'
================================================================
* Date:           Sun Apr  5 22:19:57 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline_Unroll3_DF_NoInpPartition
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.931|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  579|  579|  579|  579|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                                                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                                 Loop Name                                 | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- flattening_layer_0_loop_flattening_layer_1_loop_flattening_layer_2_loop  |  577|  577|         3|          1|          1|   576|    yes   |
        +---------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     313|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     111|
|Register         |        -|      -|      71|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      71|     424|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_368_p2                   |     +    |      0|  0|  15|           1|           5|
    |indvar_flatten_next1_fu_202_p2  |     +    |      0|  0|  17|          10|           1|
    |indvar_flatten_op_fu_374_p2     |     +    |      0|  0|  15|           1|           8|
    |tmp1_fu_352_p2                  |     +    |      0|  0|  15|           8|           8|
    |tmp_11_fu_458_p2                |     +    |      0|  0|  11|          11|          11|
    |tmp_7_fu_362_p2                 |     +    |      0|  0|  18|          11|          11|
    |tmp_9_fu_426_p2                 |     +    |      0|  0|  17|          10|          10|
    |x_1_fu_300_p2                   |     +    |      0|  0|  12|           1|           3|
    |y_1_fu_208_p2                   |     +    |      0|  0|  12|           1|           3|
    |tmp_10_fu_452_p2                |     -    |      0|  0|  11|          11|          11|
    |tmp_6_fu_416_p2                 |     -    |      0|  0|  16|           9|           9|
    |tmp_fu_182_p2                   |     -    |      0|  0|  18|          11|          11|
    |tmp_mid1_fu_252_p2              |     -    |      0|  0|  18|          11|          11|
    |exitcond_mid_fu_294_p2          |    and   |      0|  0|   6|           1|           1|
    |exitcond_flatten1_fu_196_p2     |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_flatten_fu_214_p2      |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_fu_288_p2              |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                 |    or    |      0|  0|   6|           1|           1|
    |tmp_1_fu_306_p2                 |    or    |      0|  0|   6|           1|           1|
    |i_mid2_fu_312_p3                |  select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next_fu_380_p3   |  select  |      0|  0|   8|           1|           1|
    |tmp_1_mid2_v_fu_266_p3          |  select  |      0|  0|   3|           1|           3|
    |tmp_3_cast_cast_mid2_fu_328_p3  |  select  |      0|  0|   7|           1|           7|
    |tmp_3_cast_cast_mid_fu_274_p3   |  select  |      0|  0|   7|           1|           1|
    |tmp_4_mid2_fu_340_p3            |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_258_p3              |  select  |      0|  0|  11|           1|          11|
    |x_mid_fu_220_p3                 |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   6|           2|           1|
    |not_exitcond_flatten_fu_282_p2  |    xor   |      0|  0|   6|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 313|         134|         161|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_phi_mux_x_phi_fu_140_p4  |   9|          2|    3|          6|
    |ap_phi_mux_y_phi_fu_118_p4  |   9|          2|    3|          6|
    |i_reg_147                   |   9|          2|    5|         10|
    |indvar_flatten1_reg_103     |   9|          2|   10|         20|
    |indvar_flatten_reg_125      |   9|          2|    8|         16|
    |x_reg_136                   |   9|          2|    3|          6|
    |y_reg_114                   |   9|          2|    3|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 111|         24|   39|         80|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |exitcond_flatten1_reg_477                |   1|   0|    1|          0|
    |exitcond_flatten1_reg_477_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_mid2_reg_492                           |   5|   0|    5|          0|
    |i_reg_147                                |   5|   0|    5|          0|
    |indvar_flatten1_reg_103                  |  10|   0|   10|          0|
    |indvar_flatten_reg_125                   |   8|   0|    8|          0|
    |tmp_1_mid2_v_reg_486                     |   3|   0|    3|          0|
    |tmp_4_mid2_reg_498                       |   3|   0|    3|          0|
    |tmp_7_reg_504                            |  11|   0|   11|          0|
    |tmp_7_reg_504_pp0_iter1_reg              |  11|   0|   11|          0|
    |x_reg_136                                |   3|   0|    3|          0|
    |y_reg_114                                |   3|   0|    3|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  71|   0|   71|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_start           |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_done            | out |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_idle            | out |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_ready           | out |    1| ap_ctrl_hs | flattening_layer | return value |
|input_V_address0   | out |   10|  ap_memory |      input_V     |     array    |
|input_V_ce0        | out |    1|  ap_memory |      input_V     |     array    |
|input_V_q0         |  in |    8|  ap_memory |      input_V     |     array    |
|output_V_address0  | out |   10|  ap_memory |     output_V     |     array    |
|output_V_ce0       | out |    1|  ap_memory |     output_V     |     array    |
|output_V_we0       | out |    1|  ap_memory |     output_V     |     array    |
|output_V_d0        | out |    8|  ap_memory |     output_V     |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

