
SLAVE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003540  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000454  20000000  00403540  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000010c  20000454  00403994  00020454  2**2
                  ALLOC
  3 .stack        00000400  20000560  00403aa0  00020454  2**0
                  ALLOC
  4 .heap         00000200  20000960  00403ea0  00020454  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00020454  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002047e  2**0
                  CONTENTS, READONLY
  7 .debug_info   00003f57  00000000  00000000  000204d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000079b  00000000  00000000  0002442e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000f5f  00000000  00000000  00024bc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000180  00000000  00000000  00025b28  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000150  00000000  00000000  00025ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000f95c  00000000  00000000  00025df8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001c76  00000000  00000000  00035754  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00043286  00000000  00000000  000373ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000abc  00000000  00000000  0007a650  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	60 09 00 20 3d 01 40 00 39 01 40 00 39 01 40 00     `.. =.@.9.@.9.@.
  400010:	39 01 40 00 39 01 40 00 39 01 40 00 00 00 00 00     9.@.9.@.9.@.....
	...
  40002c:	39 01 40 00 39 01 40 00 00 00 00 00 39 01 40 00     9.@.9.@.....9.@.
  40003c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40004c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40005c:	00 00 00 00 39 01 40 00 39 01 40 00 00 00 00 00     ....9.@.9.@.....
  40006c:	39 01 40 00 39 01 40 00 00 00 00 00 39 01 40 00     9.@.9.@.....9.@.
  40007c:	39 01 40 00 00 00 00 00 00 00 00 00 39 01 40 00     9.@.........9.@.
  40008c:	a5 0b 40 00 39 01 40 00 39 01 40 00 39 01 40 00     ..@.9.@.9.@.9.@.
  40009c:	39 01 40 00 39 01 40 00 39 01 40 00 00 00 00 00     9.@.9.@.9.@.....
	...
  4000b4:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  4000c4:	39 01 40 00 39 01 40 00                             9.@.9.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000454 	.word	0x20000454
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00403540 	.word	0x00403540

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00403540 	.word	0x00403540
  40012c:	20000458 	.word	0x20000458
  400130:	00403540 	.word	0x00403540
  400134:	00000000 	.word	0x00000000

00400138 <Dummy_Handler>:
  400138:	e7fe      	b.n	400138 <Dummy_Handler>
	...

0040013c <Reset_Handler>:
  40013c:	b508      	push	{r3, lr}
  40013e:	4b10      	ldr	r3, [pc, #64]	; (400180 <Reset_Handler+0x44>)
  400140:	4a10      	ldr	r2, [pc, #64]	; (400184 <Reset_Handler+0x48>)
  400142:	429a      	cmp	r2, r3
  400144:	d009      	beq.n	40015a <Reset_Handler+0x1e>
  400146:	4b0e      	ldr	r3, [pc, #56]	; (400180 <Reset_Handler+0x44>)
  400148:	4a0e      	ldr	r2, [pc, #56]	; (400184 <Reset_Handler+0x48>)
  40014a:	e003      	b.n	400154 <Reset_Handler+0x18>
  40014c:	6811      	ldr	r1, [r2, #0]
  40014e:	6019      	str	r1, [r3, #0]
  400150:	3304      	adds	r3, #4
  400152:	3204      	adds	r2, #4
  400154:	490c      	ldr	r1, [pc, #48]	; (400188 <Reset_Handler+0x4c>)
  400156:	428b      	cmp	r3, r1
  400158:	d3f8      	bcc.n	40014c <Reset_Handler+0x10>
  40015a:	4b0c      	ldr	r3, [pc, #48]	; (40018c <Reset_Handler+0x50>)
  40015c:	e002      	b.n	400164 <Reset_Handler+0x28>
  40015e:	2200      	movs	r2, #0
  400160:	601a      	str	r2, [r3, #0]
  400162:	3304      	adds	r3, #4
  400164:	4a0a      	ldr	r2, [pc, #40]	; (400190 <Reset_Handler+0x54>)
  400166:	4293      	cmp	r3, r2
  400168:	d3f9      	bcc.n	40015e <Reset_Handler+0x22>
  40016a:	4a0a      	ldr	r2, [pc, #40]	; (400194 <Reset_Handler+0x58>)
  40016c:	4b0a      	ldr	r3, [pc, #40]	; (400198 <Reset_Handler+0x5c>)
  40016e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400172:	6093      	str	r3, [r2, #8]
  400174:	4b09      	ldr	r3, [pc, #36]	; (40019c <Reset_Handler+0x60>)
  400176:	4798      	blx	r3
  400178:	4b09      	ldr	r3, [pc, #36]	; (4001a0 <Reset_Handler+0x64>)
  40017a:	4798      	blx	r3
  40017c:	e7fe      	b.n	40017c <Reset_Handler+0x40>
  40017e:	bf00      	nop
  400180:	20000000 	.word	0x20000000
  400184:	00403540 	.word	0x00403540
  400188:	20000454 	.word	0x20000454
  40018c:	20000454 	.word	0x20000454
  400190:	20000560 	.word	0x20000560
  400194:	e000ed00 	.word	0xe000ed00
  400198:	00400000 	.word	0x00400000
  40019c:	0040338d 	.word	0x0040338d
  4001a0:	00400ab9 	.word	0x00400ab9

004001a4 <_Z8CLK_Inithhhh>:
#define rc 0
#define xtal 1
#define osc 2
void CLK_Init(uint8_t source,uint8_t fsource, uint8_t num, uint8_t den)
{
  4001a4:	b470      	push	{r4, r5, r6}
	// Disable watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  4001a6:	f44f 4500 	mov.w	r5, #32768	; 0x8000
  4001aa:	4c5e      	ldr	r4, [pc, #376]	; (400324 <_Z8CLK_Inithhhh+0x180>)
  4001ac:	6065      	str	r5, [r4, #4]
	//Embedded Flash Wait States for Worst-Case Conditions
	EFC0->EEFC_FMR = EEFC_FMR_FWS(7)|EEFC_FMR_CLOE;
  4001ae:	4d5e      	ldr	r5, [pc, #376]	; (400328 <_Z8CLK_Inithhhh+0x184>)
  4001b0:	f5a4 6425 	sub.w	r4, r4, #2640	; 0xa50
  4001b4:	6025      	str	r5, [r4, #0]
	#if defined(ID_EFC1)
	EFC1->EEFC_FMR = EEFC_FMR_FWS(7)|EEFC_FMR_CLOE;
	#endif
	switch(source)
  4001b6:	2801      	cmp	r0, #1
  4001b8:	d058      	beq.n	40026c <_Z8CLK_Inithhhh+0xc8>
  4001ba:	b1a0      	cbz	r0, 4001e6 <_Z8CLK_Inithhhh+0x42>
  4001bc:	2802      	cmp	r0, #2
  4001be:	d075      	beq.n	4002ac <_Z8CLK_Inithhhh+0x108>
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
		//Disable the on-chip fast RC oscillator
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
		break;
	}
	if(num == 0 || den == 0)
  4001c0:	b112      	cbz	r2, 4001c8 <_Z8CLK_Inithhhh+0x24>
  4001c2:	2b00      	cmp	r3, #0
  4001c4:	f040 808e 	bne.w	4002e4 <_Z8CLK_Inithhhh+0x140>
	{
		//Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_MAIN_CLK;
  4001c8:	2201      	movs	r2, #1
  4001ca:	4b58      	ldr	r3, [pc, #352]	; (40032c <_Z8CLK_Inithhhh+0x188>)
  4001cc:	601a      	str	r2, [r3, #0]
		SystemCoreClock = fsource*1000000;
  4001ce:	4b58      	ldr	r3, [pc, #352]	; (400330 <_Z8CLK_Inithhhh+0x18c>)
  4001d0:	fb03 f101 	mul.w	r1, r3, r1
  4001d4:	4b57      	ldr	r3, [pc, #348]	; (400334 <_Z8CLK_Inithhhh+0x190>)
  4001d6:	6019      	str	r1, [r3, #0]
		//Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
		SystemCoreClock = (fsource*(num)/den)*1000000;
	}
	while (!(REG_PMC_SR & PMC_SR_MCKRDY));
  4001d8:	4b57      	ldr	r3, [pc, #348]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  4001da:	681b      	ldr	r3, [r3, #0]
  4001dc:	f013 0f08 	tst.w	r3, #8
  4001e0:	d0fa      	beq.n	4001d8 <_Z8CLK_Inithhhh+0x34>
}
  4001e2:	bc70      	pop	{r4, r5, r6}
  4001e4:	4770      	bx	lr
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  4001e6:	4c55      	ldr	r4, [pc, #340]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  4001e8:	6820      	ldr	r0, [r4, #0]
  4001ea:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4001ee:	f040 0008 	orr.w	r0, r0, #8
  4001f2:	6020      	str	r0, [r4, #0]
		PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  4001f4:	4c52      	ldr	r4, [pc, #328]	; (400340 <_Z8CLK_Inithhhh+0x19c>)
  4001f6:	4853      	ldr	r0, [pc, #332]	; (400344 <_Z8CLK_Inithhhh+0x1a0>)
  4001f8:	6204      	str	r4, [r0, #32]
		while (!(REG_PMC_SR & PMC_SR_MOSCRCS));
  4001fa:	484f      	ldr	r0, [pc, #316]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  4001fc:	6800      	ldr	r0, [r0, #0]
  4001fe:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  400202:	d0fa      	beq.n	4001fa <_Z8CLK_Inithhhh+0x56>
		switch(fsource)
  400204:	2904      	cmp	r1, #4
  400206:	d00d      	beq.n	400224 <_Z8CLK_Inithhhh+0x80>
  400208:	2908      	cmp	r1, #8
  40020a:	d023      	beq.n	400254 <_Z8CLK_Inithhhh+0xb0>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40020c:	4c4b      	ldr	r4, [pc, #300]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  40020e:	6820      	ldr	r0, [r4, #0]
  400210:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  400214:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_12_MHz;
  400218:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  40021c:	f040 0020 	orr.w	r0, r0, #32
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400220:	6020      	str	r0, [r4, #0]
			break;
  400222:	e008      	b.n	400236 <_Z8CLK_Inithhhh+0x92>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400224:	4c45      	ldr	r4, [pc, #276]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  400226:	6820      	ldr	r0, [r4, #0]
  400228:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  40022c:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  400230:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400234:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCRCS));
  400236:	4840      	ldr	r0, [pc, #256]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  400238:	6800      	ldr	r0, [r0, #0]
  40023a:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  40023e:	d0fa      	beq.n	400236 <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400240:	4c3e      	ldr	r4, [pc, #248]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  400242:	6820      	ldr	r0, [r4, #0]
  400244:	f020 709b 	bic.w	r0, r0, #20316160	; 0x1360000
  400248:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
  40024c:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400250:	6020      	str	r0, [r4, #0]
		break;
  400252:	e7b5      	b.n	4001c0 <_Z8CLK_Inithhhh+0x1c>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400254:	4c39      	ldr	r4, [pc, #228]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  400256:	6820      	ldr	r0, [r4, #0]
  400258:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  40025c:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_8_MHz;
  400260:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400264:	f040 0010 	orr.w	r0, r0, #16
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400268:	6020      	str	r0, [r4, #0]
			break;
  40026a:	e7e4      	b.n	400236 <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(0xff);
  40026c:	4c33      	ldr	r4, [pc, #204]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  40026e:	6825      	ldr	r5, [r4, #0]
  400270:	4835      	ldr	r0, [pc, #212]	; (400348 <_Z8CLK_Inithhhh+0x1a4>)
  400272:	4328      	orrs	r0, r5
  400274:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCXTS));
  400276:	4830      	ldr	r0, [pc, #192]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  400278:	6800      	ldr	r0, [r0, #0]
  40027a:	f010 0f01 	tst.w	r0, #1
  40027e:	d0fa      	beq.n	400276 <_Z8CLK_Inithhhh+0xd2>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400280:	4c2e      	ldr	r4, [pc, #184]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  400282:	6820      	ldr	r0, [r4, #0]
  400284:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  400288:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  40028c:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
  40028e:	482a      	ldr	r0, [pc, #168]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  400290:	6800      	ldr	r0, [r0, #0]
  400292:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  400296:	d0fa      	beq.n	40028e <_Z8CLK_Inithhhh+0xea>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  400298:	4c28      	ldr	r4, [pc, #160]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  40029a:	6820      	ldr	r0, [r4, #0]
  40029c:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4002a0:	f020 0008 	bic.w	r0, r0, #8
  4002a4:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002a8:	6020      	str	r0, [r4, #0]
		break;
  4002aa:	e789      	b.n	4001c0 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY;
  4002ac:	4c23      	ldr	r4, [pc, #140]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  4002ae:	6820      	ldr	r0, [r4, #0]
  4002b0:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002b4:	f040 0002 	orr.w	r0, r0, #2
  4002b8:	6020      	str	r0, [r4, #0]
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4002ba:	6820      	ldr	r0, [r4, #0]
  4002bc:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  4002c0:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  4002c4:	6020      	str	r0, [r4, #0]
		while (!(REG_PMC_SR & PMC_SR_MOSCSELS));
  4002c6:	481c      	ldr	r0, [pc, #112]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  4002c8:	6800      	ldr	r0, [r0, #0]
  4002ca:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  4002ce:	d0fa      	beq.n	4002c6 <_Z8CLK_Inithhhh+0x122>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  4002d0:	4c1a      	ldr	r4, [pc, #104]	; (40033c <_Z8CLK_Inithhhh+0x198>)
  4002d2:	6820      	ldr	r0, [r4, #0]
  4002d4:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4002d8:	f020 0008 	bic.w	r0, r0, #8
  4002dc:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002e0:	6020      	str	r0, [r4, #0]
		break;
  4002e2:	e76d      	b.n	4001c0 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_PLLAR |= CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(num-1) | CKGR_PLLAR_DIVA(den) | CKGR_PLLAR_PLLACOUNT(0x3ful);
  4002e4:	4e19      	ldr	r6, [pc, #100]	; (40034c <_Z8CLK_Inithhhh+0x1a8>)
  4002e6:	6830      	ldr	r0, [r6, #0]
  4002e8:	1e54      	subs	r4, r2, #1
  4002ea:	4d19      	ldr	r5, [pc, #100]	; (400350 <_Z8CLK_Inithhhh+0x1ac>)
  4002ec:	ea05 4404 	and.w	r4, r5, r4, lsl #16
  4002f0:	431c      	orrs	r4, r3
  4002f2:	4320      	orrs	r0, r4
  4002f4:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
  4002f8:	f440 507c 	orr.w	r0, r0, #16128	; 0x3f00
  4002fc:	6030      	str	r0, [r6, #0]
		while (!(REG_PMC_SR & PMC_SR_LOCKA));
  4002fe:	480e      	ldr	r0, [pc, #56]	; (400338 <_Z8CLK_Inithhhh+0x194>)
  400300:	6800      	ldr	r0, [r0, #0]
  400302:	f010 0f02 	tst.w	r0, #2
  400306:	d0fa      	beq.n	4002fe <_Z8CLK_Inithhhh+0x15a>
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
  400308:	2402      	movs	r4, #2
  40030a:	4808      	ldr	r0, [pc, #32]	; (40032c <_Z8CLK_Inithhhh+0x188>)
  40030c:	6004      	str	r4, [r0, #0]
		SystemCoreClock = (fsource*(num)/den)*1000000;
  40030e:	fb02 f101 	mul.w	r1, r2, r1
  400312:	fb91 f3f3 	sdiv	r3, r1, r3
  400316:	4a06      	ldr	r2, [pc, #24]	; (400330 <_Z8CLK_Inithhhh+0x18c>)
  400318:	fb02 f303 	mul.w	r3, r2, r3
  40031c:	4a05      	ldr	r2, [pc, #20]	; (400334 <_Z8CLK_Inithhhh+0x190>)
  40031e:	6013      	str	r3, [r2, #0]
  400320:	e75a      	b.n	4001d8 <_Z8CLK_Inithhhh+0x34>
  400322:	bf00      	nop
  400324:	400e1450 	.word	0x400e1450
  400328:	04000700 	.word	0x04000700
  40032c:	400e0430 	.word	0x400e0430
  400330:	000f4240 	.word	0x000f4240
  400334:	20000000 	.word	0x20000000
  400338:	400e0468 	.word	0x400e0468
  40033c:	400e0420 	.word	0x400e0420
  400340:	00370008 	.word	0x00370008
  400344:	400e0400 	.word	0x400e0400
  400348:	0037ff01 	.word	0x0037ff01
  40034c:	400e0428 	.word	0x400e0428
  400350:	07ff0000 	.word	0x07ff0000

00400354 <_Z14I2C_slave_Inith>:


void I2C_slave_Init(uint8_t ID)
{
	//enable i2c peripheral in PMC
	REG_PMC_PCER0 |= PMC_PCER0_PID19;
  400354:	4a11      	ldr	r2, [pc, #68]	; (40039c <_Z14I2C_slave_Inith+0x48>)
  400356:	6813      	ldr	r3, [r2, #0]
  400358:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
  40035c:	6013      	str	r3, [r2, #0]
	//disable PIO control of pins to enable peripheral control
	REG_PIOA_PDR  |= PIO_PDR_P3 | PIO_PDR_P4;
  40035e:	f602 12f4 	addw	r2, r2, #2548	; 0x9f4
  400362:	6813      	ldr	r3, [r2, #0]
  400364:	f043 0318 	orr.w	r3, r3, #24
  400368:	6013      	str	r3, [r2, #0]
	
	// Configure Slave Mode Register
	REG_TWI0_SMR = TWI_SMR_SADR(ID);
  40036a:	0400      	lsls	r0, r0, #16
  40036c:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
  400370:	4b0b      	ldr	r3, [pc, #44]	; (4003a0 <_Z14I2C_slave_Inith+0x4c>)
  400372:	6018      	str	r0, [r3, #0]
	
	// Configure Control Register (enable/disable master/slave)
	REG_TWI0_CR = TWI_CR_MSDIS | TWI_CR_SVEN;
  400374:	4a0b      	ldr	r2, [pc, #44]	; (4003a4 <_Z14I2C_slave_Inith+0x50>)
  400376:	2318      	movs	r3, #24
  400378:	6013      	str	r3, [r2, #0]

	//Interrupt enabled by SCL_WS
	REG_TWI0_IER |= TWI_IER_RXRDY | TWI_IER_SCL_WS;
  40037a:	490b      	ldr	r1, [pc, #44]	; (4003a8 <_Z14I2C_slave_Inith+0x54>)
  40037c:	680b      	ldr	r3, [r1, #0]
  40037e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  400382:	f043 0302 	orr.w	r3, r3, #2
  400386:	600b      	str	r3, [r1, #0]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400388:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <_Z14I2C_slave_Inith+0x58>)
  40038e:	6019      	str	r1, [r3, #0]
	//Enable TWI0 Interrupts
	NVIC_EnableIRQ(TWI0_IRQn);
	//send start
	REG_TWI0_CR |= TWI_CR_START;
  400390:	6813      	ldr	r3, [r2, #0]
  400392:	f043 0301 	orr.w	r3, r3, #1
  400396:	6013      	str	r3, [r2, #0]
  400398:	4770      	bx	lr
  40039a:	bf00      	nop
  40039c:	400e0410 	.word	0x400e0410
  4003a0:	40018008 	.word	0x40018008
  4003a4:	40018000 	.word	0x40018000
  4003a8:	40018024 	.word	0x40018024
  4003ac:	e000e100 	.word	0xe000e100

004003b0 <_Z11SPI_setModehh>:
void SPI_setMode(uint8_t mode,uint8_t peripheral){	
	switch(mode)
  4003b0:	2803      	cmp	r0, #3
  4003b2:	d81a      	bhi.n	4003ea <_Z11SPI_setModehh+0x3a>
  4003b4:	e8df f000 	tbb	[pc, r0]
  4003b8:	140e0802 	.word	0x140e0802
	{
		case 0:
		SPI->SPI_CSR[peripheral] = SPI_CSR_NCPHA;
  4003bc:	310c      	adds	r1, #12
  4003be:	2202      	movs	r2, #2
  4003c0:	4b0a      	ldr	r3, [pc, #40]	; (4003ec <_Z11SPI_setModehh+0x3c>)
  4003c2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		break;
  4003c6:	4770      	bx	lr
		
		case 1:
		SPI->SPI_CSR[peripheral] = 0;
  4003c8:	310c      	adds	r1, #12
  4003ca:	2200      	movs	r2, #0
  4003cc:	4b07      	ldr	r3, [pc, #28]	; (4003ec <_Z11SPI_setModehh+0x3c>)
  4003ce:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		break;
  4003d2:	4770      	bx	lr
		
		case 2:
		SPI->SPI_CSR[peripheral] = SPI_CSR_CPOL | SPI_CSR_NCPHA;
  4003d4:	310c      	adds	r1, #12
  4003d6:	2203      	movs	r2, #3
  4003d8:	4b04      	ldr	r3, [pc, #16]	; (4003ec <_Z11SPI_setModehh+0x3c>)
  4003da:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		break;
  4003de:	4770      	bx	lr
		
		case 3:
		SPI->SPI_CSR[peripheral]  = SPI_CSR_CPOL;
  4003e0:	310c      	adds	r1, #12
  4003e2:	2201      	movs	r2, #1
  4003e4:	4b01      	ldr	r3, [pc, #4]	; (4003ec <_Z11SPI_setModehh+0x3c>)
  4003e6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
  4003ea:	4770      	bx	lr
  4003ec:	40008000 	.word	0x40008000

004003f0 <_Z20SPI_selectPeripheralh>:

void SPI_selectPeripheral(uint8_t peripheral){
	//chose peripheral
	//this only works if SPI_MR.PS = 0
	//if SPI_MR.PS = 1 then peripheral selection is done in SPI_THR.PCS
	if (peripheral == 0){
  4003f0:	b130      	cbz	r0, 400400 <_Z20SPI_selectPeripheralh+0x10>
		//choose NPCS0
		REG_SPI_MR |= SPI_MR_PCS(0b1110);
		REG_PIOA_PDR |= PIO_PDR_P11; //NPCS0
	}
	else if (peripheral ==1){
  4003f2:	2801      	cmp	r0, #1
  4003f4:	d012      	beq.n	40041c <_Z20SPI_selectPeripheralh+0x2c>
		//choose NPCS1
		REG_SPI_MR |= SPI_MR_PCS(0b1101);
		REG_PIOA_PDR |= PIO_PDR_P31; //NPCS1
		REG_PIOB_PDR |= PIO_PDR_P14; //NPCS1
	}
	else if (peripheral ==2){
  4003f6:	2802      	cmp	r0, #2
  4003f8:	d024      	beq.n	400444 <_Z20SPI_selectPeripheralh+0x54>
		//choose NPCS2
		REG_SPI_MR |= SPI_MR_PCS(0b1011);
	}
	else if (peripheral ==3){
  4003fa:	2803      	cmp	r0, #3
  4003fc:	d028      	beq.n	400450 <_Z20SPI_selectPeripheralh+0x60>
  4003fe:	4770      	bx	lr
		REG_SPI_MR |= SPI_MR_PCS(0b1110);
  400400:	4a16      	ldr	r2, [pc, #88]	; (40045c <_Z20SPI_selectPeripheralh+0x6c>)
  400402:	6813      	ldr	r3, [r2, #0]
  400404:	f443 2360 	orr.w	r3, r3, #917504	; 0xe0000
  400408:	6013      	str	r3, [r2, #0]
		REG_PIOA_PDR |= PIO_PDR_P11; //NPCS0
  40040a:	f502 2258 	add.w	r2, r2, #884736	; 0xd8000
  40040e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
  400412:	6813      	ldr	r3, [r2, #0]
  400414:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  400418:	6013      	str	r3, [r2, #0]
  40041a:	4770      	bx	lr
		REG_SPI_MR |= SPI_MR_PCS(0b1101);
  40041c:	4a0f      	ldr	r2, [pc, #60]	; (40045c <_Z20SPI_selectPeripheralh+0x6c>)
  40041e:	6813      	ldr	r3, [r2, #0]
  400420:	f443 2350 	orr.w	r3, r3, #851968	; 0xd0000
  400424:	6013      	str	r3, [r2, #0]
		REG_PIOA_PDR |= PIO_PDR_P31; //NPCS1
  400426:	f502 2258 	add.w	r2, r2, #884736	; 0xd8000
  40042a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
  40042e:	6813      	ldr	r3, [r2, #0]
  400430:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  400434:	6013      	str	r3, [r2, #0]
		REG_PIOB_PDR |= PIO_PDR_P14; //NPCS1
  400436:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40043a:	6813      	ldr	r3, [r2, #0]
  40043c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  400440:	6013      	str	r3, [r2, #0]
  400442:	4770      	bx	lr
		REG_SPI_MR |= SPI_MR_PCS(0b1011);
  400444:	4a05      	ldr	r2, [pc, #20]	; (40045c <_Z20SPI_selectPeripheralh+0x6c>)
  400446:	6813      	ldr	r3, [r2, #0]
  400448:	f443 2330 	orr.w	r3, r3, #720896	; 0xb0000
  40044c:	6013      	str	r3, [r2, #0]
  40044e:	4770      	bx	lr
		//choose NPCS3
		REG_SPI_MR |= SPI_MR_PCS(0b0111);
  400450:	4a02      	ldr	r2, [pc, #8]	; (40045c <_Z20SPI_selectPeripheralh+0x6c>)
  400452:	6813      	ldr	r3, [r2, #0]
  400454:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
  400458:	6013      	str	r3, [r2, #0]
	}
}
  40045a:	e7d0      	b.n	4003fe <_Z20SPI_selectPeripheralh+0xe>
  40045c:	40008004 	.word	0x40008004

00400460 <_Z8SPI_Inithhh>:

void SPI_Init(uint8_t mode, uint8_t peripheral,uint8_t spibitrate){
  400460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400462:	4607      	mov	r7, r0
  400464:	460c      	mov	r4, r1
  400466:	4616      	mov	r6, r2
	//enable peripheral clock
	REG_PMC_PCER0 |= PMC_PCER0_PID21;
  400468:	4a18      	ldr	r2, [pc, #96]	; (4004cc <_Z8SPI_Inithhh+0x6c>)
  40046a:	6813      	ldr	r3, [r2, #0]
  40046c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  400470:	6013      	str	r3, [r2, #0]
	//give peripheral control of pins (Chip select pins are optional)
	REG_PIOA_PDR |= PIO_PDR_P12; //MISO
  400472:	4b17      	ldr	r3, [pc, #92]	; (4004d0 <_Z8SPI_Inithhh+0x70>)
  400474:	681a      	ldr	r2, [r3, #0]
  400476:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  40047a:	601a      	str	r2, [r3, #0]
	REG_PIOA_PDR |= PIO_PDR_P13; //MOSI
  40047c:	681a      	ldr	r2, [r3, #0]
  40047e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  400482:	601a      	str	r2, [r3, #0]
	REG_PIOA_PDR |= PIO_PDR_P14; //SCK
  400484:	681a      	ldr	r2, [r3, #0]
  400486:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40048a:	601a      	str	r2, [r3, #0]
	
	REG_SPI_CR = SPI_CR_SPIDIS;
  40048c:	4d11      	ldr	r5, [pc, #68]	; (4004d4 <_Z8SPI_Inithhh+0x74>)
  40048e:	2302      	movs	r3, #2
  400490:	602b      	str	r3, [r5, #0]
	//set spi master mode
	REG_SPI_MR = SPI_MR_MSTR;
  400492:	4b11      	ldr	r3, [pc, #68]	; (4004d8 <_Z8SPI_Inithhh+0x78>)
  400494:	2201      	movs	r2, #1
  400496:	601a      	str	r2, [r3, #0]
	//set fixed peripheral select(peripheral chosen in SP_MR.PCS instead of SPI_THR.PCS)
	REG_SPI_MR &= ~SPI_MR_PS;
  400498:	681a      	ldr	r2, [r3, #0]
  40049a:	f022 0202 	bic.w	r2, r2, #2
  40049e:	601a      	str	r2, [r3, #0]
	
	//Peripheral select, default 0
	SPI_selectPeripheral(peripheral);
  4004a0:	4608      	mov	r0, r1
  4004a2:	4b0e      	ldr	r3, [pc, #56]	; (4004dc <_Z8SPI_Inithhh+0x7c>)
  4004a4:	4798      	blx	r3
	//set polarity and clock phase
	SPI_setMode(mode,peripheral);
  4004a6:	4621      	mov	r1, r4
  4004a8:	4638      	mov	r0, r7
  4004aa:	4b0d      	ldr	r3, [pc, #52]	; (4004e0 <_Z8SPI_Inithhh+0x80>)
  4004ac:	4798      	blx	r3
	
	//set clock generator (1 = peripheral clock rate), otherwise a divisor
	//SCBR = fperipheral clock / SPCK Bit Rate ; chip select not active after transfer
	SPI->SPI_CSR[peripheral] |= SPI_CSR_SCBR(spibitrate) | SPI_CSR_CSNAAT;
  4004ae:	340c      	adds	r4, #12
  4004b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  4004b4:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  4004b8:	f042 0204 	orr.w	r2, r2, #4
  4004bc:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	//enable SPI
	REG_SPI_CR |= SPI_CR_SPIEN;
  4004c0:	682b      	ldr	r3, [r5, #0]
  4004c2:	f043 0301 	orr.w	r3, r3, #1
  4004c6:	602b      	str	r3, [r5, #0]
  4004c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4004ca:	bf00      	nop
  4004cc:	400e0410 	.word	0x400e0410
  4004d0:	400e0e04 	.word	0x400e0e04
  4004d4:	40008000 	.word	0x40008000
  4004d8:	40008004 	.word	0x40008004
  4004dc:	004003f1 	.word	0x004003f1
  4004e0:	004003b1 	.word	0x004003b1

004004e4 <_Z12SPI_transferh>:
}

void SPI_transfer(uint8_t data){
	//wait for transmit register to be empty
	while (!(REG_SPI_SR & SPI_SR_TDRE));
  4004e4:	4b04      	ldr	r3, [pc, #16]	; (4004f8 <_Z12SPI_transferh+0x14>)
  4004e6:	681b      	ldr	r3, [r3, #0]
  4004e8:	f013 0f02 	tst.w	r3, #2
  4004ec:	d0fa      	beq.n	4004e4 <_Z12SPI_transferh>
	//send data to transmit register
	REG_SPI_TDR |= data;
  4004ee:	4b03      	ldr	r3, [pc, #12]	; (4004fc <_Z12SPI_transferh+0x18>)
  4004f0:	681a      	ldr	r2, [r3, #0]
  4004f2:	4310      	orrs	r0, r2
  4004f4:	6018      	str	r0, [r3, #0]
  4004f6:	4770      	bx	lr
  4004f8:	40008010 	.word	0x40008010
  4004fc:	4000800c 	.word	0x4000800c

00400500 <_Z8delay16bt>:
/**
*  \brief delay16b
*/
void delay16b(uint16_t val)
{
	for(uint16_t i = 0; i < val; i++)
  400500:	2300      	movs	r3, #0
  400502:	4283      	cmp	r3, r0
  400504:	da03      	bge.n	40050e <_Z8delay16bt+0xe>
	{
		asm("nop");
  400506:	bf00      	nop
	for(uint16_t i = 0; i < val; i++)
  400508:	3301      	adds	r3, #1
  40050a:	b29b      	uxth	r3, r3
  40050c:	e7f9      	b.n	400502 <_Z8delay16bt+0x2>
  40050e:	4770      	bx	lr

00400510 <_Z8delay32bm>:
/**
*  \brief delay32b
*/
void delay32b(uint32_t val)
{
	for(uint32_t i = 0; i < val; i++)
  400510:	2300      	movs	r3, #0
  400512:	4283      	cmp	r3, r0
  400514:	d202      	bcs.n	40051c <_Z8delay32bm+0xc>
	{
		asm("nop");
  400516:	bf00      	nop
	for(uint32_t i = 0; i < val; i++)
  400518:	3301      	adds	r3, #1
  40051a:	e7fa      	b.n	400512 <_Z8delay32bm+0x2>
  40051c:	4770      	bx	lr
	...

00400520 <_Z19ADF4350_synthetizerffhm>:
* freq : Output desired frequency in MHz. Values between 138 MHz and 4400 MHz. Example 2000
* power: Output power. 0 = -4dB ; 1 = -1dB  ; 2 = +2dB ; 3 = +5dB. Example 3
* LE   : Chip select pin of ADF4350. Example: PIO_PA7
*/
void ADF4350_synthetizer(float fref, float freq, uint8_t power, uint32_t LE)
{
  400520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400524:	b085      	sub	sp, #20
  400526:	9002      	str	r0, [sp, #8]
  400528:	4689      	mov	r9, r1
  40052a:	9203      	str	r2, [sp, #12]
  40052c:	461c      	mov	r4, r3
	uint16_t d = adfdel;								// SPI delay between LE and transmissions
	uint16_t MOD = 4000;								// 4000. Fractional modulus. Ratio of the PFD frequency to the channel step resolution on the RF output
	
	uint8_t twoexp = pow(2, (uint8_t)(log(4400.0 / freq) / log(2)));
  40052e:	4608      	mov	r0, r1
  400530:	4b69      	ldr	r3, [pc, #420]	; (4006d8 <_Z19ADF4350_synthetizerffhm+0x1b8>)
  400532:	4798      	blx	r3
  400534:	4f69      	ldr	r7, [pc, #420]	; (4006dc <_Z19ADF4350_synthetizerffhm+0x1bc>)
  400536:	4602      	mov	r2, r0
  400538:	460b      	mov	r3, r1
  40053a:	a163      	add	r1, pc, #396	; (adr r1, 4006c8 <_Z19ADF4350_synthetizerffhm+0x1a8>)
  40053c:	e9d1 0100 	ldrd	r0, r1, [r1]
  400540:	47b8      	blx	r7
  400542:	4b67      	ldr	r3, [pc, #412]	; (4006e0 <_Z19ADF4350_synthetizerffhm+0x1c0>)
  400544:	4798      	blx	r3
  400546:	a362      	add	r3, pc, #392	; (adr r3, 4006d0 <_Z19ADF4350_synthetizerffhm+0x1b0>)
  400548:	e9d3 2300 	ldrd	r2, r3, [r3]
  40054c:	47b8      	blx	r7
  40054e:	4e65      	ldr	r6, [pc, #404]	; (4006e4 <_Z19ADF4350_synthetizerffhm+0x1c4>)
  400550:	47b0      	blx	r6
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
  400552:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 400700 <_Z19ADF4350_synthetizerffhm+0x1e0>
  400556:	b2c0      	uxtb	r0, r0
  400558:	47c0      	blx	r8
  40055a:	4602      	mov	r2, r0
  40055c:	460b      	mov	r3, r1
  40055e:	2000      	movs	r0, #0
  400560:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400564:	4d60      	ldr	r5, [pc, #384]	; (4006e8 <_Z19ADF4350_synthetizerffhm+0x1c8>)
  400566:	47a8      	blx	r5
  400568:	47b0      	blx	r6
  40056a:	b2c3      	uxtb	r3, r0
	float fvco = freq * twoexp;
  40056c:	f8df b194 	ldr.w	fp, [pc, #404]	; 400704 <_Z19ADF4350_synthetizerffhm+0x1e4>
  400570:	9301      	str	r3, [sp, #4]
  400572:	4618      	mov	r0, r3
  400574:	47d8      	blx	fp
  400576:	f8df a190 	ldr.w	sl, [pc, #400]	; 400708 <_Z19ADF4350_synthetizerffhm+0x1e8>
  40057a:	4601      	mov	r1, r0
  40057c:	4648      	mov	r0, r9
  40057e:	47d0      	blx	sl
	float division = fvco / fref;
  400580:	9902      	ldr	r1, [sp, #8]
  400582:	4b5a      	ldr	r3, [pc, #360]	; (4006ec <_Z19ADF4350_synthetizerffhm+0x1cc>)
  400584:	4798      	blx	r3
  400586:	9002      	str	r0, [sp, #8]
	
	uint16_t INT = division;									// Integer device of the feedback division factor. 23 to 65,535 are allowed for 4/5 prescaler. For 8/9 prescaler, the minimum integer value is 75. Range[137 for 2200MHz ; 274 for 4400MHz]
  400588:	f8df 9180 	ldr.w	r9, [pc, #384]	; 40070c <_Z19ADF4350_synthetizerffhm+0x1ec>
  40058c:	47c8      	blx	r9
  40058e:	b285      	uxth	r5, r0
	uint16_t FRAC = (division - INT) * MOD;						// Numerator of the fraction that is input to the ?-? modulator. Values from 0 to MOD ? 1
  400590:	4628      	mov	r0, r5
  400592:	47d8      	blx	fp
  400594:	4601      	mov	r1, r0
  400596:	9802      	ldr	r0, [sp, #8]
  400598:	4b55      	ldr	r3, [pc, #340]	; (4006f0 <_Z19ADF4350_synthetizerffhm+0x1d0>)
  40059a:	4798      	blx	r3
  40059c:	4955      	ldr	r1, [pc, #340]	; (4006f4 <_Z19ADF4350_synthetizerffhm+0x1d4>)
  40059e:	47d0      	blx	sl
  4005a0:	47c8      	blx	r9
  4005a2:	fa1f f980 	uxth.w	r9, r0
    { return __builtin_log(__x); }
  4005a6:	9801      	ldr	r0, [sp, #4]
  4005a8:	47c0      	blx	r8
  4005aa:	4b4d      	ldr	r3, [pc, #308]	; (4006e0 <_Z19ADF4350_synthetizerffhm+0x1c0>)
  4005ac:	4798      	blx	r3
	uint8_t DIVIDER_SELECT = log(twoexp) / log(2);				// 0 = �1 ; 1 = �2 ; 2 = �4 ; 3 = �8 ; 4 = �16
  4005ae:	a348      	add	r3, pc, #288	; (adr r3, 4006d0 <_Z19ADF4350_synthetizerffhm+0x1b0>)
  4005b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005b4:	47b8      	blx	r7
  4005b6:	47b0      	blx	r6
  4005b8:	fa5f fa80 	uxtb.w	sl, r0
	
	DPIN->PIO_CODR |= LE;
  4005bc:	4e4e      	ldr	r6, [pc, #312]	; (4006f8 <_Z19ADF4350_synthetizerffhm+0x1d8>)
  4005be:	6b73      	ldr	r3, [r6, #52]	; 0x34
  4005c0:	4323      	orrs	r3, r4
  4005c2:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(d);
  4005c4:	2019      	movs	r0, #25
  4005c6:	f8df 8148 	ldr.w	r8, [pc, #328]	; 400710 <_Z19ADF4350_synthetizerffhm+0x1f0>
  4005ca:	47c0      	blx	r8
	SPI_transfer(0x00);
  4005cc:	2000      	movs	r0, #0
  4005ce:	4f4b      	ldr	r7, [pc, #300]	; (4006fc <_Z19ADF4350_synthetizerffhm+0x1dc>)
  4005d0:	47b8      	blx	r7
	SPI_transfer(0x98);
  4005d2:	2098      	movs	r0, #152	; 0x98
  4005d4:	47b8      	blx	r7
	SPI_transfer(0x00);
  4005d6:	2000      	movs	r0, #0
  4005d8:	47b8      	blx	r7
	SPI_transfer(0x05);
  4005da:	2005      	movs	r0, #5
  4005dc:	47b8      	blx	r7
	delay16b(d);
  4005de:	2019      	movs	r0, #25
  4005e0:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  4005e2:	6b33      	ldr	r3, [r6, #48]	; 0x30
  4005e4:	4323      	orrs	r3, r4
  4005e6:	6333      	str	r3, [r6, #48]	; 0x30
	
	DPIN->PIO_CODR |= LE;
  4005e8:	6b73      	ldr	r3, [r6, #52]	; 0x34
  4005ea:	4323      	orrs	r3, r4
  4005ec:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(d);
  4005ee:	2019      	movs	r0, #25
  4005f0:	47c0      	blx	r8
	SPI_transfer(0);
  4005f2:	2000      	movs	r0, #0
  4005f4:	47b8      	blx	r7
	SPI_transfer(DIVIDER_SELECT << 4 | 143);
  4005f6:	ea4f 100a 	mov.w	r0, sl, lsl #4
  4005fa:	f060 0070 	orn	r0, r0, #112	; 0x70
  4005fe:	b2c0      	uxtb	r0, r0
  400600:	47b8      	blx	r7
	SPI_transfer(0xF0);
  400602:	20f0      	movs	r0, #240	; 0xf0
  400604:	47b8      	blx	r7
	SPI_transfer(power << 3 | 36);
  400606:	9b03      	ldr	r3, [sp, #12]
  400608:	00d8      	lsls	r0, r3, #3
  40060a:	f040 0024 	orr.w	r0, r0, #36	; 0x24
  40060e:	f000 00fc 	and.w	r0, r0, #252	; 0xfc
  400612:	47b8      	blx	r7
	delay16b(d);
  400614:	2019      	movs	r0, #25
  400616:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  400618:	6b33      	ldr	r3, [r6, #48]	; 0x30
  40061a:	4323      	orrs	r3, r4
  40061c:	6333      	str	r3, [r6, #48]	; 0x30
	
	DPIN->PIO_CODR |= LE;
  40061e:	6b73      	ldr	r3, [r6, #52]	; 0x34
  400620:	4323      	orrs	r3, r4
  400622:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(d);
  400624:	2019      	movs	r0, #25
  400626:	47c0      	blx	r8
	SPI_transfer(0x00);
  400628:	2000      	movs	r0, #0
  40062a:	47b8      	blx	r7
	SPI_transfer(0x00);
  40062c:	2000      	movs	r0, #0
  40062e:	47b8      	blx	r7
	SPI_transfer(0x04);
  400630:	2004      	movs	r0, #4
  400632:	47b8      	blx	r7
	SPI_transfer(0xB3);
  400634:	20b3      	movs	r0, #179	; 0xb3
  400636:	47b8      	blx	r7
	delay16b(d);
  400638:	2019      	movs	r0, #25
  40063a:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  40063c:	6b33      	ldr	r3, [r6, #48]	; 0x30
  40063e:	4323      	orrs	r3, r4
  400640:	6333      	str	r3, [r6, #48]	; 0x30
	
	DPIN->PIO_CODR |= LE;
  400642:	6b73      	ldr	r3, [r6, #52]	; 0x34
  400644:	4323      	orrs	r3, r4
  400646:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(d);
  400648:	2019      	movs	r0, #25
  40064a:	47c0      	blx	r8
	SPI_transfer(0x00);
  40064c:	2000      	movs	r0, #0
  40064e:	47b8      	blx	r7
	SPI_transfer(0x00);
  400650:	2000      	movs	r0, #0
  400652:	47b8      	blx	r7
	SPI_transfer(0x4E);
  400654:	204e      	movs	r0, #78	; 0x4e
  400656:	47b8      	blx	r7
	SPI_transfer(0x42);
  400658:	2042      	movs	r0, #66	; 0x42
  40065a:	47b8      	blx	r7
	delay16b(d);
  40065c:	2019      	movs	r0, #25
  40065e:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  400660:	6b33      	ldr	r3, [r6, #48]	; 0x30
  400662:	4323      	orrs	r3, r4
  400664:	6333      	str	r3, [r6, #48]	; 0x30
	
	DPIN->PIO_CODR |= LE;
  400666:	6b73      	ldr	r3, [r6, #52]	; 0x34
  400668:	4323      	orrs	r3, r4
  40066a:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(d);
  40066c:	2019      	movs	r0, #25
  40066e:	47c0      	blx	r8
	SPI_transfer(0x08);
  400670:	2008      	movs	r0, #8
  400672:	47b8      	blx	r7
	SPI_transfer(0x00);
  400674:	2000      	movs	r0, #0
  400676:	47b8      	blx	r7
	SPI_transfer((MOD & 0xFE0) >> 5 | 128);
  400678:	20fd      	movs	r0, #253	; 0xfd
  40067a:	47b8      	blx	r7
	SPI_transfer((MOD & 0x1F) << 3 | 1);
  40067c:	2001      	movs	r0, #1
  40067e:	47b8      	blx	r7
	delay16b(d);
  400680:	2019      	movs	r0, #25
  400682:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  400684:	6b33      	ldr	r3, [r6, #48]	; 0x30
  400686:	4323      	orrs	r3, r4
  400688:	6333      	str	r3, [r6, #48]	; 0x30
	
	DPIN->PIO_CODR |= LE;
  40068a:	6b73      	ldr	r3, [r6, #52]	; 0x34
  40068c:	4323      	orrs	r3, r4
  40068e:	6373      	str	r3, [r6, #52]	; 0x34
	delay16b(d);
  400690:	2019      	movs	r0, #25
  400692:	47c0      	blx	r8
	SPI_transfer((INT & 0xFE00) >> 9);
  400694:	0a68      	lsrs	r0, r5, #9
  400696:	47b8      	blx	r7
	SPI_transfer((INT & 0x1FE) >> 1);
  400698:	f3c5 0047 	ubfx	r0, r5, #1, #8
  40069c:	47b8      	blx	r7
	SPI_transfer((INT & 1) << 7 | (FRAC & 0xFE0) >> 5);
  40069e:	f3c9 1046 	ubfx	r0, r9, #5, #7
  4006a2:	ea40 10c5 	orr.w	r0, r0, r5, lsl #7
  4006a6:	b2c0      	uxtb	r0, r0
  4006a8:	47b8      	blx	r7
	SPI_transfer((FRAC & 0x1F) << 3);
  4006aa:	ea4f 00c9 	mov.w	r0, r9, lsl #3
  4006ae:	f000 00f8 	and.w	r0, r0, #248	; 0xf8
  4006b2:	47b8      	blx	r7
	delay16b(d);
  4006b4:	2019      	movs	r0, #25
  4006b6:	47c0      	blx	r8
	DPIN->PIO_SODR |= LE;
  4006b8:	6b33      	ldr	r3, [r6, #48]	; 0x30
  4006ba:	431c      	orrs	r4, r3
  4006bc:	6334      	str	r4, [r6, #48]	; 0x30
}
  4006be:	b005      	add	sp, #20
  4006c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4006c4:	f3af 8000 	nop.w
  4006c8:	00000000 	.word	0x00000000
  4006cc:	40b13000 	.word	0x40b13000
  4006d0:	fefa39ef 	.word	0xfefa39ef
  4006d4:	3fe62e42 	.word	0x3fe62e42
  4006d8:	0040283d 	.word	0x0040283d
  4006dc:	00402b39 	.word	0x00402b39
  4006e0:	00400f49 	.word	0x00400f49
  4006e4:	00402e45 	.word	0x00402e45
  4006e8:	00401041 	.word	0x00401041
  4006ec:	00403209 	.word	0x00403209
  4006f0:	00402e8d 	.word	0x00402e8d
  4006f4:	457a0000 	.word	0x457a0000
  4006f8:	400e0e00 	.word	0x400e0e00
  4006fc:	004004e5 	.word	0x004004e5
  400700:	004027f9 	.word	0x004027f9
  400704:	00402ff9 	.word	0x00402ff9
  400708:	004030a1 	.word	0x004030a1
  40070c:	00403341 	.word	0x00403341
  400710:	00400501 	.word	0x00400501

00400714 <_Z7ATT_Defh>:
	else
		DPIN->PIO_SODR |= AT16;
		
#else

	if(att & 1)
  400714:	f010 0f01 	tst.w	r0, #1
  400718:	d025      	beq.n	400766 <_Z7ATT_Defh+0x52>
		DPIN->PIO_SODR |= AT1;
  40071a:	4a22      	ldr	r2, [pc, #136]	; (4007a4 <_Z7ATT_Defh+0x90>)
  40071c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40071e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400722:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN->PIO_CODR |= AT1;
	
	if((att & 2) >> 1)
  400724:	f010 0f02 	tst.w	r0, #2
  400728:	d023      	beq.n	400772 <_Z7ATT_Defh+0x5e>
		DPIN2->PIO_SODR |= AT2;
  40072a:	4a1f      	ldr	r2, [pc, #124]	; (4007a8 <_Z7ATT_Defh+0x94>)
  40072c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40072e:	f043 0310 	orr.w	r3, r3, #16
  400732:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN2->PIO_CODR |= AT2;
	
	if((att & 4) >> 2)
  400734:	f010 0f04 	tst.w	r0, #4
  400738:	d021      	beq.n	40077e <_Z7ATT_Defh+0x6a>
		DPIN->PIO_SODR |= AT4;
  40073a:	4a1a      	ldr	r2, [pc, #104]	; (4007a4 <_Z7ATT_Defh+0x90>)
  40073c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40073e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400742:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN->PIO_CODR |= AT4;
	
	if((att & 8) >> 3)
  400744:	f010 0f08 	tst.w	r0, #8
  400748:	d01f      	beq.n	40078a <_Z7ATT_Defh+0x76>
		DPIN->PIO_SODR |= AT8;
  40074a:	4a16      	ldr	r2, [pc, #88]	; (4007a4 <_Z7ATT_Defh+0x90>)
  40074c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40074e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400752:	6313      	str	r3, [r2, #48]	; 0x30
	else
		DPIN->PIO_CODR |= AT8;
	
	if((att & 16) >> 4)
  400754:	f010 0f10 	tst.w	r0, #16
  400758:	d11d      	bne.n	400796 <_Z7ATT_Defh+0x82>
		DPIN->PIO_SODR |= AT16;
	else
		DPIN->PIO_CODR |= AT16;
  40075a:	4a12      	ldr	r2, [pc, #72]	; (4007a4 <_Z7ATT_Defh+0x90>)
  40075c:	6b53      	ldr	r3, [r2, #52]	; 0x34
  40075e:	f043 0320 	orr.w	r3, r3, #32
  400762:	6353      	str	r3, [r2, #52]	; 0x34
  400764:	4770      	bx	lr
		DPIN->PIO_CODR |= AT1;
  400766:	4a0f      	ldr	r2, [pc, #60]	; (4007a4 <_Z7ATT_Defh+0x90>)
  400768:	6b53      	ldr	r3, [r2, #52]	; 0x34
  40076a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40076e:	6353      	str	r3, [r2, #52]	; 0x34
  400770:	e7d8      	b.n	400724 <_Z7ATT_Defh+0x10>
		DPIN2->PIO_CODR |= AT2;
  400772:	4a0d      	ldr	r2, [pc, #52]	; (4007a8 <_Z7ATT_Defh+0x94>)
  400774:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400776:	f043 0310 	orr.w	r3, r3, #16
  40077a:	6353      	str	r3, [r2, #52]	; 0x34
  40077c:	e7da      	b.n	400734 <_Z7ATT_Defh+0x20>
		DPIN->PIO_CODR |= AT4;
  40077e:	4a09      	ldr	r2, [pc, #36]	; (4007a4 <_Z7ATT_Defh+0x90>)
  400780:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400782:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400786:	6353      	str	r3, [r2, #52]	; 0x34
  400788:	e7dc      	b.n	400744 <_Z7ATT_Defh+0x30>
		DPIN->PIO_CODR |= AT8;
  40078a:	4a06      	ldr	r2, [pc, #24]	; (4007a4 <_Z7ATT_Defh+0x90>)
  40078c:	6b53      	ldr	r3, [r2, #52]	; 0x34
  40078e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400792:	6353      	str	r3, [r2, #52]	; 0x34
  400794:	e7de      	b.n	400754 <_Z7ATT_Defh+0x40>
		DPIN->PIO_SODR |= AT16;
  400796:	4a03      	ldr	r2, [pc, #12]	; (4007a4 <_Z7ATT_Defh+0x90>)
  400798:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40079a:	f043 0320 	orr.w	r3, r3, #32
  40079e:	6313      	str	r3, [r2, #48]	; 0x30
  4007a0:	4770      	bx	lr
  4007a2:	bf00      	nop
  4007a4:	400e0e00 	.word	0x400e0e00
  4007a8:	400e1000 	.word	0x400e1000

004007ac <_Z16AD9914_sweepInitff>:
#endif		
}

void AD9914_sweepInit(float fclk, float fstp)
{
  4007ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4007b0:	4606      	mov	r6, r0
  4007b2:	460f      	mov	r7, r1
	//RESET IO COMMUNICATIONS
	DPIN->PIO_SODR |= SYNCIO;
  4007b4:	4d58      	ldr	r5, [pc, #352]	; (400918 <_Z16AD9914_sweepInitff+0x16c>)
  4007b6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4007b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4007bc:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= SYNCIO;
  4007be:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4007c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4007c4:	636b      	str	r3, [r5, #52]	; 0x34
	
	//CRF4 DAC CALIBRATION
	SPI_transfer(0x03);
  4007c6:	2003      	movs	r0, #3
  4007c8:	4c54      	ldr	r4, [pc, #336]	; (40091c <_Z16AD9914_sweepInitff+0x170>)
  4007ca:	47a0      	blx	r4
	SPI_transfer(0x01);
  4007cc:	2001      	movs	r0, #1
  4007ce:	47a0      	blx	r4
	SPI_transfer(0x05);
  4007d0:	2005      	movs	r0, #5
  4007d2:	47a0      	blx	r4
	SPI_transfer(0x21);
  4007d4:	2021      	movs	r0, #33	; 0x21
  4007d6:	47a0      	blx	r4
	SPI_transfer(0x20);
  4007d8:	2020      	movs	r0, #32
  4007da:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  4007dc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4007de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4007e2:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  4007e4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4007e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4007ea:	636b      	str	r3, [r5, #52]	; 0x34
	
	delay32b(gpiodel);
  4007ec:	484c      	ldr	r0, [pc, #304]	; (400920 <_Z16AD9914_sweepInitff+0x174>)
  4007ee:	4b4d      	ldr	r3, [pc, #308]	; (400924 <_Z16AD9914_sweepInitff+0x178>)
  4007f0:	4798      	blx	r3
	
	SPI_transfer(0x03); //CFR3 Address
  4007f2:	2003      	movs	r0, #3
  4007f4:	47a0      	blx	r4
	SPI_transfer(0x00);
  4007f6:	2000      	movs	r0, #0
  4007f8:	47a0      	blx	r4
	SPI_transfer(0x05);
  4007fa:	2005      	movs	r0, #5
  4007fc:	47a0      	blx	r4
	SPI_transfer(0x21);
  4007fe:	2021      	movs	r0, #33	; 0x21
  400800:	47a0      	blx	r4
	SPI_transfer(0x20);
  400802:	2020      	movs	r0, #32
  400804:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400806:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400808:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40080c:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  40080e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400810:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400814:	636b      	str	r3, [r5, #52]	; 0x34
	
	//CRF1
	SPI_transfer(0x00);
  400816:	2000      	movs	r0, #0
  400818:	47a0      	blx	r4
	SPI_transfer(0x00);
  40081a:	2000      	movs	r0, #0
  40081c:	47a0      	blx	r4
	SPI_transfer(0x01);
  40081e:	2001      	movs	r0, #1
  400820:	47a0      	blx	r4
	SPI_transfer(0x00);
  400822:	2000      	movs	r0, #0
  400824:	47a0      	blx	r4
	SPI_transfer(0x08);
  400826:	2008      	movs	r0, #8
  400828:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  40082a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40082c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400830:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400832:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400834:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400838:	636b      	str	r3, [r5, #52]	; 0x34
	
	//CRF2
	SPI_transfer(0x01);
  40083a:	2001      	movs	r0, #1
  40083c:	47a0      	blx	r4
	SPI_transfer(0x00);
  40083e:	2000      	movs	r0, #0
  400840:	47a0      	blx	r4
	SPI_transfer(0x0E);
  400842:	200e      	movs	r0, #14
  400844:	47a0      	blx	r4
	SPI_transfer(0x00);
  400846:	2000      	movs	r0, #0
  400848:	47a0      	blx	r4
	SPI_transfer(0x00);
  40084a:	2000      	movs	r0, #0
  40084c:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  40084e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400850:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400854:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  400856:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400858:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40085c:	636b      	str	r3, [r5, #52]	; 0x34
	
	//CRF3
	SPI_transfer(0x02);
  40085e:	2002      	movs	r0, #2
  400860:	47a0      	blx	r4
	SPI_transfer(0x00);
  400862:	2000      	movs	r0, #0
  400864:	47a0      	blx	r4
	SPI_transfer(0x00);
  400866:	2000      	movs	r0, #0
  400868:	47a0      	blx	r4
	SPI_transfer(0x19);
  40086a:	2019      	movs	r0, #25
  40086c:	47a0      	blx	r4
	SPI_transfer(0x1C);
  40086e:	201c      	movs	r0, #28
  400870:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400872:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400874:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400878:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  40087a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  40087c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400880:	636b      	str	r3, [r5, #52]	; 0x34

	// Digital ramp rate
	SPI_transfer(0x08);
  400882:	2008      	movs	r0, #8
  400884:	47a0      	blx	r4
	SPI_transfer(0x00);
  400886:	2000      	movs	r0, #0
  400888:	47a0      	blx	r4
	SPI_transfer(0x01);
  40088a:	2001      	movs	r0, #1
  40088c:	47a0      	blx	r4
	SPI_transfer(0x00);
  40088e:	2000      	movs	r0, #0
  400890:	47a0      	blx	r4
	SPI_transfer(0x01);
  400892:	2001      	movs	r0, #1
  400894:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400896:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400898:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40089c:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  40089e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4008a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4008a4:	636b      	str	r3, [r5, #52]	; 0x34
	
	uint32_t FTWstep = 0xFFFFFFFF * fstp / fclk;
  4008a6:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  4008aa:	4638      	mov	r0, r7
  4008ac:	4b1e      	ldr	r3, [pc, #120]	; (400928 <_Z16AD9914_sweepInitff+0x17c>)
  4008ae:	4798      	blx	r3
  4008b0:	4631      	mov	r1, r6
  4008b2:	4b1e      	ldr	r3, [pc, #120]	; (40092c <_Z16AD9914_sweepInitff+0x180>)
  4008b4:	4798      	blx	r3
  4008b6:	4b1e      	ldr	r3, [pc, #120]	; (400930 <_Z16AD9914_sweepInitff+0x184>)
  4008b8:	4798      	blx	r3
  4008ba:	4606      	mov	r6, r0
	//Rising Digital Ramp Step Size Register
	SPI_transfer(0x06);
  4008bc:	2006      	movs	r0, #6
  4008be:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0xFF000000) >> 24);
  4008c0:	ea4f 6916 	mov.w	r9, r6, lsr #24
  4008c4:	4648      	mov	r0, r9
  4008c6:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x00FF0000) >> 16);
  4008c8:	f3c6 4807 	ubfx	r8, r6, #16, #8
  4008cc:	4640      	mov	r0, r8
  4008ce:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x0000FF00) >> 8);
  4008d0:	f3c6 2707 	ubfx	r7, r6, #8, #8
  4008d4:	4638      	mov	r0, r7
  4008d6:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x000000FF));
  4008d8:	b2f6      	uxtb	r6, r6
  4008da:	4630      	mov	r0, r6
  4008dc:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  4008de:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4008e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4008e4:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  4008e6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4008e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4008ec:	636b      	str	r3, [r5, #52]	; 0x34

	
	//Falling Digital Ramp Step Size Register
	SPI_transfer(0x07);
  4008ee:	2007      	movs	r0, #7
  4008f0:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0xFF000000) >> 24);
  4008f2:	4648      	mov	r0, r9
  4008f4:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x00FF0000) >> 16);
  4008f6:	4640      	mov	r0, r8
  4008f8:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x0000FF00) >> 8);
  4008fa:	4638      	mov	r0, r7
  4008fc:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x000000FF));
  4008fe:	4630      	mov	r0, r6
  400900:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400902:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400904:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400908:	632b      	str	r3, [r5, #48]	; 0x30
	DPIN->PIO_CODR |= IOUPD;
  40090a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  40090c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400910:	636b      	str	r3, [r5, #52]	; 0x34
  400912:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400916:	bf00      	nop
  400918:	400e0e00 	.word	0x400e0e00
  40091c:	004004e5 	.word	0x004004e5
  400920:	000186a0 	.word	0x000186a0
  400924:	00400511 	.word	0x00400511
  400928:	004030a1 	.word	0x004030a1
  40092c:	00403209 	.word	0x00403209
  400930:	00403341 	.word	0x00403341

00400934 <_Z12AD9914_Sweepfffh>:
	DPIN->PIO_SODR |= IOUPD;
	DPIN->PIO_CODR |= IOUPD;
}

void AD9914_Sweep(float fclk, float fstart, float fstop, uint8_t att)
{
  400934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400938:	b085      	sub	sp, #20
  40093a:	4683      	mov	fp, r0
  40093c:	9101      	str	r1, [sp, #4]
  40093e:	9202      	str	r2, [sp, #8]
  400940:	9303      	str	r3, [sp, #12]
	uint32_t FTWstart = 0xFFFFFFFF * fstart / fclk;
  400942:	f8df 916c 	ldr.w	r9, [pc, #364]	; 400ab0 <_Z12AD9914_Sweepfffh+0x17c>
  400946:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  40094a:	9801      	ldr	r0, [sp, #4]
  40094c:	47c8      	blx	r9
  40094e:	4e50      	ldr	r6, [pc, #320]	; (400a90 <_Z12AD9914_Sweepfffh+0x15c>)
  400950:	4659      	mov	r1, fp
  400952:	47b0      	blx	r6
  400954:	f8df a15c 	ldr.w	sl, [pc, #348]	; 400ab4 <_Z12AD9914_Sweepfffh+0x180>
  400958:	47d0      	blx	sl
  40095a:	4680      	mov	r8, r0
	uint32_t FTWstop = 0xFFFFFFFF * fstop / fclk;
  40095c:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  400960:	9802      	ldr	r0, [sp, #8]
  400962:	47c8      	blx	r9
  400964:	4659      	mov	r1, fp
  400966:	47b0      	blx	r6
  400968:	47d0      	blx	sl
  40096a:	4607      	mov	r7, r0
	
	SPI_transfer(0x01);
  40096c:	2001      	movs	r0, #1
  40096e:	4c49      	ldr	r4, [pc, #292]	; (400a94 <_Z12AD9914_Sweepfffh+0x160>)
  400970:	47a0      	blx	r4
	SPI_transfer(0x00);
  400972:	2000      	movs	r0, #0
  400974:	47a0      	blx	r4
	SPI_transfer(0x00);
  400976:	2000      	movs	r0, #0
  400978:	47a0      	blx	r4
	SPI_transfer(0x00);
  40097a:	2000      	movs	r0, #0
  40097c:	47a0      	blx	r4
	SPI_transfer(0x00);
  40097e:	2000      	movs	r0, #0
  400980:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400982:	4d45      	ldr	r5, [pc, #276]	; (400a98 <_Z12AD9914_Sweepfffh+0x164>)
  400984:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400986:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40098a:	632b      	str	r3, [r5, #48]	; 0x30
	//delay32b(ddsdel);
	DPIN->PIO_CODR |= IOUPD;
  40098c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  40098e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400992:	636b      	str	r3, [r5, #52]	; 0x34
	//delay32b(ddsdel);
	
	ATT_Def(att);
  400994:	9803      	ldr	r0, [sp, #12]
  400996:	4b41      	ldr	r3, [pc, #260]	; (400a9c <_Z12AD9914_Sweepfffh+0x168>)
  400998:	4798      	blx	r3
	
	//IN
	float bandwith = fstop - fstart;
  40099a:	9901      	ldr	r1, [sp, #4]
  40099c:	9802      	ldr	r0, [sp, #8]
  40099e:	4b40      	ldr	r3, [pc, #256]	; (400aa0 <_Z12AD9914_Sweepfffh+0x16c>)
  4009a0:	4798      	blx	r3
	float fstp = bandwith/tramp*24/fclock;
  4009a2:	4940      	ldr	r1, [pc, #256]	; (400aa4 <_Z12AD9914_Sweepfffh+0x170>)
  4009a4:	47b0      	blx	r6
  4009a6:	4940      	ldr	r1, [pc, #256]	; (400aa8 <_Z12AD9914_Sweepfffh+0x174>)
  4009a8:	47c8      	blx	r9
  4009aa:	4940      	ldr	r1, [pc, #256]	; (400aac <_Z12AD9914_Sweepfffh+0x178>)
  4009ac:	47b0      	blx	r6
	uint32_t FTWstep = 0xFFFFFFFF*fstp/fclk;
  4009ae:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
  4009b2:	47c8      	blx	r9
  4009b4:	4659      	mov	r1, fp
  4009b6:	47b0      	blx	r6
  4009b8:	47d0      	blx	sl
  4009ba:	4606      	mov	r6, r0
	//Rising Digital Ramp Step Size Register
	SPI_transfer(0x06);
  4009bc:	2006      	movs	r0, #6
  4009be:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0xFF000000) >> 24);
  4009c0:	ea4f 6b16 	mov.w	fp, r6, lsr #24
  4009c4:	4658      	mov	r0, fp
  4009c6:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x00FF0000) >> 16);
  4009c8:	f3c6 4a07 	ubfx	sl, r6, #16, #8
  4009cc:	4650      	mov	r0, sl
  4009ce:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x0000FF00) >> 8);
  4009d0:	f3c6 2907 	ubfx	r9, r6, #8, #8
  4009d4:	4648      	mov	r0, r9
  4009d6:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x000000FF));
  4009d8:	b2f6      	uxtb	r6, r6
  4009da:	4630      	mov	r0, r6
  4009dc:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  4009de:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4009e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4009e4:	632b      	str	r3, [r5, #48]	; 0x30
	//delay32b(ddsdel);
	DPIN->PIO_CODR |= IOUPD;
  4009e6:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  4009e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4009ec:	636b      	str	r3, [r5, #52]	; 0x34
	//delay32b(ddsdel);

	
	//Falling Digital Ramp Step Size Register
	SPI_transfer(0x07);
  4009ee:	2007      	movs	r0, #7
  4009f0:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0xFF000000) >> 24);
  4009f2:	4658      	mov	r0, fp
  4009f4:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x00FF0000) >> 16);
  4009f6:	4650      	mov	r0, sl
  4009f8:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x0000FF00) >> 8);
  4009fa:	4648      	mov	r0, r9
  4009fc:	47a0      	blx	r4
	SPI_transfer((FTWstep & 0x000000FF));
  4009fe:	4630      	mov	r0, r6
  400a00:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400a02:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400a04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a08:	632b      	str	r3, [r5, #48]	; 0x30
	//delay32b(ddsdel);
	DPIN->PIO_CODR |= IOUPD;
  400a0a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400a0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a10:	636b      	str	r3, [r5, #52]	; 0x34
	//delay32b(ddsdel);
	//OUT
	
	SPI_transfer(0x04);
  400a12:	2004      	movs	r0, #4
  400a14:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0xFF000000) >> 24);
  400a16:	ea4f 6018 	mov.w	r0, r8, lsr #24
  400a1a:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0x00FF0000) >> 16);
  400a1c:	f3c8 4007 	ubfx	r0, r8, #16, #8
  400a20:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0x0000FF00) >> 8);
  400a22:	f3c8 2007 	ubfx	r0, r8, #8, #8
  400a26:	47a0      	blx	r4
	SPI_transfer((FTWstart & 0x000000FF));
  400a28:	fa5f f088 	uxtb.w	r0, r8
  400a2c:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400a2e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400a30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a34:	632b      	str	r3, [r5, #48]	; 0x30
	//delay32b(ddsdel);
	DPIN->PIO_CODR |= IOUPD;
  400a36:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400a38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a3c:	636b      	str	r3, [r5, #52]	; 0x34
	//delay32b(ddsdel);
	
	
	SPI_transfer(0x05);
  400a3e:	2005      	movs	r0, #5
  400a40:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0xFF000000) >> 24);
  400a42:	0e38      	lsrs	r0, r7, #24
  400a44:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0x00FF0000) >> 16);
  400a46:	f3c7 4007 	ubfx	r0, r7, #16, #8
  400a4a:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0x0000FF00) >> 8);
  400a4c:	f3c7 2007 	ubfx	r0, r7, #8, #8
  400a50:	47a0      	blx	r4
	SPI_transfer((FTWstop & 0x000000FF));
  400a52:	b2f8      	uxtb	r0, r7
  400a54:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400a56:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400a58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a5c:	632b      	str	r3, [r5, #48]	; 0x30
	//delay32b(ddsdel);
	DPIN->PIO_CODR |= IOUPD;
  400a5e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400a60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a64:	636b      	str	r3, [r5, #52]	; 0x34
	//delay32b(ddsdel);
	
	SPI_transfer(0x01);
  400a66:	2001      	movs	r0, #1
  400a68:	47a0      	blx	r4
	SPI_transfer(0x00);
  400a6a:	2000      	movs	r0, #0
  400a6c:	47a0      	blx	r4
	SPI_transfer(0x0E);
  400a6e:	200e      	movs	r0, #14
  400a70:	47a0      	blx	r4
	SPI_transfer(0x00);
  400a72:	2000      	movs	r0, #0
  400a74:	47a0      	blx	r4
	SPI_transfer(0x00);
  400a76:	2000      	movs	r0, #0
  400a78:	47a0      	blx	r4
	DPIN->PIO_SODR |= IOUPD;
  400a7a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400a7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a80:	632b      	str	r3, [r5, #48]	; 0x30
	//delay32b(ddsdel);
	DPIN->PIO_CODR |= IOUPD;
  400a82:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400a84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400a88:	636b      	str	r3, [r5, #52]	; 0x34
	//delay32b(ddsdel);
	
	//delay8b(100);
}
  400a8a:	b005      	add	sp, #20
  400a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a90:	00403209 	.word	0x00403209
  400a94:	004004e5 	.word	0x004004e5
  400a98:	400e0e00 	.word	0x400e0e00
  400a9c:	00400715 	.word	0x00400715
  400aa0:	00402e8d 	.word	0x00402e8d
  400aa4:	40a00000 	.word	0x40a00000
  400aa8:	41c00000 	.word	0x41c00000
  400aac:	45834000 	.word	0x45834000
  400ab0:	004030a1 	.word	0x004030a1
  400ab4:	00403341 	.word	0x00403341

00400ab8 <main>:

int main(void)
{
  400ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// CLK Init
	CLK_Init(osc, fosc, 15, 2);
  400aba:	2302      	movs	r3, #2
  400abc:	220f      	movs	r2, #15
  400abe:	2110      	movs	r1, #16
  400ac0:	4618      	mov	r0, r3
  400ac2:	4c2d      	ldr	r4, [pc, #180]	; (400b78 <main+0xc0>)
  400ac4:	47a0      	blx	r4
	// Set PB4 as GPIO pin
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400ac6:	4a2d      	ldr	r2, [pc, #180]	; (400b7c <main+0xc4>)
  400ac8:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400acc:	f043 0310 	orr.w	r3, r3, #16
  400ad0:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	
	// pinMode(...,OUTPUT)
	DPIN  -> PIO_OER |= AT16 | AT8 | AT4 | AT1 | EN18 | EN33 | EN50 | CSLO | CSCLK | SYNCIO | IOUPD;
  400ad4:	4b2a      	ldr	r3, [pc, #168]	; (400b80 <main+0xc8>)
  400ad6:	6919      	ldr	r1, [r3, #16]
  400ad8:	4a2a      	ldr	r2, [pc, #168]	; (400b84 <main+0xcc>)
  400ada:	430a      	orrs	r2, r1
  400adc:	611a      	str	r2, [r3, #16]
	DPIN2 -> PIO_OER |= AT2;
  400ade:	4a2a      	ldr	r2, [pc, #168]	; (400b88 <main+0xd0>)
  400ae0:	6911      	ldr	r1, [r2, #16]
  400ae2:	f041 0110 	orr.w	r1, r1, #16
  400ae6:	6111      	str	r1, [r2, #16]
	
	// digitalWrite(...,HIGH)
	
	DPIN  -> PIO_SODR |= CSLO | CSCLK;	// Setting the CS in high state
  400ae8:	6b19      	ldr	r1, [r3, #48]	; 0x30
  400aea:	f441 61c0 	orr.w	r1, r1, #1536	; 0x600
  400aee:	6319      	str	r1, [r3, #48]	; 0x30
	DPIN  -> PIO_CODR |= AT16 | AT8 | AT4 | AT1;	// Setting the DAT31R5APP+ at max attenuation
	DPIN2 -> PIO_CODR |= AT2;
	
#else
	
	DPIN  -> PIO_SODR |= AT16 | AT8 | AT4 | AT1;	// Setting the DAT31R5APP+ at max attenuation
  400af0:	6b19      	ldr	r1, [r3, #48]	; 0x30
  400af2:	f441 71f0 	orr.w	r1, r1, #480	; 0x1e0
  400af6:	6319      	str	r1, [r3, #48]	; 0x30
	DPIN2 -> PIO_SODR |= AT2;
  400af8:	6b11      	ldr	r1, [r2, #48]	; 0x30
  400afa:	f041 0110 	orr.w	r1, r1, #16
  400afe:	6311      	str	r1, [r2, #48]	; 0x30
	
#endif
	
	// digitalWrite(...,LOW)
	DPIN -> PIO_CODR |= EN18 | EN33 | EN50 | SYNCIO | IOUPD;	// Turn off the DC regulators and setting AD9914 communication pins
  400b00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  400b02:	f442 0258 	orr.w	r2, r2, #14155776	; 0xd80000
  400b06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
  400b0a:	635a      	str	r2, [r3, #52]	; 0x34
	
	// I2C MODULE
	I2C_slave_Init(IDL);
  400b0c:	2001      	movs	r0, #1
  400b0e:	4b1f      	ldr	r3, [pc, #124]	; (400b8c <main+0xd4>)
  400b10:	4798      	blx	r3
  400b12:	e026      	b.n	400b62 <main+0xaa>
	
	while (1)
	{
		if(finProg && !off)
		{
			for(uint8_t ww = 0; ww < W; ww++)
  400b14:	3401      	adds	r4, #1
  400b16:	b2e4      	uxtb	r4, r4
  400b18:	4622      	mov	r2, r4
  400b1a:	4b1d      	ldr	r3, [pc, #116]	; (400b90 <main+0xd8>)
  400b1c:	785b      	ldrb	r3, [r3, #1]
  400b1e:	429c      	cmp	r4, r3
  400b20:	da1f      	bge.n	400b62 <main+0xaa>
			{
				if(activeWindows[ww])
  400b22:	4b1c      	ldr	r3, [pc, #112]	; (400b94 <main+0xdc>)
  400b24:	4423      	add	r3, r4
  400b26:	791b      	ldrb	r3, [r3, #4]
  400b28:	2b00      	cmp	r3, #0
  400b2a:	d0f3      	beq.n	400b14 <main+0x5c>
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400b2c:	4d1a      	ldr	r5, [pc, #104]	; (400b98 <main+0xe0>)
  400b2e:	f44f 2600 	mov.w	r6, #524288	; 0x80000
  400b32:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400b36:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400b3a:	f3bf 8f6f 	isb	sy
				{
					NVIC_DisableIRQ(TWI0_IRQn);
					AD9914_Sweep(fclock, frequencies[2 * ww], frequencies[2 * ww + 1], att[ww]);
  400b3e:	0061      	lsls	r1, r4, #1
  400b40:	4b13      	ldr	r3, [pc, #76]	; (400b90 <main+0xd8>)
  400b42:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
  400b46:	3101      	adds	r1, #1
  400b48:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  400b4c:	441a      	add	r2, r3
  400b4e:	f892 3054 	ldrb.w	r3, [r2, #84]	; 0x54
  400b52:	684a      	ldr	r2, [r1, #4]
  400b54:	6841      	ldr	r1, [r0, #4]
  400b56:	4811      	ldr	r0, [pc, #68]	; (400b9c <main+0xe4>)
  400b58:	4f11      	ldr	r7, [pc, #68]	; (400ba0 <main+0xe8>)
  400b5a:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400b5c:	602e      	str	r6, [r5, #0]
  400b5e:	e7d9      	b.n	400b14 <main+0x5c>
				}
			}
		}
		else
		{
			asm("nop");
  400b60:	bf00      	nop
		if(finProg && !off)
  400b62:	4b0b      	ldr	r3, [pc, #44]	; (400b90 <main+0xd8>)
  400b64:	781b      	ldrb	r3, [r3, #0]
  400b66:	2b00      	cmp	r3, #0
  400b68:	d0fa      	beq.n	400b60 <main+0xa8>
  400b6a:	4b0a      	ldr	r3, [pc, #40]	; (400b94 <main+0xdc>)
  400b6c:	781b      	ldrb	r3, [r3, #0]
  400b6e:	2b00      	cmp	r3, #0
  400b70:	d1f6      	bne.n	400b60 <main+0xa8>
  400b72:	2400      	movs	r4, #0
  400b74:	e7d0      	b.n	400b18 <main+0x60>
  400b76:	bf00      	nop
  400b78:	004001a5 	.word	0x004001a5
  400b7c:	400e0200 	.word	0x400e0200
  400b80:	400e0e00 	.word	0x400e0e00
  400b84:	00d887e0 	.word	0x00d887e0
  400b88:	400e1000 	.word	0x400e1000
  400b8c:	00400355 	.word	0x00400355
  400b90:	20000470 	.word	0x20000470
  400b94:	20000004 	.word	0x20000004
  400b98:	e000e100 	.word	0xe000e100
  400b9c:	45834000 	.word	0x45834000
  400ba0:	00400935 	.word	0x00400935

00400ba4 <TWI0_Handler>:
/**
*  \brief TWI0 Interrupt handler.
*/

void TWI0_Handler(void)
{
  400ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint8_t databyte = REG_TWI0_RHR;
  400ba8:	4ba6      	ldr	r3, [pc, #664]	; (400e44 <TWI0_Handler+0x2a0>)
  400baa:	681b      	ldr	r3, [r3, #0]
  400bac:	b2da      	uxtb	r2, r3
	
	if(!lockI2c)
  400bae:	49a6      	ldr	r1, [pc, #664]	; (400e48 <TWI0_Handler+0x2a4>)
  400bb0:	f891 105e 	ldrb.w	r1, [r1, #94]	; 0x5e
  400bb4:	2900      	cmp	r1, #0
  400bb6:	f040 80e6 	bne.w	400d86 <TWI0_Handler+0x1e2>
	{
		uint8_t command = databyte & 7;
  400bba:	f002 0207 	and.w	r2, r2, #7
		switch(command)
  400bbe:	2a04      	cmp	r2, #4
  400bc0:	d018      	beq.n	400bf4 <TWI0_Handler+0x50>
  400bc2:	2a07      	cmp	r2, #7
  400bc4:	d00b      	beq.n	400bde <TWI0_Handler+0x3a>
  400bc6:	2a02      	cmp	r2, #2
  400bc8:	f040 80ed 	bne.w	400da6 <TWI0_Handler+0x202>
		{
			case 2:
			W = (databyte >> 3) & 7;
  400bcc:	f3c3 03c2 	ubfx	r3, r3, #3, #3
  400bd0:	4a9d      	ldr	r2, [pc, #628]	; (400e48 <TWI0_Handler+0x2a4>)
  400bd2:	7053      	strb	r3, [r2, #1]
			lockI2c = true;
  400bd4:	2301      	movs	r3, #1
  400bd6:	f882 305e 	strb.w	r3, [r2, #94]	; 0x5e
			break;
  400bda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			case 7:
			DPIN -> PIO_CODR |= EN18 | EN33 | EN50;
  400bde:	4a9b      	ldr	r2, [pc, #620]	; (400e4c <TWI0_Handler+0x2a8>)
  400be0:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400be2:	f443 0348 	orr.w	r3, r3, #13107200	; 0xc80000
  400be6:	6353      	str	r3, [r2, #52]	; 0x34
			
			lockI2c = false;
  400be8:	2200      	movs	r2, #0
  400bea:	4b97      	ldr	r3, [pc, #604]	; (400e48 <TWI0_Handler+0x2a4>)
  400bec:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
			break;
  400bf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			case 4:
			if(finProg)
  400bf4:	4a94      	ldr	r2, [pc, #592]	; (400e48 <TWI0_Handler+0x2a4>)
  400bf6:	7812      	ldrb	r2, [r2, #0]
  400bf8:	2a00      	cmp	r2, #0
  400bfa:	f000 80d4 	beq.w	400da6 <TWI0_Handler+0x202>
			{
				if(lockReactivo)
  400bfe:	4a92      	ldr	r2, [pc, #584]	; (400e48 <TWI0_Handler+0x2a4>)
  400c00:	f892 205f 	ldrb.w	r2, [r2, #95]	; 0x5f
  400c04:	2a00      	cmp	r2, #0
  400c06:	f000 80a8 	beq.w	400d5a <TWI0_Handler+0x1b6>
				{
					activeWindows[5] = (databyte >> 3) & 1;
  400c0a:	b2db      	uxtb	r3, r3
  400c0c:	f3c3 01c0 	ubfx	r1, r3, #3, #1
  400c10:	4a8f      	ldr	r2, [pc, #572]	; (400e50 <TWI0_Handler+0x2ac>)
  400c12:	7251      	strb	r1, [r2, #9]
					activeWindows[6] = (databyte >> 4) & 1;
  400c14:	f3c3 1100 	ubfx	r1, r3, #4, #1
  400c18:	7291      	strb	r1, [r2, #10]
					activeWindows[7] = (databyte >> 5) & 1;
  400c1a:	f3c3 1140 	ubfx	r1, r3, #5, #1
  400c1e:	72d1      	strb	r1, [r2, #11]
					activeWindows[8] = (databyte >> 6) & 1;
  400c20:	f3c3 1180 	ubfx	r1, r3, #6, #1
  400c24:	7311      	strb	r1, [r2, #12]
					activeWindows[9] = (databyte >> 7) & 1;
  400c26:	09db      	lsrs	r3, r3, #7
  400c28:	7353      	strb	r3, [r2, #13]
					lockReactivo = false;
  400c2a:	2300      	movs	r3, #0
  400c2c:	4986      	ldr	r1, [pc, #536]	; (400e48 <TWI0_Handler+0x2a4>)
  400c2e:	f881 305f 	strb.w	r3, [r1, #95]	; 0x5f
					off = true;
  400c32:	2101      	movs	r1, #1
  400c34:	7011      	strb	r1, [r2, #0]
  400c36:	e001      	b.n	400c3c <TWI0_Handler+0x98>
					for(uint8_t ww = 0; ww < W; ww++)
  400c38:	3301      	adds	r3, #1
  400c3a:	b2db      	uxtb	r3, r3
  400c3c:	4a82      	ldr	r2, [pc, #520]	; (400e48 <TWI0_Handler+0x2a4>)
  400c3e:	7852      	ldrb	r2, [r2, #1]
  400c40:	4293      	cmp	r3, r2
  400c42:	da08      	bge.n	400c56 <TWI0_Handler+0xb2>
					{
						if(activeWindows[ww])
  400c44:	4a82      	ldr	r2, [pc, #520]	; (400e50 <TWI0_Handler+0x2ac>)
  400c46:	441a      	add	r2, r3
  400c48:	7912      	ldrb	r2, [r2, #4]
  400c4a:	2a00      	cmp	r2, #0
  400c4c:	d0f4      	beq.n	400c38 <TWI0_Handler+0x94>
						{
							off = false;
  400c4e:	2100      	movs	r1, #0
  400c50:	4a7f      	ldr	r2, [pc, #508]	; (400e50 <TWI0_Handler+0x2ac>)
  400c52:	7011      	strb	r1, [r2, #0]
  400c54:	e7f0      	b.n	400c38 <TWI0_Handler+0x94>
						}
					}
					
					if(off)
  400c56:	4b7e      	ldr	r3, [pc, #504]	; (400e50 <TWI0_Handler+0x2ac>)
  400c58:	781b      	ldrb	r3, [r3, #0]
  400c5a:	2b00      	cmp	r3, #0
  400c5c:	d035      	beq.n	400cca <TWI0_Handler+0x126>
					{
						SPI_transfer(0x01);
  400c5e:	2001      	movs	r0, #1
  400c60:	4c7c      	ldr	r4, [pc, #496]	; (400e54 <TWI0_Handler+0x2b0>)
  400c62:	47a0      	blx	r4
						SPI_transfer(0x00);
  400c64:	2000      	movs	r0, #0
  400c66:	47a0      	blx	r4
						SPI_transfer(0x00);
  400c68:	2000      	movs	r0, #0
  400c6a:	47a0      	blx	r4
						SPI_transfer(0x00);
  400c6c:	2000      	movs	r0, #0
  400c6e:	47a0      	blx	r4
						SPI_transfer(0x00);
  400c70:	2000      	movs	r0, #0
  400c72:	47a0      	blx	r4
						delay32b(ddsdel);
  400c74:	200a      	movs	r0, #10
  400c76:	4e78      	ldr	r6, [pc, #480]	; (400e58 <TWI0_Handler+0x2b4>)
  400c78:	47b0      	blx	r6
						DPIN->PIO_SODR |= IOUPD;
  400c7a:	4d74      	ldr	r5, [pc, #464]	; (400e4c <TWI0_Handler+0x2a8>)
  400c7c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400c7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400c82:	632b      	str	r3, [r5, #48]	; 0x30
						delay32b(ddsdel);
  400c84:	200a      	movs	r0, #10
  400c86:	47b0      	blx	r6
						DPIN->PIO_CODR |= IOUPD;
  400c88:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400c8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400c8e:	636b      	str	r3, [r5, #52]	; 0x34
						delay32b(ddsdel);
  400c90:	200a      	movs	r0, #10
  400c92:	47b0      	blx	r6
						
						//CRF1
						SPI_transfer(0x00);
  400c94:	2000      	movs	r0, #0
  400c96:	47a0      	blx	r4
						SPI_transfer(0x00);
  400c98:	2000      	movs	r0, #0
  400c9a:	47a0      	blx	r4
						SPI_transfer(0x01);
  400c9c:	2001      	movs	r0, #1
  400c9e:	47a0      	blx	r4
						SPI_transfer(0x00);
  400ca0:	2000      	movs	r0, #0
  400ca2:	47a0      	blx	r4
						SPI_transfer(0xE8); //E8
  400ca4:	20e8      	movs	r0, #232	; 0xe8
  400ca6:	47a0      	blx	r4
						delay32b(ddsdel);
  400ca8:	200a      	movs	r0, #10
  400caa:	47b0      	blx	r6
						DPIN->PIO_SODR |= IOUPD;
  400cac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400cae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400cb2:	632b      	str	r3, [r5, #48]	; 0x30
						delay32b(ddsdel);
  400cb4:	200a      	movs	r0, #10
  400cb6:	47b0      	blx	r6
						DPIN->PIO_CODR |= IOUPD;
  400cb8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400cba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400cbe:	636b      	str	r3, [r5, #52]	; 0x34
						delay32b(ddsdel);
						DPIN->PIO_SODR |= IOUPD;
						delay32b(ddsdel);
						DPIN->PIO_CODR |= IOUPD;
					}
					delay32b(ddsdel);
  400cc0:	200a      	movs	r0, #10
  400cc2:	4b65      	ldr	r3, [pc, #404]	; (400e58 <TWI0_Handler+0x2b4>)
  400cc4:	4798      	blx	r3
  400cc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						SPI_transfer(0x00);
  400cca:	2000      	movs	r0, #0
  400ccc:	4c61      	ldr	r4, [pc, #388]	; (400e54 <TWI0_Handler+0x2b0>)
  400cce:	47a0      	blx	r4
						SPI_transfer(0x00);
  400cd0:	2000      	movs	r0, #0
  400cd2:	47a0      	blx	r4
						SPI_transfer(0x01);
  400cd4:	2001      	movs	r0, #1
  400cd6:	47a0      	blx	r4
						SPI_transfer(0x00);
  400cd8:	2000      	movs	r0, #0
  400cda:	47a0      	blx	r4
						SPI_transfer(0x08); //08
  400cdc:	2008      	movs	r0, #8
  400cde:	47a0      	blx	r4
						delay32b(ddsdel);
  400ce0:	200a      	movs	r0, #10
  400ce2:	4e5d      	ldr	r6, [pc, #372]	; (400e58 <TWI0_Handler+0x2b4>)
  400ce4:	47b0      	blx	r6
						DPIN->PIO_SODR |= IOUPD;
  400ce6:	4d59      	ldr	r5, [pc, #356]	; (400e4c <TWI0_Handler+0x2a8>)
  400ce8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400cea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400cee:	632b      	str	r3, [r5, #48]	; 0x30
						delay32b(ddsdel);
  400cf0:	200a      	movs	r0, #10
  400cf2:	47b0      	blx	r6
						DPIN->PIO_CODR |= IOUPD;
  400cf4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400cf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400cfa:	636b      	str	r3, [r5, #52]	; 0x34
						SPI_transfer (0x03);
  400cfc:	2003      	movs	r0, #3
  400cfe:	47a0      	blx	r4
						SPI_transfer (0x01);
  400d00:	2001      	movs	r0, #1
  400d02:	47a0      	blx	r4
						SPI_transfer (0x05);
  400d04:	2005      	movs	r0, #5
  400d06:	47a0      	blx	r4
						SPI_transfer (0x21);
  400d08:	2021      	movs	r0, #33	; 0x21
  400d0a:	47a0      	blx	r4
						SPI_transfer (0x20);
  400d0c:	2020      	movs	r0, #32
  400d0e:	47a0      	blx	r4
						delay32b(ddsdel);
  400d10:	200a      	movs	r0, #10
  400d12:	47b0      	blx	r6
						DPIN->PIO_SODR |= IOUPD;
  400d14:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400d16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d1a:	632b      	str	r3, [r5, #48]	; 0x30
						delay32b(ddsdel);
  400d1c:	200a      	movs	r0, #10
  400d1e:	47b0      	blx	r6
						DPIN->PIO_CODR |= IOUPD;
  400d20:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400d22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d26:	636b      	str	r3, [r5, #52]	; 0x34
						delay32b(gpiodel);
  400d28:	484c      	ldr	r0, [pc, #304]	; (400e5c <TWI0_Handler+0x2b8>)
  400d2a:	47b0      	blx	r6
						SPI_transfer(0x03); //CFR3 Address
  400d2c:	2003      	movs	r0, #3
  400d2e:	47a0      	blx	r4
						SPI_transfer(0x00);
  400d30:	2000      	movs	r0, #0
  400d32:	47a0      	blx	r4
						SPI_transfer(0x05);
  400d34:	2005      	movs	r0, #5
  400d36:	47a0      	blx	r4
						SPI_transfer(0x21);
  400d38:	2021      	movs	r0, #33	; 0x21
  400d3a:	47a0      	blx	r4
						SPI_transfer(0x20);						
  400d3c:	2020      	movs	r0, #32
  400d3e:	47a0      	blx	r4
						delay32b(ddsdel);
  400d40:	200a      	movs	r0, #10
  400d42:	47b0      	blx	r6
						DPIN->PIO_SODR |= IOUPD;
  400d44:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400d46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d4a:	632b      	str	r3, [r5, #48]	; 0x30
						delay32b(ddsdel);
  400d4c:	200a      	movs	r0, #10
  400d4e:	47b0      	blx	r6
						DPIN->PIO_CODR |= IOUPD;
  400d50:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  400d52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d56:	636b      	str	r3, [r5, #52]	; 0x34
  400d58:	e7b2      	b.n	400cc0 <TWI0_Handler+0x11c>
				}
				else //First byte
				{
					activeWindows[0] = (databyte >> 3) & 1;
  400d5a:	b2db      	uxtb	r3, r3
  400d5c:	f3c3 01c0 	ubfx	r1, r3, #3, #1
  400d60:	4a3b      	ldr	r2, [pc, #236]	; (400e50 <TWI0_Handler+0x2ac>)
  400d62:	7111      	strb	r1, [r2, #4]
					activeWindows[1] = (databyte >> 4) & 1;
  400d64:	f3c3 1100 	ubfx	r1, r3, #4, #1
  400d68:	7151      	strb	r1, [r2, #5]
					activeWindows[2] = (databyte >> 5) & 1;
  400d6a:	f3c3 1140 	ubfx	r1, r3, #5, #1
  400d6e:	7191      	strb	r1, [r2, #6]
					activeWindows[3] = (databyte >> 6) & 1;
  400d70:	f3c3 1180 	ubfx	r1, r3, #6, #1
  400d74:	71d1      	strb	r1, [r2, #7]
					activeWindows[4] = (databyte >> 7) & 1;
  400d76:	09db      	lsrs	r3, r3, #7
  400d78:	7213      	strb	r3, [r2, #8]
					lockReactivo = true;
  400d7a:	2201      	movs	r2, #1
  400d7c:	4b32      	ldr	r3, [pc, #200]	; (400e48 <TWI0_Handler+0x2a4>)
  400d7e:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
  400d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			break;
		}
	}
	else
	{
		reg[it] = databyte;
  400d86:	4930      	ldr	r1, [pc, #192]	; (400e48 <TWI0_Handler+0x2a4>)
  400d88:	f891 3060 	ldrb.w	r3, [r1, #96]	; 0x60
  400d8c:	18c8      	adds	r0, r1, r3
  400d8e:	f880 2064 	strb.w	r2, [r0, #100]	; 0x64
		it++;
  400d92:	3301      	adds	r3, #1
  400d94:	b2db      	uxtb	r3, r3
  400d96:	f881 3060 	strb.w	r3, [r1, #96]	; 0x60
		if(it == 9 * W + 6 )
  400d9a:	784a      	ldrb	r2, [r1, #1]
  400d9c:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
  400da0:	3206      	adds	r2, #6
  400da2:	4293      	cmp	r3, r2
  400da4:	d001      	beq.n	400daa <TWI0_Handler+0x206>
  400da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400daa:	2100      	movs	r1, #0
		{
			for(uint8_t ww = 0; ww < W; ww++)
  400dac:	4b26      	ldr	r3, [pc, #152]	; (400e48 <TWI0_Handler+0x2a4>)
  400dae:	785b      	ldrb	r3, [r3, #1]
  400db0:	4299      	cmp	r1, r3
  400db2:	da55      	bge.n	400e60 <TWI0_Handler+0x2bc>
			{
				*ptrf1 = reg[(8 * ww) + ww];
  400db4:	4826      	ldr	r0, [pc, #152]	; (400e50 <TWI0_Handler+0x2ac>)
  400db6:	6905      	ldr	r5, [r0, #16]
  400db8:	00cc      	lsls	r4, r1, #3
  400dba:	1862      	adds	r2, r4, r1
  400dbc:	4b22      	ldr	r3, [pc, #136]	; (400e48 <TWI0_Handler+0x2a4>)
  400dbe:	189e      	adds	r6, r3, r2
  400dc0:	f896 6064 	ldrb.w	r6, [r6, #100]	; 0x64
  400dc4:	702e      	strb	r6, [r5, #0]
				*(ptrf1 + 1) = reg[(8 * ww) + ww + 1];
  400dc6:	6906      	ldr	r6, [r0, #16]
  400dc8:	1c55      	adds	r5, r2, #1
  400dca:	441d      	add	r5, r3
  400dcc:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400dd0:	7075      	strb	r5, [r6, #1]
				*(ptrf1 + 2) = reg[(8 * ww) + ww + 2];
  400dd2:	6906      	ldr	r6, [r0, #16]
  400dd4:	1c95      	adds	r5, r2, #2
  400dd6:	441d      	add	r5, r3
  400dd8:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400ddc:	70b5      	strb	r5, [r6, #2]
				*(ptrf1 + 3) = reg[(8 * ww) + ww + 3];
  400dde:	6906      	ldr	r6, [r0, #16]
  400de0:	1cd5      	adds	r5, r2, #3
  400de2:	441d      	add	r5, r3
  400de4:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400de8:	70f5      	strb	r5, [r6, #3]
				*ptrf2 = reg[(8 * ww) + ww + 4];
  400dea:	6946      	ldr	r6, [r0, #20]
  400dec:	1d15      	adds	r5, r2, #4
  400dee:	441d      	add	r5, r3
  400df0:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400df4:	7035      	strb	r5, [r6, #0]
				*(ptrf2 + 1) = reg[(8 * ww) + ww + 5];
  400df6:	6946      	ldr	r6, [r0, #20]
  400df8:	1d55      	adds	r5, r2, #5
  400dfa:	441d      	add	r5, r3
  400dfc:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400e00:	7075      	strb	r5, [r6, #1]
				*(ptrf2 + 2) = reg[(8 * ww) + ww + 6];
  400e02:	6946      	ldr	r6, [r0, #20]
  400e04:	1d95      	adds	r5, r2, #6
  400e06:	441d      	add	r5, r3
  400e08:	f895 5064 	ldrb.w	r5, [r5, #100]	; 0x64
  400e0c:	70b5      	strb	r5, [r6, #2]
				*(ptrf2 + 3) = reg[(8 * ww) + ww + 7];
  400e0e:	6945      	ldr	r5, [r0, #20]
  400e10:	1dd0      	adds	r0, r2, #7
  400e12:	4418      	add	r0, r3
  400e14:	f890 0064 	ldrb.w	r0, [r0, #100]	; 0x64
  400e18:	70e8      	strb	r0, [r5, #3]
				
				att[ww] = reg[9 * ww + 8];
  400e1a:	3208      	adds	r2, #8
  400e1c:	441a      	add	r2, r3
  400e1e:	f892 0064 	ldrb.w	r0, [r2, #100]	; 0x64
  400e22:	185a      	adds	r2, r3, r1
  400e24:	f882 0054 	strb.w	r0, [r2, #84]	; 0x54

#if defined(MALETA_4A) || defined(ENRACKABLE_4A)
				frequencies[2 * ww]   = flocal - f2;
				frequencies[2 * ww + 1] = flocal - f1;
#else
				frequencies[2 * ww]   = f1 - flocal;
  400e28:	004a      	lsls	r2, r1, #1
  400e2a:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
  400e2e:	441c      	add	r4, r3
  400e30:	6060      	str	r0, [r4, #4]
				frequencies[2 * ww + 1] = f2 - flocal;
  400e32:	3201      	adds	r2, #1
  400e34:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
  400e38:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  400e3c:	6058      	str	r0, [r3, #4]
			for(uint8_t ww = 0; ww < W; ww++)
  400e3e:	3101      	adds	r1, #1
  400e40:	b2c9      	uxtb	r1, r1
  400e42:	e7b3      	b.n	400dac <TWI0_Handler+0x208>
  400e44:	40018030 	.word	0x40018030
  400e48:	20000470 	.word	0x20000470
  400e4c:	400e0e00 	.word	0x400e0e00
  400e50:	20000004 	.word	0x20000004
  400e54:	004004e5 	.word	0x004004e5
  400e58:	00400511 	.word	0x00400511
  400e5c:	000186a0 	.word	0x000186a0
#endif
			}
			lockI2c = false;
  400e60:	4a30      	ldr	r2, [pc, #192]	; (400f24 <TWI0_Handler+0x380>)
  400e62:	2600      	movs	r6, #0
  400e64:	f882 605e 	strb.w	r6, [r2, #94]	; 0x5e
			it = 0;
  400e68:	f882 6060 	strb.w	r6, [r2, #96]	; 0x60
			
			// Threshold
			thROE = reg[9 * W];
  400e6c:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
  400e70:	18d1      	adds	r1, r2, r3
  400e72:	f891 4064 	ldrb.w	r4, [r1, #100]	; 0x64
			thROE = (thROE << 8) | reg[9 * W + 1];
  400e76:	1c59      	adds	r1, r3, #1
  400e78:	4411      	add	r1, r2
  400e7a:	f891 0064 	ldrb.w	r0, [r1, #100]	; 0x64
  400e7e:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
  400e82:	4929      	ldr	r1, [pc, #164]	; (400f28 <TWI0_Handler+0x384>)
  400e84:	8308      	strh	r0, [r1, #24]
			thTEMP = reg[9 * W + 2];
  400e86:	1c98      	adds	r0, r3, #2
  400e88:	4410      	add	r0, r2
  400e8a:	f890 5064 	ldrb.w	r5, [r0, #100]	; 0x64
			thTEMP = (thTEMP << 8) | reg[9 * W + 3];
  400e8e:	1cdc      	adds	r4, r3, #3
  400e90:	4414      	add	r4, r2
  400e92:	f894 0064 	ldrb.w	r0, [r4, #100]	; 0x64
  400e96:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  400e9a:	8348      	strh	r0, [r1, #26]
			thIDC = reg[9 * W + 4];
  400e9c:	1d18      	adds	r0, r3, #4
  400e9e:	4410      	add	r0, r2
  400ea0:	f890 0064 	ldrb.w	r0, [r0, #100]	; 0x64
			thIDC = (thIDC << 8) | reg[9 * W + 5];
  400ea4:	3305      	adds	r3, #5
  400ea6:	4413      	add	r3, r2
  400ea8:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
  400eac:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  400eb0:	838b      	strh	r3, [r1, #28]
			finProg = true;
  400eb2:	f04f 0801 	mov.w	r8, #1
  400eb6:	f882 8000 	strb.w	r8, [r2]

			DPIN->PIO_CODR |= EN18 | EN33 | EN50;
  400eba:	4c1c      	ldr	r4, [pc, #112]	; (400f2c <TWI0_Handler+0x388>)
  400ebc:	6b63      	ldr	r3, [r4, #52]	; 0x34
  400ebe:	f443 0348 	orr.w	r3, r3, #13107200	; 0xc80000
  400ec2:	6363      	str	r3, [r4, #52]	; 0x34
			delay32b(gpiodel);
  400ec4:	4f1a      	ldr	r7, [pc, #104]	; (400f30 <TWI0_Handler+0x38c>)
  400ec6:	4638      	mov	r0, r7
  400ec8:	4d1a      	ldr	r5, [pc, #104]	; (400f34 <TWI0_Handler+0x390>)
  400eca:	47a8      	blx	r5
			DPIN->PIO_SODR |= EN33 | EN50;
  400ecc:	6b23      	ldr	r3, [r4, #48]	; 0x30
  400ece:	f443 0308 	orr.w	r3, r3, #8912896	; 0x880000
  400ed2:	6323      	str	r3, [r4, #48]	; 0x30
			delay32b(gpiodel);
  400ed4:	4638      	mov	r0, r7
  400ed6:	47a8      	blx	r5
			SPI_Init(0, 0, 1);	//different 1 en esclavo (6)
  400ed8:	4642      	mov	r2, r8
  400eda:	4631      	mov	r1, r6
  400edc:	4630      	mov	r0, r6
  400ede:	4b16      	ldr	r3, [pc, #88]	; (400f38 <TWI0_Handler+0x394>)
  400ee0:	4798      	blx	r3
			ADF4350_synthetizer(fosc, fclock, pclock, CSCLK);
  400ee2:	4e16      	ldr	r6, [pc, #88]	; (400f3c <TWI0_Handler+0x398>)
  400ee4:	f04f 4983 	mov.w	r9, #1098907648	; 0x41800000
  400ee8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400eec:	2203      	movs	r2, #3
  400eee:	4631      	mov	r1, r6
  400ef0:	4648      	mov	r0, r9
  400ef2:	f8df 8050 	ldr.w	r8, [pc, #80]	; 400f44 <TWI0_Handler+0x3a0>
  400ef6:	47c0      	blx	r8
			delay32b(gpiodel);
  400ef8:	4638      	mov	r0, r7
  400efa:	47a8      	blx	r5
			ADF4350_synthetizer(fosc, flocal, pclock, CSLO);
  400efc:	f44f 7300 	mov.w	r3, #512	; 0x200
  400f00:	2203      	movs	r2, #3
  400f02:	2100      	movs	r1, #0
  400f04:	4648      	mov	r0, r9
  400f06:	47c0      	blx	r8
			delay32b(gpiodel);
  400f08:	4638      	mov	r0, r7
  400f0a:	47a8      	blx	r5
			DPIN->PIO_SODR |= EN18;	// Activate +1.8V from DC regulator
  400f0c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  400f0e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400f12:	6323      	str	r3, [r4, #48]	; 0x30
			delay32b(gpiodel);
  400f14:	4638      	mov	r0, r7
  400f16:	47a8      	blx	r5
			AD9914_sweepInit(fclock, fstep);
  400f18:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  400f1c:	4630      	mov	r0, r6
  400f1e:	4b08      	ldr	r3, [pc, #32]	; (400f40 <TWI0_Handler+0x39c>)
  400f20:	4798      	blx	r3
		}
	}
  400f22:	e740      	b.n	400da6 <TWI0_Handler+0x202>
  400f24:	20000470 	.word	0x20000470
  400f28:	20000004 	.word	0x20000004
  400f2c:	400e0e00 	.word	0x400e0e00
  400f30:	000186a0 	.word	0x000186a0
  400f34:	00400511 	.word	0x00400511
  400f38:	00400461 	.word	0x00400461
  400f3c:	45834000 	.word	0x45834000
  400f40:	004007ad 	.word	0x004007ad
  400f44:	00400521 	.word	0x00400521

00400f48 <log>:
  400f48:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  400f4c:	b08a      	sub	sp, #40	; 0x28
  400f4e:	4604      	mov	r4, r0
  400f50:	460d      	mov	r5, r1
  400f52:	f000 f9f5 	bl	401340 <__ieee754_log>
  400f56:	4b35      	ldr	r3, [pc, #212]	; (40102c <log+0xe4>)
  400f58:	f993 6000 	ldrsb.w	r6, [r3]
  400f5c:	1c73      	adds	r3, r6, #1
  400f5e:	4680      	mov	r8, r0
  400f60:	4689      	mov	r9, r1
  400f62:	d00d      	beq.n	400f80 <log+0x38>
  400f64:	4622      	mov	r2, r4
  400f66:	462b      	mov	r3, r5
  400f68:	4620      	mov	r0, r4
  400f6a:	4629      	mov	r1, r5
  400f6c:	f001 ff54 	bl	402e18 <__aeabi_dcmpun>
  400f70:	b930      	cbnz	r0, 400f80 <log+0x38>
  400f72:	2200      	movs	r2, #0
  400f74:	2300      	movs	r3, #0
  400f76:	4620      	mov	r0, r4
  400f78:	4629      	mov	r1, r5
  400f7a:	f001 ff43 	bl	402e04 <__aeabi_dcmpgt>
  400f7e:	b120      	cbz	r0, 400f8a <log+0x42>
  400f80:	4640      	mov	r0, r8
  400f82:	4649      	mov	r1, r9
  400f84:	b00a      	add	sp, #40	; 0x28
  400f86:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  400f8a:	4b29      	ldr	r3, [pc, #164]	; (401030 <log+0xe8>)
  400f8c:	9008      	str	r0, [sp, #32]
  400f8e:	e9cd 4502 	strd	r4, r5, [sp, #8]
  400f92:	e9cd 4504 	strd	r4, r5, [sp, #16]
  400f96:	9301      	str	r3, [sp, #4]
  400f98:	4620      	mov	r0, r4
  400f9a:	4629      	mov	r1, r5
  400f9c:	b9ce      	cbnz	r6, 400fd2 <log+0x8a>
  400f9e:	4d25      	ldr	r5, [pc, #148]	; (401034 <log+0xec>)
  400fa0:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
  400fa4:	2200      	movs	r2, #0
  400fa6:	2300      	movs	r3, #0
  400fa8:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400fac:	f001 ff02 	bl	402db4 <__aeabi_dcmpeq>
  400fb0:	2800      	cmp	r0, #0
  400fb2:	d033      	beq.n	40101c <log+0xd4>
  400fb4:	2302      	movs	r3, #2
  400fb6:	9300      	str	r3, [sp, #0]
  400fb8:	4668      	mov	r0, sp
  400fba:	f001 f9c1 	bl	402340 <matherr>
  400fbe:	b1a8      	cbz	r0, 400fec <log+0xa4>
  400fc0:	9b08      	ldr	r3, [sp, #32]
  400fc2:	b9c3      	cbnz	r3, 400ff6 <log+0xae>
  400fc4:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  400fc8:	4640      	mov	r0, r8
  400fca:	4649      	mov	r1, r9
  400fcc:	b00a      	add	sp, #40	; 0x28
  400fce:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  400fd2:	4d19      	ldr	r5, [pc, #100]	; (401038 <log+0xf0>)
  400fd4:	2400      	movs	r4, #0
  400fd6:	2200      	movs	r2, #0
  400fd8:	2300      	movs	r3, #0
  400fda:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400fde:	f001 fee9 	bl	402db4 <__aeabi_dcmpeq>
  400fe2:	b168      	cbz	r0, 401000 <log+0xb8>
  400fe4:	2302      	movs	r3, #2
  400fe6:	429e      	cmp	r6, r3
  400fe8:	9300      	str	r3, [sp, #0]
  400fea:	d1e5      	bne.n	400fb8 <log+0x70>
  400fec:	f002 f9c8 	bl	403380 <__errno>
  400ff0:	2322      	movs	r3, #34	; 0x22
  400ff2:	6003      	str	r3, [r0, #0]
  400ff4:	e7e4      	b.n	400fc0 <log+0x78>
  400ff6:	f002 f9c3 	bl	403380 <__errno>
  400ffa:	9b08      	ldr	r3, [sp, #32]
  400ffc:	6003      	str	r3, [r0, #0]
  400ffe:	e7e1      	b.n	400fc4 <log+0x7c>
  401000:	2301      	movs	r3, #1
  401002:	2e02      	cmp	r6, #2
  401004:	9300      	str	r3, [sp, #0]
  401006:	d10b      	bne.n	401020 <log+0xd8>
  401008:	f002 f9ba 	bl	403380 <__errno>
  40100c:	2321      	movs	r3, #33	; 0x21
  40100e:	6003      	str	r3, [r0, #0]
  401010:	480a      	ldr	r0, [pc, #40]	; (40103c <log+0xf4>)
  401012:	f001 f997 	bl	402344 <nan>
  401016:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40101a:	e7d1      	b.n	400fc0 <log+0x78>
  40101c:	2301      	movs	r3, #1
  40101e:	9300      	str	r3, [sp, #0]
  401020:	4668      	mov	r0, sp
  401022:	f001 f98d 	bl	402340 <matherr>
  401026:	2800      	cmp	r0, #0
  401028:	d1f2      	bne.n	401010 <log+0xc8>
  40102a:	e7ed      	b.n	401008 <log+0xc0>
  40102c:	20000022 	.word	0x20000022
  401030:	004034fc 	.word	0x004034fc
  401034:	c7efffff 	.word	0xc7efffff
  401038:	fff00000 	.word	0xfff00000
  40103c:	00403500 	.word	0x00403500

00401040 <pow>:
  401040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401044:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 401338 <pow+0x2f8>
  401048:	b08d      	sub	sp, #52	; 0x34
  40104a:	4606      	mov	r6, r0
  40104c:	460f      	mov	r7, r1
  40104e:	4614      	mov	r4, r2
  401050:	461d      	mov	r5, r3
  401052:	f000 fb69 	bl	401728 <__ieee754_pow>
  401056:	f999 8000 	ldrsb.w	r8, [r9]
  40105a:	f1b8 3fff 	cmp.w	r8, #4294967295
  40105e:	e9cd 0100 	strd	r0, r1, [sp]
  401062:	d036      	beq.n	4010d2 <pow+0x92>
  401064:	4622      	mov	r2, r4
  401066:	462b      	mov	r3, r5
  401068:	4620      	mov	r0, r4
  40106a:	4629      	mov	r1, r5
  40106c:	f001 fed4 	bl	402e18 <__aeabi_dcmpun>
  401070:	4683      	mov	fp, r0
  401072:	bb70      	cbnz	r0, 4010d2 <pow+0x92>
  401074:	4632      	mov	r2, r6
  401076:	463b      	mov	r3, r7
  401078:	4630      	mov	r0, r6
  40107a:	4639      	mov	r1, r7
  40107c:	f001 fecc 	bl	402e18 <__aeabi_dcmpun>
  401080:	2200      	movs	r2, #0
  401082:	4682      	mov	sl, r0
  401084:	2300      	movs	r3, #0
  401086:	2800      	cmp	r0, #0
  401088:	f040 80a0 	bne.w	4011cc <pow+0x18c>
  40108c:	4630      	mov	r0, r6
  40108e:	4639      	mov	r1, r7
  401090:	f001 fe90 	bl	402db4 <__aeabi_dcmpeq>
  401094:	b310      	cbz	r0, 4010dc <pow+0x9c>
  401096:	2200      	movs	r2, #0
  401098:	2300      	movs	r3, #0
  40109a:	4620      	mov	r0, r4
  40109c:	4629      	mov	r1, r5
  40109e:	f001 fe89 	bl	402db4 <__aeabi_dcmpeq>
  4010a2:	4683      	mov	fp, r0
  4010a4:	2800      	cmp	r0, #0
  4010a6:	d06a      	beq.n	40117e <pow+0x13e>
  4010a8:	2201      	movs	r2, #1
  4010aa:	4b9c      	ldr	r3, [pc, #624]	; (40131c <pow+0x2dc>)
  4010ac:	9202      	str	r2, [sp, #8]
  4010ae:	2100      	movs	r1, #0
  4010b0:	2200      	movs	r2, #0
  4010b2:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  4010b6:	e9cd 6704 	strd	r6, r7, [sp, #16]
  4010ba:	e9cd 4506 	strd	r4, r5, [sp, #24]
  4010be:	e9cd 1208 	strd	r1, r2, [sp, #32]
  4010c2:	9303      	str	r3, [sp, #12]
  4010c4:	f1b8 0f00 	cmp.w	r8, #0
  4010c8:	d045      	beq.n	401156 <pow+0x116>
  4010ca:	4c95      	ldr	r4, [pc, #596]	; (401320 <pow+0x2e0>)
  4010cc:	2300      	movs	r3, #0
  4010ce:	e9cd 3400 	strd	r3, r4, [sp]
  4010d2:	e9dd 0100 	ldrd	r0, r1, [sp]
  4010d6:	b00d      	add	sp, #52	; 0x34
  4010d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4010dc:	e9dd 0100 	ldrd	r0, r1, [sp]
  4010e0:	f001 f928 	bl	402334 <finite>
  4010e4:	4680      	mov	r8, r0
  4010e6:	2800      	cmp	r0, #0
  4010e8:	f000 808b 	beq.w	401202 <pow+0x1c2>
  4010ec:	f04f 0a00 	mov.w	sl, #0
  4010f0:	f04f 0b00 	mov.w	fp, #0
  4010f4:	4652      	mov	r2, sl
  4010f6:	465b      	mov	r3, fp
  4010f8:	e9dd 0100 	ldrd	r0, r1, [sp]
  4010fc:	f001 fe5a 	bl	402db4 <__aeabi_dcmpeq>
  401100:	2800      	cmp	r0, #0
  401102:	d0e6      	beq.n	4010d2 <pow+0x92>
  401104:	4630      	mov	r0, r6
  401106:	4639      	mov	r1, r7
  401108:	f001 f914 	bl	402334 <finite>
  40110c:	2800      	cmp	r0, #0
  40110e:	d0e0      	beq.n	4010d2 <pow+0x92>
  401110:	4620      	mov	r0, r4
  401112:	4629      	mov	r1, r5
  401114:	f001 f90e 	bl	402334 <finite>
  401118:	2800      	cmp	r0, #0
  40111a:	d0da      	beq.n	4010d2 <pow+0x92>
  40111c:	f999 3000 	ldrsb.w	r3, [r9]
  401120:	4a7e      	ldr	r2, [pc, #504]	; (40131c <pow+0x2dc>)
  401122:	9203      	str	r2, [sp, #12]
  401124:	2104      	movs	r1, #4
  401126:	2200      	movs	r2, #0
  401128:	2b02      	cmp	r3, #2
  40112a:	e9cd 6704 	strd	r6, r7, [sp, #16]
  40112e:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401132:	e9cd ab08 	strd	sl, fp, [sp, #32]
  401136:	9102      	str	r1, [sp, #8]
  401138:	920a      	str	r2, [sp, #40]	; 0x28
  40113a:	d003      	beq.n	401144 <pow+0x104>
  40113c:	a802      	add	r0, sp, #8
  40113e:	f001 f8ff 	bl	402340 <matherr>
  401142:	b968      	cbnz	r0, 401160 <pow+0x120>
  401144:	f002 f91c 	bl	403380 <__errno>
  401148:	2322      	movs	r3, #34	; 0x22
  40114a:	6003      	str	r3, [r0, #0]
  40114c:	e008      	b.n	401160 <pow+0x120>
  40114e:	2300      	movs	r3, #0
  401150:	2400      	movs	r4, #0
  401152:	e9cd 3408 	strd	r3, r4, [sp, #32]
  401156:	a802      	add	r0, sp, #8
  401158:	f001 f8f2 	bl	402340 <matherr>
  40115c:	2800      	cmp	r0, #0
  40115e:	d030      	beq.n	4011c2 <pow+0x182>
  401160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401162:	b11b      	cbz	r3, 40116c <pow+0x12c>
  401164:	f002 f90c 	bl	403380 <__errno>
  401168:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40116a:	6003      	str	r3, [r0, #0]
  40116c:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
  401170:	e9cd 3400 	strd	r3, r4, [sp]
  401174:	e9dd 0100 	ldrd	r0, r1, [sp]
  401178:	b00d      	add	sp, #52	; 0x34
  40117a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40117e:	4620      	mov	r0, r4
  401180:	4629      	mov	r1, r5
  401182:	f001 f8d7 	bl	402334 <finite>
  401186:	2800      	cmp	r0, #0
  401188:	d0a3      	beq.n	4010d2 <pow+0x92>
  40118a:	2200      	movs	r2, #0
  40118c:	2300      	movs	r3, #0
  40118e:	4620      	mov	r0, r4
  401190:	4629      	mov	r1, r5
  401192:	f001 fe19 	bl	402dc8 <__aeabi_dcmplt>
  401196:	2800      	cmp	r0, #0
  401198:	d09b      	beq.n	4010d2 <pow+0x92>
  40119a:	f999 3000 	ldrsb.w	r3, [r9]
  40119e:	4a5f      	ldr	r2, [pc, #380]	; (40131c <pow+0x2dc>)
  4011a0:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  4011a4:	2101      	movs	r1, #1
  4011a6:	e9cd 6704 	strd	r6, r7, [sp, #16]
  4011aa:	e9cd 4506 	strd	r4, r5, [sp, #24]
  4011ae:	9102      	str	r1, [sp, #8]
  4011b0:	9203      	str	r2, [sp, #12]
  4011b2:	2b00      	cmp	r3, #0
  4011b4:	d0cb      	beq.n	40114e <pow+0x10e>
  4011b6:	495b      	ldr	r1, [pc, #364]	; (401324 <pow+0x2e4>)
  4011b8:	2000      	movs	r0, #0
  4011ba:	2b02      	cmp	r3, #2
  4011bc:	e9cd 0108 	strd	r0, r1, [sp, #32]
  4011c0:	d1c9      	bne.n	401156 <pow+0x116>
  4011c2:	f002 f8dd 	bl	403380 <__errno>
  4011c6:	2321      	movs	r3, #33	; 0x21
  4011c8:	6003      	str	r3, [r0, #0]
  4011ca:	e7c9      	b.n	401160 <pow+0x120>
  4011cc:	4620      	mov	r0, r4
  4011ce:	4629      	mov	r1, r5
  4011d0:	f001 fdf0 	bl	402db4 <__aeabi_dcmpeq>
  4011d4:	2800      	cmp	r0, #0
  4011d6:	f43f af7c 	beq.w	4010d2 <pow+0x92>
  4011da:	4b51      	ldr	r3, [pc, #324]	; (401320 <pow+0x2e0>)
  4011dc:	494f      	ldr	r1, [pc, #316]	; (40131c <pow+0x2dc>)
  4011de:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  4011e2:	2001      	movs	r0, #1
  4011e4:	2200      	movs	r2, #0
  4011e6:	f1b8 0f02 	cmp.w	r8, #2
  4011ea:	e9cd 6704 	strd	r6, r7, [sp, #16]
  4011ee:	e9cd 4506 	strd	r4, r5, [sp, #24]
  4011f2:	9002      	str	r0, [sp, #8]
  4011f4:	9103      	str	r1, [sp, #12]
  4011f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4011fa:	d1ac      	bne.n	401156 <pow+0x116>
  4011fc:	e9cd 2300 	strd	r2, r3, [sp]
  401200:	e767      	b.n	4010d2 <pow+0x92>
  401202:	4630      	mov	r0, r6
  401204:	4639      	mov	r1, r7
  401206:	f001 f895 	bl	402334 <finite>
  40120a:	2800      	cmp	r0, #0
  40120c:	f43f af6e 	beq.w	4010ec <pow+0xac>
  401210:	4620      	mov	r0, r4
  401212:	4629      	mov	r1, r5
  401214:	f001 f88e 	bl	402334 <finite>
  401218:	2800      	cmp	r0, #0
  40121a:	f43f af67 	beq.w	4010ec <pow+0xac>
  40121e:	e9dd 2300 	ldrd	r2, r3, [sp]
  401222:	4610      	mov	r0, r2
  401224:	4619      	mov	r1, r3
  401226:	f001 fdf7 	bl	402e18 <__aeabi_dcmpun>
  40122a:	2800      	cmp	r0, #0
  40122c:	d158      	bne.n	4012e0 <pow+0x2a0>
  40122e:	2303      	movs	r3, #3
  401230:	f999 8000 	ldrsb.w	r8, [r9]
  401234:	9302      	str	r3, [sp, #8]
  401236:	4b39      	ldr	r3, [pc, #228]	; (40131c <pow+0x2dc>)
  401238:	900a      	str	r0, [sp, #40]	; 0x28
  40123a:	9303      	str	r3, [sp, #12]
  40123c:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401240:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401244:	2200      	movs	r2, #0
  401246:	2300      	movs	r3, #0
  401248:	4630      	mov	r0, r6
  40124a:	4639      	mov	r1, r7
  40124c:	f1b8 0f00 	cmp.w	r8, #0
  401250:	d126      	bne.n	4012a0 <pow+0x260>
  401252:	4f35      	ldr	r7, [pc, #212]	; (401328 <pow+0x2e8>)
  401254:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
  401258:	e9cd 6708 	strd	r6, r7, [sp, #32]
  40125c:	f001 fdb4 	bl	402dc8 <__aeabi_dcmplt>
  401260:	2800      	cmp	r0, #0
  401262:	f43f af6b 	beq.w	40113c <pow+0xfc>
  401266:	2200      	movs	r2, #0
  401268:	4b30      	ldr	r3, [pc, #192]	; (40132c <pow+0x2ec>)
  40126a:	4620      	mov	r0, r4
  40126c:	4629      	mov	r1, r5
  40126e:	f001 fb39 	bl	4028e4 <__aeabi_dmul>
  401272:	4604      	mov	r4, r0
  401274:	460d      	mov	r5, r1
  401276:	f001 f86b 	bl	402350 <rint>
  40127a:	4602      	mov	r2, r0
  40127c:	460b      	mov	r3, r1
  40127e:	4620      	mov	r0, r4
  401280:	4629      	mov	r1, r5
  401282:	f001 fd97 	bl	402db4 <__aeabi_dcmpeq>
  401286:	bb40      	cbnz	r0, 4012da <pow+0x29a>
  401288:	4b29      	ldr	r3, [pc, #164]	; (401330 <pow+0x2f0>)
  40128a:	f999 8000 	ldrsb.w	r8, [r9]
  40128e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
  401292:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401296:	f1b8 0f02 	cmp.w	r8, #2
  40129a:	f47f af4f 	bne.w	40113c <pow+0xfc>
  40129e:	e751      	b.n	401144 <pow+0x104>
  4012a0:	4f24      	ldr	r7, [pc, #144]	; (401334 <pow+0x2f4>)
  4012a2:	2600      	movs	r6, #0
  4012a4:	e9cd 6708 	strd	r6, r7, [sp, #32]
  4012a8:	f001 fd8e 	bl	402dc8 <__aeabi_dcmplt>
  4012ac:	2800      	cmp	r0, #0
  4012ae:	d0f2      	beq.n	401296 <pow+0x256>
  4012b0:	2200      	movs	r2, #0
  4012b2:	4b1e      	ldr	r3, [pc, #120]	; (40132c <pow+0x2ec>)
  4012b4:	4620      	mov	r0, r4
  4012b6:	4629      	mov	r1, r5
  4012b8:	f001 fb14 	bl	4028e4 <__aeabi_dmul>
  4012bc:	4604      	mov	r4, r0
  4012be:	460d      	mov	r5, r1
  4012c0:	f001 f846 	bl	402350 <rint>
  4012c4:	4602      	mov	r2, r0
  4012c6:	460b      	mov	r3, r1
  4012c8:	4620      	mov	r0, r4
  4012ca:	4629      	mov	r1, r5
  4012cc:	f001 fd72 	bl	402db4 <__aeabi_dcmpeq>
  4012d0:	b918      	cbnz	r0, 4012da <pow+0x29a>
  4012d2:	4b14      	ldr	r3, [pc, #80]	; (401324 <pow+0x2e4>)
  4012d4:	2200      	movs	r2, #0
  4012d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4012da:	f999 8000 	ldrsb.w	r8, [r9]
  4012de:	e7da      	b.n	401296 <pow+0x256>
  4012e0:	f999 9000 	ldrsb.w	r9, [r9]
  4012e4:	4b0d      	ldr	r3, [pc, #52]	; (40131c <pow+0x2dc>)
  4012e6:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  4012ea:	2201      	movs	r2, #1
  4012ec:	e9cd 6704 	strd	r6, r7, [sp, #16]
  4012f0:	e9cd 4506 	strd	r4, r5, [sp, #24]
  4012f4:	9202      	str	r2, [sp, #8]
  4012f6:	9303      	str	r3, [sp, #12]
  4012f8:	f1b9 0f00 	cmp.w	r9, #0
  4012fc:	f43f af27 	beq.w	40114e <pow+0x10e>
  401300:	2200      	movs	r2, #0
  401302:	2300      	movs	r3, #0
  401304:	4610      	mov	r0, r2
  401306:	4619      	mov	r1, r3
  401308:	f001 fc16 	bl	402b38 <__aeabi_ddiv>
  40130c:	f1b9 0f02 	cmp.w	r9, #2
  401310:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401314:	f43f af55 	beq.w	4011c2 <pow+0x182>
  401318:	e71d      	b.n	401156 <pow+0x116>
  40131a:	bf00      	nop
  40131c:	00403504 	.word	0x00403504
  401320:	3ff00000 	.word	0x3ff00000
  401324:	fff00000 	.word	0xfff00000
  401328:	47efffff 	.word	0x47efffff
  40132c:	3fe00000 	.word	0x3fe00000
  401330:	c7efffff 	.word	0xc7efffff
  401334:	7ff00000 	.word	0x7ff00000
  401338:	20000022 	.word	0x20000022
  40133c:	00000000 	.word	0x00000000

00401340 <__ieee754_log>:
  401340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401344:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401348:	b085      	sub	sp, #20
  40134a:	4606      	mov	r6, r0
  40134c:	460f      	mov	r7, r1
  40134e:	460b      	mov	r3, r1
  401350:	da5a      	bge.n	401408 <__ieee754_log+0xc8>
  401352:	4602      	mov	r2, r0
  401354:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  401358:	4322      	orrs	r2, r4
  40135a:	f000 80f8 	beq.w	40154e <__ieee754_log+0x20e>
  40135e:	2900      	cmp	r1, #0
  401360:	f2c0 817a 	blt.w	401658 <__ieee754_log+0x318>
  401364:	2200      	movs	r2, #0
  401366:	4bd6      	ldr	r3, [pc, #856]	; (4016c0 <__ieee754_log+0x380>)
  401368:	f001 fabc 	bl	4028e4 <__aeabi_dmul>
  40136c:	4ad5      	ldr	r2, [pc, #852]	; (4016c4 <__ieee754_log+0x384>)
  40136e:	460b      	mov	r3, r1
  401370:	4293      	cmp	r3, r2
  401372:	4606      	mov	r6, r0
  401374:	460f      	mov	r7, r1
  401376:	f06f 0c35 	mvn.w	ip, #53	; 0x35
  40137a:	dc4a      	bgt.n	401412 <__ieee754_log+0xd2>
  40137c:	f3c3 0513 	ubfx	r5, r3, #0, #20
  401380:	f505 2e15 	add.w	lr, r5, #610304	; 0x95000
  401384:	f60e 7e64 	addw	lr, lr, #3940	; 0xf64
  401388:	f40e 1e80 	and.w	lr, lr, #1048576	; 0x100000
  40138c:	f08e 527f 	eor.w	r2, lr, #1069547520	; 0x3fc00000
  401390:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
  401394:	151c      	asrs	r4, r3, #20
  401396:	ea42 0705 	orr.w	r7, r2, r5
  40139a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  40139e:	4464      	add	r4, ip
  4013a0:	2200      	movs	r2, #0
  4013a2:	4bc9      	ldr	r3, [pc, #804]	; (4016c8 <__ieee754_log+0x388>)
  4013a4:	4630      	mov	r0, r6
  4013a6:	4639      	mov	r1, r7
  4013a8:	eb04 541e 	add.w	r4, r4, lr, lsr #20
  4013ac:	f001 f8e6 	bl	40257c <__aeabi_dsub>
  4013b0:	1cab      	adds	r3, r5, #2
  4013b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4013b6:	2b02      	cmp	r3, #2
  4013b8:	4682      	mov	sl, r0
  4013ba:	468b      	mov	fp, r1
  4013bc:	f04f 0200 	mov.w	r2, #0
  4013c0:	dc30      	bgt.n	401424 <__ieee754_log+0xe4>
  4013c2:	2300      	movs	r3, #0
  4013c4:	f001 fcf6 	bl	402db4 <__aeabi_dcmpeq>
  4013c8:	2800      	cmp	r0, #0
  4013ca:	f000 80c9 	beq.w	401560 <__ieee754_log+0x220>
  4013ce:	2c00      	cmp	r4, #0
  4013d0:	f000 814b 	beq.w	40166a <__ieee754_log+0x32a>
  4013d4:	4620      	mov	r0, r4
  4013d6:	f001 fa1f 	bl	402818 <__aeabi_i2d>
  4013da:	a3a5      	add	r3, pc, #660	; (adr r3, 401670 <__ieee754_log+0x330>)
  4013dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013e0:	4606      	mov	r6, r0
  4013e2:	460f      	mov	r7, r1
  4013e4:	f001 fa7e 	bl	4028e4 <__aeabi_dmul>
  4013e8:	a3a3      	add	r3, pc, #652	; (adr r3, 401678 <__ieee754_log+0x338>)
  4013ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4013ee:	4604      	mov	r4, r0
  4013f0:	460d      	mov	r5, r1
  4013f2:	4630      	mov	r0, r6
  4013f4:	4639      	mov	r1, r7
  4013f6:	f001 fa75 	bl	4028e4 <__aeabi_dmul>
  4013fa:	4602      	mov	r2, r0
  4013fc:	460b      	mov	r3, r1
  4013fe:	4620      	mov	r0, r4
  401400:	4629      	mov	r1, r5
  401402:	f001 f8bd 	bl	402580 <__adddf3>
  401406:	e00a      	b.n	40141e <__ieee754_log+0xde>
  401408:	4aae      	ldr	r2, [pc, #696]	; (4016c4 <__ieee754_log+0x384>)
  40140a:	4293      	cmp	r3, r2
  40140c:	f04f 0c00 	mov.w	ip, #0
  401410:	ddb4      	ble.n	40137c <__ieee754_log+0x3c>
  401412:	4632      	mov	r2, r6
  401414:	463b      	mov	r3, r7
  401416:	4630      	mov	r0, r6
  401418:	4639      	mov	r1, r7
  40141a:	f001 f8b1 	bl	402580 <__adddf3>
  40141e:	b005      	add	sp, #20
  401420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401424:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401428:	f001 f8aa 	bl	402580 <__adddf3>
  40142c:	4602      	mov	r2, r0
  40142e:	460b      	mov	r3, r1
  401430:	4650      	mov	r0, sl
  401432:	4659      	mov	r1, fp
  401434:	f001 fb80 	bl	402b38 <__aeabi_ddiv>
  401438:	4606      	mov	r6, r0
  40143a:	4620      	mov	r0, r4
  40143c:	460f      	mov	r7, r1
  40143e:	f001 f9eb 	bl	402818 <__aeabi_i2d>
  401442:	4632      	mov	r2, r6
  401444:	e9cd 0100 	strd	r0, r1, [sp]
  401448:	463b      	mov	r3, r7
  40144a:	4630      	mov	r0, r6
  40144c:	4639      	mov	r1, r7
  40144e:	e9cd 6702 	strd	r6, r7, [sp, #8]
  401452:	f001 fa47 	bl	4028e4 <__aeabi_dmul>
  401456:	4602      	mov	r2, r0
  401458:	460b      	mov	r3, r1
  40145a:	4680      	mov	r8, r0
  40145c:	4689      	mov	r9, r1
  40145e:	f001 fa41 	bl	4028e4 <__aeabi_dmul>
  401462:	a387      	add	r3, pc, #540	; (adr r3, 401680 <__ieee754_log+0x340>)
  401464:	e9d3 2300 	ldrd	r2, r3, [r3]
  401468:	4606      	mov	r6, r0
  40146a:	460f      	mov	r7, r1
  40146c:	f001 fa3a 	bl	4028e4 <__aeabi_dmul>
  401470:	a385      	add	r3, pc, #532	; (adr r3, 401688 <__ieee754_log+0x348>)
  401472:	e9d3 2300 	ldrd	r2, r3, [r3]
  401476:	f001 f883 	bl	402580 <__adddf3>
  40147a:	4632      	mov	r2, r6
  40147c:	463b      	mov	r3, r7
  40147e:	f001 fa31 	bl	4028e4 <__aeabi_dmul>
  401482:	a383      	add	r3, pc, #524	; (adr r3, 401690 <__ieee754_log+0x350>)
  401484:	e9d3 2300 	ldrd	r2, r3, [r3]
  401488:	f001 f87a 	bl	402580 <__adddf3>
  40148c:	4632      	mov	r2, r6
  40148e:	463b      	mov	r3, r7
  401490:	f001 fa28 	bl	4028e4 <__aeabi_dmul>
  401494:	a380      	add	r3, pc, #512	; (adr r3, 401698 <__ieee754_log+0x358>)
  401496:	e9d3 2300 	ldrd	r2, r3, [r3]
  40149a:	f001 f871 	bl	402580 <__adddf3>
  40149e:	4642      	mov	r2, r8
  4014a0:	464b      	mov	r3, r9
  4014a2:	f001 fa1f 	bl	4028e4 <__aeabi_dmul>
  4014a6:	a37e      	add	r3, pc, #504	; (adr r3, 4016a0 <__ieee754_log+0x360>)
  4014a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014ac:	4680      	mov	r8, r0
  4014ae:	4689      	mov	r9, r1
  4014b0:	4630      	mov	r0, r6
  4014b2:	4639      	mov	r1, r7
  4014b4:	f001 fa16 	bl	4028e4 <__aeabi_dmul>
  4014b8:	a37b      	add	r3, pc, #492	; (adr r3, 4016a8 <__ieee754_log+0x368>)
  4014ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014be:	f001 f85f 	bl	402580 <__adddf3>
  4014c2:	4632      	mov	r2, r6
  4014c4:	463b      	mov	r3, r7
  4014c6:	f001 fa0d 	bl	4028e4 <__aeabi_dmul>
  4014ca:	a379      	add	r3, pc, #484	; (adr r3, 4016b0 <__ieee754_log+0x370>)
  4014cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4014d0:	f001 f856 	bl	402580 <__adddf3>
  4014d4:	4632      	mov	r2, r6
  4014d6:	463b      	mov	r3, r7
  4014d8:	f001 fa04 	bl	4028e4 <__aeabi_dmul>
  4014dc:	460b      	mov	r3, r1
  4014de:	4602      	mov	r2, r0
  4014e0:	4649      	mov	r1, r9
  4014e2:	4640      	mov	r0, r8
  4014e4:	f001 f84c 	bl	402580 <__adddf3>
  4014e8:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
  4014ec:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
  4014f0:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
  4014f4:	3551      	adds	r5, #81	; 0x51
  4014f6:	431d      	orrs	r5, r3
  4014f8:	2d00      	cmp	r5, #0
  4014fa:	4680      	mov	r8, r0
  4014fc:	4689      	mov	r9, r1
  4014fe:	dd56      	ble.n	4015ae <__ieee754_log+0x26e>
  401500:	2200      	movs	r2, #0
  401502:	4b72      	ldr	r3, [pc, #456]	; (4016cc <__ieee754_log+0x38c>)
  401504:	4650      	mov	r0, sl
  401506:	4659      	mov	r1, fp
  401508:	f001 f9ec 	bl	4028e4 <__aeabi_dmul>
  40150c:	4652      	mov	r2, sl
  40150e:	465b      	mov	r3, fp
  401510:	f001 f9e8 	bl	4028e4 <__aeabi_dmul>
  401514:	4606      	mov	r6, r0
  401516:	460f      	mov	r7, r1
  401518:	2c00      	cmp	r4, #0
  40151a:	d168      	bne.n	4015ee <__ieee754_log+0x2ae>
  40151c:	4632      	mov	r2, r6
  40151e:	463b      	mov	r3, r7
  401520:	4640      	mov	r0, r8
  401522:	4649      	mov	r1, r9
  401524:	f001 f82c 	bl	402580 <__adddf3>
  401528:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40152c:	f001 f9da 	bl	4028e4 <__aeabi_dmul>
  401530:	4602      	mov	r2, r0
  401532:	460b      	mov	r3, r1
  401534:	4630      	mov	r0, r6
  401536:	4639      	mov	r1, r7
  401538:	f001 f820 	bl	40257c <__aeabi_dsub>
  40153c:	4602      	mov	r2, r0
  40153e:	460b      	mov	r3, r1
  401540:	4650      	mov	r0, sl
  401542:	4659      	mov	r1, fp
  401544:	f001 f81a 	bl	40257c <__aeabi_dsub>
  401548:	b005      	add	sp, #20
  40154a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40154e:	2200      	movs	r2, #0
  401550:	2300      	movs	r3, #0
  401552:	2000      	movs	r0, #0
  401554:	495e      	ldr	r1, [pc, #376]	; (4016d0 <__ieee754_log+0x390>)
  401556:	f001 faef 	bl	402b38 <__aeabi_ddiv>
  40155a:	b005      	add	sp, #20
  40155c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401560:	a355      	add	r3, pc, #340	; (adr r3, 4016b8 <__ieee754_log+0x378>)
  401562:	e9d3 2300 	ldrd	r2, r3, [r3]
  401566:	4650      	mov	r0, sl
  401568:	4659      	mov	r1, fp
  40156a:	f001 f9bb 	bl	4028e4 <__aeabi_dmul>
  40156e:	4602      	mov	r2, r0
  401570:	460b      	mov	r3, r1
  401572:	2000      	movs	r0, #0
  401574:	4955      	ldr	r1, [pc, #340]	; (4016cc <__ieee754_log+0x38c>)
  401576:	f001 f801 	bl	40257c <__aeabi_dsub>
  40157a:	4652      	mov	r2, sl
  40157c:	4606      	mov	r6, r0
  40157e:	460f      	mov	r7, r1
  401580:	465b      	mov	r3, fp
  401582:	4650      	mov	r0, sl
  401584:	4659      	mov	r1, fp
  401586:	f001 f9ad 	bl	4028e4 <__aeabi_dmul>
  40158a:	4602      	mov	r2, r0
  40158c:	460b      	mov	r3, r1
  40158e:	4630      	mov	r0, r6
  401590:	4639      	mov	r1, r7
  401592:	f001 f9a7 	bl	4028e4 <__aeabi_dmul>
  401596:	4606      	mov	r6, r0
  401598:	460f      	mov	r7, r1
  40159a:	2c00      	cmp	r4, #0
  40159c:	f040 809a 	bne.w	4016d4 <__ieee754_log+0x394>
  4015a0:	4602      	mov	r2, r0
  4015a2:	460b      	mov	r3, r1
  4015a4:	4650      	mov	r0, sl
  4015a6:	4659      	mov	r1, fp
  4015a8:	f000 ffe8 	bl	40257c <__aeabi_dsub>
  4015ac:	e737      	b.n	40141e <__ieee754_log+0xde>
  4015ae:	2c00      	cmp	r4, #0
  4015b0:	f000 80a4 	beq.w	4016fc <__ieee754_log+0x3bc>
  4015b4:	a32e      	add	r3, pc, #184	; (adr r3, 401670 <__ieee754_log+0x330>)
  4015b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4015ba:	e9dd 0100 	ldrd	r0, r1, [sp]
  4015be:	f001 f991 	bl	4028e4 <__aeabi_dmul>
  4015c2:	4642      	mov	r2, r8
  4015c4:	464b      	mov	r3, r9
  4015c6:	4604      	mov	r4, r0
  4015c8:	460d      	mov	r5, r1
  4015ca:	4650      	mov	r0, sl
  4015cc:	4659      	mov	r1, fp
  4015ce:	f000 ffd5 	bl	40257c <__aeabi_dsub>
  4015d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4015d6:	f001 f985 	bl	4028e4 <__aeabi_dmul>
  4015da:	a327      	add	r3, pc, #156	; (adr r3, 401678 <__ieee754_log+0x338>)
  4015dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4015e0:	4606      	mov	r6, r0
  4015e2:	460f      	mov	r7, r1
  4015e4:	e9dd 0100 	ldrd	r0, r1, [sp]
  4015e8:	f001 f97c 	bl	4028e4 <__aeabi_dmul>
  4015ec:	e021      	b.n	401632 <__ieee754_log+0x2f2>
  4015ee:	a320      	add	r3, pc, #128	; (adr r3, 401670 <__ieee754_log+0x330>)
  4015f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4015f4:	e9dd 0100 	ldrd	r0, r1, [sp]
  4015f8:	f001 f974 	bl	4028e4 <__aeabi_dmul>
  4015fc:	4632      	mov	r2, r6
  4015fe:	463b      	mov	r3, r7
  401600:	4604      	mov	r4, r0
  401602:	460d      	mov	r5, r1
  401604:	4640      	mov	r0, r8
  401606:	4649      	mov	r1, r9
  401608:	f000 ffba 	bl	402580 <__adddf3>
  40160c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401610:	f001 f968 	bl	4028e4 <__aeabi_dmul>
  401614:	a318      	add	r3, pc, #96	; (adr r3, 401678 <__ieee754_log+0x338>)
  401616:	e9d3 2300 	ldrd	r2, r3, [r3]
  40161a:	4680      	mov	r8, r0
  40161c:	4689      	mov	r9, r1
  40161e:	e9dd 0100 	ldrd	r0, r1, [sp]
  401622:	f001 f95f 	bl	4028e4 <__aeabi_dmul>
  401626:	4602      	mov	r2, r0
  401628:	460b      	mov	r3, r1
  40162a:	4640      	mov	r0, r8
  40162c:	4649      	mov	r1, r9
  40162e:	f000 ffa7 	bl	402580 <__adddf3>
  401632:	4602      	mov	r2, r0
  401634:	460b      	mov	r3, r1
  401636:	4630      	mov	r0, r6
  401638:	4639      	mov	r1, r7
  40163a:	f000 ff9f 	bl	40257c <__aeabi_dsub>
  40163e:	4652      	mov	r2, sl
  401640:	465b      	mov	r3, fp
  401642:	f000 ff9b 	bl	40257c <__aeabi_dsub>
  401646:	4602      	mov	r2, r0
  401648:	460b      	mov	r3, r1
  40164a:	4620      	mov	r0, r4
  40164c:	4629      	mov	r1, r5
  40164e:	f000 ff95 	bl	40257c <__aeabi_dsub>
  401652:	b005      	add	sp, #20
  401654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401658:	4602      	mov	r2, r0
  40165a:	460b      	mov	r3, r1
  40165c:	f000 ff8e 	bl	40257c <__aeabi_dsub>
  401660:	2200      	movs	r2, #0
  401662:	2300      	movs	r3, #0
  401664:	f001 fa68 	bl	402b38 <__aeabi_ddiv>
  401668:	e6d9      	b.n	40141e <__ieee754_log+0xde>
  40166a:	2000      	movs	r0, #0
  40166c:	2100      	movs	r1, #0
  40166e:	e6d6      	b.n	40141e <__ieee754_log+0xde>
  401670:	fee00000 	.word	0xfee00000
  401674:	3fe62e42 	.word	0x3fe62e42
  401678:	35793c76 	.word	0x35793c76
  40167c:	3dea39ef 	.word	0x3dea39ef
  401680:	df3e5244 	.word	0xdf3e5244
  401684:	3fc2f112 	.word	0x3fc2f112
  401688:	96cb03de 	.word	0x96cb03de
  40168c:	3fc74664 	.word	0x3fc74664
  401690:	94229359 	.word	0x94229359
  401694:	3fd24924 	.word	0x3fd24924
  401698:	55555593 	.word	0x55555593
  40169c:	3fe55555 	.word	0x3fe55555
  4016a0:	d078c69f 	.word	0xd078c69f
  4016a4:	3fc39a09 	.word	0x3fc39a09
  4016a8:	1d8e78af 	.word	0x1d8e78af
  4016ac:	3fcc71c5 	.word	0x3fcc71c5
  4016b0:	9997fa04 	.word	0x9997fa04
  4016b4:	3fd99999 	.word	0x3fd99999
  4016b8:	55555555 	.word	0x55555555
  4016bc:	3fd55555 	.word	0x3fd55555
  4016c0:	43500000 	.word	0x43500000
  4016c4:	7fefffff 	.word	0x7fefffff
  4016c8:	3ff00000 	.word	0x3ff00000
  4016cc:	3fe00000 	.word	0x3fe00000
  4016d0:	c3500000 	.word	0xc3500000
  4016d4:	4620      	mov	r0, r4
  4016d6:	f001 f89f 	bl	402818 <__aeabi_i2d>
  4016da:	a30f      	add	r3, pc, #60	; (adr r3, 401718 <__ieee754_log+0x3d8>)
  4016dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4016e0:	4680      	mov	r8, r0
  4016e2:	4689      	mov	r9, r1
  4016e4:	f001 f8fe 	bl	4028e4 <__aeabi_dmul>
  4016e8:	a30d      	add	r3, pc, #52	; (adr r3, 401720 <__ieee754_log+0x3e0>)
  4016ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4016ee:	4604      	mov	r4, r0
  4016f0:	460d      	mov	r5, r1
  4016f2:	4640      	mov	r0, r8
  4016f4:	4649      	mov	r1, r9
  4016f6:	f001 f8f5 	bl	4028e4 <__aeabi_dmul>
  4016fa:	e79a      	b.n	401632 <__ieee754_log+0x2f2>
  4016fc:	4602      	mov	r2, r0
  4016fe:	460b      	mov	r3, r1
  401700:	4650      	mov	r0, sl
  401702:	4659      	mov	r1, fp
  401704:	f000 ff3a 	bl	40257c <__aeabi_dsub>
  401708:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40170c:	f001 f8ea 	bl	4028e4 <__aeabi_dmul>
  401710:	e714      	b.n	40153c <__ieee754_log+0x1fc>
  401712:	bf00      	nop
  401714:	f3af 8000 	nop.w
  401718:	fee00000 	.word	0xfee00000
  40171c:	3fe62e42 	.word	0x3fe62e42
  401720:	35793c76 	.word	0x35793c76
  401724:	3dea39ef 	.word	0x3dea39ef

00401728 <__ieee754_pow>:
  401728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40172c:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  401730:	ea57 0402 	orrs.w	r4, r7, r2
  401734:	b093      	sub	sp, #76	; 0x4c
  401736:	d037      	beq.n	4017a8 <__ieee754_pow+0x80>
  401738:	4c67      	ldr	r4, [pc, #412]	; (4018d8 <__ieee754_pow+0x1b0>)
  40173a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40173e:	42a6      	cmp	r6, r4
  401740:	4683      	mov	fp, r0
  401742:	460d      	mov	r5, r1
  401744:	dc29      	bgt.n	40179a <__ieee754_pow+0x72>
  401746:	469a      	mov	sl, r3
  401748:	4696      	mov	lr, r2
  40174a:	d025      	beq.n	401798 <__ieee754_pow+0x70>
  40174c:	42a7      	cmp	r7, r4
  40174e:	dc24      	bgt.n	40179a <__ieee754_pow+0x72>
  401750:	4c61      	ldr	r4, [pc, #388]	; (4018d8 <__ieee754_pow+0x1b0>)
  401752:	42a7      	cmp	r7, r4
  401754:	d079      	beq.n	40184a <__ieee754_pow+0x122>
  401756:	2d00      	cmp	r5, #0
  401758:	4689      	mov	r9, r1
  40175a:	4680      	mov	r8, r0
  40175c:	e9cd 2300 	strd	r2, r3, [sp]
  401760:	db77      	blt.n	401852 <__ieee754_pow+0x12a>
  401762:	2400      	movs	r4, #0
  401764:	f1be 0f00 	cmp.w	lr, #0
  401768:	d12c      	bne.n	4017c4 <__ieee754_pow+0x9c>
  40176a:	4b5b      	ldr	r3, [pc, #364]	; (4018d8 <__ieee754_pow+0x1b0>)
  40176c:	429f      	cmp	r7, r3
  40176e:	f000 808b 	beq.w	401888 <__ieee754_pow+0x160>
  401772:	4b5a      	ldr	r3, [pc, #360]	; (4018dc <__ieee754_pow+0x1b4>)
  401774:	429f      	cmp	r7, r3
  401776:	d061      	beq.n	40183c <__ieee754_pow+0x114>
  401778:	f1ba 4f80 	cmp.w	sl, #1073741824	; 0x40000000
  40177c:	f000 83ba 	beq.w	401ef4 <__ieee754_pow+0x7cc>
  401780:	4b57      	ldr	r3, [pc, #348]	; (4018e0 <__ieee754_pow+0x1b8>)
  401782:	459a      	cmp	sl, r3
  401784:	d11e      	bne.n	4017c4 <__ieee754_pow+0x9c>
  401786:	2d00      	cmp	r5, #0
  401788:	db1c      	blt.n	4017c4 <__ieee754_pow+0x9c>
  40178a:	4640      	mov	r0, r8
  40178c:	4649      	mov	r1, r9
  40178e:	b013      	add	sp, #76	; 0x4c
  401790:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401794:	f000 bd0e 	b.w	4021b4 <__ieee754_sqrt>
  401798:	b158      	cbz	r0, 4017b2 <__ieee754_pow+0x8a>
  40179a:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  40179e:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  4017a2:	ea56 030b 	orrs.w	r3, r6, fp
  4017a6:	d106      	bne.n	4017b6 <__ieee754_pow+0x8e>
  4017a8:	494c      	ldr	r1, [pc, #304]	; (4018dc <__ieee754_pow+0x1b4>)
  4017aa:	2000      	movs	r0, #0
  4017ac:	b013      	add	sp, #76	; 0x4c
  4017ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017b2:	42b7      	cmp	r7, r6
  4017b4:	ddcc      	ble.n	401750 <__ieee754_pow+0x28>
  4017b6:	484b      	ldr	r0, [pc, #300]	; (4018e4 <__ieee754_pow+0x1bc>)
  4017b8:	b013      	add	sp, #76	; 0x4c
  4017ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017be:	f000 bdc1 	b.w	402344 <nan>
  4017c2:	2400      	movs	r4, #0
  4017c4:	4640      	mov	r0, r8
  4017c6:	4649      	mov	r1, r9
  4017c8:	f000 fdb0 	bl	40232c <fabs>
  4017cc:	f1bb 0f00 	cmp.w	fp, #0
  4017d0:	d119      	bne.n	401806 <__ieee754_pow+0xde>
  4017d2:	b126      	cbz	r6, 4017de <__ieee754_pow+0xb6>
  4017d4:	4b41      	ldr	r3, [pc, #260]	; (4018dc <__ieee754_pow+0x1b4>)
  4017d6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
  4017da:	429a      	cmp	r2, r3
  4017dc:	d113      	bne.n	401806 <__ieee754_pow+0xde>
  4017de:	f1ba 0f00 	cmp.w	sl, #0
  4017e2:	f2c0 83bc 	blt.w	401f5e <__ieee754_pow+0x836>
  4017e6:	2d00      	cmp	r5, #0
  4017e8:	dae0      	bge.n	4017ac <__ieee754_pow+0x84>
  4017ea:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  4017ee:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  4017f2:	ea56 0304 	orrs.w	r3, r6, r4
  4017f6:	f000 848f 	beq.w	402118 <__ieee754_pow+0x9f0>
  4017fa:	2c01      	cmp	r4, #1
  4017fc:	d1d6      	bne.n	4017ac <__ieee754_pow+0x84>
  4017fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  401802:	4619      	mov	r1, r3
  401804:	e7d2      	b.n	4017ac <__ieee754_pow+0x84>
  401806:	0fed      	lsrs	r5, r5, #31
  401808:	3d01      	subs	r5, #1
  40180a:	ea54 0305 	orrs.w	r3, r4, r5
  40180e:	d04e      	beq.n	4018ae <__ieee754_pow+0x186>
  401810:	4b35      	ldr	r3, [pc, #212]	; (4018e8 <__ieee754_pow+0x1c0>)
  401812:	429f      	cmp	r7, r3
  401814:	dd6e      	ble.n	4018f4 <__ieee754_pow+0x1cc>
  401816:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
  40181a:	429f      	cmp	r7, r3
  40181c:	f340 83e8 	ble.w	401ff0 <__ieee754_pow+0x8c8>
  401820:	4b32      	ldr	r3, [pc, #200]	; (4018ec <__ieee754_pow+0x1c4>)
  401822:	429e      	cmp	r6, r3
  401824:	dd4e      	ble.n	4018c4 <__ieee754_pow+0x19c>
  401826:	f1ba 0f00 	cmp.w	sl, #0
  40182a:	dd4e      	ble.n	4018ca <__ieee754_pow+0x1a2>
  40182c:	a328      	add	r3, pc, #160	; (adr r3, 4018d0 <__ieee754_pow+0x1a8>)
  40182e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401832:	4610      	mov	r0, r2
  401834:	4619      	mov	r1, r3
  401836:	f001 f855 	bl	4028e4 <__aeabi_dmul>
  40183a:	e7b7      	b.n	4017ac <__ieee754_pow+0x84>
  40183c:	f1ba 0f00 	cmp.w	sl, #0
  401840:	f2c0 843c 	blt.w	4020bc <__ieee754_pow+0x994>
  401844:	4640      	mov	r0, r8
  401846:	4649      	mov	r1, r9
  401848:	e7b0      	b.n	4017ac <__ieee754_pow+0x84>
  40184a:	f1be 0f00 	cmp.w	lr, #0
  40184e:	d082      	beq.n	401756 <__ieee754_pow+0x2e>
  401850:	e7a3      	b.n	40179a <__ieee754_pow+0x72>
  401852:	4b27      	ldr	r3, [pc, #156]	; (4018f0 <__ieee754_pow+0x1c8>)
  401854:	429f      	cmp	r7, r3
  401856:	dc28      	bgt.n	4018aa <__ieee754_pow+0x182>
  401858:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  40185c:	429f      	cmp	r7, r3
  40185e:	dd80      	ble.n	401762 <__ieee754_pow+0x3a>
  401860:	153b      	asrs	r3, r7, #20
  401862:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  401866:	2b14      	cmp	r3, #20
  401868:	f340 843e 	ble.w	4020e8 <__ieee754_pow+0x9c0>
  40186c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
  401870:	fa2e f203 	lsr.w	r2, lr, r3
  401874:	fa02 f303 	lsl.w	r3, r2, r3
  401878:	459e      	cmp	lr, r3
  40187a:	f47f af72 	bne.w	401762 <__ieee754_pow+0x3a>
  40187e:	f002 0201 	and.w	r2, r2, #1
  401882:	f1c2 0402 	rsb	r4, r2, #2
  401886:	e76d      	b.n	401764 <__ieee754_pow+0x3c>
  401888:	f106 4340 	add.w	r3, r6, #3221225472	; 0xc0000000
  40188c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  401890:	ea53 030b 	orrs.w	r3, r3, fp
  401894:	d088      	beq.n	4017a8 <__ieee754_pow+0x80>
  401896:	4b15      	ldr	r3, [pc, #84]	; (4018ec <__ieee754_pow+0x1c4>)
  401898:	429e      	cmp	r6, r3
  40189a:	f340 8332 	ble.w	401f02 <__ieee754_pow+0x7da>
  40189e:	f1ba 0f00 	cmp.w	sl, #0
  4018a2:	db12      	blt.n	4018ca <__ieee754_pow+0x1a2>
  4018a4:	e9dd 0100 	ldrd	r0, r1, [sp]
  4018a8:	e780      	b.n	4017ac <__ieee754_pow+0x84>
  4018aa:	2402      	movs	r4, #2
  4018ac:	e75a      	b.n	401764 <__ieee754_pow+0x3c>
  4018ae:	4642      	mov	r2, r8
  4018b0:	464b      	mov	r3, r9
  4018b2:	4640      	mov	r0, r8
  4018b4:	4649      	mov	r1, r9
  4018b6:	f000 fe61 	bl	40257c <__aeabi_dsub>
  4018ba:	4602      	mov	r2, r0
  4018bc:	460b      	mov	r3, r1
  4018be:	f001 f93b 	bl	402b38 <__aeabi_ddiv>
  4018c2:	e773      	b.n	4017ac <__ieee754_pow+0x84>
  4018c4:	f1ba 0f00 	cmp.w	sl, #0
  4018c8:	dbb0      	blt.n	40182c <__ieee754_pow+0x104>
  4018ca:	2000      	movs	r0, #0
  4018cc:	2100      	movs	r1, #0
  4018ce:	e76d      	b.n	4017ac <__ieee754_pow+0x84>
  4018d0:	8800759c 	.word	0x8800759c
  4018d4:	7e37e43c 	.word	0x7e37e43c
  4018d8:	7ff00000 	.word	0x7ff00000
  4018dc:	3ff00000 	.word	0x3ff00000
  4018e0:	3fe00000 	.word	0x3fe00000
  4018e4:	00403500 	.word	0x00403500
  4018e8:	41e00000 	.word	0x41e00000
  4018ec:	3fefffff 	.word	0x3fefffff
  4018f0:	433fffff 	.word	0x433fffff
  4018f4:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
  4018f8:	f04f 0200 	mov.w	r2, #0
  4018fc:	da05      	bge.n	40190a <__ieee754_pow+0x1e2>
  4018fe:	4bd4      	ldr	r3, [pc, #848]	; (401c50 <__ieee754_pow+0x528>)
  401900:	f000 fff0 	bl	4028e4 <__aeabi_dmul>
  401904:	f06f 0234 	mvn.w	r2, #52	; 0x34
  401908:	460e      	mov	r6, r1
  40190a:	1533      	asrs	r3, r6, #20
  40190c:	4fd1      	ldr	r7, [pc, #836]	; (401c54 <__ieee754_pow+0x52c>)
  40190e:	f3c6 0613 	ubfx	r6, r6, #0, #20
  401912:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  401916:	4413      	add	r3, r2
  401918:	f046 5a7f 	orr.w	sl, r6, #1069547520	; 0x3fc00000
  40191c:	42be      	cmp	r6, r7
  40191e:	461a      	mov	r2, r3
  401920:	930d      	str	r3, [sp, #52]	; 0x34
  401922:	f44a 1a40 	orr.w	sl, sl, #3145728	; 0x300000
  401926:	f340 8321 	ble.w	401f6c <__ieee754_pow+0x844>
  40192a:	4bcb      	ldr	r3, [pc, #812]	; (401c58 <__ieee754_pow+0x530>)
  40192c:	429e      	cmp	r6, r3
  40192e:	f340 83fd 	ble.w	40212c <__ieee754_pow+0xa04>
  401932:	4613      	mov	r3, r2
  401934:	3301      	adds	r3, #1
  401936:	930d      	str	r3, [sp, #52]	; 0x34
  401938:	4bc8      	ldr	r3, [pc, #800]	; (401c5c <__ieee754_pow+0x534>)
  40193a:	2200      	movs	r2, #0
  40193c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401940:	2700      	movs	r7, #0
  401942:	2600      	movs	r6, #0
  401944:	e9cd 6708 	strd	r6, r7, [sp, #32]
  401948:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
  40194c:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
  401950:	2700      	movs	r7, #0
  401952:	4602      	mov	r2, r0
  401954:	4653      	mov	r3, sl
  401956:	4651      	mov	r1, sl
  401958:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  40195c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401960:	f000 fe0c 	bl	40257c <__aeabi_dsub>
  401964:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401968:	4680      	mov	r8, r0
  40196a:	4689      	mov	r9, r1
  40196c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  401970:	f000 fe06 	bl	402580 <__adddf3>
  401974:	4602      	mov	r2, r0
  401976:	460b      	mov	r3, r1
  401978:	2000      	movs	r0, #0
  40197a:	49b8      	ldr	r1, [pc, #736]	; (401c5c <__ieee754_pow+0x534>)
  40197c:	f001 f8dc 	bl	402b38 <__aeabi_ddiv>
  401980:	460a      	mov	r2, r1
  401982:	4601      	mov	r1, r0
  401984:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  401988:	4613      	mov	r3, r2
  40198a:	4649      	mov	r1, r9
  40198c:	4602      	mov	r2, r0
  40198e:	4640      	mov	r0, r8
  401990:	f000 ffa8 	bl	4028e4 <__aeabi_dmul>
  401994:	ea4f 036a 	mov.w	r3, sl, asr #1
  401998:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40199c:	468c      	mov	ip, r1
  40199e:	4683      	mov	fp, r0
  4019a0:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
  4019a4:	e9cd bc04 	strd	fp, ip, [sp, #16]
  4019a8:	46da      	mov	sl, fp
  4019aa:	468b      	mov	fp, r1
  4019ac:	19d9      	adds	r1, r3, r7
  4019ae:	2300      	movs	r3, #0
  4019b0:	e9cd ab02 	strd	sl, fp, [sp, #8]
  4019b4:	9302      	str	r3, [sp, #8]
  4019b6:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  4019ba:	2000      	movs	r0, #0
  4019bc:	4606      	mov	r6, r0
  4019be:	460f      	mov	r7, r1
  4019c0:	4602      	mov	r2, r0
  4019c2:	460b      	mov	r3, r1
  4019c4:	4650      	mov	r0, sl
  4019c6:	4659      	mov	r1, fp
  4019c8:	f000 ff8c 	bl	4028e4 <__aeabi_dmul>
  4019cc:	4602      	mov	r2, r0
  4019ce:	460b      	mov	r3, r1
  4019d0:	4640      	mov	r0, r8
  4019d2:	4649      	mov	r1, r9
  4019d4:	f000 fdd2 	bl	40257c <__aeabi_dsub>
  4019d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  4019dc:	4680      	mov	r8, r0
  4019de:	4689      	mov	r9, r1
  4019e0:	4630      	mov	r0, r6
  4019e2:	4639      	mov	r1, r7
  4019e4:	f000 fdca 	bl	40257c <__aeabi_dsub>
  4019e8:	4602      	mov	r2, r0
  4019ea:	460b      	mov	r3, r1
  4019ec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4019f0:	f000 fdc4 	bl	40257c <__aeabi_dsub>
  4019f4:	4652      	mov	r2, sl
  4019f6:	465b      	mov	r3, fp
  4019f8:	f000 ff74 	bl	4028e4 <__aeabi_dmul>
  4019fc:	4602      	mov	r2, r0
  4019fe:	460b      	mov	r3, r1
  401a00:	4640      	mov	r0, r8
  401a02:	4649      	mov	r1, r9
  401a04:	f000 fdba 	bl	40257c <__aeabi_dsub>
  401a08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  401a0c:	f000 ff6a 	bl	4028e4 <__aeabi_dmul>
  401a10:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  401a14:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401a18:	4632      	mov	r2, r6
  401a1a:	463b      	mov	r3, r7
  401a1c:	4630      	mov	r0, r6
  401a1e:	4639      	mov	r1, r7
  401a20:	f000 ff60 	bl	4028e4 <__aeabi_dmul>
  401a24:	a378      	add	r3, pc, #480	; (adr r3, 401c08 <__ieee754_pow+0x4e0>)
  401a26:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a2a:	4606      	mov	r6, r0
  401a2c:	460f      	mov	r7, r1
  401a2e:	f000 ff59 	bl	4028e4 <__aeabi_dmul>
  401a32:	a377      	add	r3, pc, #476	; (adr r3, 401c10 <__ieee754_pow+0x4e8>)
  401a34:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a38:	f000 fda2 	bl	402580 <__adddf3>
  401a3c:	4632      	mov	r2, r6
  401a3e:	463b      	mov	r3, r7
  401a40:	f000 ff50 	bl	4028e4 <__aeabi_dmul>
  401a44:	a374      	add	r3, pc, #464	; (adr r3, 401c18 <__ieee754_pow+0x4f0>)
  401a46:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a4a:	f000 fd99 	bl	402580 <__adddf3>
  401a4e:	4632      	mov	r2, r6
  401a50:	463b      	mov	r3, r7
  401a52:	f000 ff47 	bl	4028e4 <__aeabi_dmul>
  401a56:	a372      	add	r3, pc, #456	; (adr r3, 401c20 <__ieee754_pow+0x4f8>)
  401a58:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a5c:	f000 fd90 	bl	402580 <__adddf3>
  401a60:	4632      	mov	r2, r6
  401a62:	463b      	mov	r3, r7
  401a64:	f000 ff3e 	bl	4028e4 <__aeabi_dmul>
  401a68:	a36f      	add	r3, pc, #444	; (adr r3, 401c28 <__ieee754_pow+0x500>)
  401a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a6e:	f000 fd87 	bl	402580 <__adddf3>
  401a72:	4632      	mov	r2, r6
  401a74:	463b      	mov	r3, r7
  401a76:	f000 ff35 	bl	4028e4 <__aeabi_dmul>
  401a7a:	a36d      	add	r3, pc, #436	; (adr r3, 401c30 <__ieee754_pow+0x508>)
  401a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a80:	f000 fd7e 	bl	402580 <__adddf3>
  401a84:	4632      	mov	r2, r6
  401a86:	4680      	mov	r8, r0
  401a88:	4689      	mov	r9, r1
  401a8a:	463b      	mov	r3, r7
  401a8c:	4630      	mov	r0, r6
  401a8e:	4639      	mov	r1, r7
  401a90:	f000 ff28 	bl	4028e4 <__aeabi_dmul>
  401a94:	4602      	mov	r2, r0
  401a96:	460b      	mov	r3, r1
  401a98:	4640      	mov	r0, r8
  401a9a:	4649      	mov	r1, r9
  401a9c:	f000 ff22 	bl	4028e4 <__aeabi_dmul>
  401aa0:	4652      	mov	r2, sl
  401aa2:	4606      	mov	r6, r0
  401aa4:	460f      	mov	r7, r1
  401aa6:	465b      	mov	r3, fp
  401aa8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401aac:	f000 fd68 	bl	402580 <__adddf3>
  401ab0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401ab4:	f000 ff16 	bl	4028e4 <__aeabi_dmul>
  401ab8:	4632      	mov	r2, r6
  401aba:	463b      	mov	r3, r7
  401abc:	f000 fd60 	bl	402580 <__adddf3>
  401ac0:	4652      	mov	r2, sl
  401ac2:	4680      	mov	r8, r0
  401ac4:	4689      	mov	r9, r1
  401ac6:	465b      	mov	r3, fp
  401ac8:	4650      	mov	r0, sl
  401aca:	4659      	mov	r1, fp
  401acc:	f000 ff0a 	bl	4028e4 <__aeabi_dmul>
  401ad0:	2200      	movs	r2, #0
  401ad2:	4b63      	ldr	r3, [pc, #396]	; (401c60 <__ieee754_pow+0x538>)
  401ad4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401ad8:	f000 fd52 	bl	402580 <__adddf3>
  401adc:	4642      	mov	r2, r8
  401ade:	464b      	mov	r3, r9
  401ae0:	f000 fd4e 	bl	402580 <__adddf3>
  401ae4:	9802      	ldr	r0, [sp, #8]
  401ae6:	460f      	mov	r7, r1
  401ae8:	4606      	mov	r6, r0
  401aea:	4632      	mov	r2, r6
  401aec:	463b      	mov	r3, r7
  401aee:	4650      	mov	r0, sl
  401af0:	4659      	mov	r1, fp
  401af2:	f000 fef7 	bl	4028e4 <__aeabi_dmul>
  401af6:	2200      	movs	r2, #0
  401af8:	4682      	mov	sl, r0
  401afa:	468b      	mov	fp, r1
  401afc:	4b58      	ldr	r3, [pc, #352]	; (401c60 <__ieee754_pow+0x538>)
  401afe:	4630      	mov	r0, r6
  401b00:	4639      	mov	r1, r7
  401b02:	f000 fd3b 	bl	40257c <__aeabi_dsub>
  401b06:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  401b0a:	f000 fd37 	bl	40257c <__aeabi_dsub>
  401b0e:	4602      	mov	r2, r0
  401b10:	460b      	mov	r3, r1
  401b12:	4640      	mov	r0, r8
  401b14:	4649      	mov	r1, r9
  401b16:	f000 fd31 	bl	40257c <__aeabi_dsub>
  401b1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401b1e:	f000 fee1 	bl	4028e4 <__aeabi_dmul>
  401b22:	4632      	mov	r2, r6
  401b24:	4680      	mov	r8, r0
  401b26:	4689      	mov	r9, r1
  401b28:	463b      	mov	r3, r7
  401b2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401b2e:	f000 fed9 	bl	4028e4 <__aeabi_dmul>
  401b32:	4602      	mov	r2, r0
  401b34:	460b      	mov	r3, r1
  401b36:	4640      	mov	r0, r8
  401b38:	4649      	mov	r1, r9
  401b3a:	f000 fd21 	bl	402580 <__adddf3>
  401b3e:	4680      	mov	r8, r0
  401b40:	4689      	mov	r9, r1
  401b42:	4602      	mov	r2, r0
  401b44:	460b      	mov	r3, r1
  401b46:	4650      	mov	r0, sl
  401b48:	4659      	mov	r1, fp
  401b4a:	e9cd ab04 	strd	sl, fp, [sp, #16]
  401b4e:	f000 fd17 	bl	402580 <__adddf3>
  401b52:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  401b56:	a338      	add	r3, pc, #224	; (adr r3, 401c38 <__ieee754_pow+0x510>)
  401b58:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b5c:	4650      	mov	r0, sl
  401b5e:	460f      	mov	r7, r1
  401b60:	f000 fec0 	bl	4028e4 <__aeabi_dmul>
  401b64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401b68:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401b6c:	4639      	mov	r1, r7
  401b6e:	4650      	mov	r0, sl
  401b70:	f000 fd04 	bl	40257c <__aeabi_dsub>
  401b74:	4602      	mov	r2, r0
  401b76:	460b      	mov	r3, r1
  401b78:	4640      	mov	r0, r8
  401b7a:	4649      	mov	r1, r9
  401b7c:	f000 fcfe 	bl	40257c <__aeabi_dsub>
  401b80:	a32f      	add	r3, pc, #188	; (adr r3, 401c40 <__ieee754_pow+0x518>)
  401b82:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b86:	f000 fead 	bl	4028e4 <__aeabi_dmul>
  401b8a:	a32f      	add	r3, pc, #188	; (adr r3, 401c48 <__ieee754_pow+0x520>)
  401b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b90:	4680      	mov	r8, r0
  401b92:	4689      	mov	r9, r1
  401b94:	4650      	mov	r0, sl
  401b96:	4639      	mov	r1, r7
  401b98:	f000 fea4 	bl	4028e4 <__aeabi_dmul>
  401b9c:	4602      	mov	r2, r0
  401b9e:	460b      	mov	r3, r1
  401ba0:	4640      	mov	r0, r8
  401ba2:	4649      	mov	r1, r9
  401ba4:	f000 fcec 	bl	402580 <__adddf3>
  401ba8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  401bac:	f000 fce8 	bl	402580 <__adddf3>
  401bb0:	4680      	mov	r8, r0
  401bb2:	980d      	ldr	r0, [sp, #52]	; 0x34
  401bb4:	4689      	mov	r9, r1
  401bb6:	f000 fe2f 	bl	402818 <__aeabi_i2d>
  401bba:	4642      	mov	r2, r8
  401bbc:	4606      	mov	r6, r0
  401bbe:	460f      	mov	r7, r1
  401bc0:	464b      	mov	r3, r9
  401bc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401bc6:	f000 fcdb 	bl	402580 <__adddf3>
  401bca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  401bce:	f000 fcd7 	bl	402580 <__adddf3>
  401bd2:	4632      	mov	r2, r6
  401bd4:	463b      	mov	r3, r7
  401bd6:	f000 fcd3 	bl	402580 <__adddf3>
  401bda:	4632      	mov	r2, r6
  401bdc:	463b      	mov	r3, r7
  401bde:	4650      	mov	r0, sl
  401be0:	468b      	mov	fp, r1
  401be2:	f000 fccb 	bl	40257c <__aeabi_dsub>
  401be6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  401bea:	f000 fcc7 	bl	40257c <__aeabi_dsub>
  401bee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401bf2:	f000 fcc3 	bl	40257c <__aeabi_dsub>
  401bf6:	4602      	mov	r2, r0
  401bf8:	460b      	mov	r3, r1
  401bfa:	4640      	mov	r0, r8
  401bfc:	4649      	mov	r1, r9
  401bfe:	f000 fcbd 	bl	40257c <__aeabi_dsub>
  401c02:	4680      	mov	r8, r0
  401c04:	e02e      	b.n	401c64 <__ieee754_pow+0x53c>
  401c06:	bf00      	nop
  401c08:	4a454eef 	.word	0x4a454eef
  401c0c:	3fca7e28 	.word	0x3fca7e28
  401c10:	93c9db65 	.word	0x93c9db65
  401c14:	3fcd864a 	.word	0x3fcd864a
  401c18:	a91d4101 	.word	0xa91d4101
  401c1c:	3fd17460 	.word	0x3fd17460
  401c20:	518f264d 	.word	0x518f264d
  401c24:	3fd55555 	.word	0x3fd55555
  401c28:	db6fabff 	.word	0xdb6fabff
  401c2c:	3fdb6db6 	.word	0x3fdb6db6
  401c30:	33333303 	.word	0x33333303
  401c34:	3fe33333 	.word	0x3fe33333
  401c38:	e0000000 	.word	0xe0000000
  401c3c:	3feec709 	.word	0x3feec709
  401c40:	dc3a03fd 	.word	0xdc3a03fd
  401c44:	3feec709 	.word	0x3feec709
  401c48:	145b01f5 	.word	0x145b01f5
  401c4c:	be3e2fe0 	.word	0xbe3e2fe0
  401c50:	43400000 	.word	0x43400000
  401c54:	0003988e 	.word	0x0003988e
  401c58:	000bb679 	.word	0x000bb679
  401c5c:	3ff00000 	.word	0x3ff00000
  401c60:	40080000 	.word	0x40080000
  401c64:	4689      	mov	r9, r1
  401c66:	3c01      	subs	r4, #1
  401c68:	ea54 0305 	orrs.w	r3, r4, r5
  401c6c:	e9dd 0100 	ldrd	r0, r1, [sp]
  401c70:	bf14      	ite	ne
  401c72:	4cd9      	ldrne	r4, [pc, #868]	; (401fd8 <__ieee754_pow+0x8b0>)
  401c74:	4cd9      	ldreq	r4, [pc, #868]	; (401fdc <__ieee754_pow+0x8b4>)
  401c76:	2300      	movs	r3, #0
  401c78:	e9cd 3404 	strd	r3, r4, [sp, #16]
  401c7c:	4603      	mov	r3, r0
  401c7e:	460c      	mov	r4, r1
  401c80:	e9cd 3402 	strd	r3, r4, [sp, #8]
  401c84:	2300      	movs	r3, #0
  401c86:	9302      	str	r3, [sp, #8]
  401c88:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  401c8c:	4622      	mov	r2, r4
  401c8e:	462b      	mov	r3, r5
  401c90:	f000 fc74 	bl	40257c <__aeabi_dsub>
  401c94:	4652      	mov	r2, sl
  401c96:	465b      	mov	r3, fp
  401c98:	f000 fe24 	bl	4028e4 <__aeabi_dmul>
  401c9c:	e9dd 2300 	ldrd	r2, r3, [sp]
  401ca0:	4606      	mov	r6, r0
  401ca2:	460f      	mov	r7, r1
  401ca4:	4640      	mov	r0, r8
  401ca6:	4649      	mov	r1, r9
  401ca8:	f000 fe1c 	bl	4028e4 <__aeabi_dmul>
  401cac:	4602      	mov	r2, r0
  401cae:	460b      	mov	r3, r1
  401cb0:	4630      	mov	r0, r6
  401cb2:	4639      	mov	r1, r7
  401cb4:	f000 fc64 	bl	402580 <__adddf3>
  401cb8:	4622      	mov	r2, r4
  401cba:	4680      	mov	r8, r0
  401cbc:	4689      	mov	r9, r1
  401cbe:	462b      	mov	r3, r5
  401cc0:	4650      	mov	r0, sl
  401cc2:	4659      	mov	r1, fp
  401cc4:	e9cd 8900 	strd	r8, r9, [sp]
  401cc8:	f000 fe0c 	bl	4028e4 <__aeabi_dmul>
  401ccc:	460b      	mov	r3, r1
  401cce:	4602      	mov	r2, r0
  401cd0:	4606      	mov	r6, r0
  401cd2:	460f      	mov	r7, r1
  401cd4:	4640      	mov	r0, r8
  401cd6:	4649      	mov	r1, r9
  401cd8:	f000 fc52 	bl	402580 <__adddf3>
  401cdc:	4bc0      	ldr	r3, [pc, #768]	; (401fe0 <__ieee754_pow+0x8b8>)
  401cde:	4299      	cmp	r1, r3
  401ce0:	4604      	mov	r4, r0
  401ce2:	460d      	mov	r5, r1
  401ce4:	468a      	mov	sl, r1
  401ce6:	f340 8116 	ble.w	401f16 <__ieee754_pow+0x7ee>
  401cea:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
  401cee:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
  401cf2:	4303      	orrs	r3, r0
  401cf4:	f040 81ea 	bne.w	4020cc <__ieee754_pow+0x9a4>
  401cf8:	a3a3      	add	r3, pc, #652	; (adr r3, 401f88 <__ieee754_pow+0x860>)
  401cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
  401cfe:	e9dd 0100 	ldrd	r0, r1, [sp]
  401d02:	f000 fc3d 	bl	402580 <__adddf3>
  401d06:	4632      	mov	r2, r6
  401d08:	4680      	mov	r8, r0
  401d0a:	4689      	mov	r9, r1
  401d0c:	463b      	mov	r3, r7
  401d0e:	4620      	mov	r0, r4
  401d10:	4629      	mov	r1, r5
  401d12:	f000 fc33 	bl	40257c <__aeabi_dsub>
  401d16:	4602      	mov	r2, r0
  401d18:	460b      	mov	r3, r1
  401d1a:	4640      	mov	r0, r8
  401d1c:	4649      	mov	r1, r9
  401d1e:	f001 f871 	bl	402e04 <__aeabi_dcmpgt>
  401d22:	2800      	cmp	r0, #0
  401d24:	f040 81d2 	bne.w	4020cc <__ieee754_pow+0x9a4>
  401d28:	46a8      	mov	r8, r5
  401d2a:	ea4f 5328 	mov.w	r3, r8, asr #20
  401d2e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  401d32:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
  401d36:	fa42 f303 	asr.w	r3, r2, r3
  401d3a:	4453      	add	r3, sl
  401d3c:	f3c3 520a 	ubfx	r2, r3, #20, #11
  401d40:	4da8      	ldr	r5, [pc, #672]	; (401fe4 <__ieee754_pow+0x8bc>)
  401d42:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
  401d46:	4115      	asrs	r5, r2
  401d48:	f3c3 0413 	ubfx	r4, r3, #0, #20
  401d4c:	ea23 0105 	bic.w	r1, r3, r5
  401d50:	2000      	movs	r0, #0
  401d52:	f1c2 0b14 	rsb	fp, r2, #20
  401d56:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  401d5a:	f1ba 0f00 	cmp.w	sl, #0
  401d5e:	4602      	mov	r2, r0
  401d60:	460b      	mov	r3, r1
  401d62:	fa44 fb0b 	asr.w	fp, r4, fp
  401d66:	4630      	mov	r0, r6
  401d68:	4639      	mov	r1, r7
  401d6a:	bfb8      	it	lt
  401d6c:	f1cb 0b00 	rsblt	fp, fp, #0
  401d70:	f000 fc04 	bl	40257c <__aeabi_dsub>
  401d74:	4602      	mov	r2, r0
  401d76:	460b      	mov	r3, r1
  401d78:	4606      	mov	r6, r0
  401d7a:	460f      	mov	r7, r1
  401d7c:	e9dd 0100 	ldrd	r0, r1, [sp]
  401d80:	f000 fbfe 	bl	402580 <__adddf3>
  401d84:	ea4f 5a0b 	mov.w	sl, fp, lsl #20
  401d88:	460d      	mov	r5, r1
  401d8a:	2400      	movs	r4, #0
  401d8c:	a380      	add	r3, pc, #512	; (adr r3, 401f90 <__ieee754_pow+0x868>)
  401d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d92:	4620      	mov	r0, r4
  401d94:	4629      	mov	r1, r5
  401d96:	f000 fda5 	bl	4028e4 <__aeabi_dmul>
  401d9a:	4632      	mov	r2, r6
  401d9c:	4680      	mov	r8, r0
  401d9e:	4689      	mov	r9, r1
  401da0:	463b      	mov	r3, r7
  401da2:	4620      	mov	r0, r4
  401da4:	4629      	mov	r1, r5
  401da6:	f000 fbe9 	bl	40257c <__aeabi_dsub>
  401daa:	4602      	mov	r2, r0
  401dac:	460b      	mov	r3, r1
  401dae:	e9dd 0100 	ldrd	r0, r1, [sp]
  401db2:	f000 fbe3 	bl	40257c <__aeabi_dsub>
  401db6:	a378      	add	r3, pc, #480	; (adr r3, 401f98 <__ieee754_pow+0x870>)
  401db8:	e9d3 2300 	ldrd	r2, r3, [r3]
  401dbc:	f000 fd92 	bl	4028e4 <__aeabi_dmul>
  401dc0:	a377      	add	r3, pc, #476	; (adr r3, 401fa0 <__ieee754_pow+0x878>)
  401dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
  401dc6:	4606      	mov	r6, r0
  401dc8:	460f      	mov	r7, r1
  401dca:	4620      	mov	r0, r4
  401dcc:	4629      	mov	r1, r5
  401dce:	f000 fd89 	bl	4028e4 <__aeabi_dmul>
  401dd2:	4602      	mov	r2, r0
  401dd4:	460b      	mov	r3, r1
  401dd6:	4630      	mov	r0, r6
  401dd8:	4639      	mov	r1, r7
  401dda:	f000 fbd1 	bl	402580 <__adddf3>
  401dde:	4606      	mov	r6, r0
  401de0:	460f      	mov	r7, r1
  401de2:	4602      	mov	r2, r0
  401de4:	460b      	mov	r3, r1
  401de6:	4640      	mov	r0, r8
  401de8:	4649      	mov	r1, r9
  401dea:	f000 fbc9 	bl	402580 <__adddf3>
  401dee:	4642      	mov	r2, r8
  401df0:	464b      	mov	r3, r9
  401df2:	4604      	mov	r4, r0
  401df4:	460d      	mov	r5, r1
  401df6:	f000 fbc1 	bl	40257c <__aeabi_dsub>
  401dfa:	4602      	mov	r2, r0
  401dfc:	460b      	mov	r3, r1
  401dfe:	4630      	mov	r0, r6
  401e00:	4639      	mov	r1, r7
  401e02:	f000 fbbb 	bl	40257c <__aeabi_dsub>
  401e06:	4622      	mov	r2, r4
  401e08:	4680      	mov	r8, r0
  401e0a:	4689      	mov	r9, r1
  401e0c:	462b      	mov	r3, r5
  401e0e:	4620      	mov	r0, r4
  401e10:	4629      	mov	r1, r5
  401e12:	f000 fd67 	bl	4028e4 <__aeabi_dmul>
  401e16:	a364      	add	r3, pc, #400	; (adr r3, 401fa8 <__ieee754_pow+0x880>)
  401e18:	e9d3 2300 	ldrd	r2, r3, [r3]
  401e1c:	4606      	mov	r6, r0
  401e1e:	460f      	mov	r7, r1
  401e20:	f000 fd60 	bl	4028e4 <__aeabi_dmul>
  401e24:	a362      	add	r3, pc, #392	; (adr r3, 401fb0 <__ieee754_pow+0x888>)
  401e26:	e9d3 2300 	ldrd	r2, r3, [r3]
  401e2a:	f000 fba7 	bl	40257c <__aeabi_dsub>
  401e2e:	4632      	mov	r2, r6
  401e30:	463b      	mov	r3, r7
  401e32:	f000 fd57 	bl	4028e4 <__aeabi_dmul>
  401e36:	a360      	add	r3, pc, #384	; (adr r3, 401fb8 <__ieee754_pow+0x890>)
  401e38:	e9d3 2300 	ldrd	r2, r3, [r3]
  401e3c:	f000 fba0 	bl	402580 <__adddf3>
  401e40:	4632      	mov	r2, r6
  401e42:	463b      	mov	r3, r7
  401e44:	f000 fd4e 	bl	4028e4 <__aeabi_dmul>
  401e48:	a35d      	add	r3, pc, #372	; (adr r3, 401fc0 <__ieee754_pow+0x898>)
  401e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401e4e:	f000 fb95 	bl	40257c <__aeabi_dsub>
  401e52:	4632      	mov	r2, r6
  401e54:	463b      	mov	r3, r7
  401e56:	f000 fd45 	bl	4028e4 <__aeabi_dmul>
  401e5a:	a35b      	add	r3, pc, #364	; (adr r3, 401fc8 <__ieee754_pow+0x8a0>)
  401e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401e60:	f000 fb8e 	bl	402580 <__adddf3>
  401e64:	4632      	mov	r2, r6
  401e66:	463b      	mov	r3, r7
  401e68:	f000 fd3c 	bl	4028e4 <__aeabi_dmul>
  401e6c:	4602      	mov	r2, r0
  401e6e:	460b      	mov	r3, r1
  401e70:	4620      	mov	r0, r4
  401e72:	4629      	mov	r1, r5
  401e74:	f000 fb82 	bl	40257c <__aeabi_dsub>
  401e78:	4606      	mov	r6, r0
  401e7a:	460f      	mov	r7, r1
  401e7c:	4602      	mov	r2, r0
  401e7e:	460b      	mov	r3, r1
  401e80:	4620      	mov	r0, r4
  401e82:	4629      	mov	r1, r5
  401e84:	f000 fd2e 	bl	4028e4 <__aeabi_dmul>
  401e88:	2200      	movs	r2, #0
  401e8a:	e9cd 0100 	strd	r0, r1, [sp]
  401e8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401e92:	4630      	mov	r0, r6
  401e94:	4639      	mov	r1, r7
  401e96:	f000 fb71 	bl	40257c <__aeabi_dsub>
  401e9a:	4602      	mov	r2, r0
  401e9c:	460b      	mov	r3, r1
  401e9e:	e9dd 0100 	ldrd	r0, r1, [sp]
  401ea2:	f000 fe49 	bl	402b38 <__aeabi_ddiv>
  401ea6:	4642      	mov	r2, r8
  401ea8:	4606      	mov	r6, r0
  401eaa:	460f      	mov	r7, r1
  401eac:	464b      	mov	r3, r9
  401eae:	4620      	mov	r0, r4
  401eb0:	4629      	mov	r1, r5
  401eb2:	f000 fd17 	bl	4028e4 <__aeabi_dmul>
  401eb6:	4642      	mov	r2, r8
  401eb8:	464b      	mov	r3, r9
  401eba:	f000 fb61 	bl	402580 <__adddf3>
  401ebe:	4602      	mov	r2, r0
  401ec0:	460b      	mov	r3, r1
  401ec2:	4630      	mov	r0, r6
  401ec4:	4639      	mov	r1, r7
  401ec6:	f000 fb59 	bl	40257c <__aeabi_dsub>
  401eca:	4622      	mov	r2, r4
  401ecc:	462b      	mov	r3, r5
  401ece:	f000 fb55 	bl	40257c <__aeabi_dsub>
  401ed2:	4602      	mov	r2, r0
  401ed4:	460b      	mov	r3, r1
  401ed6:	2000      	movs	r0, #0
  401ed8:	493f      	ldr	r1, [pc, #252]	; (401fd8 <__ieee754_pow+0x8b0>)
  401eda:	f000 fb4f 	bl	40257c <__aeabi_dsub>
  401ede:	448a      	add	sl, r1
  401ee0:	f5ba 1f80 	cmp.w	sl, #1048576	; 0x100000
  401ee4:	f2c0 8133 	blt.w	40214e <__ieee754_pow+0xa26>
  401ee8:	4651      	mov	r1, sl
  401eea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401eee:	f000 fcf9 	bl	4028e4 <__aeabi_dmul>
  401ef2:	e45b      	b.n	4017ac <__ieee754_pow+0x84>
  401ef4:	4642      	mov	r2, r8
  401ef6:	4640      	mov	r0, r8
  401ef8:	464b      	mov	r3, r9
  401efa:	4649      	mov	r1, r9
  401efc:	f000 fcf2 	bl	4028e4 <__aeabi_dmul>
  401f00:	e454      	b.n	4017ac <__ieee754_pow+0x84>
  401f02:	f1ba 0f00 	cmp.w	sl, #0
  401f06:	f6bf ace0 	bge.w	4018ca <__ieee754_pow+0x1a2>
  401f0a:	e9dd 3400 	ldrd	r3, r4, [sp]
  401f0e:	4618      	mov	r0, r3
  401f10:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
  401f14:	e44a      	b.n	4017ac <__ieee754_pow+0x84>
  401f16:	4b34      	ldr	r3, [pc, #208]	; (401fe8 <__ieee754_pow+0x8c0>)
  401f18:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
  401f1c:	4598      	cmp	r8, r3
  401f1e:	f340 80f2 	ble.w	402106 <__ieee754_pow+0x9de>
  401f22:	4b32      	ldr	r3, [pc, #200]	; (401fec <__ieee754_pow+0x8c4>)
  401f24:	440b      	add	r3, r1
  401f26:	4303      	orrs	r3, r0
  401f28:	d10c      	bne.n	401f44 <__ieee754_pow+0x81c>
  401f2a:	4632      	mov	r2, r6
  401f2c:	463b      	mov	r3, r7
  401f2e:	f000 fb25 	bl	40257c <__aeabi_dsub>
  401f32:	4602      	mov	r2, r0
  401f34:	460b      	mov	r3, r1
  401f36:	e9dd 0100 	ldrd	r0, r1, [sp]
  401f3a:	f000 ff4f 	bl	402ddc <__aeabi_dcmple>
  401f3e:	2800      	cmp	r0, #0
  401f40:	f43f aef3 	beq.w	401d2a <__ieee754_pow+0x602>
  401f44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401f48:	a321      	add	r3, pc, #132	; (adr r3, 401fd0 <__ieee754_pow+0x8a8>)
  401f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f4e:	f000 fcc9 	bl	4028e4 <__aeabi_dmul>
  401f52:	a31f      	add	r3, pc, #124	; (adr r3, 401fd0 <__ieee754_pow+0x8a8>)
  401f54:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f58:	f000 fcc4 	bl	4028e4 <__aeabi_dmul>
  401f5c:	e426      	b.n	4017ac <__ieee754_pow+0x84>
  401f5e:	4602      	mov	r2, r0
  401f60:	460b      	mov	r3, r1
  401f62:	2000      	movs	r0, #0
  401f64:	491c      	ldr	r1, [pc, #112]	; (401fd8 <__ieee754_pow+0x8b0>)
  401f66:	f000 fde7 	bl	402b38 <__aeabi_ddiv>
  401f6a:	e43c      	b.n	4017e6 <__ieee754_pow+0xbe>
  401f6c:	2200      	movs	r2, #0
  401f6e:	2300      	movs	r3, #0
  401f70:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401f74:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  401f78:	4b17      	ldr	r3, [pc, #92]	; (401fd8 <__ieee754_pow+0x8b0>)
  401f7a:	2200      	movs	r2, #0
  401f7c:	2700      	movs	r7, #0
  401f7e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401f82:	e4e6      	b.n	401952 <__ieee754_pow+0x22a>
  401f84:	f3af 8000 	nop.w
  401f88:	652b82fe 	.word	0x652b82fe
  401f8c:	3c971547 	.word	0x3c971547
  401f90:	00000000 	.word	0x00000000
  401f94:	3fe62e43 	.word	0x3fe62e43
  401f98:	fefa39ef 	.word	0xfefa39ef
  401f9c:	3fe62e42 	.word	0x3fe62e42
  401fa0:	0ca86c39 	.word	0x0ca86c39
  401fa4:	be205c61 	.word	0xbe205c61
  401fa8:	72bea4d0 	.word	0x72bea4d0
  401fac:	3e663769 	.word	0x3e663769
  401fb0:	c5d26bf1 	.word	0xc5d26bf1
  401fb4:	3ebbbd41 	.word	0x3ebbbd41
  401fb8:	af25de2c 	.word	0xaf25de2c
  401fbc:	3f11566a 	.word	0x3f11566a
  401fc0:	16bebd93 	.word	0x16bebd93
  401fc4:	3f66c16c 	.word	0x3f66c16c
  401fc8:	5555553e 	.word	0x5555553e
  401fcc:	3fc55555 	.word	0x3fc55555
  401fd0:	c2f8f359 	.word	0xc2f8f359
  401fd4:	01a56e1f 	.word	0x01a56e1f
  401fd8:	3ff00000 	.word	0x3ff00000
  401fdc:	bff00000 	.word	0xbff00000
  401fe0:	408fffff 	.word	0x408fffff
  401fe4:	000fffff 	.word	0x000fffff
  401fe8:	4090cbff 	.word	0x4090cbff
  401fec:	3f6f3400 	.word	0x3f6f3400
  401ff0:	4b6b      	ldr	r3, [pc, #428]	; (4021a0 <__ieee754_pow+0xa78>)
  401ff2:	429e      	cmp	r6, r3
  401ff4:	f77f ac66 	ble.w	4018c4 <__ieee754_pow+0x19c>
  401ff8:	4b6a      	ldr	r3, [pc, #424]	; (4021a4 <__ieee754_pow+0xa7c>)
  401ffa:	429e      	cmp	r6, r3
  401ffc:	f73f ac13 	bgt.w	401826 <__ieee754_pow+0xfe>
  402000:	2200      	movs	r2, #0
  402002:	4b68      	ldr	r3, [pc, #416]	; (4021a4 <__ieee754_pow+0xa7c>)
  402004:	f000 faba 	bl	40257c <__aeabi_dsub>
  402008:	a357      	add	r3, pc, #348	; (adr r3, 402168 <__ieee754_pow+0xa40>)
  40200a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40200e:	4606      	mov	r6, r0
  402010:	460f      	mov	r7, r1
  402012:	f000 fc67 	bl	4028e4 <__aeabi_dmul>
  402016:	a356      	add	r3, pc, #344	; (adr r3, 402170 <__ieee754_pow+0xa48>)
  402018:	e9d3 2300 	ldrd	r2, r3, [r3]
  40201c:	4680      	mov	r8, r0
  40201e:	4689      	mov	r9, r1
  402020:	4630      	mov	r0, r6
  402022:	4639      	mov	r1, r7
  402024:	f000 fc5e 	bl	4028e4 <__aeabi_dmul>
  402028:	2200      	movs	r2, #0
  40202a:	4682      	mov	sl, r0
  40202c:	468b      	mov	fp, r1
  40202e:	4b5e      	ldr	r3, [pc, #376]	; (4021a8 <__ieee754_pow+0xa80>)
  402030:	4630      	mov	r0, r6
  402032:	4639      	mov	r1, r7
  402034:	f000 fc56 	bl	4028e4 <__aeabi_dmul>
  402038:	4602      	mov	r2, r0
  40203a:	460b      	mov	r3, r1
  40203c:	a14e      	add	r1, pc, #312	; (adr r1, 402178 <__ieee754_pow+0xa50>)
  40203e:	e9d1 0100 	ldrd	r0, r1, [r1]
  402042:	f000 fa9b 	bl	40257c <__aeabi_dsub>
  402046:	4632      	mov	r2, r6
  402048:	463b      	mov	r3, r7
  40204a:	f000 fc4b 	bl	4028e4 <__aeabi_dmul>
  40204e:	4602      	mov	r2, r0
  402050:	460b      	mov	r3, r1
  402052:	2000      	movs	r0, #0
  402054:	4955      	ldr	r1, [pc, #340]	; (4021ac <__ieee754_pow+0xa84>)
  402056:	f000 fa91 	bl	40257c <__aeabi_dsub>
  40205a:	4632      	mov	r2, r6
  40205c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402060:	463b      	mov	r3, r7
  402062:	4630      	mov	r0, r6
  402064:	4639      	mov	r1, r7
  402066:	f000 fc3d 	bl	4028e4 <__aeabi_dmul>
  40206a:	4602      	mov	r2, r0
  40206c:	460b      	mov	r3, r1
  40206e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402072:	f000 fc37 	bl	4028e4 <__aeabi_dmul>
  402076:	a342      	add	r3, pc, #264	; (adr r3, 402180 <__ieee754_pow+0xa58>)
  402078:	e9d3 2300 	ldrd	r2, r3, [r3]
  40207c:	f000 fc32 	bl	4028e4 <__aeabi_dmul>
  402080:	4602      	mov	r2, r0
  402082:	460b      	mov	r3, r1
  402084:	4650      	mov	r0, sl
  402086:	4659      	mov	r1, fp
  402088:	f000 fa78 	bl	40257c <__aeabi_dsub>
  40208c:	4602      	mov	r2, r0
  40208e:	460b      	mov	r3, r1
  402090:	4606      	mov	r6, r0
  402092:	460f      	mov	r7, r1
  402094:	4640      	mov	r0, r8
  402096:	4649      	mov	r1, r9
  402098:	f000 fa72 	bl	402580 <__adddf3>
  40209c:	4642      	mov	r2, r8
  40209e:	464b      	mov	r3, r9
  4020a0:	2000      	movs	r0, #0
  4020a2:	4682      	mov	sl, r0
  4020a4:	468b      	mov	fp, r1
  4020a6:	f000 fa69 	bl	40257c <__aeabi_dsub>
  4020aa:	4602      	mov	r2, r0
  4020ac:	460b      	mov	r3, r1
  4020ae:	4630      	mov	r0, r6
  4020b0:	4639      	mov	r1, r7
  4020b2:	f000 fa63 	bl	40257c <__aeabi_dsub>
  4020b6:	4680      	mov	r8, r0
  4020b8:	4689      	mov	r9, r1
  4020ba:	e5d4      	b.n	401c66 <__ieee754_pow+0x53e>
  4020bc:	4642      	mov	r2, r8
  4020be:	464b      	mov	r3, r9
  4020c0:	2000      	movs	r0, #0
  4020c2:	4938      	ldr	r1, [pc, #224]	; (4021a4 <__ieee754_pow+0xa7c>)
  4020c4:	f000 fd38 	bl	402b38 <__aeabi_ddiv>
  4020c8:	f7ff bb70 	b.w	4017ac <__ieee754_pow+0x84>
  4020cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4020d0:	a32d      	add	r3, pc, #180	; (adr r3, 402188 <__ieee754_pow+0xa60>)
  4020d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020d6:	f000 fc05 	bl	4028e4 <__aeabi_dmul>
  4020da:	a32b      	add	r3, pc, #172	; (adr r3, 402188 <__ieee754_pow+0xa60>)
  4020dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020e0:	f000 fc00 	bl	4028e4 <__aeabi_dmul>
  4020e4:	f7ff bb62 	b.w	4017ac <__ieee754_pow+0x84>
  4020e8:	f1be 0f00 	cmp.w	lr, #0
  4020ec:	f47f ab69 	bne.w	4017c2 <__ieee754_pow+0x9a>
  4020f0:	f1c3 0314 	rsb	r3, r3, #20
  4020f4:	fa47 f203 	asr.w	r2, r7, r3
  4020f8:	fa02 f303 	lsl.w	r3, r2, r3
  4020fc:	429f      	cmp	r7, r3
  4020fe:	d02a      	beq.n	402156 <__ieee754_pow+0xa2e>
  402100:	4674      	mov	r4, lr
  402102:	f7ff bb36 	b.w	401772 <__ieee754_pow+0x4a>
  402106:	4b29      	ldr	r3, [pc, #164]	; (4021ac <__ieee754_pow+0xa84>)
  402108:	4598      	cmp	r8, r3
  40210a:	f73f ae0e 	bgt.w	401d2a <__ieee754_pow+0x602>
  40210e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402112:	4692      	mov	sl, r2
  402114:	4693      	mov	fp, r2
  402116:	e638      	b.n	401d8a <__ieee754_pow+0x662>
  402118:	4602      	mov	r2, r0
  40211a:	460b      	mov	r3, r1
  40211c:	f000 fa2e 	bl	40257c <__aeabi_dsub>
  402120:	4602      	mov	r2, r0
  402122:	460b      	mov	r3, r1
  402124:	f000 fd08 	bl	402b38 <__aeabi_ddiv>
  402128:	f7ff bb40 	b.w	4017ac <__ieee754_pow+0x84>
  40212c:	a318      	add	r3, pc, #96	; (adr r3, 402190 <__ieee754_pow+0xa68>)
  40212e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402132:	e9cd 2308 	strd	r2, r3, [sp, #32]
  402136:	a318      	add	r3, pc, #96	; (adr r3, 402198 <__ieee754_pow+0xa70>)
  402138:	e9d3 2300 	ldrd	r2, r3, [r3]
  40213c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  402140:	4b1b      	ldr	r3, [pc, #108]	; (4021b0 <__ieee754_pow+0xa88>)
  402142:	2200      	movs	r2, #0
  402144:	f44f 2780 	mov.w	r7, #262144	; 0x40000
  402148:	e9cd 2306 	strd	r2, r3, [sp, #24]
  40214c:	e401      	b.n	401952 <__ieee754_pow+0x22a>
  40214e:	465a      	mov	r2, fp
  402150:	f000 f98a 	bl	402468 <scalbn>
  402154:	e6c9      	b.n	401eea <__ieee754_pow+0x7c2>
  402156:	f002 0201 	and.w	r2, r2, #1
  40215a:	f1c2 0402 	rsb	r4, r2, #2
  40215e:	f7ff bb08 	b.w	401772 <__ieee754_pow+0x4a>
  402162:	bf00      	nop
  402164:	f3af 8000 	nop.w
  402168:	60000000 	.word	0x60000000
  40216c:	3ff71547 	.word	0x3ff71547
  402170:	f85ddf44 	.word	0xf85ddf44
  402174:	3e54ae0b 	.word	0x3e54ae0b
  402178:	55555555 	.word	0x55555555
  40217c:	3fd55555 	.word	0x3fd55555
  402180:	652b82fe 	.word	0x652b82fe
  402184:	3ff71547 	.word	0x3ff71547
  402188:	8800759c 	.word	0x8800759c
  40218c:	7e37e43c 	.word	0x7e37e43c
  402190:	40000000 	.word	0x40000000
  402194:	3fe2b803 	.word	0x3fe2b803
  402198:	43cfd006 	.word	0x43cfd006
  40219c:	3e4cfdeb 	.word	0x3e4cfdeb
  4021a0:	3feffffe 	.word	0x3feffffe
  4021a4:	3ff00000 	.word	0x3ff00000
  4021a8:	3fd00000 	.word	0x3fd00000
  4021ac:	3fe00000 	.word	0x3fe00000
  4021b0:	3ff80000 	.word	0x3ff80000

004021b4 <__ieee754_sqrt>:
  4021b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4021b8:	4f5b      	ldr	r7, [pc, #364]	; (402328 <__ieee754_sqrt+0x174>)
  4021ba:	438f      	bics	r7, r1
  4021bc:	4605      	mov	r5, r0
  4021be:	460c      	mov	r4, r1
  4021c0:	f000 8092 	beq.w	4022e8 <__ieee754_sqrt+0x134>
  4021c4:	2900      	cmp	r1, #0
  4021c6:	460b      	mov	r3, r1
  4021c8:	4602      	mov	r2, r0
  4021ca:	dd6f      	ble.n	4022ac <__ieee754_sqrt+0xf8>
  4021cc:	150f      	asrs	r7, r1, #20
  4021ce:	d07b      	beq.n	4022c8 <__ieee754_sqrt+0x114>
  4021d0:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  4021d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4021d8:	07f8      	lsls	r0, r7, #31
  4021da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4021de:	d45c      	bmi.n	40229a <__ieee754_sqrt+0xe6>
  4021e0:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  4021e4:	2600      	movs	r6, #0
  4021e6:	440b      	add	r3, r1
  4021e8:	107f      	asrs	r7, r7, #1
  4021ea:	0052      	lsls	r2, r2, #1
  4021ec:	46b6      	mov	lr, r6
  4021ee:	2016      	movs	r0, #22
  4021f0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4021f4:	eb0e 0401 	add.w	r4, lr, r1
  4021f8:	429c      	cmp	r4, r3
  4021fa:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  4021fe:	ea4f 0242 	mov.w	r2, r2, lsl #1
  402202:	dc03      	bgt.n	40220c <__ieee754_sqrt+0x58>
  402204:	1b1b      	subs	r3, r3, r4
  402206:	eb04 0e01 	add.w	lr, r4, r1
  40220a:	440e      	add	r6, r1
  40220c:	3801      	subs	r0, #1
  40220e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  402212:	ea4f 0151 	mov.w	r1, r1, lsr #1
  402216:	d1ed      	bne.n	4021f4 <__ieee754_sqrt+0x40>
  402218:	4684      	mov	ip, r0
  40221a:	2420      	movs	r4, #32
  40221c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402220:	e009      	b.n	402236 <__ieee754_sqrt+0x82>
  402222:	d020      	beq.n	402266 <__ieee754_sqrt+0xb2>
  402224:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  402228:	3c01      	subs	r4, #1
  40222a:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40222e:	442b      	add	r3, r5
  402230:	ea4f 0242 	mov.w	r2, r2, lsl #1
  402234:	d020      	beq.n	402278 <__ieee754_sqrt+0xc4>
  402236:	4573      	cmp	r3, lr
  402238:	eb01 050c 	add.w	r5, r1, ip
  40223c:	ddf1      	ble.n	402222 <__ieee754_sqrt+0x6e>
  40223e:	2d00      	cmp	r5, #0
  402240:	eb05 0c01 	add.w	ip, r5, r1
  402244:	db09      	blt.n	40225a <__ieee754_sqrt+0xa6>
  402246:	46f0      	mov	r8, lr
  402248:	4295      	cmp	r5, r2
  40224a:	eba3 030e 	sub.w	r3, r3, lr
  40224e:	d900      	bls.n	402252 <__ieee754_sqrt+0x9e>
  402250:	3b01      	subs	r3, #1
  402252:	1b52      	subs	r2, r2, r5
  402254:	4408      	add	r0, r1
  402256:	46c6      	mov	lr, r8
  402258:	e7e4      	b.n	402224 <__ieee754_sqrt+0x70>
  40225a:	f1bc 0f00 	cmp.w	ip, #0
  40225e:	dbf2      	blt.n	402246 <__ieee754_sqrt+0x92>
  402260:	f10e 0801 	add.w	r8, lr, #1
  402264:	e7f0      	b.n	402248 <__ieee754_sqrt+0x94>
  402266:	4295      	cmp	r5, r2
  402268:	d8dc      	bhi.n	402224 <__ieee754_sqrt+0x70>
  40226a:	2d00      	cmp	r5, #0
  40226c:	eb05 0c01 	add.w	ip, r5, r1
  402270:	db44      	blt.n	4022fc <__ieee754_sqrt+0x148>
  402272:	4698      	mov	r8, r3
  402274:	2300      	movs	r3, #0
  402276:	e7ec      	b.n	402252 <__ieee754_sqrt+0x9e>
  402278:	4313      	orrs	r3, r2
  40227a:	d113      	bne.n	4022a4 <__ieee754_sqrt+0xf0>
  40227c:	0840      	lsrs	r0, r0, #1
  40227e:	1073      	asrs	r3, r6, #1
  402280:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  402284:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402288:	07f2      	lsls	r2, r6, #31
  40228a:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  40228e:	bf48      	it	mi
  402290:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  402294:	4649      	mov	r1, r9
  402296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40229a:	005b      	lsls	r3, r3, #1
  40229c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  4022a0:	0052      	lsls	r2, r2, #1
  4022a2:	e79d      	b.n	4021e0 <__ieee754_sqrt+0x2c>
  4022a4:	1c41      	adds	r1, r0, #1
  4022a6:	d02d      	beq.n	402304 <__ieee754_sqrt+0x150>
  4022a8:	3001      	adds	r0, #1
  4022aa:	e7e7      	b.n	40227c <__ieee754_sqrt+0xc8>
  4022ac:	4606      	mov	r6, r0
  4022ae:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  4022b2:	433e      	orrs	r6, r7
  4022b4:	d0ef      	beq.n	402296 <__ieee754_sqrt+0xe2>
  4022b6:	bb69      	cbnz	r1, 402314 <__ieee754_sqrt+0x160>
  4022b8:	460f      	mov	r7, r1
  4022ba:	0ad3      	lsrs	r3, r2, #11
  4022bc:	3f15      	subs	r7, #21
  4022be:	0552      	lsls	r2, r2, #21
  4022c0:	2b00      	cmp	r3, #0
  4022c2:	d0fa      	beq.n	4022ba <__ieee754_sqrt+0x106>
  4022c4:	02de      	lsls	r6, r3, #11
  4022c6:	d420      	bmi.n	40230a <__ieee754_sqrt+0x156>
  4022c8:	2400      	movs	r4, #0
  4022ca:	e000      	b.n	4022ce <__ieee754_sqrt+0x11a>
  4022cc:	4604      	mov	r4, r0
  4022ce:	005b      	lsls	r3, r3, #1
  4022d0:	02dd      	lsls	r5, r3, #11
  4022d2:	f104 0001 	add.w	r0, r4, #1
  4022d6:	d5f9      	bpl.n	4022cc <__ieee754_sqrt+0x118>
  4022d8:	f1c0 0120 	rsb	r1, r0, #32
  4022dc:	fa22 f101 	lsr.w	r1, r2, r1
  4022e0:	430b      	orrs	r3, r1
  4022e2:	1b3f      	subs	r7, r7, r4
  4022e4:	4082      	lsls	r2, r0
  4022e6:	e773      	b.n	4021d0 <__ieee754_sqrt+0x1c>
  4022e8:	4602      	mov	r2, r0
  4022ea:	460b      	mov	r3, r1
  4022ec:	f000 fafa 	bl	4028e4 <__aeabi_dmul>
  4022f0:	462a      	mov	r2, r5
  4022f2:	4623      	mov	r3, r4
  4022f4:	f000 f944 	bl	402580 <__adddf3>
  4022f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4022fc:	f1bc 0f00 	cmp.w	ip, #0
  402300:	daae      	bge.n	402260 <__ieee754_sqrt+0xac>
  402302:	e7b6      	b.n	402272 <__ieee754_sqrt+0xbe>
  402304:	3601      	adds	r6, #1
  402306:	4620      	mov	r0, r4
  402308:	e7b9      	b.n	40227e <__ieee754_sqrt+0xca>
  40230a:	2000      	movs	r0, #0
  40230c:	2120      	movs	r1, #32
  40230e:	f04f 34ff 	mov.w	r4, #4294967295
  402312:	e7e3      	b.n	4022dc <__ieee754_sqrt+0x128>
  402314:	4602      	mov	r2, r0
  402316:	460b      	mov	r3, r1
  402318:	f000 f930 	bl	40257c <__aeabi_dsub>
  40231c:	4602      	mov	r2, r0
  40231e:	460b      	mov	r3, r1
  402320:	f000 fc0a 	bl	402b38 <__aeabi_ddiv>
  402324:	e7b7      	b.n	402296 <__ieee754_sqrt+0xe2>
  402326:	bf00      	nop
  402328:	7ff00000 	.word	0x7ff00000

0040232c <fabs>:
  40232c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402330:	4770      	bx	lr
  402332:	bf00      	nop

00402334 <finite>:
  402334:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  402338:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
  40233c:	0fc0      	lsrs	r0, r0, #31
  40233e:	4770      	bx	lr

00402340 <matherr>:
  402340:	2000      	movs	r0, #0
  402342:	4770      	bx	lr

00402344 <nan>:
  402344:	2000      	movs	r0, #0
  402346:	4901      	ldr	r1, [pc, #4]	; (40234c <nan+0x8>)
  402348:	4770      	bx	lr
  40234a:	bf00      	nop
  40234c:	7ff80000 	.word	0x7ff80000

00402350 <rint>:
  402350:	b5f0      	push	{r4, r5, r6, r7, lr}
  402352:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
  402356:	f2ae 36ff 	subw	r6, lr, #1023	; 0x3ff
  40235a:	2e13      	cmp	r6, #19
  40235c:	b083      	sub	sp, #12
  40235e:	4602      	mov	r2, r0
  402360:	460b      	mov	r3, r1
  402362:	460c      	mov	r4, r1
  402364:	ea4f 75d1 	mov.w	r5, r1, lsr #31
  402368:	4607      	mov	r7, r0
  40236a:	dc2e      	bgt.n	4023ca <rint+0x7a>
  40236c:	2e00      	cmp	r6, #0
  40236e:	db49      	blt.n	402404 <rint+0xb4>
  402370:	493a      	ldr	r1, [pc, #232]	; (40245c <rint+0x10c>)
  402372:	4131      	asrs	r1, r6
  402374:	ea03 0001 	and.w	r0, r3, r1
  402378:	4310      	orrs	r0, r2
  40237a:	d02b      	beq.n	4023d4 <rint+0x84>
  40237c:	0849      	lsrs	r1, r1, #1
  40237e:	400b      	ands	r3, r1
  402380:	ea53 0702 	orrs.w	r7, r3, r2
  402384:	d00c      	beq.n	4023a0 <rint+0x50>
  402386:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  40238a:	2e13      	cmp	r6, #19
  40238c:	ea24 0101 	bic.w	r1, r4, r1
  402390:	fa43 f406 	asr.w	r4, r3, r6
  402394:	ea44 0401 	orr.w	r4, r4, r1
  402398:	bf0c      	ite	eq
  40239a:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
  40239e:	2700      	movne	r7, #0
  4023a0:	4b2f      	ldr	r3, [pc, #188]	; (402460 <rint+0x110>)
  4023a2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  4023a6:	4621      	mov	r1, r4
  4023a8:	e9d5 4500 	ldrd	r4, r5, [r5]
  4023ac:	4638      	mov	r0, r7
  4023ae:	4622      	mov	r2, r4
  4023b0:	462b      	mov	r3, r5
  4023b2:	f000 f8e5 	bl	402580 <__adddf3>
  4023b6:	e9cd 0100 	strd	r0, r1, [sp]
  4023ba:	4622      	mov	r2, r4
  4023bc:	462b      	mov	r3, r5
  4023be:	e9dd 0100 	ldrd	r0, r1, [sp]
  4023c2:	f000 f8db 	bl	40257c <__aeabi_dsub>
  4023c6:	b003      	add	sp, #12
  4023c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4023ca:	2e33      	cmp	r6, #51	; 0x33
  4023cc:	dd06      	ble.n	4023dc <rint+0x8c>
  4023ce:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  4023d2:	d040      	beq.n	402456 <rint+0x106>
  4023d4:	4610      	mov	r0, r2
  4023d6:	4619      	mov	r1, r3
  4023d8:	b003      	add	sp, #12
  4023da:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4023dc:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
  4023e0:	f04f 31ff 	mov.w	r1, #4294967295
  4023e4:	fa21 f10e 	lsr.w	r1, r1, lr
  4023e8:	4208      	tst	r0, r1
  4023ea:	d0f3      	beq.n	4023d4 <rint+0x84>
  4023ec:	0849      	lsrs	r1, r1, #1
  4023ee:	4208      	tst	r0, r1
  4023f0:	d0d6      	beq.n	4023a0 <rint+0x50>
  4023f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4023f6:	ea20 0101 	bic.w	r1, r0, r1
  4023fa:	fa43 fe0e 	asr.w	lr, r3, lr
  4023fe:	ea4e 0701 	orr.w	r7, lr, r1
  402402:	e7cd      	b.n	4023a0 <rint+0x50>
  402404:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402408:	4301      	orrs	r1, r0
  40240a:	d0e3      	beq.n	4023d4 <rint+0x84>
  40240c:	f3c3 0113 	ubfx	r1, r3, #0, #20
  402410:	4e13      	ldr	r6, [pc, #76]	; (402460 <rint+0x110>)
  402412:	4301      	orrs	r1, r0
  402414:	f1c1 0c00 	rsb	ip, r1, #0
  402418:	eb06 06c5 	add.w	r6, r6, r5, lsl #3
  40241c:	e9d6 6700 	ldrd	r6, r7, [r6]
  402420:	ea4c 0c01 	orr.w	ip, ip, r1
  402424:	ea4f 3c1c 	mov.w	ip, ip, lsr #12
  402428:	0c5c      	lsrs	r4, r3, #17
  40242a:	0464      	lsls	r4, r4, #17
  40242c:	f40c 2300 	and.w	r3, ip, #524288	; 0x80000
  402430:	ea43 0104 	orr.w	r1, r3, r4
  402434:	4632      	mov	r2, r6
  402436:	463b      	mov	r3, r7
  402438:	f000 f8a2 	bl	402580 <__adddf3>
  40243c:	e9cd 0100 	strd	r0, r1, [sp]
  402440:	4632      	mov	r2, r6
  402442:	463b      	mov	r3, r7
  402444:	e9dd 0100 	ldrd	r0, r1, [sp]
  402448:	f000 f898 	bl	40257c <__aeabi_dsub>
  40244c:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  402450:	ea44 71c5 	orr.w	r1, r4, r5, lsl #31
  402454:	e7c0      	b.n	4023d8 <rint+0x88>
  402456:	f000 f893 	bl	402580 <__adddf3>
  40245a:	e7bd      	b.n	4023d8 <rint+0x88>
  40245c:	000fffff 	.word	0x000fffff
  402460:	00403508 	.word	0x00403508
  402464:	00000000 	.word	0x00000000

00402468 <scalbn>:
  402468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40246a:	f3c1 560a 	ubfx	r6, r1, #20, #11
  40246e:	4604      	mov	r4, r0
  402470:	460d      	mov	r5, r1
  402472:	460b      	mov	r3, r1
  402474:	4617      	mov	r7, r2
  402476:	bb0e      	cbnz	r6, 4024bc <scalbn+0x54>
  402478:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40247c:	4303      	orrs	r3, r0
  40247e:	4686      	mov	lr, r0
  402480:	d025      	beq.n	4024ce <scalbn+0x66>
  402482:	2200      	movs	r2, #0
  402484:	4b34      	ldr	r3, [pc, #208]	; (402558 <scalbn+0xf0>)
  402486:	f000 fa2d 	bl	4028e4 <__aeabi_dmul>
  40248a:	4a34      	ldr	r2, [pc, #208]	; (40255c <scalbn+0xf4>)
  40248c:	4297      	cmp	r7, r2
  40248e:	4604      	mov	r4, r0
  402490:	460d      	mov	r5, r1
  402492:	460b      	mov	r3, r1
  402494:	db2a      	blt.n	4024ec <scalbn+0x84>
  402496:	f3c1 560a 	ubfx	r6, r1, #20, #11
  40249a:	3e36      	subs	r6, #54	; 0x36
  40249c:	443e      	add	r6, r7
  40249e:	f240 72fe 	movw	r2, #2046	; 0x7fe
  4024a2:	4296      	cmp	r6, r2
  4024a4:	dc28      	bgt.n	4024f8 <scalbn+0x90>
  4024a6:	2e00      	cmp	r6, #0
  4024a8:	dd12      	ble.n	4024d0 <scalbn+0x68>
  4024aa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  4024ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  4024b2:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  4024b6:	4620      	mov	r0, r4
  4024b8:	4629      	mov	r1, r5
  4024ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4024bc:	f240 72ff 	movw	r2, #2047	; 0x7ff
  4024c0:	4296      	cmp	r6, r2
  4024c2:	d1eb      	bne.n	40249c <scalbn+0x34>
  4024c4:	4602      	mov	r2, r0
  4024c6:	460b      	mov	r3, r1
  4024c8:	f000 f85a 	bl	402580 <__adddf3>
  4024cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4024ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4024d0:	f116 0f35 	cmn.w	r6, #53	; 0x35
  4024d4:	da1d      	bge.n	402512 <scalbn+0xaa>
  4024d6:	f24c 3350 	movw	r3, #50000	; 0xc350
  4024da:	429f      	cmp	r7, r3
  4024dc:	4622      	mov	r2, r4
  4024de:	462b      	mov	r3, r5
  4024e0:	dc25      	bgt.n	40252e <scalbn+0xc6>
  4024e2:	a119      	add	r1, pc, #100	; (adr r1, 402548 <scalbn+0xe0>)
  4024e4:	e9d1 0100 	ldrd	r0, r1, [r1]
  4024e8:	f000 f83c 	bl	402564 <copysign>
  4024ec:	a316      	add	r3, pc, #88	; (adr r3, 402548 <scalbn+0xe0>)
  4024ee:	e9d3 2300 	ldrd	r2, r3, [r3]
  4024f2:	f000 f9f7 	bl	4028e4 <__aeabi_dmul>
  4024f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4024f8:	4622      	mov	r2, r4
  4024fa:	462b      	mov	r3, r5
  4024fc:	a114      	add	r1, pc, #80	; (adr r1, 402550 <scalbn+0xe8>)
  4024fe:	e9d1 0100 	ldrd	r0, r1, [r1]
  402502:	f000 f82f 	bl	402564 <copysign>
  402506:	a312      	add	r3, pc, #72	; (adr r3, 402550 <scalbn+0xe8>)
  402508:	e9d3 2300 	ldrd	r2, r3, [r3]
  40250c:	f000 f9ea 	bl	4028e4 <__aeabi_dmul>
  402510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402512:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  402516:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40251a:	3636      	adds	r6, #54	; 0x36
  40251c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  402520:	4620      	mov	r0, r4
  402522:	4629      	mov	r1, r5
  402524:	2200      	movs	r2, #0
  402526:	4b0e      	ldr	r3, [pc, #56]	; (402560 <scalbn+0xf8>)
  402528:	f000 f9dc 	bl	4028e4 <__aeabi_dmul>
  40252c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40252e:	a108      	add	r1, pc, #32	; (adr r1, 402550 <scalbn+0xe8>)
  402530:	e9d1 0100 	ldrd	r0, r1, [r1]
  402534:	f000 f816 	bl	402564 <copysign>
  402538:	a305      	add	r3, pc, #20	; (adr r3, 402550 <scalbn+0xe8>)
  40253a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40253e:	f000 f9d1 	bl	4028e4 <__aeabi_dmul>
  402542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402544:	f3af 8000 	nop.w
  402548:	c2f8f359 	.word	0xc2f8f359
  40254c:	01a56e1f 	.word	0x01a56e1f
  402550:	8800759c 	.word	0x8800759c
  402554:	7e37e43c 	.word	0x7e37e43c
  402558:	43500000 	.word	0x43500000
  40255c:	ffff3cb0 	.word	0xffff3cb0
  402560:	3c900000 	.word	0x3c900000

00402564 <copysign>:
  402564:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  402568:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  40256c:	ea42 0103 	orr.w	r1, r2, r3
  402570:	4770      	bx	lr
  402572:	bf00      	nop

00402574 <__aeabi_drsub>:
  402574:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402578:	e002      	b.n	402580 <__adddf3>
  40257a:	bf00      	nop

0040257c <__aeabi_dsub>:
  40257c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402580 <__adddf3>:
  402580:	b530      	push	{r4, r5, lr}
  402582:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402586:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40258a:	ea94 0f05 	teq	r4, r5
  40258e:	bf08      	it	eq
  402590:	ea90 0f02 	teqeq	r0, r2
  402594:	bf1f      	itttt	ne
  402596:	ea54 0c00 	orrsne.w	ip, r4, r0
  40259a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40259e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4025a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4025a6:	f000 80e2 	beq.w	40276e <__adddf3+0x1ee>
  4025aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4025ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4025b2:	bfb8      	it	lt
  4025b4:	426d      	neglt	r5, r5
  4025b6:	dd0c      	ble.n	4025d2 <__adddf3+0x52>
  4025b8:	442c      	add	r4, r5
  4025ba:	ea80 0202 	eor.w	r2, r0, r2
  4025be:	ea81 0303 	eor.w	r3, r1, r3
  4025c2:	ea82 0000 	eor.w	r0, r2, r0
  4025c6:	ea83 0101 	eor.w	r1, r3, r1
  4025ca:	ea80 0202 	eor.w	r2, r0, r2
  4025ce:	ea81 0303 	eor.w	r3, r1, r3
  4025d2:	2d36      	cmp	r5, #54	; 0x36
  4025d4:	bf88      	it	hi
  4025d6:	bd30      	pophi	{r4, r5, pc}
  4025d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4025dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4025e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4025e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4025e8:	d002      	beq.n	4025f0 <__adddf3+0x70>
  4025ea:	4240      	negs	r0, r0
  4025ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4025f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4025f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4025f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4025fc:	d002      	beq.n	402604 <__adddf3+0x84>
  4025fe:	4252      	negs	r2, r2
  402600:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402604:	ea94 0f05 	teq	r4, r5
  402608:	f000 80a7 	beq.w	40275a <__adddf3+0x1da>
  40260c:	f1a4 0401 	sub.w	r4, r4, #1
  402610:	f1d5 0e20 	rsbs	lr, r5, #32
  402614:	db0d      	blt.n	402632 <__adddf3+0xb2>
  402616:	fa02 fc0e 	lsl.w	ip, r2, lr
  40261a:	fa22 f205 	lsr.w	r2, r2, r5
  40261e:	1880      	adds	r0, r0, r2
  402620:	f141 0100 	adc.w	r1, r1, #0
  402624:	fa03 f20e 	lsl.w	r2, r3, lr
  402628:	1880      	adds	r0, r0, r2
  40262a:	fa43 f305 	asr.w	r3, r3, r5
  40262e:	4159      	adcs	r1, r3
  402630:	e00e      	b.n	402650 <__adddf3+0xd0>
  402632:	f1a5 0520 	sub.w	r5, r5, #32
  402636:	f10e 0e20 	add.w	lr, lr, #32
  40263a:	2a01      	cmp	r2, #1
  40263c:	fa03 fc0e 	lsl.w	ip, r3, lr
  402640:	bf28      	it	cs
  402642:	f04c 0c02 	orrcs.w	ip, ip, #2
  402646:	fa43 f305 	asr.w	r3, r3, r5
  40264a:	18c0      	adds	r0, r0, r3
  40264c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402650:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402654:	d507      	bpl.n	402666 <__adddf3+0xe6>
  402656:	f04f 0e00 	mov.w	lr, #0
  40265a:	f1dc 0c00 	rsbs	ip, ip, #0
  40265e:	eb7e 0000 	sbcs.w	r0, lr, r0
  402662:	eb6e 0101 	sbc.w	r1, lr, r1
  402666:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40266a:	d31b      	bcc.n	4026a4 <__adddf3+0x124>
  40266c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402670:	d30c      	bcc.n	40268c <__adddf3+0x10c>
  402672:	0849      	lsrs	r1, r1, #1
  402674:	ea5f 0030 	movs.w	r0, r0, rrx
  402678:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40267c:	f104 0401 	add.w	r4, r4, #1
  402680:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402684:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402688:	f080 809a 	bcs.w	4027c0 <__adddf3+0x240>
  40268c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402690:	bf08      	it	eq
  402692:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402696:	f150 0000 	adcs.w	r0, r0, #0
  40269a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40269e:	ea41 0105 	orr.w	r1, r1, r5
  4026a2:	bd30      	pop	{r4, r5, pc}
  4026a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4026a8:	4140      	adcs	r0, r0
  4026aa:	eb41 0101 	adc.w	r1, r1, r1
  4026ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4026b2:	f1a4 0401 	sub.w	r4, r4, #1
  4026b6:	d1e9      	bne.n	40268c <__adddf3+0x10c>
  4026b8:	f091 0f00 	teq	r1, #0
  4026bc:	bf04      	itt	eq
  4026be:	4601      	moveq	r1, r0
  4026c0:	2000      	moveq	r0, #0
  4026c2:	fab1 f381 	clz	r3, r1
  4026c6:	bf08      	it	eq
  4026c8:	3320      	addeq	r3, #32
  4026ca:	f1a3 030b 	sub.w	r3, r3, #11
  4026ce:	f1b3 0220 	subs.w	r2, r3, #32
  4026d2:	da0c      	bge.n	4026ee <__adddf3+0x16e>
  4026d4:	320c      	adds	r2, #12
  4026d6:	dd08      	ble.n	4026ea <__adddf3+0x16a>
  4026d8:	f102 0c14 	add.w	ip, r2, #20
  4026dc:	f1c2 020c 	rsb	r2, r2, #12
  4026e0:	fa01 f00c 	lsl.w	r0, r1, ip
  4026e4:	fa21 f102 	lsr.w	r1, r1, r2
  4026e8:	e00c      	b.n	402704 <__adddf3+0x184>
  4026ea:	f102 0214 	add.w	r2, r2, #20
  4026ee:	bfd8      	it	le
  4026f0:	f1c2 0c20 	rsble	ip, r2, #32
  4026f4:	fa01 f102 	lsl.w	r1, r1, r2
  4026f8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4026fc:	bfdc      	itt	le
  4026fe:	ea41 010c 	orrle.w	r1, r1, ip
  402702:	4090      	lslle	r0, r2
  402704:	1ae4      	subs	r4, r4, r3
  402706:	bfa2      	ittt	ge
  402708:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40270c:	4329      	orrge	r1, r5
  40270e:	bd30      	popge	{r4, r5, pc}
  402710:	ea6f 0404 	mvn.w	r4, r4
  402714:	3c1f      	subs	r4, #31
  402716:	da1c      	bge.n	402752 <__adddf3+0x1d2>
  402718:	340c      	adds	r4, #12
  40271a:	dc0e      	bgt.n	40273a <__adddf3+0x1ba>
  40271c:	f104 0414 	add.w	r4, r4, #20
  402720:	f1c4 0220 	rsb	r2, r4, #32
  402724:	fa20 f004 	lsr.w	r0, r0, r4
  402728:	fa01 f302 	lsl.w	r3, r1, r2
  40272c:	ea40 0003 	orr.w	r0, r0, r3
  402730:	fa21 f304 	lsr.w	r3, r1, r4
  402734:	ea45 0103 	orr.w	r1, r5, r3
  402738:	bd30      	pop	{r4, r5, pc}
  40273a:	f1c4 040c 	rsb	r4, r4, #12
  40273e:	f1c4 0220 	rsb	r2, r4, #32
  402742:	fa20 f002 	lsr.w	r0, r0, r2
  402746:	fa01 f304 	lsl.w	r3, r1, r4
  40274a:	ea40 0003 	orr.w	r0, r0, r3
  40274e:	4629      	mov	r1, r5
  402750:	bd30      	pop	{r4, r5, pc}
  402752:	fa21 f004 	lsr.w	r0, r1, r4
  402756:	4629      	mov	r1, r5
  402758:	bd30      	pop	{r4, r5, pc}
  40275a:	f094 0f00 	teq	r4, #0
  40275e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402762:	bf06      	itte	eq
  402764:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402768:	3401      	addeq	r4, #1
  40276a:	3d01      	subne	r5, #1
  40276c:	e74e      	b.n	40260c <__adddf3+0x8c>
  40276e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402772:	bf18      	it	ne
  402774:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402778:	d029      	beq.n	4027ce <__adddf3+0x24e>
  40277a:	ea94 0f05 	teq	r4, r5
  40277e:	bf08      	it	eq
  402780:	ea90 0f02 	teqeq	r0, r2
  402784:	d005      	beq.n	402792 <__adddf3+0x212>
  402786:	ea54 0c00 	orrs.w	ip, r4, r0
  40278a:	bf04      	itt	eq
  40278c:	4619      	moveq	r1, r3
  40278e:	4610      	moveq	r0, r2
  402790:	bd30      	pop	{r4, r5, pc}
  402792:	ea91 0f03 	teq	r1, r3
  402796:	bf1e      	ittt	ne
  402798:	2100      	movne	r1, #0
  40279a:	2000      	movne	r0, #0
  40279c:	bd30      	popne	{r4, r5, pc}
  40279e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4027a2:	d105      	bne.n	4027b0 <__adddf3+0x230>
  4027a4:	0040      	lsls	r0, r0, #1
  4027a6:	4149      	adcs	r1, r1
  4027a8:	bf28      	it	cs
  4027aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4027ae:	bd30      	pop	{r4, r5, pc}
  4027b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4027b4:	bf3c      	itt	cc
  4027b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4027ba:	bd30      	popcc	{r4, r5, pc}
  4027bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4027c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4027c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4027c8:	f04f 0000 	mov.w	r0, #0
  4027cc:	bd30      	pop	{r4, r5, pc}
  4027ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4027d2:	bf1a      	itte	ne
  4027d4:	4619      	movne	r1, r3
  4027d6:	4610      	movne	r0, r2
  4027d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4027dc:	bf1c      	itt	ne
  4027de:	460b      	movne	r3, r1
  4027e0:	4602      	movne	r2, r0
  4027e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4027e6:	bf06      	itte	eq
  4027e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4027ec:	ea91 0f03 	teqeq	r1, r3
  4027f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4027f4:	bd30      	pop	{r4, r5, pc}
  4027f6:	bf00      	nop

004027f8 <__aeabi_ui2d>:
  4027f8:	f090 0f00 	teq	r0, #0
  4027fc:	bf04      	itt	eq
  4027fe:	2100      	moveq	r1, #0
  402800:	4770      	bxeq	lr
  402802:	b530      	push	{r4, r5, lr}
  402804:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402808:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40280c:	f04f 0500 	mov.w	r5, #0
  402810:	f04f 0100 	mov.w	r1, #0
  402814:	e750      	b.n	4026b8 <__adddf3+0x138>
  402816:	bf00      	nop

00402818 <__aeabi_i2d>:
  402818:	f090 0f00 	teq	r0, #0
  40281c:	bf04      	itt	eq
  40281e:	2100      	moveq	r1, #0
  402820:	4770      	bxeq	lr
  402822:	b530      	push	{r4, r5, lr}
  402824:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402828:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40282c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402830:	bf48      	it	mi
  402832:	4240      	negmi	r0, r0
  402834:	f04f 0100 	mov.w	r1, #0
  402838:	e73e      	b.n	4026b8 <__adddf3+0x138>
  40283a:	bf00      	nop

0040283c <__aeabi_f2d>:
  40283c:	0042      	lsls	r2, r0, #1
  40283e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402842:	ea4f 0131 	mov.w	r1, r1, rrx
  402846:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40284a:	bf1f      	itttt	ne
  40284c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402850:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402854:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402858:	4770      	bxne	lr
  40285a:	f092 0f00 	teq	r2, #0
  40285e:	bf14      	ite	ne
  402860:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402864:	4770      	bxeq	lr
  402866:	b530      	push	{r4, r5, lr}
  402868:	f44f 7460 	mov.w	r4, #896	; 0x380
  40286c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402870:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402874:	e720      	b.n	4026b8 <__adddf3+0x138>
  402876:	bf00      	nop

00402878 <__aeabi_ul2d>:
  402878:	ea50 0201 	orrs.w	r2, r0, r1
  40287c:	bf08      	it	eq
  40287e:	4770      	bxeq	lr
  402880:	b530      	push	{r4, r5, lr}
  402882:	f04f 0500 	mov.w	r5, #0
  402886:	e00a      	b.n	40289e <__aeabi_l2d+0x16>

00402888 <__aeabi_l2d>:
  402888:	ea50 0201 	orrs.w	r2, r0, r1
  40288c:	bf08      	it	eq
  40288e:	4770      	bxeq	lr
  402890:	b530      	push	{r4, r5, lr}
  402892:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402896:	d502      	bpl.n	40289e <__aeabi_l2d+0x16>
  402898:	4240      	negs	r0, r0
  40289a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40289e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4028a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4028a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4028aa:	f43f aedc 	beq.w	402666 <__adddf3+0xe6>
  4028ae:	f04f 0203 	mov.w	r2, #3
  4028b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4028b6:	bf18      	it	ne
  4028b8:	3203      	addne	r2, #3
  4028ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4028be:	bf18      	it	ne
  4028c0:	3203      	addne	r2, #3
  4028c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4028c6:	f1c2 0320 	rsb	r3, r2, #32
  4028ca:	fa00 fc03 	lsl.w	ip, r0, r3
  4028ce:	fa20 f002 	lsr.w	r0, r0, r2
  4028d2:	fa01 fe03 	lsl.w	lr, r1, r3
  4028d6:	ea40 000e 	orr.w	r0, r0, lr
  4028da:	fa21 f102 	lsr.w	r1, r1, r2
  4028de:	4414      	add	r4, r2
  4028e0:	e6c1      	b.n	402666 <__adddf3+0xe6>
  4028e2:	bf00      	nop

004028e4 <__aeabi_dmul>:
  4028e4:	b570      	push	{r4, r5, r6, lr}
  4028e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4028ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4028ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4028f2:	bf1d      	ittte	ne
  4028f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4028f8:	ea94 0f0c 	teqne	r4, ip
  4028fc:	ea95 0f0c 	teqne	r5, ip
  402900:	f000 f8de 	bleq	402ac0 <__aeabi_dmul+0x1dc>
  402904:	442c      	add	r4, r5
  402906:	ea81 0603 	eor.w	r6, r1, r3
  40290a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40290e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402912:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402916:	bf18      	it	ne
  402918:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40291c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402920:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402924:	d038      	beq.n	402998 <__aeabi_dmul+0xb4>
  402926:	fba0 ce02 	umull	ip, lr, r0, r2
  40292a:	f04f 0500 	mov.w	r5, #0
  40292e:	fbe1 e502 	umlal	lr, r5, r1, r2
  402932:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402936:	fbe0 e503 	umlal	lr, r5, r0, r3
  40293a:	f04f 0600 	mov.w	r6, #0
  40293e:	fbe1 5603 	umlal	r5, r6, r1, r3
  402942:	f09c 0f00 	teq	ip, #0
  402946:	bf18      	it	ne
  402948:	f04e 0e01 	orrne.w	lr, lr, #1
  40294c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402950:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402954:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402958:	d204      	bcs.n	402964 <__aeabi_dmul+0x80>
  40295a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40295e:	416d      	adcs	r5, r5
  402960:	eb46 0606 	adc.w	r6, r6, r6
  402964:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402968:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40296c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402970:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402974:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402978:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40297c:	bf88      	it	hi
  40297e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402982:	d81e      	bhi.n	4029c2 <__aeabi_dmul+0xde>
  402984:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402988:	bf08      	it	eq
  40298a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40298e:	f150 0000 	adcs.w	r0, r0, #0
  402992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402996:	bd70      	pop	{r4, r5, r6, pc}
  402998:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40299c:	ea46 0101 	orr.w	r1, r6, r1
  4029a0:	ea40 0002 	orr.w	r0, r0, r2
  4029a4:	ea81 0103 	eor.w	r1, r1, r3
  4029a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4029ac:	bfc2      	ittt	gt
  4029ae:	ebd4 050c 	rsbsgt	r5, r4, ip
  4029b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4029b6:	bd70      	popgt	{r4, r5, r6, pc}
  4029b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4029bc:	f04f 0e00 	mov.w	lr, #0
  4029c0:	3c01      	subs	r4, #1
  4029c2:	f300 80ab 	bgt.w	402b1c <__aeabi_dmul+0x238>
  4029c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4029ca:	bfde      	ittt	le
  4029cc:	2000      	movle	r0, #0
  4029ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4029d2:	bd70      	pople	{r4, r5, r6, pc}
  4029d4:	f1c4 0400 	rsb	r4, r4, #0
  4029d8:	3c20      	subs	r4, #32
  4029da:	da35      	bge.n	402a48 <__aeabi_dmul+0x164>
  4029dc:	340c      	adds	r4, #12
  4029de:	dc1b      	bgt.n	402a18 <__aeabi_dmul+0x134>
  4029e0:	f104 0414 	add.w	r4, r4, #20
  4029e4:	f1c4 0520 	rsb	r5, r4, #32
  4029e8:	fa00 f305 	lsl.w	r3, r0, r5
  4029ec:	fa20 f004 	lsr.w	r0, r0, r4
  4029f0:	fa01 f205 	lsl.w	r2, r1, r5
  4029f4:	ea40 0002 	orr.w	r0, r0, r2
  4029f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4029fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402a00:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402a04:	fa21 f604 	lsr.w	r6, r1, r4
  402a08:	eb42 0106 	adc.w	r1, r2, r6
  402a0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402a10:	bf08      	it	eq
  402a12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402a16:	bd70      	pop	{r4, r5, r6, pc}
  402a18:	f1c4 040c 	rsb	r4, r4, #12
  402a1c:	f1c4 0520 	rsb	r5, r4, #32
  402a20:	fa00 f304 	lsl.w	r3, r0, r4
  402a24:	fa20 f005 	lsr.w	r0, r0, r5
  402a28:	fa01 f204 	lsl.w	r2, r1, r4
  402a2c:	ea40 0002 	orr.w	r0, r0, r2
  402a30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402a34:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402a38:	f141 0100 	adc.w	r1, r1, #0
  402a3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402a40:	bf08      	it	eq
  402a42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402a46:	bd70      	pop	{r4, r5, r6, pc}
  402a48:	f1c4 0520 	rsb	r5, r4, #32
  402a4c:	fa00 f205 	lsl.w	r2, r0, r5
  402a50:	ea4e 0e02 	orr.w	lr, lr, r2
  402a54:	fa20 f304 	lsr.w	r3, r0, r4
  402a58:	fa01 f205 	lsl.w	r2, r1, r5
  402a5c:	ea43 0302 	orr.w	r3, r3, r2
  402a60:	fa21 f004 	lsr.w	r0, r1, r4
  402a64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402a68:	fa21 f204 	lsr.w	r2, r1, r4
  402a6c:	ea20 0002 	bic.w	r0, r0, r2
  402a70:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402a74:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402a78:	bf08      	it	eq
  402a7a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402a7e:	bd70      	pop	{r4, r5, r6, pc}
  402a80:	f094 0f00 	teq	r4, #0
  402a84:	d10f      	bne.n	402aa6 <__aeabi_dmul+0x1c2>
  402a86:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402a8a:	0040      	lsls	r0, r0, #1
  402a8c:	eb41 0101 	adc.w	r1, r1, r1
  402a90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402a94:	bf08      	it	eq
  402a96:	3c01      	subeq	r4, #1
  402a98:	d0f7      	beq.n	402a8a <__aeabi_dmul+0x1a6>
  402a9a:	ea41 0106 	orr.w	r1, r1, r6
  402a9e:	f095 0f00 	teq	r5, #0
  402aa2:	bf18      	it	ne
  402aa4:	4770      	bxne	lr
  402aa6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402aaa:	0052      	lsls	r2, r2, #1
  402aac:	eb43 0303 	adc.w	r3, r3, r3
  402ab0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402ab4:	bf08      	it	eq
  402ab6:	3d01      	subeq	r5, #1
  402ab8:	d0f7      	beq.n	402aaa <__aeabi_dmul+0x1c6>
  402aba:	ea43 0306 	orr.w	r3, r3, r6
  402abe:	4770      	bx	lr
  402ac0:	ea94 0f0c 	teq	r4, ip
  402ac4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402ac8:	bf18      	it	ne
  402aca:	ea95 0f0c 	teqne	r5, ip
  402ace:	d00c      	beq.n	402aea <__aeabi_dmul+0x206>
  402ad0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402ad4:	bf18      	it	ne
  402ad6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402ada:	d1d1      	bne.n	402a80 <__aeabi_dmul+0x19c>
  402adc:	ea81 0103 	eor.w	r1, r1, r3
  402ae0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402ae4:	f04f 0000 	mov.w	r0, #0
  402ae8:	bd70      	pop	{r4, r5, r6, pc}
  402aea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402aee:	bf06      	itte	eq
  402af0:	4610      	moveq	r0, r2
  402af2:	4619      	moveq	r1, r3
  402af4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402af8:	d019      	beq.n	402b2e <__aeabi_dmul+0x24a>
  402afa:	ea94 0f0c 	teq	r4, ip
  402afe:	d102      	bne.n	402b06 <__aeabi_dmul+0x222>
  402b00:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402b04:	d113      	bne.n	402b2e <__aeabi_dmul+0x24a>
  402b06:	ea95 0f0c 	teq	r5, ip
  402b0a:	d105      	bne.n	402b18 <__aeabi_dmul+0x234>
  402b0c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402b10:	bf1c      	itt	ne
  402b12:	4610      	movne	r0, r2
  402b14:	4619      	movne	r1, r3
  402b16:	d10a      	bne.n	402b2e <__aeabi_dmul+0x24a>
  402b18:	ea81 0103 	eor.w	r1, r1, r3
  402b1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402b20:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402b24:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402b28:	f04f 0000 	mov.w	r0, #0
  402b2c:	bd70      	pop	{r4, r5, r6, pc}
  402b2e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402b32:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402b36:	bd70      	pop	{r4, r5, r6, pc}

00402b38 <__aeabi_ddiv>:
  402b38:	b570      	push	{r4, r5, r6, lr}
  402b3a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402b3e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402b42:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402b46:	bf1d      	ittte	ne
  402b48:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402b4c:	ea94 0f0c 	teqne	r4, ip
  402b50:	ea95 0f0c 	teqne	r5, ip
  402b54:	f000 f8a7 	bleq	402ca6 <__aeabi_ddiv+0x16e>
  402b58:	eba4 0405 	sub.w	r4, r4, r5
  402b5c:	ea81 0e03 	eor.w	lr, r1, r3
  402b60:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402b64:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402b68:	f000 8088 	beq.w	402c7c <__aeabi_ddiv+0x144>
  402b6c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402b70:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402b74:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402b78:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402b7c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402b80:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402b84:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402b88:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402b8c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402b90:	429d      	cmp	r5, r3
  402b92:	bf08      	it	eq
  402b94:	4296      	cmpeq	r6, r2
  402b96:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402b9a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402b9e:	d202      	bcs.n	402ba6 <__aeabi_ddiv+0x6e>
  402ba0:	085b      	lsrs	r3, r3, #1
  402ba2:	ea4f 0232 	mov.w	r2, r2, rrx
  402ba6:	1ab6      	subs	r6, r6, r2
  402ba8:	eb65 0503 	sbc.w	r5, r5, r3
  402bac:	085b      	lsrs	r3, r3, #1
  402bae:	ea4f 0232 	mov.w	r2, r2, rrx
  402bb2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402bb6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402bba:	ebb6 0e02 	subs.w	lr, r6, r2
  402bbe:	eb75 0e03 	sbcs.w	lr, r5, r3
  402bc2:	bf22      	ittt	cs
  402bc4:	1ab6      	subcs	r6, r6, r2
  402bc6:	4675      	movcs	r5, lr
  402bc8:	ea40 000c 	orrcs.w	r0, r0, ip
  402bcc:	085b      	lsrs	r3, r3, #1
  402bce:	ea4f 0232 	mov.w	r2, r2, rrx
  402bd2:	ebb6 0e02 	subs.w	lr, r6, r2
  402bd6:	eb75 0e03 	sbcs.w	lr, r5, r3
  402bda:	bf22      	ittt	cs
  402bdc:	1ab6      	subcs	r6, r6, r2
  402bde:	4675      	movcs	r5, lr
  402be0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402be4:	085b      	lsrs	r3, r3, #1
  402be6:	ea4f 0232 	mov.w	r2, r2, rrx
  402bea:	ebb6 0e02 	subs.w	lr, r6, r2
  402bee:	eb75 0e03 	sbcs.w	lr, r5, r3
  402bf2:	bf22      	ittt	cs
  402bf4:	1ab6      	subcs	r6, r6, r2
  402bf6:	4675      	movcs	r5, lr
  402bf8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402bfc:	085b      	lsrs	r3, r3, #1
  402bfe:	ea4f 0232 	mov.w	r2, r2, rrx
  402c02:	ebb6 0e02 	subs.w	lr, r6, r2
  402c06:	eb75 0e03 	sbcs.w	lr, r5, r3
  402c0a:	bf22      	ittt	cs
  402c0c:	1ab6      	subcs	r6, r6, r2
  402c0e:	4675      	movcs	r5, lr
  402c10:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402c14:	ea55 0e06 	orrs.w	lr, r5, r6
  402c18:	d018      	beq.n	402c4c <__aeabi_ddiv+0x114>
  402c1a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402c1e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402c22:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402c26:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402c2a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402c2e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402c32:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402c36:	d1c0      	bne.n	402bba <__aeabi_ddiv+0x82>
  402c38:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402c3c:	d10b      	bne.n	402c56 <__aeabi_ddiv+0x11e>
  402c3e:	ea41 0100 	orr.w	r1, r1, r0
  402c42:	f04f 0000 	mov.w	r0, #0
  402c46:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402c4a:	e7b6      	b.n	402bba <__aeabi_ddiv+0x82>
  402c4c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402c50:	bf04      	itt	eq
  402c52:	4301      	orreq	r1, r0
  402c54:	2000      	moveq	r0, #0
  402c56:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402c5a:	bf88      	it	hi
  402c5c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402c60:	f63f aeaf 	bhi.w	4029c2 <__aeabi_dmul+0xde>
  402c64:	ebb5 0c03 	subs.w	ip, r5, r3
  402c68:	bf04      	itt	eq
  402c6a:	ebb6 0c02 	subseq.w	ip, r6, r2
  402c6e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402c72:	f150 0000 	adcs.w	r0, r0, #0
  402c76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402c7a:	bd70      	pop	{r4, r5, r6, pc}
  402c7c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402c80:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402c84:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402c88:	bfc2      	ittt	gt
  402c8a:	ebd4 050c 	rsbsgt	r5, r4, ip
  402c8e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402c92:	bd70      	popgt	{r4, r5, r6, pc}
  402c94:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402c98:	f04f 0e00 	mov.w	lr, #0
  402c9c:	3c01      	subs	r4, #1
  402c9e:	e690      	b.n	4029c2 <__aeabi_dmul+0xde>
  402ca0:	ea45 0e06 	orr.w	lr, r5, r6
  402ca4:	e68d      	b.n	4029c2 <__aeabi_dmul+0xde>
  402ca6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402caa:	ea94 0f0c 	teq	r4, ip
  402cae:	bf08      	it	eq
  402cb0:	ea95 0f0c 	teqeq	r5, ip
  402cb4:	f43f af3b 	beq.w	402b2e <__aeabi_dmul+0x24a>
  402cb8:	ea94 0f0c 	teq	r4, ip
  402cbc:	d10a      	bne.n	402cd4 <__aeabi_ddiv+0x19c>
  402cbe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402cc2:	f47f af34 	bne.w	402b2e <__aeabi_dmul+0x24a>
  402cc6:	ea95 0f0c 	teq	r5, ip
  402cca:	f47f af25 	bne.w	402b18 <__aeabi_dmul+0x234>
  402cce:	4610      	mov	r0, r2
  402cd0:	4619      	mov	r1, r3
  402cd2:	e72c      	b.n	402b2e <__aeabi_dmul+0x24a>
  402cd4:	ea95 0f0c 	teq	r5, ip
  402cd8:	d106      	bne.n	402ce8 <__aeabi_ddiv+0x1b0>
  402cda:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402cde:	f43f aefd 	beq.w	402adc <__aeabi_dmul+0x1f8>
  402ce2:	4610      	mov	r0, r2
  402ce4:	4619      	mov	r1, r3
  402ce6:	e722      	b.n	402b2e <__aeabi_dmul+0x24a>
  402ce8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402cec:	bf18      	it	ne
  402cee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402cf2:	f47f aec5 	bne.w	402a80 <__aeabi_dmul+0x19c>
  402cf6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402cfa:	f47f af0d 	bne.w	402b18 <__aeabi_dmul+0x234>
  402cfe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402d02:	f47f aeeb 	bne.w	402adc <__aeabi_dmul+0x1f8>
  402d06:	e712      	b.n	402b2e <__aeabi_dmul+0x24a>

00402d08 <__gedf2>:
  402d08:	f04f 3cff 	mov.w	ip, #4294967295
  402d0c:	e006      	b.n	402d1c <__cmpdf2+0x4>
  402d0e:	bf00      	nop

00402d10 <__ledf2>:
  402d10:	f04f 0c01 	mov.w	ip, #1
  402d14:	e002      	b.n	402d1c <__cmpdf2+0x4>
  402d16:	bf00      	nop

00402d18 <__cmpdf2>:
  402d18:	f04f 0c01 	mov.w	ip, #1
  402d1c:	f84d cd04 	str.w	ip, [sp, #-4]!
  402d20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402d24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402d28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402d2c:	bf18      	it	ne
  402d2e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402d32:	d01b      	beq.n	402d6c <__cmpdf2+0x54>
  402d34:	b001      	add	sp, #4
  402d36:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402d3a:	bf0c      	ite	eq
  402d3c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402d40:	ea91 0f03 	teqne	r1, r3
  402d44:	bf02      	ittt	eq
  402d46:	ea90 0f02 	teqeq	r0, r2
  402d4a:	2000      	moveq	r0, #0
  402d4c:	4770      	bxeq	lr
  402d4e:	f110 0f00 	cmn.w	r0, #0
  402d52:	ea91 0f03 	teq	r1, r3
  402d56:	bf58      	it	pl
  402d58:	4299      	cmppl	r1, r3
  402d5a:	bf08      	it	eq
  402d5c:	4290      	cmpeq	r0, r2
  402d5e:	bf2c      	ite	cs
  402d60:	17d8      	asrcs	r0, r3, #31
  402d62:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402d66:	f040 0001 	orr.w	r0, r0, #1
  402d6a:	4770      	bx	lr
  402d6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402d70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402d74:	d102      	bne.n	402d7c <__cmpdf2+0x64>
  402d76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402d7a:	d107      	bne.n	402d8c <__cmpdf2+0x74>
  402d7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402d80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402d84:	d1d6      	bne.n	402d34 <__cmpdf2+0x1c>
  402d86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402d8a:	d0d3      	beq.n	402d34 <__cmpdf2+0x1c>
  402d8c:	f85d 0b04 	ldr.w	r0, [sp], #4
  402d90:	4770      	bx	lr
  402d92:	bf00      	nop

00402d94 <__aeabi_cdrcmple>:
  402d94:	4684      	mov	ip, r0
  402d96:	4610      	mov	r0, r2
  402d98:	4662      	mov	r2, ip
  402d9a:	468c      	mov	ip, r1
  402d9c:	4619      	mov	r1, r3
  402d9e:	4663      	mov	r3, ip
  402da0:	e000      	b.n	402da4 <__aeabi_cdcmpeq>
  402da2:	bf00      	nop

00402da4 <__aeabi_cdcmpeq>:
  402da4:	b501      	push	{r0, lr}
  402da6:	f7ff ffb7 	bl	402d18 <__cmpdf2>
  402daa:	2800      	cmp	r0, #0
  402dac:	bf48      	it	mi
  402dae:	f110 0f00 	cmnmi.w	r0, #0
  402db2:	bd01      	pop	{r0, pc}

00402db4 <__aeabi_dcmpeq>:
  402db4:	f84d ed08 	str.w	lr, [sp, #-8]!
  402db8:	f7ff fff4 	bl	402da4 <__aeabi_cdcmpeq>
  402dbc:	bf0c      	ite	eq
  402dbe:	2001      	moveq	r0, #1
  402dc0:	2000      	movne	r0, #0
  402dc2:	f85d fb08 	ldr.w	pc, [sp], #8
  402dc6:	bf00      	nop

00402dc8 <__aeabi_dcmplt>:
  402dc8:	f84d ed08 	str.w	lr, [sp, #-8]!
  402dcc:	f7ff ffea 	bl	402da4 <__aeabi_cdcmpeq>
  402dd0:	bf34      	ite	cc
  402dd2:	2001      	movcc	r0, #1
  402dd4:	2000      	movcs	r0, #0
  402dd6:	f85d fb08 	ldr.w	pc, [sp], #8
  402dda:	bf00      	nop

00402ddc <__aeabi_dcmple>:
  402ddc:	f84d ed08 	str.w	lr, [sp, #-8]!
  402de0:	f7ff ffe0 	bl	402da4 <__aeabi_cdcmpeq>
  402de4:	bf94      	ite	ls
  402de6:	2001      	movls	r0, #1
  402de8:	2000      	movhi	r0, #0
  402dea:	f85d fb08 	ldr.w	pc, [sp], #8
  402dee:	bf00      	nop

00402df0 <__aeabi_dcmpge>:
  402df0:	f84d ed08 	str.w	lr, [sp, #-8]!
  402df4:	f7ff ffce 	bl	402d94 <__aeabi_cdrcmple>
  402df8:	bf94      	ite	ls
  402dfa:	2001      	movls	r0, #1
  402dfc:	2000      	movhi	r0, #0
  402dfe:	f85d fb08 	ldr.w	pc, [sp], #8
  402e02:	bf00      	nop

00402e04 <__aeabi_dcmpgt>:
  402e04:	f84d ed08 	str.w	lr, [sp, #-8]!
  402e08:	f7ff ffc4 	bl	402d94 <__aeabi_cdrcmple>
  402e0c:	bf34      	ite	cc
  402e0e:	2001      	movcc	r0, #1
  402e10:	2000      	movcs	r0, #0
  402e12:	f85d fb08 	ldr.w	pc, [sp], #8
  402e16:	bf00      	nop

00402e18 <__aeabi_dcmpun>:
  402e18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402e1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402e20:	d102      	bne.n	402e28 <__aeabi_dcmpun+0x10>
  402e22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402e26:	d10a      	bne.n	402e3e <__aeabi_dcmpun+0x26>
  402e28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402e2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402e30:	d102      	bne.n	402e38 <__aeabi_dcmpun+0x20>
  402e32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402e36:	d102      	bne.n	402e3e <__aeabi_dcmpun+0x26>
  402e38:	f04f 0000 	mov.w	r0, #0
  402e3c:	4770      	bx	lr
  402e3e:	f04f 0001 	mov.w	r0, #1
  402e42:	4770      	bx	lr

00402e44 <__aeabi_d2uiz>:
  402e44:	004a      	lsls	r2, r1, #1
  402e46:	d211      	bcs.n	402e6c <__aeabi_d2uiz+0x28>
  402e48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402e4c:	d211      	bcs.n	402e72 <__aeabi_d2uiz+0x2e>
  402e4e:	d50d      	bpl.n	402e6c <__aeabi_d2uiz+0x28>
  402e50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402e54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402e58:	d40e      	bmi.n	402e78 <__aeabi_d2uiz+0x34>
  402e5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402e5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402e62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402e66:	fa23 f002 	lsr.w	r0, r3, r2
  402e6a:	4770      	bx	lr
  402e6c:	f04f 0000 	mov.w	r0, #0
  402e70:	4770      	bx	lr
  402e72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402e76:	d102      	bne.n	402e7e <__aeabi_d2uiz+0x3a>
  402e78:	f04f 30ff 	mov.w	r0, #4294967295
  402e7c:	4770      	bx	lr
  402e7e:	f04f 0000 	mov.w	r0, #0
  402e82:	4770      	bx	lr

00402e84 <__aeabi_frsub>:
  402e84:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402e88:	e002      	b.n	402e90 <__addsf3>
  402e8a:	bf00      	nop

00402e8c <__aeabi_fsub>:
  402e8c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402e90 <__addsf3>:
  402e90:	0042      	lsls	r2, r0, #1
  402e92:	bf1f      	itttt	ne
  402e94:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402e98:	ea92 0f03 	teqne	r2, r3
  402e9c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402ea0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402ea4:	d06a      	beq.n	402f7c <__addsf3+0xec>
  402ea6:	ea4f 6212 	mov.w	r2, r2, lsr #24
  402eaa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402eae:	bfc1      	itttt	gt
  402eb0:	18d2      	addgt	r2, r2, r3
  402eb2:	4041      	eorgt	r1, r0
  402eb4:	4048      	eorgt	r0, r1
  402eb6:	4041      	eorgt	r1, r0
  402eb8:	bfb8      	it	lt
  402eba:	425b      	neglt	r3, r3
  402ebc:	2b19      	cmp	r3, #25
  402ebe:	bf88      	it	hi
  402ec0:	4770      	bxhi	lr
  402ec2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402ec6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402eca:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402ece:	bf18      	it	ne
  402ed0:	4240      	negne	r0, r0
  402ed2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402ed6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  402eda:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402ede:	bf18      	it	ne
  402ee0:	4249      	negne	r1, r1
  402ee2:	ea92 0f03 	teq	r2, r3
  402ee6:	d03f      	beq.n	402f68 <__addsf3+0xd8>
  402ee8:	f1a2 0201 	sub.w	r2, r2, #1
  402eec:	fa41 fc03 	asr.w	ip, r1, r3
  402ef0:	eb10 000c 	adds.w	r0, r0, ip
  402ef4:	f1c3 0320 	rsb	r3, r3, #32
  402ef8:	fa01 f103 	lsl.w	r1, r1, r3
  402efc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402f00:	d502      	bpl.n	402f08 <__addsf3+0x78>
  402f02:	4249      	negs	r1, r1
  402f04:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  402f08:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  402f0c:	d313      	bcc.n	402f36 <__addsf3+0xa6>
  402f0e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  402f12:	d306      	bcc.n	402f22 <__addsf3+0x92>
  402f14:	0840      	lsrs	r0, r0, #1
  402f16:	ea4f 0131 	mov.w	r1, r1, rrx
  402f1a:	f102 0201 	add.w	r2, r2, #1
  402f1e:	2afe      	cmp	r2, #254	; 0xfe
  402f20:	d251      	bcs.n	402fc6 <__addsf3+0x136>
  402f22:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  402f26:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402f2a:	bf08      	it	eq
  402f2c:	f020 0001 	biceq.w	r0, r0, #1
  402f30:	ea40 0003 	orr.w	r0, r0, r3
  402f34:	4770      	bx	lr
  402f36:	0049      	lsls	r1, r1, #1
  402f38:	eb40 0000 	adc.w	r0, r0, r0
  402f3c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  402f40:	f1a2 0201 	sub.w	r2, r2, #1
  402f44:	d1ed      	bne.n	402f22 <__addsf3+0x92>
  402f46:	fab0 fc80 	clz	ip, r0
  402f4a:	f1ac 0c08 	sub.w	ip, ip, #8
  402f4e:	ebb2 020c 	subs.w	r2, r2, ip
  402f52:	fa00 f00c 	lsl.w	r0, r0, ip
  402f56:	bfaa      	itet	ge
  402f58:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402f5c:	4252      	neglt	r2, r2
  402f5e:	4318      	orrge	r0, r3
  402f60:	bfbc      	itt	lt
  402f62:	40d0      	lsrlt	r0, r2
  402f64:	4318      	orrlt	r0, r3
  402f66:	4770      	bx	lr
  402f68:	f092 0f00 	teq	r2, #0
  402f6c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402f70:	bf06      	itte	eq
  402f72:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402f76:	3201      	addeq	r2, #1
  402f78:	3b01      	subne	r3, #1
  402f7a:	e7b5      	b.n	402ee8 <__addsf3+0x58>
  402f7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402f80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402f84:	bf18      	it	ne
  402f86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402f8a:	d021      	beq.n	402fd0 <__addsf3+0x140>
  402f8c:	ea92 0f03 	teq	r2, r3
  402f90:	d004      	beq.n	402f9c <__addsf3+0x10c>
  402f92:	f092 0f00 	teq	r2, #0
  402f96:	bf08      	it	eq
  402f98:	4608      	moveq	r0, r1
  402f9a:	4770      	bx	lr
  402f9c:	ea90 0f01 	teq	r0, r1
  402fa0:	bf1c      	itt	ne
  402fa2:	2000      	movne	r0, #0
  402fa4:	4770      	bxne	lr
  402fa6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402faa:	d104      	bne.n	402fb6 <__addsf3+0x126>
  402fac:	0040      	lsls	r0, r0, #1
  402fae:	bf28      	it	cs
  402fb0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402fb4:	4770      	bx	lr
  402fb6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402fba:	bf3c      	itt	cc
  402fbc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402fc0:	4770      	bxcc	lr
  402fc2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402fc6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  402fca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402fce:	4770      	bx	lr
  402fd0:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402fd4:	bf16      	itet	ne
  402fd6:	4608      	movne	r0, r1
  402fd8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402fdc:	4601      	movne	r1, r0
  402fde:	0242      	lsls	r2, r0, #9
  402fe0:	bf06      	itte	eq
  402fe2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  402fe6:	ea90 0f01 	teqeq	r0, r1
  402fea:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  402fee:	4770      	bx	lr

00402ff0 <__aeabi_ui2f>:
  402ff0:	f04f 0300 	mov.w	r3, #0
  402ff4:	e004      	b.n	403000 <__aeabi_i2f+0x8>
  402ff6:	bf00      	nop

00402ff8 <__aeabi_i2f>:
  402ff8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402ffc:	bf48      	it	mi
  402ffe:	4240      	negmi	r0, r0
  403000:	ea5f 0c00 	movs.w	ip, r0
  403004:	bf08      	it	eq
  403006:	4770      	bxeq	lr
  403008:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40300c:	4601      	mov	r1, r0
  40300e:	f04f 0000 	mov.w	r0, #0
  403012:	e01c      	b.n	40304e <__aeabi_l2f+0x2a>

00403014 <__aeabi_ul2f>:
  403014:	ea50 0201 	orrs.w	r2, r0, r1
  403018:	bf08      	it	eq
  40301a:	4770      	bxeq	lr
  40301c:	f04f 0300 	mov.w	r3, #0
  403020:	e00a      	b.n	403038 <__aeabi_l2f+0x14>
  403022:	bf00      	nop

00403024 <__aeabi_l2f>:
  403024:	ea50 0201 	orrs.w	r2, r0, r1
  403028:	bf08      	it	eq
  40302a:	4770      	bxeq	lr
  40302c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  403030:	d502      	bpl.n	403038 <__aeabi_l2f+0x14>
  403032:	4240      	negs	r0, r0
  403034:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403038:	ea5f 0c01 	movs.w	ip, r1
  40303c:	bf02      	ittt	eq
  40303e:	4684      	moveq	ip, r0
  403040:	4601      	moveq	r1, r0
  403042:	2000      	moveq	r0, #0
  403044:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  403048:	bf08      	it	eq
  40304a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40304e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  403052:	fabc f28c 	clz	r2, ip
  403056:	3a08      	subs	r2, #8
  403058:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40305c:	db10      	blt.n	403080 <__aeabi_l2f+0x5c>
  40305e:	fa01 fc02 	lsl.w	ip, r1, r2
  403062:	4463      	add	r3, ip
  403064:	fa00 fc02 	lsl.w	ip, r0, r2
  403068:	f1c2 0220 	rsb	r2, r2, #32
  40306c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403070:	fa20 f202 	lsr.w	r2, r0, r2
  403074:	eb43 0002 	adc.w	r0, r3, r2
  403078:	bf08      	it	eq
  40307a:	f020 0001 	biceq.w	r0, r0, #1
  40307e:	4770      	bx	lr
  403080:	f102 0220 	add.w	r2, r2, #32
  403084:	fa01 fc02 	lsl.w	ip, r1, r2
  403088:	f1c2 0220 	rsb	r2, r2, #32
  40308c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  403090:	fa21 f202 	lsr.w	r2, r1, r2
  403094:	eb43 0002 	adc.w	r0, r3, r2
  403098:	bf08      	it	eq
  40309a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40309e:	4770      	bx	lr

004030a0 <__aeabi_fmul>:
  4030a0:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4030a4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4030a8:	bf1e      	ittt	ne
  4030aa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4030ae:	ea92 0f0c 	teqne	r2, ip
  4030b2:	ea93 0f0c 	teqne	r3, ip
  4030b6:	d06f      	beq.n	403198 <__aeabi_fmul+0xf8>
  4030b8:	441a      	add	r2, r3
  4030ba:	ea80 0c01 	eor.w	ip, r0, r1
  4030be:	0240      	lsls	r0, r0, #9
  4030c0:	bf18      	it	ne
  4030c2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4030c6:	d01e      	beq.n	403106 <__aeabi_fmul+0x66>
  4030c8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4030cc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4030d0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4030d4:	fba0 3101 	umull	r3, r1, r0, r1
  4030d8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4030dc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4030e0:	bf3e      	ittt	cc
  4030e2:	0049      	lslcc	r1, r1, #1
  4030e4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4030e8:	005b      	lslcc	r3, r3, #1
  4030ea:	ea40 0001 	orr.w	r0, r0, r1
  4030ee:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  4030f2:	2afd      	cmp	r2, #253	; 0xfd
  4030f4:	d81d      	bhi.n	403132 <__aeabi_fmul+0x92>
  4030f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  4030fa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4030fe:	bf08      	it	eq
  403100:	f020 0001 	biceq.w	r0, r0, #1
  403104:	4770      	bx	lr
  403106:	f090 0f00 	teq	r0, #0
  40310a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40310e:	bf08      	it	eq
  403110:	0249      	lsleq	r1, r1, #9
  403112:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  403116:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40311a:	3a7f      	subs	r2, #127	; 0x7f
  40311c:	bfc2      	ittt	gt
  40311e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  403122:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  403126:	4770      	bxgt	lr
  403128:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40312c:	f04f 0300 	mov.w	r3, #0
  403130:	3a01      	subs	r2, #1
  403132:	dc5d      	bgt.n	4031f0 <__aeabi_fmul+0x150>
  403134:	f112 0f19 	cmn.w	r2, #25
  403138:	bfdc      	itt	le
  40313a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40313e:	4770      	bxle	lr
  403140:	f1c2 0200 	rsb	r2, r2, #0
  403144:	0041      	lsls	r1, r0, #1
  403146:	fa21 f102 	lsr.w	r1, r1, r2
  40314a:	f1c2 0220 	rsb	r2, r2, #32
  40314e:	fa00 fc02 	lsl.w	ip, r0, r2
  403152:	ea5f 0031 	movs.w	r0, r1, rrx
  403156:	f140 0000 	adc.w	r0, r0, #0
  40315a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40315e:	bf08      	it	eq
  403160:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  403164:	4770      	bx	lr
  403166:	f092 0f00 	teq	r2, #0
  40316a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40316e:	bf02      	ittt	eq
  403170:	0040      	lsleq	r0, r0, #1
  403172:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  403176:	3a01      	subeq	r2, #1
  403178:	d0f9      	beq.n	40316e <__aeabi_fmul+0xce>
  40317a:	ea40 000c 	orr.w	r0, r0, ip
  40317e:	f093 0f00 	teq	r3, #0
  403182:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  403186:	bf02      	ittt	eq
  403188:	0049      	lsleq	r1, r1, #1
  40318a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40318e:	3b01      	subeq	r3, #1
  403190:	d0f9      	beq.n	403186 <__aeabi_fmul+0xe6>
  403192:	ea41 010c 	orr.w	r1, r1, ip
  403196:	e78f      	b.n	4030b8 <__aeabi_fmul+0x18>
  403198:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40319c:	ea92 0f0c 	teq	r2, ip
  4031a0:	bf18      	it	ne
  4031a2:	ea93 0f0c 	teqne	r3, ip
  4031a6:	d00a      	beq.n	4031be <__aeabi_fmul+0x11e>
  4031a8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4031ac:	bf18      	it	ne
  4031ae:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4031b2:	d1d8      	bne.n	403166 <__aeabi_fmul+0xc6>
  4031b4:	ea80 0001 	eor.w	r0, r0, r1
  4031b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4031bc:	4770      	bx	lr
  4031be:	f090 0f00 	teq	r0, #0
  4031c2:	bf17      	itett	ne
  4031c4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  4031c8:	4608      	moveq	r0, r1
  4031ca:	f091 0f00 	teqne	r1, #0
  4031ce:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  4031d2:	d014      	beq.n	4031fe <__aeabi_fmul+0x15e>
  4031d4:	ea92 0f0c 	teq	r2, ip
  4031d8:	d101      	bne.n	4031de <__aeabi_fmul+0x13e>
  4031da:	0242      	lsls	r2, r0, #9
  4031dc:	d10f      	bne.n	4031fe <__aeabi_fmul+0x15e>
  4031de:	ea93 0f0c 	teq	r3, ip
  4031e2:	d103      	bne.n	4031ec <__aeabi_fmul+0x14c>
  4031e4:	024b      	lsls	r3, r1, #9
  4031e6:	bf18      	it	ne
  4031e8:	4608      	movne	r0, r1
  4031ea:	d108      	bne.n	4031fe <__aeabi_fmul+0x15e>
  4031ec:	ea80 0001 	eor.w	r0, r0, r1
  4031f0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4031f4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4031f8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4031fc:	4770      	bx	lr
  4031fe:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403202:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  403206:	4770      	bx	lr

00403208 <__aeabi_fdiv>:
  403208:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40320c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403210:	bf1e      	ittt	ne
  403212:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  403216:	ea92 0f0c 	teqne	r2, ip
  40321a:	ea93 0f0c 	teqne	r3, ip
  40321e:	d069      	beq.n	4032f4 <__aeabi_fdiv+0xec>
  403220:	eba2 0203 	sub.w	r2, r2, r3
  403224:	ea80 0c01 	eor.w	ip, r0, r1
  403228:	0249      	lsls	r1, r1, #9
  40322a:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40322e:	d037      	beq.n	4032a0 <__aeabi_fdiv+0x98>
  403230:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403234:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  403238:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40323c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  403240:	428b      	cmp	r3, r1
  403242:	bf38      	it	cc
  403244:	005b      	lslcc	r3, r3, #1
  403246:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40324a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40324e:	428b      	cmp	r3, r1
  403250:	bf24      	itt	cs
  403252:	1a5b      	subcs	r3, r3, r1
  403254:	ea40 000c 	orrcs.w	r0, r0, ip
  403258:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40325c:	bf24      	itt	cs
  40325e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  403262:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403266:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40326a:	bf24      	itt	cs
  40326c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  403270:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403274:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  403278:	bf24      	itt	cs
  40327a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40327e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403282:	011b      	lsls	r3, r3, #4
  403284:	bf18      	it	ne
  403286:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40328a:	d1e0      	bne.n	40324e <__aeabi_fdiv+0x46>
  40328c:	2afd      	cmp	r2, #253	; 0xfd
  40328e:	f63f af50 	bhi.w	403132 <__aeabi_fmul+0x92>
  403292:	428b      	cmp	r3, r1
  403294:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403298:	bf08      	it	eq
  40329a:	f020 0001 	biceq.w	r0, r0, #1
  40329e:	4770      	bx	lr
  4032a0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4032a4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4032a8:	327f      	adds	r2, #127	; 0x7f
  4032aa:	bfc2      	ittt	gt
  4032ac:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4032b0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4032b4:	4770      	bxgt	lr
  4032b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4032ba:	f04f 0300 	mov.w	r3, #0
  4032be:	3a01      	subs	r2, #1
  4032c0:	e737      	b.n	403132 <__aeabi_fmul+0x92>
  4032c2:	f092 0f00 	teq	r2, #0
  4032c6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4032ca:	bf02      	ittt	eq
  4032cc:	0040      	lsleq	r0, r0, #1
  4032ce:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4032d2:	3a01      	subeq	r2, #1
  4032d4:	d0f9      	beq.n	4032ca <__aeabi_fdiv+0xc2>
  4032d6:	ea40 000c 	orr.w	r0, r0, ip
  4032da:	f093 0f00 	teq	r3, #0
  4032de:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4032e2:	bf02      	ittt	eq
  4032e4:	0049      	lsleq	r1, r1, #1
  4032e6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4032ea:	3b01      	subeq	r3, #1
  4032ec:	d0f9      	beq.n	4032e2 <__aeabi_fdiv+0xda>
  4032ee:	ea41 010c 	orr.w	r1, r1, ip
  4032f2:	e795      	b.n	403220 <__aeabi_fdiv+0x18>
  4032f4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4032f8:	ea92 0f0c 	teq	r2, ip
  4032fc:	d108      	bne.n	403310 <__aeabi_fdiv+0x108>
  4032fe:	0242      	lsls	r2, r0, #9
  403300:	f47f af7d 	bne.w	4031fe <__aeabi_fmul+0x15e>
  403304:	ea93 0f0c 	teq	r3, ip
  403308:	f47f af70 	bne.w	4031ec <__aeabi_fmul+0x14c>
  40330c:	4608      	mov	r0, r1
  40330e:	e776      	b.n	4031fe <__aeabi_fmul+0x15e>
  403310:	ea93 0f0c 	teq	r3, ip
  403314:	d104      	bne.n	403320 <__aeabi_fdiv+0x118>
  403316:	024b      	lsls	r3, r1, #9
  403318:	f43f af4c 	beq.w	4031b4 <__aeabi_fmul+0x114>
  40331c:	4608      	mov	r0, r1
  40331e:	e76e      	b.n	4031fe <__aeabi_fmul+0x15e>
  403320:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  403324:	bf18      	it	ne
  403326:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40332a:	d1ca      	bne.n	4032c2 <__aeabi_fdiv+0xba>
  40332c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  403330:	f47f af5c 	bne.w	4031ec <__aeabi_fmul+0x14c>
  403334:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  403338:	f47f af3c 	bne.w	4031b4 <__aeabi_fmul+0x114>
  40333c:	e75f      	b.n	4031fe <__aeabi_fmul+0x15e>
  40333e:	bf00      	nop

00403340 <__aeabi_f2uiz>:
  403340:	0042      	lsls	r2, r0, #1
  403342:	d20e      	bcs.n	403362 <__aeabi_f2uiz+0x22>
  403344:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  403348:	d30b      	bcc.n	403362 <__aeabi_f2uiz+0x22>
  40334a:	f04f 039e 	mov.w	r3, #158	; 0x9e
  40334e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  403352:	d409      	bmi.n	403368 <__aeabi_f2uiz+0x28>
  403354:	ea4f 2300 	mov.w	r3, r0, lsl #8
  403358:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40335c:	fa23 f002 	lsr.w	r0, r3, r2
  403360:	4770      	bx	lr
  403362:	f04f 0000 	mov.w	r0, #0
  403366:	4770      	bx	lr
  403368:	f112 0f61 	cmn.w	r2, #97	; 0x61
  40336c:	d101      	bne.n	403372 <__aeabi_f2uiz+0x32>
  40336e:	0242      	lsls	r2, r0, #9
  403370:	d102      	bne.n	403378 <__aeabi_f2uiz+0x38>
  403372:	f04f 30ff 	mov.w	r0, #4294967295
  403376:	4770      	bx	lr
  403378:	f04f 0000 	mov.w	r0, #0
  40337c:	4770      	bx	lr
  40337e:	bf00      	nop

00403380 <__errno>:
  403380:	4b01      	ldr	r3, [pc, #4]	; (403388 <__errno+0x8>)
  403382:	6818      	ldr	r0, [r3, #0]
  403384:	4770      	bx	lr
  403386:	bf00      	nop
  403388:	20000024 	.word	0x20000024

0040338c <__libc_init_array>:
  40338c:	b570      	push	{r4, r5, r6, lr}
  40338e:	4e0f      	ldr	r6, [pc, #60]	; (4033cc <__libc_init_array+0x40>)
  403390:	4d0f      	ldr	r5, [pc, #60]	; (4033d0 <__libc_init_array+0x44>)
  403392:	1b76      	subs	r6, r6, r5
  403394:	10b6      	asrs	r6, r6, #2
  403396:	bf18      	it	ne
  403398:	2400      	movne	r4, #0
  40339a:	d005      	beq.n	4033a8 <__libc_init_array+0x1c>
  40339c:	3401      	adds	r4, #1
  40339e:	f855 3b04 	ldr.w	r3, [r5], #4
  4033a2:	4798      	blx	r3
  4033a4:	42a6      	cmp	r6, r4
  4033a6:	d1f9      	bne.n	40339c <__libc_init_array+0x10>
  4033a8:	4e0a      	ldr	r6, [pc, #40]	; (4033d4 <__libc_init_array+0x48>)
  4033aa:	4d0b      	ldr	r5, [pc, #44]	; (4033d8 <__libc_init_array+0x4c>)
  4033ac:	1b76      	subs	r6, r6, r5
  4033ae:	f000 f8b5 	bl	40351c <_init>
  4033b2:	10b6      	asrs	r6, r6, #2
  4033b4:	bf18      	it	ne
  4033b6:	2400      	movne	r4, #0
  4033b8:	d006      	beq.n	4033c8 <__libc_init_array+0x3c>
  4033ba:	3401      	adds	r4, #1
  4033bc:	f855 3b04 	ldr.w	r3, [r5], #4
  4033c0:	4798      	blx	r3
  4033c2:	42a6      	cmp	r6, r4
  4033c4:	d1f9      	bne.n	4033ba <__libc_init_array+0x2e>
  4033c6:	bd70      	pop	{r4, r5, r6, pc}
  4033c8:	bd70      	pop	{r4, r5, r6, pc}
  4033ca:	bf00      	nop
  4033cc:	00403528 	.word	0x00403528
  4033d0:	00403528 	.word	0x00403528
  4033d4:	00403530 	.word	0x00403530
  4033d8:	00403528 	.word	0x00403528

004033dc <register_fini>:
  4033dc:	4b02      	ldr	r3, [pc, #8]	; (4033e8 <register_fini+0xc>)
  4033de:	b113      	cbz	r3, 4033e6 <register_fini+0xa>
  4033e0:	4802      	ldr	r0, [pc, #8]	; (4033ec <register_fini+0x10>)
  4033e2:	f000 b805 	b.w	4033f0 <atexit>
  4033e6:	4770      	bx	lr
  4033e8:	00000000 	.word	0x00000000
  4033ec:	004033fd 	.word	0x004033fd

004033f0 <atexit>:
  4033f0:	2300      	movs	r3, #0
  4033f2:	4601      	mov	r1, r0
  4033f4:	461a      	mov	r2, r3
  4033f6:	4618      	mov	r0, r3
  4033f8:	f000 b81e 	b.w	403438 <__register_exitproc>

004033fc <__libc_fini_array>:
  4033fc:	b538      	push	{r3, r4, r5, lr}
  4033fe:	4c0a      	ldr	r4, [pc, #40]	; (403428 <__libc_fini_array+0x2c>)
  403400:	4d0a      	ldr	r5, [pc, #40]	; (40342c <__libc_fini_array+0x30>)
  403402:	1b64      	subs	r4, r4, r5
  403404:	10a4      	asrs	r4, r4, #2
  403406:	d00a      	beq.n	40341e <__libc_fini_array+0x22>
  403408:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40340c:	3b01      	subs	r3, #1
  40340e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403412:	3c01      	subs	r4, #1
  403414:	f855 3904 	ldr.w	r3, [r5], #-4
  403418:	4798      	blx	r3
  40341a:	2c00      	cmp	r4, #0
  40341c:	d1f9      	bne.n	403412 <__libc_fini_array+0x16>
  40341e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403422:	f000 b885 	b.w	403530 <_fini>
  403426:	bf00      	nop
  403428:	00403540 	.word	0x00403540
  40342c:	0040353c 	.word	0x0040353c

00403430 <__retarget_lock_acquire_recursive>:
  403430:	4770      	bx	lr
  403432:	bf00      	nop

00403434 <__retarget_lock_release_recursive>:
  403434:	4770      	bx	lr
  403436:	bf00      	nop

00403438 <__register_exitproc>:
  403438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40343c:	4d2c      	ldr	r5, [pc, #176]	; (4034f0 <__register_exitproc+0xb8>)
  40343e:	4606      	mov	r6, r0
  403440:	6828      	ldr	r0, [r5, #0]
  403442:	4698      	mov	r8, r3
  403444:	460f      	mov	r7, r1
  403446:	4691      	mov	r9, r2
  403448:	f7ff fff2 	bl	403430 <__retarget_lock_acquire_recursive>
  40344c:	4b29      	ldr	r3, [pc, #164]	; (4034f4 <__register_exitproc+0xbc>)
  40344e:	681c      	ldr	r4, [r3, #0]
  403450:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403454:	2b00      	cmp	r3, #0
  403456:	d03e      	beq.n	4034d6 <__register_exitproc+0x9e>
  403458:	685a      	ldr	r2, [r3, #4]
  40345a:	2a1f      	cmp	r2, #31
  40345c:	dc1c      	bgt.n	403498 <__register_exitproc+0x60>
  40345e:	f102 0e01 	add.w	lr, r2, #1
  403462:	b176      	cbz	r6, 403482 <__register_exitproc+0x4a>
  403464:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403468:	2401      	movs	r4, #1
  40346a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40346e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403472:	4094      	lsls	r4, r2
  403474:	4320      	orrs	r0, r4
  403476:	2e02      	cmp	r6, #2
  403478:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40347c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403480:	d023      	beq.n	4034ca <__register_exitproc+0x92>
  403482:	3202      	adds	r2, #2
  403484:	f8c3 e004 	str.w	lr, [r3, #4]
  403488:	6828      	ldr	r0, [r5, #0]
  40348a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40348e:	f7ff ffd1 	bl	403434 <__retarget_lock_release_recursive>
  403492:	2000      	movs	r0, #0
  403494:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403498:	4b17      	ldr	r3, [pc, #92]	; (4034f8 <__register_exitproc+0xc0>)
  40349a:	b30b      	cbz	r3, 4034e0 <__register_exitproc+0xa8>
  40349c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4034a0:	f3af 8000 	nop.w
  4034a4:	4603      	mov	r3, r0
  4034a6:	b1d8      	cbz	r0, 4034e0 <__register_exitproc+0xa8>
  4034a8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4034ac:	6002      	str	r2, [r0, #0]
  4034ae:	2100      	movs	r1, #0
  4034b0:	6041      	str	r1, [r0, #4]
  4034b2:	460a      	mov	r2, r1
  4034b4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4034b8:	f04f 0e01 	mov.w	lr, #1
  4034bc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4034c0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4034c4:	2e00      	cmp	r6, #0
  4034c6:	d0dc      	beq.n	403482 <__register_exitproc+0x4a>
  4034c8:	e7cc      	b.n	403464 <__register_exitproc+0x2c>
  4034ca:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4034ce:	430c      	orrs	r4, r1
  4034d0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4034d4:	e7d5      	b.n	403482 <__register_exitproc+0x4a>
  4034d6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4034da:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4034de:	e7bb      	b.n	403458 <__register_exitproc+0x20>
  4034e0:	6828      	ldr	r0, [r5, #0]
  4034e2:	f7ff ffa7 	bl	403434 <__retarget_lock_release_recursive>
  4034e6:	f04f 30ff 	mov.w	r0, #4294967295
  4034ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4034ee:	bf00      	nop
  4034f0:	20000450 	.word	0x20000450
  4034f4:	00403518 	.word	0x00403518
  4034f8:	00000000 	.word	0x00000000
  4034fc:	00676f6c 	.word	0x00676f6c
  403500:	00000000 	.word	0x00000000
  403504:	00776f70 	.word	0x00776f70

00403508 <TWO52>:
  403508:	00000000 43300000 00000000 c3300000     ......0C......0.

00403518 <_global_impure_ptr>:
  403518:	20000028                                (.. 

0040351c <_init>:
  40351c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40351e:	bf00      	nop
  403520:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403522:	bc08      	pop	{r3}
  403524:	469e      	mov	lr, r3
  403526:	4770      	bx	lr

00403528 <__init_array_start>:
  403528:	004033dd 	.word	0x004033dd

0040352c <__frame_dummy_init_array_entry>:
  40352c:	004000f1                                ..@.

00403530 <_fini>:
  403530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403532:	bf00      	nop
  403534:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403536:	bc08      	pop	{r3}
  403538:	469e      	mov	lr, r3
  40353a:	4770      	bx	lr

0040353c <__fini_array_start>:
  40353c:	004000cd 	.word	0x004000cd
