open_project kernel3
open_solution solution
export_design -rtl verilog -format ip_catalog -xo polysa.xo

close_project
exit
