DECL|ACMP0_BASE|macro|ACMP0_BASE
DECL|ACMP0_IRQn|enumerator|ACMP0_IRQn = 6, /*!< 6 EFM32 ACMP0 Interrupt */
DECL|ACMP0|macro|ACMP0
DECL|ACMP1_BASE|macro|ACMP1_BASE
DECL|ACMP1|macro|ACMP1
DECL|ACMP_COUNT|macro|ACMP_COUNT
DECL|ACMP_PRESENT|macro|ACMP_PRESENT
DECL|ADC0_BASE|macro|ADC0_BASE
DECL|ADC0_IRQn|enumerator|ADC0_IRQn = 7, /*!< 7 EFM32 ADC0 Interrupt */
DECL|ADC0|macro|ADC0
DECL|ADC_COUNT|macro|ADC_COUNT
DECL|ADC_PRESENT|macro|ADC_PRESENT
DECL|AES_BASE|macro|AES_BASE
DECL|AES_COUNT|macro|AES_COUNT
DECL|AES_IRQn|enumerator|AES_IRQn = 36, /*!< 36 EFM32 AES Interrupt */
DECL|AES_MEM_BASE|macro|AES_MEM_BASE
DECL|AES_MEM_BITS|macro|AES_MEM_BITS
DECL|AES_MEM_END|macro|AES_MEM_END
DECL|AES_MEM_SIZE|macro|AES_MEM_SIZE
DECL|AES_PRESENT|macro|AES_PRESENT
DECL|AES|macro|AES
DECL|AFACHAN_MAX|macro|AFACHAN_MAX
DECL|AFCHANLOC_MAX|macro|AFCHANLOC_MAX
DECL|AFCHAN_MAX|macro|AFCHAN_MAX
DECL|ALTCTRLBASE|member|__IM uint32_t ALTCTRLBASE; /**< Channel Alternate Control Data Base Pointer Register */
DECL|ANALOG_COUNT|macro|ANALOG_COUNT
DECL|ANALOG_PRESENT|macro|ANALOG_PRESENT
DECL|AUXHFRCOCTRL|member|__IOM uint32_t AUXHFRCOCTRL; /**< AUXHFRCO Control Register */
DECL|BITBAND_PER_BASE|macro|BITBAND_PER_BASE
DECL|BITBAND_RAM_BASE|macro|BITBAND_RAM_BASE
DECL|BOOTLOADER_COUNT|macro|BOOTLOADER_COUNT
DECL|BOOTLOADER_PRESENT|macro|BOOTLOADER_PRESENT
DECL|BURTC_BASE|macro|BURTC_BASE
DECL|BURTC_COUNT|macro|BURTC_COUNT
DECL|BURTC_IRQn|enumerator|BURTC_IRQn = 31, /*!< 31 EFM32 BURTC Interrupt */
DECL|BURTC_PRESENT|macro|BURTC_PRESENT
DECL|BURTC_UNLOCK_CODE|macro|BURTC_UNLOCK_CODE
DECL|BURTC|macro|BURTC
DECL|BU_COUNT|macro|BU_COUNT
DECL|BU_PRESENT|macro|BU_PRESENT
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /*!< -11 Cortex-M4 Bus Fault Interrupt */
DECL|CALCNT|member|__IOM uint32_t CALCNT; /**< Calibration Counter Register */
DECL|CALCTRL|member|__IOM uint32_t CALCTRL; /**< Calibration Control Register */
DECL|CALIBRATE_BASE|macro|CALIBRATE_BASE
DECL|CALIBRATE|macro|CALIBRATE
DECL|CHALTC|member|__OM uint32_t CHALTC; /**< Channel Alternate Clear Register */
DECL|CHALTS|member|__IOM uint32_t CHALTS; /**< Channel Alternate Set Register */
DECL|CHENC|member|__OM uint32_t CHENC; /**< Channel Enable Clear Register */
DECL|CHENS|member|__IOM uint32_t CHENS; /**< Channel Enable Set Register */
DECL|CHPRIC|member|__OM uint32_t CHPRIC; /**< Channel Priority Clear Register */
DECL|CHPRIS|member|__IOM uint32_t CHPRIS; /**< Channel Priority Set Register */
DECL|CHREQMASKC|member|__OM uint32_t CHREQMASKC; /**< Channel Request Mask Clear Register */
DECL|CHREQMASKS|member|__IOM uint32_t CHREQMASKS; /**< Channel Request Mask Set Register */
DECL|CHREQSTATUS|member|__IM uint32_t CHREQSTATUS; /**< Channel Request Status */
DECL|CHSREQSTATUS|member|__IM uint32_t CHSREQSTATUS; /**< Channel Single Request Status */
DECL|CHSWREQ|member|__OM uint32_t CHSWREQ; /**< Channel Software Request Register */
DECL|CHUSEBURSTC|member|__OM uint32_t CHUSEBURSTC; /**< Channel Useburst Clear Register */
DECL|CHUSEBURSTS|member|__IOM uint32_t CHUSEBURSTS; /**< Channel Useburst Set Register */
DECL|CHWAITSTATUS|member|__IM uint32_t CHWAITSTATUS; /**< Channel Wait on Request Status Register */
DECL|CH|member|DMA_CH_TypeDef CH[12]; /**< Channel registers */
DECL|CMD|member|__IOM uint32_t CMD; /**< Command Register */
DECL|CMU_AUXHFRCOCTRL_BAND_11MHZ|macro|CMU_AUXHFRCOCTRL_BAND_11MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_14MHZ|macro|CMU_AUXHFRCOCTRL_BAND_14MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_1MHZ|macro|CMU_AUXHFRCOCTRL_BAND_1MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_21MHZ|macro|CMU_AUXHFRCOCTRL_BAND_21MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_28MHZ|macro|CMU_AUXHFRCOCTRL_BAND_28MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_7MHZ|macro|CMU_AUXHFRCOCTRL_BAND_7MHZ
DECL|CMU_AUXHFRCOCTRL_BAND_DEFAULT|macro|CMU_AUXHFRCOCTRL_BAND_DEFAULT
DECL|CMU_AUXHFRCOCTRL_TUNING_DEFAULT|macro|CMU_AUXHFRCOCTRL_TUNING_DEFAULT
DECL|CMU_BASE|macro|CMU_BASE
DECL|CMU_CALCNT_CALCNT_DEFAULT|macro|CMU_CALCNT_CALCNT_DEFAULT
DECL|CMU_CALCTRL_CONT_DEFAULT|macro|CMU_CALCTRL_CONT_DEFAULT
DECL|CMU_CALCTRL_CONT|macro|CMU_CALCTRL_CONT
DECL|CMU_CALCTRL_DOWNSEL_AUXHFRCO|macro|CMU_CALCTRL_DOWNSEL_AUXHFRCO
DECL|CMU_CALCTRL_DOWNSEL_DEFAULT|macro|CMU_CALCTRL_DOWNSEL_DEFAULT
DECL|CMU_CALCTRL_DOWNSEL_HFCLK|macro|CMU_CALCTRL_DOWNSEL_HFCLK
DECL|CMU_CALCTRL_DOWNSEL_HFRCO|macro|CMU_CALCTRL_DOWNSEL_HFRCO
DECL|CMU_CALCTRL_DOWNSEL_HFXO|macro|CMU_CALCTRL_DOWNSEL_HFXO
DECL|CMU_CALCTRL_DOWNSEL_LFRCO|macro|CMU_CALCTRL_DOWNSEL_LFRCO
DECL|CMU_CALCTRL_DOWNSEL_LFXO|macro|CMU_CALCTRL_DOWNSEL_LFXO
DECL|CMU_CALCTRL_UPSEL_AUXHFRCO|macro|CMU_CALCTRL_UPSEL_AUXHFRCO
DECL|CMU_CALCTRL_UPSEL_DEFAULT|macro|CMU_CALCTRL_UPSEL_DEFAULT
DECL|CMU_CALCTRL_UPSEL_HFRCO|macro|CMU_CALCTRL_UPSEL_HFRCO
DECL|CMU_CALCTRL_UPSEL_HFXO|macro|CMU_CALCTRL_UPSEL_HFXO
DECL|CMU_CALCTRL_UPSEL_LFRCO|macro|CMU_CALCTRL_UPSEL_LFRCO
DECL|CMU_CALCTRL_UPSEL_LFXO|macro|CMU_CALCTRL_UPSEL_LFXO
DECL|CMU_CMD_CALSTART_DEFAULT|macro|CMU_CMD_CALSTART_DEFAULT
DECL|CMU_CMD_CALSTART|macro|CMU_CMD_CALSTART
DECL|CMU_CMD_CALSTOP_DEFAULT|macro|CMU_CMD_CALSTOP_DEFAULT
DECL|CMU_CMD_CALSTOP|macro|CMU_CMD_CALSTOP
DECL|CMU_CMD_HFCLKSEL_DEFAULT|macro|CMU_CMD_HFCLKSEL_DEFAULT
DECL|CMU_CMD_HFCLKSEL_HFRCO|macro|CMU_CMD_HFCLKSEL_HFRCO
DECL|CMU_CMD_HFCLKSEL_HFXO|macro|CMU_CMD_HFCLKSEL_HFXO
DECL|CMU_CMD_HFCLKSEL_LFRCO|macro|CMU_CMD_HFCLKSEL_LFRCO
DECL|CMU_CMD_HFCLKSEL_LFXO|macro|CMU_CMD_HFCLKSEL_LFXO
DECL|CMU_CMD_USBCCLKSEL_DEFAULT|macro|CMU_CMD_USBCCLKSEL_DEFAULT
DECL|CMU_CMD_USBCCLKSEL_HFCLKNODIV|macro|CMU_CMD_USBCCLKSEL_HFCLKNODIV
DECL|CMU_CMD_USBCCLKSEL_LFRCO|macro|CMU_CMD_USBCCLKSEL_LFRCO
DECL|CMU_CMD_USBCCLKSEL_LFXO|macro|CMU_CMD_USBCCLKSEL_LFXO
DECL|CMU_COUNT|macro|CMU_COUNT
DECL|CMU_CTRL_CLKOUTSEL0_AUXHFRCO|macro|CMU_CTRL_CLKOUTSEL0_AUXHFRCO
DECL|CMU_CTRL_CLKOUTSEL0_DEFAULT|macro|CMU_CTRL_CLKOUTSEL0_DEFAULT
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK16|macro|CMU_CTRL_CLKOUTSEL0_HFCLK16
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK2|macro|CMU_CTRL_CLKOUTSEL0_HFCLK2
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK4|macro|CMU_CTRL_CLKOUTSEL0_HFCLK4
DECL|CMU_CTRL_CLKOUTSEL0_HFCLK8|macro|CMU_CTRL_CLKOUTSEL0_HFCLK8
DECL|CMU_CTRL_CLKOUTSEL0_HFRCO|macro|CMU_CTRL_CLKOUTSEL0_HFRCO
DECL|CMU_CTRL_CLKOUTSEL0_HFXO|macro|CMU_CTRL_CLKOUTSEL0_HFXO
DECL|CMU_CTRL_CLKOUTSEL0_ULFRCO|macro|CMU_CTRL_CLKOUTSEL0_ULFRCO
DECL|CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ|macro|CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ
DECL|CMU_CTRL_CLKOUTSEL1_DEFAULT|macro|CMU_CTRL_CLKOUTSEL1_DEFAULT
DECL|CMU_CTRL_CLKOUTSEL1_HFCLK|macro|CMU_CTRL_CLKOUTSEL1_HFCLK
DECL|CMU_CTRL_CLKOUTSEL1_HFRCOQ|macro|CMU_CTRL_CLKOUTSEL1_HFRCOQ
DECL|CMU_CTRL_CLKOUTSEL1_HFXOQ|macro|CMU_CTRL_CLKOUTSEL1_HFXOQ
DECL|CMU_CTRL_CLKOUTSEL1_LFRCOQ|macro|CMU_CTRL_CLKOUTSEL1_LFRCOQ
DECL|CMU_CTRL_CLKOUTSEL1_LFRCO|macro|CMU_CTRL_CLKOUTSEL1_LFRCO
DECL|CMU_CTRL_CLKOUTSEL1_LFXOQ|macro|CMU_CTRL_CLKOUTSEL1_LFXOQ
DECL|CMU_CTRL_CLKOUTSEL1_LFXO|macro|CMU_CTRL_CLKOUTSEL1_LFXO
DECL|CMU_CTRL_DBGCLK_AUXHFRCO|macro|CMU_CTRL_DBGCLK_AUXHFRCO
DECL|CMU_CTRL_DBGCLK_DEFAULT|macro|CMU_CTRL_DBGCLK_DEFAULT
DECL|CMU_CTRL_DBGCLK_HFCLK|macro|CMU_CTRL_DBGCLK_HFCLK
DECL|CMU_CTRL_DBGCLK|macro|CMU_CTRL_DBGCLK
DECL|CMU_CTRL_HFCLKDIV_DEFAULT|macro|CMU_CTRL_HFCLKDIV_DEFAULT
DECL|CMU_CTRL_HFLE_DEFAULT|macro|CMU_CTRL_HFLE_DEFAULT
DECL|CMU_CTRL_HFLE|macro|CMU_CTRL_HFLE
DECL|CMU_CTRL_HFXOBOOST_100PCENT|macro|CMU_CTRL_HFXOBOOST_100PCENT
DECL|CMU_CTRL_HFXOBOOST_50PCENT|macro|CMU_CTRL_HFXOBOOST_50PCENT
DECL|CMU_CTRL_HFXOBOOST_70PCENT|macro|CMU_CTRL_HFXOBOOST_70PCENT
DECL|CMU_CTRL_HFXOBOOST_80PCENT|macro|CMU_CTRL_HFXOBOOST_80PCENT
DECL|CMU_CTRL_HFXOBOOST_DEFAULT|macro|CMU_CTRL_HFXOBOOST_DEFAULT
DECL|CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ|macro|CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ
DECL|CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ|macro|CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ
DECL|CMU_CTRL_HFXOBUFCUR_DEFAULT|macro|CMU_CTRL_HFXOBUFCUR_DEFAULT
DECL|CMU_CTRL_HFXOGLITCHDETEN_DEFAULT|macro|CMU_CTRL_HFXOGLITCHDETEN_DEFAULT
DECL|CMU_CTRL_HFXOGLITCHDETEN|macro|CMU_CTRL_HFXOGLITCHDETEN
DECL|CMU_CTRL_HFXOMODE_BUFEXTCLK|macro|CMU_CTRL_HFXOMODE_BUFEXTCLK
DECL|CMU_CTRL_HFXOMODE_DEFAULT|macro|CMU_CTRL_HFXOMODE_DEFAULT
DECL|CMU_CTRL_HFXOMODE_DIGEXTCLK|macro|CMU_CTRL_HFXOMODE_DIGEXTCLK
DECL|CMU_CTRL_HFXOMODE_XTAL|macro|CMU_CTRL_HFXOMODE_XTAL
DECL|CMU_CTRL_HFXOTIMEOUT_16KCYCLES|macro|CMU_CTRL_HFXOTIMEOUT_16KCYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_1KCYCLES|macro|CMU_CTRL_HFXOTIMEOUT_1KCYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_256CYCLES|macro|CMU_CTRL_HFXOTIMEOUT_256CYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_8CYCLES|macro|CMU_CTRL_HFXOTIMEOUT_8CYCLES
DECL|CMU_CTRL_HFXOTIMEOUT_DEFAULT|macro|CMU_CTRL_HFXOTIMEOUT_DEFAULT
DECL|CMU_CTRL_LFXOBOOST_100PCENT|macro|CMU_CTRL_LFXOBOOST_100PCENT
DECL|CMU_CTRL_LFXOBOOST_70PCENT|macro|CMU_CTRL_LFXOBOOST_70PCENT
DECL|CMU_CTRL_LFXOBOOST_DEFAULT|macro|CMU_CTRL_LFXOBOOST_DEFAULT
DECL|CMU_CTRL_LFXOBOOST|macro|CMU_CTRL_LFXOBOOST
DECL|CMU_CTRL_LFXOBUFCUR_DEFAULT|macro|CMU_CTRL_LFXOBUFCUR_DEFAULT
DECL|CMU_CTRL_LFXOBUFCUR|macro|CMU_CTRL_LFXOBUFCUR
DECL|CMU_CTRL_LFXOMODE_BUFEXTCLK|macro|CMU_CTRL_LFXOMODE_BUFEXTCLK
DECL|CMU_CTRL_LFXOMODE_DEFAULT|macro|CMU_CTRL_LFXOMODE_DEFAULT
DECL|CMU_CTRL_LFXOMODE_DIGEXTCLK|macro|CMU_CTRL_LFXOMODE_DIGEXTCLK
DECL|CMU_CTRL_LFXOMODE_XTAL|macro|CMU_CTRL_LFXOMODE_XTAL
DECL|CMU_CTRL_LFXOTIMEOUT_16KCYCLES|macro|CMU_CTRL_LFXOTIMEOUT_16KCYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_1KCYCLES|macro|CMU_CTRL_LFXOTIMEOUT_1KCYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_32KCYCLES|macro|CMU_CTRL_LFXOTIMEOUT_32KCYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_8CYCLES|macro|CMU_CTRL_LFXOTIMEOUT_8CYCLES
DECL|CMU_CTRL_LFXOTIMEOUT_DEFAULT|macro|CMU_CTRL_LFXOTIMEOUT_DEFAULT
DECL|CMU_FREEZE_REGFREEZE_DEFAULT|macro|CMU_FREEZE_REGFREEZE_DEFAULT
DECL|CMU_FREEZE_REGFREEZE_FREEZE|macro|CMU_FREEZE_REGFREEZE_FREEZE
DECL|CMU_FREEZE_REGFREEZE_UPDATE|macro|CMU_FREEZE_REGFREEZE_UPDATE
DECL|CMU_FREEZE_REGFREEZE|macro|CMU_FREEZE_REGFREEZE
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8
DECL|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK|macro|CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4
DECL|CMU_HFCORECLKDIV_HFCORECLKLEDIV|macro|CMU_HFCORECLKDIV_HFCORECLKLEDIV
DECL|CMU_HFCORECLKEN0_AES_DEFAULT|macro|CMU_HFCORECLKEN0_AES_DEFAULT
DECL|CMU_HFCORECLKEN0_AES|macro|CMU_HFCORECLKEN0_AES
DECL|CMU_HFCORECLKEN0_DMA_DEFAULT|macro|CMU_HFCORECLKEN0_DMA_DEFAULT
DECL|CMU_HFCORECLKEN0_DMA|macro|CMU_HFCORECLKEN0_DMA
DECL|CMU_HFCORECLKEN0_LE_DEFAULT|macro|CMU_HFCORECLKEN0_LE_DEFAULT
DECL|CMU_HFCORECLKEN0_LE|macro|CMU_HFCORECLKEN0_LE
DECL|CMU_HFCORECLKEN0_USBC_DEFAULT|macro|CMU_HFCORECLKEN0_USBC_DEFAULT
DECL|CMU_HFCORECLKEN0_USBC|macro|CMU_HFCORECLKEN0_USBC
DECL|CMU_HFCORECLKEN0_USB_DEFAULT|macro|CMU_HFCORECLKEN0_USB_DEFAULT
DECL|CMU_HFCORECLKEN0_USB|macro|CMU_HFCORECLKEN0_USB
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8
DECL|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK|macro|CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK
DECL|CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT|macro|CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT
DECL|CMU_HFPERCLKDIV_HFPERCLKEN|macro|CMU_HFPERCLKDIV_HFPERCLKEN
DECL|CMU_HFPERCLKEN0_ACMP0_DEFAULT|macro|CMU_HFPERCLKEN0_ACMP0_DEFAULT
DECL|CMU_HFPERCLKEN0_ACMP0|macro|CMU_HFPERCLKEN0_ACMP0
DECL|CMU_HFPERCLKEN0_ACMP1_DEFAULT|macro|CMU_HFPERCLKEN0_ACMP1_DEFAULT
DECL|CMU_HFPERCLKEN0_ACMP1|macro|CMU_HFPERCLKEN0_ACMP1
DECL|CMU_HFPERCLKEN0_ADC0_DEFAULT|macro|CMU_HFPERCLKEN0_ADC0_DEFAULT
DECL|CMU_HFPERCLKEN0_ADC0|macro|CMU_HFPERCLKEN0_ADC0
DECL|CMU_HFPERCLKEN0_DAC0_DEFAULT|macro|CMU_HFPERCLKEN0_DAC0_DEFAULT
DECL|CMU_HFPERCLKEN0_DAC0|macro|CMU_HFPERCLKEN0_DAC0
DECL|CMU_HFPERCLKEN0_GPIO_DEFAULT|macro|CMU_HFPERCLKEN0_GPIO_DEFAULT
DECL|CMU_HFPERCLKEN0_GPIO|macro|CMU_HFPERCLKEN0_GPIO
DECL|CMU_HFPERCLKEN0_I2C0_DEFAULT|macro|CMU_HFPERCLKEN0_I2C0_DEFAULT
DECL|CMU_HFPERCLKEN0_I2C0|macro|CMU_HFPERCLKEN0_I2C0
DECL|CMU_HFPERCLKEN0_I2C1_DEFAULT|macro|CMU_HFPERCLKEN0_I2C1_DEFAULT
DECL|CMU_HFPERCLKEN0_I2C1|macro|CMU_HFPERCLKEN0_I2C1
DECL|CMU_HFPERCLKEN0_PRS_DEFAULT|macro|CMU_HFPERCLKEN0_PRS_DEFAULT
DECL|CMU_HFPERCLKEN0_PRS|macro|CMU_HFPERCLKEN0_PRS
DECL|CMU_HFPERCLKEN0_TIMER0_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER0_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER0|macro|CMU_HFPERCLKEN0_TIMER0
DECL|CMU_HFPERCLKEN0_TIMER1_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER1_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER1|macro|CMU_HFPERCLKEN0_TIMER1
DECL|CMU_HFPERCLKEN0_TIMER2_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER2_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER2|macro|CMU_HFPERCLKEN0_TIMER2
DECL|CMU_HFPERCLKEN0_TIMER3_DEFAULT|macro|CMU_HFPERCLKEN0_TIMER3_DEFAULT
DECL|CMU_HFPERCLKEN0_TIMER3|macro|CMU_HFPERCLKEN0_TIMER3
DECL|CMU_HFPERCLKEN0_UART0_DEFAULT|macro|CMU_HFPERCLKEN0_UART0_DEFAULT
DECL|CMU_HFPERCLKEN0_UART0|macro|CMU_HFPERCLKEN0_UART0
DECL|CMU_HFPERCLKEN0_UART1_DEFAULT|macro|CMU_HFPERCLKEN0_UART1_DEFAULT
DECL|CMU_HFPERCLKEN0_UART1|macro|CMU_HFPERCLKEN0_UART1
DECL|CMU_HFPERCLKEN0_USART0_DEFAULT|macro|CMU_HFPERCLKEN0_USART0_DEFAULT
DECL|CMU_HFPERCLKEN0_USART0|macro|CMU_HFPERCLKEN0_USART0
DECL|CMU_HFPERCLKEN0_USART1_DEFAULT|macro|CMU_HFPERCLKEN0_USART1_DEFAULT
DECL|CMU_HFPERCLKEN0_USART1|macro|CMU_HFPERCLKEN0_USART1
DECL|CMU_HFPERCLKEN0_USART2_DEFAULT|macro|CMU_HFPERCLKEN0_USART2_DEFAULT
DECL|CMU_HFPERCLKEN0_USART2|macro|CMU_HFPERCLKEN0_USART2
DECL|CMU_HFPERCLKEN0_VCMP_DEFAULT|macro|CMU_HFPERCLKEN0_VCMP_DEFAULT
DECL|CMU_HFPERCLKEN0_VCMP|macro|CMU_HFPERCLKEN0_VCMP
DECL|CMU_HFRCOCTRL_BAND_11MHZ|macro|CMU_HFRCOCTRL_BAND_11MHZ
DECL|CMU_HFRCOCTRL_BAND_14MHZ|macro|CMU_HFRCOCTRL_BAND_14MHZ
DECL|CMU_HFRCOCTRL_BAND_1MHZ|macro|CMU_HFRCOCTRL_BAND_1MHZ
DECL|CMU_HFRCOCTRL_BAND_21MHZ|macro|CMU_HFRCOCTRL_BAND_21MHZ
DECL|CMU_HFRCOCTRL_BAND_28MHZ|macro|CMU_HFRCOCTRL_BAND_28MHZ
DECL|CMU_HFRCOCTRL_BAND_7MHZ|macro|CMU_HFRCOCTRL_BAND_7MHZ
DECL|CMU_HFRCOCTRL_BAND_DEFAULT|macro|CMU_HFRCOCTRL_BAND_DEFAULT
DECL|CMU_HFRCOCTRL_SUDELAY_DEFAULT|macro|CMU_HFRCOCTRL_SUDELAY_DEFAULT
DECL|CMU_HFRCOCTRL_TUNING_DEFAULT|macro|CMU_HFRCOCTRL_TUNING_DEFAULT
DECL|CMU_IEN_AUXHFRCORDY_DEFAULT|macro|CMU_IEN_AUXHFRCORDY_DEFAULT
DECL|CMU_IEN_AUXHFRCORDY|macro|CMU_IEN_AUXHFRCORDY
DECL|CMU_IEN_CALOF_DEFAULT|macro|CMU_IEN_CALOF_DEFAULT
DECL|CMU_IEN_CALOF|macro|CMU_IEN_CALOF
DECL|CMU_IEN_CALRDY_DEFAULT|macro|CMU_IEN_CALRDY_DEFAULT
DECL|CMU_IEN_CALRDY|macro|CMU_IEN_CALRDY
DECL|CMU_IEN_HFRCORDY_DEFAULT|macro|CMU_IEN_HFRCORDY_DEFAULT
DECL|CMU_IEN_HFRCORDY|macro|CMU_IEN_HFRCORDY
DECL|CMU_IEN_HFXORDY_DEFAULT|macro|CMU_IEN_HFXORDY_DEFAULT
DECL|CMU_IEN_HFXORDY|macro|CMU_IEN_HFXORDY
DECL|CMU_IEN_LFRCORDY_DEFAULT|macro|CMU_IEN_LFRCORDY_DEFAULT
DECL|CMU_IEN_LFRCORDY|macro|CMU_IEN_LFRCORDY
DECL|CMU_IEN_LFXORDY_DEFAULT|macro|CMU_IEN_LFXORDY_DEFAULT
DECL|CMU_IEN_LFXORDY|macro|CMU_IEN_LFXORDY
DECL|CMU_IEN_USBCHFCLKSEL_DEFAULT|macro|CMU_IEN_USBCHFCLKSEL_DEFAULT
DECL|CMU_IEN_USBCHFCLKSEL|macro|CMU_IEN_USBCHFCLKSEL
DECL|CMU_IFC_AUXHFRCORDY_DEFAULT|macro|CMU_IFC_AUXHFRCORDY_DEFAULT
DECL|CMU_IFC_AUXHFRCORDY|macro|CMU_IFC_AUXHFRCORDY
DECL|CMU_IFC_CALOF_DEFAULT|macro|CMU_IFC_CALOF_DEFAULT
DECL|CMU_IFC_CALOF|macro|CMU_IFC_CALOF
DECL|CMU_IFC_CALRDY_DEFAULT|macro|CMU_IFC_CALRDY_DEFAULT
DECL|CMU_IFC_CALRDY|macro|CMU_IFC_CALRDY
DECL|CMU_IFC_HFRCORDY_DEFAULT|macro|CMU_IFC_HFRCORDY_DEFAULT
DECL|CMU_IFC_HFRCORDY|macro|CMU_IFC_HFRCORDY
DECL|CMU_IFC_HFXORDY_DEFAULT|macro|CMU_IFC_HFXORDY_DEFAULT
DECL|CMU_IFC_HFXORDY|macro|CMU_IFC_HFXORDY
DECL|CMU_IFC_LFRCORDY_DEFAULT|macro|CMU_IFC_LFRCORDY_DEFAULT
DECL|CMU_IFC_LFRCORDY|macro|CMU_IFC_LFRCORDY
DECL|CMU_IFC_LFXORDY_DEFAULT|macro|CMU_IFC_LFXORDY_DEFAULT
DECL|CMU_IFC_LFXORDY|macro|CMU_IFC_LFXORDY
DECL|CMU_IFC_USBCHFCLKSEL_DEFAULT|macro|CMU_IFC_USBCHFCLKSEL_DEFAULT
DECL|CMU_IFC_USBCHFCLKSEL|macro|CMU_IFC_USBCHFCLKSEL
DECL|CMU_IFS_AUXHFRCORDY_DEFAULT|macro|CMU_IFS_AUXHFRCORDY_DEFAULT
DECL|CMU_IFS_AUXHFRCORDY|macro|CMU_IFS_AUXHFRCORDY
DECL|CMU_IFS_CALOF_DEFAULT|macro|CMU_IFS_CALOF_DEFAULT
DECL|CMU_IFS_CALOF|macro|CMU_IFS_CALOF
DECL|CMU_IFS_CALRDY_DEFAULT|macro|CMU_IFS_CALRDY_DEFAULT
DECL|CMU_IFS_CALRDY|macro|CMU_IFS_CALRDY
DECL|CMU_IFS_HFRCORDY_DEFAULT|macro|CMU_IFS_HFRCORDY_DEFAULT
DECL|CMU_IFS_HFRCORDY|macro|CMU_IFS_HFRCORDY
DECL|CMU_IFS_HFXORDY_DEFAULT|macro|CMU_IFS_HFXORDY_DEFAULT
DECL|CMU_IFS_HFXORDY|macro|CMU_IFS_HFXORDY
DECL|CMU_IFS_LFRCORDY_DEFAULT|macro|CMU_IFS_LFRCORDY_DEFAULT
DECL|CMU_IFS_LFRCORDY|macro|CMU_IFS_LFRCORDY
DECL|CMU_IFS_LFXORDY_DEFAULT|macro|CMU_IFS_LFXORDY_DEFAULT
DECL|CMU_IFS_LFXORDY|macro|CMU_IFS_LFXORDY
DECL|CMU_IFS_USBCHFCLKSEL_DEFAULT|macro|CMU_IFS_USBCHFCLKSEL_DEFAULT
DECL|CMU_IFS_USBCHFCLKSEL|macro|CMU_IFS_USBCHFCLKSEL
DECL|CMU_IF_AUXHFRCORDY_DEFAULT|macro|CMU_IF_AUXHFRCORDY_DEFAULT
DECL|CMU_IF_AUXHFRCORDY|macro|CMU_IF_AUXHFRCORDY
DECL|CMU_IF_CALOF_DEFAULT|macro|CMU_IF_CALOF_DEFAULT
DECL|CMU_IF_CALOF|macro|CMU_IF_CALOF
DECL|CMU_IF_CALRDY_DEFAULT|macro|CMU_IF_CALRDY_DEFAULT
DECL|CMU_IF_CALRDY|macro|CMU_IF_CALRDY
DECL|CMU_IF_HFRCORDY_DEFAULT|macro|CMU_IF_HFRCORDY_DEFAULT
DECL|CMU_IF_HFRCORDY|macro|CMU_IF_HFRCORDY
DECL|CMU_IF_HFXORDY_DEFAULT|macro|CMU_IF_HFXORDY_DEFAULT
DECL|CMU_IF_HFXORDY|macro|CMU_IF_HFXORDY
DECL|CMU_IF_LFRCORDY_DEFAULT|macro|CMU_IF_LFRCORDY_DEFAULT
DECL|CMU_IF_LFRCORDY|macro|CMU_IF_LFRCORDY
DECL|CMU_IF_LFXORDY_DEFAULT|macro|CMU_IF_LFXORDY_DEFAULT
DECL|CMU_IF_LFXORDY|macro|CMU_IF_LFXORDY
DECL|CMU_IF_USBCHFCLKSEL_DEFAULT|macro|CMU_IF_USBCHFCLKSEL_DEFAULT
DECL|CMU_IF_USBCHFCLKSEL|macro|CMU_IF_USBCHFCLKSEL
DECL|CMU_IRQn|enumerator|CMU_IRQn = 32, /*!< 32 EFM32 CMU Interrupt */
DECL|CMU_LFACLKEN0_LESENSE_DEFAULT|macro|CMU_LFACLKEN0_LESENSE_DEFAULT
DECL|CMU_LFACLKEN0_LESENSE|macro|CMU_LFACLKEN0_LESENSE
DECL|CMU_LFACLKEN0_LETIMER0_DEFAULT|macro|CMU_LFACLKEN0_LETIMER0_DEFAULT
DECL|CMU_LFACLKEN0_LETIMER0|macro|CMU_LFACLKEN0_LETIMER0
DECL|CMU_LFACLKEN0_RTC_DEFAULT|macro|CMU_LFACLKEN0_RTC_DEFAULT
DECL|CMU_LFACLKEN0_RTC|macro|CMU_LFACLKEN0_RTC
DECL|CMU_LFAPRESC0_LESENSE_DIV1|macro|CMU_LFAPRESC0_LESENSE_DIV1
DECL|CMU_LFAPRESC0_LESENSE_DIV2|macro|CMU_LFAPRESC0_LESENSE_DIV2
DECL|CMU_LFAPRESC0_LESENSE_DIV4|macro|CMU_LFAPRESC0_LESENSE_DIV4
DECL|CMU_LFAPRESC0_LESENSE_DIV8|macro|CMU_LFAPRESC0_LESENSE_DIV8
DECL|CMU_LFAPRESC0_LETIMER0_DIV1024|macro|CMU_LFAPRESC0_LETIMER0_DIV1024
DECL|CMU_LFAPRESC0_LETIMER0_DIV128|macro|CMU_LFAPRESC0_LETIMER0_DIV128
DECL|CMU_LFAPRESC0_LETIMER0_DIV16384|macro|CMU_LFAPRESC0_LETIMER0_DIV16384
DECL|CMU_LFAPRESC0_LETIMER0_DIV16|macro|CMU_LFAPRESC0_LETIMER0_DIV16
DECL|CMU_LFAPRESC0_LETIMER0_DIV1|macro|CMU_LFAPRESC0_LETIMER0_DIV1
DECL|CMU_LFAPRESC0_LETIMER0_DIV2048|macro|CMU_LFAPRESC0_LETIMER0_DIV2048
DECL|CMU_LFAPRESC0_LETIMER0_DIV256|macro|CMU_LFAPRESC0_LETIMER0_DIV256
DECL|CMU_LFAPRESC0_LETIMER0_DIV2|macro|CMU_LFAPRESC0_LETIMER0_DIV2
DECL|CMU_LFAPRESC0_LETIMER0_DIV32768|macro|CMU_LFAPRESC0_LETIMER0_DIV32768
DECL|CMU_LFAPRESC0_LETIMER0_DIV32|macro|CMU_LFAPRESC0_LETIMER0_DIV32
DECL|CMU_LFAPRESC0_LETIMER0_DIV4096|macro|CMU_LFAPRESC0_LETIMER0_DIV4096
DECL|CMU_LFAPRESC0_LETIMER0_DIV4|macro|CMU_LFAPRESC0_LETIMER0_DIV4
DECL|CMU_LFAPRESC0_LETIMER0_DIV512|macro|CMU_LFAPRESC0_LETIMER0_DIV512
DECL|CMU_LFAPRESC0_LETIMER0_DIV64|macro|CMU_LFAPRESC0_LETIMER0_DIV64
DECL|CMU_LFAPRESC0_LETIMER0_DIV8192|macro|CMU_LFAPRESC0_LETIMER0_DIV8192
DECL|CMU_LFAPRESC0_LETIMER0_DIV8|macro|CMU_LFAPRESC0_LETIMER0_DIV8
DECL|CMU_LFAPRESC0_RTC_DIV1024|macro|CMU_LFAPRESC0_RTC_DIV1024
DECL|CMU_LFAPRESC0_RTC_DIV128|macro|CMU_LFAPRESC0_RTC_DIV128
DECL|CMU_LFAPRESC0_RTC_DIV16384|macro|CMU_LFAPRESC0_RTC_DIV16384
DECL|CMU_LFAPRESC0_RTC_DIV16|macro|CMU_LFAPRESC0_RTC_DIV16
DECL|CMU_LFAPRESC0_RTC_DIV1|macro|CMU_LFAPRESC0_RTC_DIV1
DECL|CMU_LFAPRESC0_RTC_DIV2048|macro|CMU_LFAPRESC0_RTC_DIV2048
DECL|CMU_LFAPRESC0_RTC_DIV256|macro|CMU_LFAPRESC0_RTC_DIV256
DECL|CMU_LFAPRESC0_RTC_DIV2|macro|CMU_LFAPRESC0_RTC_DIV2
DECL|CMU_LFAPRESC0_RTC_DIV32768|macro|CMU_LFAPRESC0_RTC_DIV32768
DECL|CMU_LFAPRESC0_RTC_DIV32|macro|CMU_LFAPRESC0_RTC_DIV32
DECL|CMU_LFAPRESC0_RTC_DIV4096|macro|CMU_LFAPRESC0_RTC_DIV4096
DECL|CMU_LFAPRESC0_RTC_DIV4|macro|CMU_LFAPRESC0_RTC_DIV4
DECL|CMU_LFAPRESC0_RTC_DIV512|macro|CMU_LFAPRESC0_RTC_DIV512
DECL|CMU_LFAPRESC0_RTC_DIV64|macro|CMU_LFAPRESC0_RTC_DIV64
DECL|CMU_LFAPRESC0_RTC_DIV8192|macro|CMU_LFAPRESC0_RTC_DIV8192
DECL|CMU_LFAPRESC0_RTC_DIV8|macro|CMU_LFAPRESC0_RTC_DIV8
DECL|CMU_LFBCLKEN0_LEUART0_DEFAULT|macro|CMU_LFBCLKEN0_LEUART0_DEFAULT
DECL|CMU_LFBCLKEN0_LEUART0|macro|CMU_LFBCLKEN0_LEUART0
DECL|CMU_LFBCLKEN0_LEUART1_DEFAULT|macro|CMU_LFBCLKEN0_LEUART1_DEFAULT
DECL|CMU_LFBCLKEN0_LEUART1|macro|CMU_LFBCLKEN0_LEUART1
DECL|CMU_LFBPRESC0_LEUART0_DIV1|macro|CMU_LFBPRESC0_LEUART0_DIV1
DECL|CMU_LFBPRESC0_LEUART0_DIV2|macro|CMU_LFBPRESC0_LEUART0_DIV2
DECL|CMU_LFBPRESC0_LEUART0_DIV4|macro|CMU_LFBPRESC0_LEUART0_DIV4
DECL|CMU_LFBPRESC0_LEUART0_DIV8|macro|CMU_LFBPRESC0_LEUART0_DIV8
DECL|CMU_LFBPRESC0_LEUART1_DIV1|macro|CMU_LFBPRESC0_LEUART1_DIV1
DECL|CMU_LFBPRESC0_LEUART1_DIV2|macro|CMU_LFBPRESC0_LEUART1_DIV2
DECL|CMU_LFBPRESC0_LEUART1_DIV4|macro|CMU_LFBPRESC0_LEUART1_DIV4
DECL|CMU_LFBPRESC0_LEUART1_DIV8|macro|CMU_LFBPRESC0_LEUART1_DIV8
DECL|CMU_LFCLKSEL_LFAE_DEFAULT|macro|CMU_LFCLKSEL_LFAE_DEFAULT
DECL|CMU_LFCLKSEL_LFAE_DISABLED|macro|CMU_LFCLKSEL_LFAE_DISABLED
DECL|CMU_LFCLKSEL_LFAE_ULFRCO|macro|CMU_LFCLKSEL_LFAE_ULFRCO
DECL|CMU_LFCLKSEL_LFAE|macro|CMU_LFCLKSEL_LFAE
DECL|CMU_LFCLKSEL_LFA_DEFAULT|macro|CMU_LFCLKSEL_LFA_DEFAULT
DECL|CMU_LFCLKSEL_LFA_DISABLED|macro|CMU_LFCLKSEL_LFA_DISABLED
DECL|CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2|macro|CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2
DECL|CMU_LFCLKSEL_LFA_LFRCO|macro|CMU_LFCLKSEL_LFA_LFRCO
DECL|CMU_LFCLKSEL_LFA_LFXO|macro|CMU_LFCLKSEL_LFA_LFXO
DECL|CMU_LFCLKSEL_LFBE_DEFAULT|macro|CMU_LFCLKSEL_LFBE_DEFAULT
DECL|CMU_LFCLKSEL_LFBE_DISABLED|macro|CMU_LFCLKSEL_LFBE_DISABLED
DECL|CMU_LFCLKSEL_LFBE_ULFRCO|macro|CMU_LFCLKSEL_LFBE_ULFRCO
DECL|CMU_LFCLKSEL_LFBE|macro|CMU_LFCLKSEL_LFBE
DECL|CMU_LFCLKSEL_LFB_DEFAULT|macro|CMU_LFCLKSEL_LFB_DEFAULT
DECL|CMU_LFCLKSEL_LFB_DISABLED|macro|CMU_LFCLKSEL_LFB_DISABLED
DECL|CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2|macro|CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2
DECL|CMU_LFCLKSEL_LFB_LFRCO|macro|CMU_LFCLKSEL_LFB_LFRCO
DECL|CMU_LFCLKSEL_LFB_LFXO|macro|CMU_LFCLKSEL_LFB_LFXO
DECL|CMU_LFRCOCTRL_TUNING_DEFAULT|macro|CMU_LFRCOCTRL_TUNING_DEFAULT
DECL|CMU_LOCK_LOCKKEY_DEFAULT|macro|CMU_LOCK_LOCKKEY_DEFAULT
DECL|CMU_LOCK_LOCKKEY_LOCKED|macro|CMU_LOCK_LOCKKEY_LOCKED
DECL|CMU_LOCK_LOCKKEY_LOCK|macro|CMU_LOCK_LOCKKEY_LOCK
DECL|CMU_LOCK_LOCKKEY_UNLOCKED|macro|CMU_LOCK_LOCKKEY_UNLOCKED
DECL|CMU_LOCK_LOCKKEY_UNLOCK|macro|CMU_LOCK_LOCKKEY_UNLOCK
DECL|CMU_OSCENCMD_AUXHFRCODIS_DEFAULT|macro|CMU_OSCENCMD_AUXHFRCODIS_DEFAULT
DECL|CMU_OSCENCMD_AUXHFRCODIS|macro|CMU_OSCENCMD_AUXHFRCODIS
DECL|CMU_OSCENCMD_AUXHFRCOEN_DEFAULT|macro|CMU_OSCENCMD_AUXHFRCOEN_DEFAULT
DECL|CMU_OSCENCMD_AUXHFRCOEN|macro|CMU_OSCENCMD_AUXHFRCOEN
DECL|CMU_OSCENCMD_HFRCODIS_DEFAULT|macro|CMU_OSCENCMD_HFRCODIS_DEFAULT
DECL|CMU_OSCENCMD_HFRCODIS|macro|CMU_OSCENCMD_HFRCODIS
DECL|CMU_OSCENCMD_HFRCOEN_DEFAULT|macro|CMU_OSCENCMD_HFRCOEN_DEFAULT
DECL|CMU_OSCENCMD_HFRCOEN|macro|CMU_OSCENCMD_HFRCOEN
DECL|CMU_OSCENCMD_HFXODIS_DEFAULT|macro|CMU_OSCENCMD_HFXODIS_DEFAULT
DECL|CMU_OSCENCMD_HFXODIS|macro|CMU_OSCENCMD_HFXODIS
DECL|CMU_OSCENCMD_HFXOEN_DEFAULT|macro|CMU_OSCENCMD_HFXOEN_DEFAULT
DECL|CMU_OSCENCMD_HFXOEN|macro|CMU_OSCENCMD_HFXOEN
DECL|CMU_OSCENCMD_LFRCODIS_DEFAULT|macro|CMU_OSCENCMD_LFRCODIS_DEFAULT
DECL|CMU_OSCENCMD_LFRCODIS|macro|CMU_OSCENCMD_LFRCODIS
DECL|CMU_OSCENCMD_LFRCOEN_DEFAULT|macro|CMU_OSCENCMD_LFRCOEN_DEFAULT
DECL|CMU_OSCENCMD_LFRCOEN|macro|CMU_OSCENCMD_LFRCOEN
DECL|CMU_OSCENCMD_LFXODIS_DEFAULT|macro|CMU_OSCENCMD_LFXODIS_DEFAULT
DECL|CMU_OSCENCMD_LFXODIS|macro|CMU_OSCENCMD_LFXODIS
DECL|CMU_OSCENCMD_LFXOEN_DEFAULT|macro|CMU_OSCENCMD_LFXOEN_DEFAULT
DECL|CMU_OSCENCMD_LFXOEN|macro|CMU_OSCENCMD_LFXOEN
DECL|CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT|macro|CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT
DECL|CMU_PCNTCTRL_PCNT0CLKEN|macro|CMU_PCNTCTRL_PCNT0CLKEN
DECL|CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT|macro|CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT
DECL|CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK|macro|CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK
DECL|CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0|macro|CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0
DECL|CMU_PCNTCTRL_PCNT0CLKSEL|macro|CMU_PCNTCTRL_PCNT0CLKSEL
DECL|CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT|macro|CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT
DECL|CMU_PCNTCTRL_PCNT1CLKEN|macro|CMU_PCNTCTRL_PCNT1CLKEN
DECL|CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT|macro|CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT
DECL|CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK|macro|CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK
DECL|CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0|macro|CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0
DECL|CMU_PCNTCTRL_PCNT1CLKSEL|macro|CMU_PCNTCTRL_PCNT1CLKSEL
DECL|CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT|macro|CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT
DECL|CMU_PCNTCTRL_PCNT2CLKEN|macro|CMU_PCNTCTRL_PCNT2CLKEN
DECL|CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT|macro|CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT
DECL|CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK|macro|CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK
DECL|CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0|macro|CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0
DECL|CMU_PCNTCTRL_PCNT2CLKSEL|macro|CMU_PCNTCTRL_PCNT2CLKSEL
DECL|CMU_PRESENT|macro|CMU_PRESENT
DECL|CMU_ROUTE_CLKOUT0PEN_DEFAULT|macro|CMU_ROUTE_CLKOUT0PEN_DEFAULT
DECL|CMU_ROUTE_CLKOUT0PEN|macro|CMU_ROUTE_CLKOUT0PEN
DECL|CMU_ROUTE_CLKOUT1PEN_DEFAULT|macro|CMU_ROUTE_CLKOUT1PEN_DEFAULT
DECL|CMU_ROUTE_CLKOUT1PEN|macro|CMU_ROUTE_CLKOUT1PEN
DECL|CMU_ROUTE_LOCATION_DEFAULT|macro|CMU_ROUTE_LOCATION_DEFAULT
DECL|CMU_ROUTE_LOCATION_LOC0|macro|CMU_ROUTE_LOCATION_LOC0
DECL|CMU_ROUTE_LOCATION_LOC1|macro|CMU_ROUTE_LOCATION_LOC1
DECL|CMU_ROUTE_LOCATION_LOC2|macro|CMU_ROUTE_LOCATION_LOC2
DECL|CMU_STATUS_AUXHFRCOENS_DEFAULT|macro|CMU_STATUS_AUXHFRCOENS_DEFAULT
DECL|CMU_STATUS_AUXHFRCOENS|macro|CMU_STATUS_AUXHFRCOENS
DECL|CMU_STATUS_AUXHFRCORDY_DEFAULT|macro|CMU_STATUS_AUXHFRCORDY_DEFAULT
DECL|CMU_STATUS_AUXHFRCORDY|macro|CMU_STATUS_AUXHFRCORDY
DECL|CMU_STATUS_CALBSY_DEFAULT|macro|CMU_STATUS_CALBSY_DEFAULT
DECL|CMU_STATUS_CALBSY|macro|CMU_STATUS_CALBSY
DECL|CMU_STATUS_HFRCOENS_DEFAULT|macro|CMU_STATUS_HFRCOENS_DEFAULT
DECL|CMU_STATUS_HFRCOENS|macro|CMU_STATUS_HFRCOENS
DECL|CMU_STATUS_HFRCORDY_DEFAULT|macro|CMU_STATUS_HFRCORDY_DEFAULT
DECL|CMU_STATUS_HFRCORDY|macro|CMU_STATUS_HFRCORDY
DECL|CMU_STATUS_HFRCOSEL_DEFAULT|macro|CMU_STATUS_HFRCOSEL_DEFAULT
DECL|CMU_STATUS_HFRCOSEL|macro|CMU_STATUS_HFRCOSEL
DECL|CMU_STATUS_HFXOENS_DEFAULT|macro|CMU_STATUS_HFXOENS_DEFAULT
DECL|CMU_STATUS_HFXOENS|macro|CMU_STATUS_HFXOENS
DECL|CMU_STATUS_HFXORDY_DEFAULT|macro|CMU_STATUS_HFXORDY_DEFAULT
DECL|CMU_STATUS_HFXORDY|macro|CMU_STATUS_HFXORDY
DECL|CMU_STATUS_HFXOSEL_DEFAULT|macro|CMU_STATUS_HFXOSEL_DEFAULT
DECL|CMU_STATUS_HFXOSEL|macro|CMU_STATUS_HFXOSEL
DECL|CMU_STATUS_LFRCOENS_DEFAULT|macro|CMU_STATUS_LFRCOENS_DEFAULT
DECL|CMU_STATUS_LFRCOENS|macro|CMU_STATUS_LFRCOENS
DECL|CMU_STATUS_LFRCORDY_DEFAULT|macro|CMU_STATUS_LFRCORDY_DEFAULT
DECL|CMU_STATUS_LFRCORDY|macro|CMU_STATUS_LFRCORDY
DECL|CMU_STATUS_LFRCOSEL_DEFAULT|macro|CMU_STATUS_LFRCOSEL_DEFAULT
DECL|CMU_STATUS_LFRCOSEL|macro|CMU_STATUS_LFRCOSEL
DECL|CMU_STATUS_LFXOENS_DEFAULT|macro|CMU_STATUS_LFXOENS_DEFAULT
DECL|CMU_STATUS_LFXOENS|macro|CMU_STATUS_LFXOENS
DECL|CMU_STATUS_LFXORDY_DEFAULT|macro|CMU_STATUS_LFXORDY_DEFAULT
DECL|CMU_STATUS_LFXORDY|macro|CMU_STATUS_LFXORDY
DECL|CMU_STATUS_LFXOSEL_DEFAULT|macro|CMU_STATUS_LFXOSEL_DEFAULT
DECL|CMU_STATUS_LFXOSEL|macro|CMU_STATUS_LFXOSEL
DECL|CMU_STATUS_USBCHFCLKSEL_DEFAULT|macro|CMU_STATUS_USBCHFCLKSEL_DEFAULT
DECL|CMU_STATUS_USBCHFCLKSEL|macro|CMU_STATUS_USBCHFCLKSEL
DECL|CMU_STATUS_USBCLFRCOSEL_DEFAULT|macro|CMU_STATUS_USBCLFRCOSEL_DEFAULT
DECL|CMU_STATUS_USBCLFRCOSEL|macro|CMU_STATUS_USBCLFRCOSEL
DECL|CMU_STATUS_USBCLFXOSEL_DEFAULT|macro|CMU_STATUS_USBCLFXOSEL_DEFAULT
DECL|CMU_STATUS_USBCLFXOSEL|macro|CMU_STATUS_USBCLFXOSEL
DECL|CMU_SYNCBUSY_LFACLKEN0_DEFAULT|macro|CMU_SYNCBUSY_LFACLKEN0_DEFAULT
DECL|CMU_SYNCBUSY_LFACLKEN0|macro|CMU_SYNCBUSY_LFACLKEN0
DECL|CMU_SYNCBUSY_LFAPRESC0_DEFAULT|macro|CMU_SYNCBUSY_LFAPRESC0_DEFAULT
DECL|CMU_SYNCBUSY_LFAPRESC0|macro|CMU_SYNCBUSY_LFAPRESC0
DECL|CMU_SYNCBUSY_LFBCLKEN0_DEFAULT|macro|CMU_SYNCBUSY_LFBCLKEN0_DEFAULT
DECL|CMU_SYNCBUSY_LFBCLKEN0|macro|CMU_SYNCBUSY_LFBCLKEN0
DECL|CMU_SYNCBUSY_LFBPRESC0_DEFAULT|macro|CMU_SYNCBUSY_LFBPRESC0_DEFAULT
DECL|CMU_SYNCBUSY_LFBPRESC0|macro|CMU_SYNCBUSY_LFBPRESC0
DECL|CMU_TypeDef|typedef|} CMU_TypeDef; /** @} */
DECL|CMU_UNLOCK_CODE|macro|CMU_UNLOCK_CODE
DECL|CMU|macro|CMU
DECL|CONFIG|member|__OM uint32_t CONFIG; /**< DMA Configuration Register */
DECL|CTRLBASE|member|__IOM uint32_t CTRLBASE; /**< Channel Control Data Base Pointer Register */
DECL|CTRL|member|__IOM uint32_t CTRL; /**< CMU Control Register */
DECL|CTRL|member|__IOM uint32_t CTRL; /**< DMA Control Register */
DECL|DAC0_BASE|macro|DAC0_BASE
DECL|DAC0_IRQn|enumerator|DAC0_IRQn = 8, /*!< 8 EFM32 DAC0 Interrupt */
DECL|DAC0|macro|DAC0
DECL|DAC_COUNT|macro|DAC_COUNT
DECL|DAC_PRESENT|macro|DAC_PRESENT
DECL|DBG_COUNT|macro|DBG_COUNT
DECL|DBG_PRESENT|macro|DBG_PRESENT
DECL|DEVINFO_BASE|macro|DEVINFO_BASE
DECL|DEVINFO|macro|DEVINFO
DECL|DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT|macro|DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT
DECL|DMA_BASE|macro|DMA_BASE
DECL|DMA_CHALTC_CH0ALTC_DEFAULT|macro|DMA_CHALTC_CH0ALTC_DEFAULT
DECL|DMA_CHALTC_CH0ALTC|macro|DMA_CHALTC_CH0ALTC
DECL|DMA_CHALTC_CH10ALTC_DEFAULT|macro|DMA_CHALTC_CH10ALTC_DEFAULT
DECL|DMA_CHALTC_CH10ALTC|macro|DMA_CHALTC_CH10ALTC
DECL|DMA_CHALTC_CH11ALTC_DEFAULT|macro|DMA_CHALTC_CH11ALTC_DEFAULT
DECL|DMA_CHALTC_CH11ALTC|macro|DMA_CHALTC_CH11ALTC
DECL|DMA_CHALTC_CH1ALTC_DEFAULT|macro|DMA_CHALTC_CH1ALTC_DEFAULT
DECL|DMA_CHALTC_CH1ALTC|macro|DMA_CHALTC_CH1ALTC
DECL|DMA_CHALTC_CH2ALTC_DEFAULT|macro|DMA_CHALTC_CH2ALTC_DEFAULT
DECL|DMA_CHALTC_CH2ALTC|macro|DMA_CHALTC_CH2ALTC
DECL|DMA_CHALTC_CH3ALTC_DEFAULT|macro|DMA_CHALTC_CH3ALTC_DEFAULT
DECL|DMA_CHALTC_CH3ALTC|macro|DMA_CHALTC_CH3ALTC
DECL|DMA_CHALTC_CH4ALTC_DEFAULT|macro|DMA_CHALTC_CH4ALTC_DEFAULT
DECL|DMA_CHALTC_CH4ALTC|macro|DMA_CHALTC_CH4ALTC
DECL|DMA_CHALTC_CH5ALTC_DEFAULT|macro|DMA_CHALTC_CH5ALTC_DEFAULT
DECL|DMA_CHALTC_CH5ALTC|macro|DMA_CHALTC_CH5ALTC
DECL|DMA_CHALTC_CH6ALTC_DEFAULT|macro|DMA_CHALTC_CH6ALTC_DEFAULT
DECL|DMA_CHALTC_CH6ALTC|macro|DMA_CHALTC_CH6ALTC
DECL|DMA_CHALTC_CH7ALTC_DEFAULT|macro|DMA_CHALTC_CH7ALTC_DEFAULT
DECL|DMA_CHALTC_CH7ALTC|macro|DMA_CHALTC_CH7ALTC
DECL|DMA_CHALTC_CH8ALTC_DEFAULT|macro|DMA_CHALTC_CH8ALTC_DEFAULT
DECL|DMA_CHALTC_CH8ALTC|macro|DMA_CHALTC_CH8ALTC
DECL|DMA_CHALTC_CH9ALTC_DEFAULT|macro|DMA_CHALTC_CH9ALTC_DEFAULT
DECL|DMA_CHALTC_CH9ALTC|macro|DMA_CHALTC_CH9ALTC
DECL|DMA_CHALTS_CH0ALTS_DEFAULT|macro|DMA_CHALTS_CH0ALTS_DEFAULT
DECL|DMA_CHALTS_CH0ALTS|macro|DMA_CHALTS_CH0ALTS
DECL|DMA_CHALTS_CH10ALTS_DEFAULT|macro|DMA_CHALTS_CH10ALTS_DEFAULT
DECL|DMA_CHALTS_CH10ALTS|macro|DMA_CHALTS_CH10ALTS
DECL|DMA_CHALTS_CH11ALTS_DEFAULT|macro|DMA_CHALTS_CH11ALTS_DEFAULT
DECL|DMA_CHALTS_CH11ALTS|macro|DMA_CHALTS_CH11ALTS
DECL|DMA_CHALTS_CH1ALTS_DEFAULT|macro|DMA_CHALTS_CH1ALTS_DEFAULT
DECL|DMA_CHALTS_CH1ALTS|macro|DMA_CHALTS_CH1ALTS
DECL|DMA_CHALTS_CH2ALTS_DEFAULT|macro|DMA_CHALTS_CH2ALTS_DEFAULT
DECL|DMA_CHALTS_CH2ALTS|macro|DMA_CHALTS_CH2ALTS
DECL|DMA_CHALTS_CH3ALTS_DEFAULT|macro|DMA_CHALTS_CH3ALTS_DEFAULT
DECL|DMA_CHALTS_CH3ALTS|macro|DMA_CHALTS_CH3ALTS
DECL|DMA_CHALTS_CH4ALTS_DEFAULT|macro|DMA_CHALTS_CH4ALTS_DEFAULT
DECL|DMA_CHALTS_CH4ALTS|macro|DMA_CHALTS_CH4ALTS
DECL|DMA_CHALTS_CH5ALTS_DEFAULT|macro|DMA_CHALTS_CH5ALTS_DEFAULT
DECL|DMA_CHALTS_CH5ALTS|macro|DMA_CHALTS_CH5ALTS
DECL|DMA_CHALTS_CH6ALTS_DEFAULT|macro|DMA_CHALTS_CH6ALTS_DEFAULT
DECL|DMA_CHALTS_CH6ALTS|macro|DMA_CHALTS_CH6ALTS
DECL|DMA_CHALTS_CH7ALTS_DEFAULT|macro|DMA_CHALTS_CH7ALTS_DEFAULT
DECL|DMA_CHALTS_CH7ALTS|macro|DMA_CHALTS_CH7ALTS
DECL|DMA_CHALTS_CH8ALTS_DEFAULT|macro|DMA_CHALTS_CH8ALTS_DEFAULT
DECL|DMA_CHALTS_CH8ALTS|macro|DMA_CHALTS_CH8ALTS
DECL|DMA_CHALTS_CH9ALTS_DEFAULT|macro|DMA_CHALTS_CH9ALTS_DEFAULT
DECL|DMA_CHALTS_CH9ALTS|macro|DMA_CHALTS_CH9ALTS
DECL|DMA_CHAN_COUNT|macro|DMA_CHAN_COUNT
DECL|DMA_CHENC_CH0ENC_DEFAULT|macro|DMA_CHENC_CH0ENC_DEFAULT
DECL|DMA_CHENC_CH0ENC|macro|DMA_CHENC_CH0ENC
DECL|DMA_CHENC_CH10ENC_DEFAULT|macro|DMA_CHENC_CH10ENC_DEFAULT
DECL|DMA_CHENC_CH10ENC|macro|DMA_CHENC_CH10ENC
DECL|DMA_CHENC_CH11ENC_DEFAULT|macro|DMA_CHENC_CH11ENC_DEFAULT
DECL|DMA_CHENC_CH11ENC|macro|DMA_CHENC_CH11ENC
DECL|DMA_CHENC_CH1ENC_DEFAULT|macro|DMA_CHENC_CH1ENC_DEFAULT
DECL|DMA_CHENC_CH1ENC|macro|DMA_CHENC_CH1ENC
DECL|DMA_CHENC_CH2ENC_DEFAULT|macro|DMA_CHENC_CH2ENC_DEFAULT
DECL|DMA_CHENC_CH2ENC|macro|DMA_CHENC_CH2ENC
DECL|DMA_CHENC_CH3ENC_DEFAULT|macro|DMA_CHENC_CH3ENC_DEFAULT
DECL|DMA_CHENC_CH3ENC|macro|DMA_CHENC_CH3ENC
DECL|DMA_CHENC_CH4ENC_DEFAULT|macro|DMA_CHENC_CH4ENC_DEFAULT
DECL|DMA_CHENC_CH4ENC|macro|DMA_CHENC_CH4ENC
DECL|DMA_CHENC_CH5ENC_DEFAULT|macro|DMA_CHENC_CH5ENC_DEFAULT
DECL|DMA_CHENC_CH5ENC|macro|DMA_CHENC_CH5ENC
DECL|DMA_CHENC_CH6ENC_DEFAULT|macro|DMA_CHENC_CH6ENC_DEFAULT
DECL|DMA_CHENC_CH6ENC|macro|DMA_CHENC_CH6ENC
DECL|DMA_CHENC_CH7ENC_DEFAULT|macro|DMA_CHENC_CH7ENC_DEFAULT
DECL|DMA_CHENC_CH7ENC|macro|DMA_CHENC_CH7ENC
DECL|DMA_CHENC_CH8ENC_DEFAULT|macro|DMA_CHENC_CH8ENC_DEFAULT
DECL|DMA_CHENC_CH8ENC|macro|DMA_CHENC_CH8ENC
DECL|DMA_CHENC_CH9ENC_DEFAULT|macro|DMA_CHENC_CH9ENC_DEFAULT
DECL|DMA_CHENC_CH9ENC|macro|DMA_CHENC_CH9ENC
DECL|DMA_CHENS_CH0ENS_DEFAULT|macro|DMA_CHENS_CH0ENS_DEFAULT
DECL|DMA_CHENS_CH0ENS|macro|DMA_CHENS_CH0ENS
DECL|DMA_CHENS_CH10ENS_DEFAULT|macro|DMA_CHENS_CH10ENS_DEFAULT
DECL|DMA_CHENS_CH10ENS|macro|DMA_CHENS_CH10ENS
DECL|DMA_CHENS_CH11ENS_DEFAULT|macro|DMA_CHENS_CH11ENS_DEFAULT
DECL|DMA_CHENS_CH11ENS|macro|DMA_CHENS_CH11ENS
DECL|DMA_CHENS_CH1ENS_DEFAULT|macro|DMA_CHENS_CH1ENS_DEFAULT
DECL|DMA_CHENS_CH1ENS|macro|DMA_CHENS_CH1ENS
DECL|DMA_CHENS_CH2ENS_DEFAULT|macro|DMA_CHENS_CH2ENS_DEFAULT
DECL|DMA_CHENS_CH2ENS|macro|DMA_CHENS_CH2ENS
DECL|DMA_CHENS_CH3ENS_DEFAULT|macro|DMA_CHENS_CH3ENS_DEFAULT
DECL|DMA_CHENS_CH3ENS|macro|DMA_CHENS_CH3ENS
DECL|DMA_CHENS_CH4ENS_DEFAULT|macro|DMA_CHENS_CH4ENS_DEFAULT
DECL|DMA_CHENS_CH4ENS|macro|DMA_CHENS_CH4ENS
DECL|DMA_CHENS_CH5ENS_DEFAULT|macro|DMA_CHENS_CH5ENS_DEFAULT
DECL|DMA_CHENS_CH5ENS|macro|DMA_CHENS_CH5ENS
DECL|DMA_CHENS_CH6ENS_DEFAULT|macro|DMA_CHENS_CH6ENS_DEFAULT
DECL|DMA_CHENS_CH6ENS|macro|DMA_CHENS_CH6ENS
DECL|DMA_CHENS_CH7ENS_DEFAULT|macro|DMA_CHENS_CH7ENS_DEFAULT
DECL|DMA_CHENS_CH7ENS|macro|DMA_CHENS_CH7ENS
DECL|DMA_CHENS_CH8ENS_DEFAULT|macro|DMA_CHENS_CH8ENS_DEFAULT
DECL|DMA_CHENS_CH8ENS|macro|DMA_CHENS_CH8ENS
DECL|DMA_CHENS_CH9ENS_DEFAULT|macro|DMA_CHENS_CH9ENS_DEFAULT
DECL|DMA_CHENS_CH9ENS|macro|DMA_CHENS_CH9ENS
DECL|DMA_CHPRIC_CH0PRIC_DEFAULT|macro|DMA_CHPRIC_CH0PRIC_DEFAULT
DECL|DMA_CHPRIC_CH0PRIC|macro|DMA_CHPRIC_CH0PRIC
DECL|DMA_CHPRIC_CH10PRIC_DEFAULT|macro|DMA_CHPRIC_CH10PRIC_DEFAULT
DECL|DMA_CHPRIC_CH10PRIC|macro|DMA_CHPRIC_CH10PRIC
DECL|DMA_CHPRIC_CH11PRIC_DEFAULT|macro|DMA_CHPRIC_CH11PRIC_DEFAULT
DECL|DMA_CHPRIC_CH11PRIC|macro|DMA_CHPRIC_CH11PRIC
DECL|DMA_CHPRIC_CH1PRIC_DEFAULT|macro|DMA_CHPRIC_CH1PRIC_DEFAULT
DECL|DMA_CHPRIC_CH1PRIC|macro|DMA_CHPRIC_CH1PRIC
DECL|DMA_CHPRIC_CH2PRIC_DEFAULT|macro|DMA_CHPRIC_CH2PRIC_DEFAULT
DECL|DMA_CHPRIC_CH2PRIC|macro|DMA_CHPRIC_CH2PRIC
DECL|DMA_CHPRIC_CH3PRIC_DEFAULT|macro|DMA_CHPRIC_CH3PRIC_DEFAULT
DECL|DMA_CHPRIC_CH3PRIC|macro|DMA_CHPRIC_CH3PRIC
DECL|DMA_CHPRIC_CH4PRIC_DEFAULT|macro|DMA_CHPRIC_CH4PRIC_DEFAULT
DECL|DMA_CHPRIC_CH4PRIC|macro|DMA_CHPRIC_CH4PRIC
DECL|DMA_CHPRIC_CH5PRIC_DEFAULT|macro|DMA_CHPRIC_CH5PRIC_DEFAULT
DECL|DMA_CHPRIC_CH5PRIC|macro|DMA_CHPRIC_CH5PRIC
DECL|DMA_CHPRIC_CH6PRIC_DEFAULT|macro|DMA_CHPRIC_CH6PRIC_DEFAULT
DECL|DMA_CHPRIC_CH6PRIC|macro|DMA_CHPRIC_CH6PRIC
DECL|DMA_CHPRIC_CH7PRIC_DEFAULT|macro|DMA_CHPRIC_CH7PRIC_DEFAULT
DECL|DMA_CHPRIC_CH7PRIC|macro|DMA_CHPRIC_CH7PRIC
DECL|DMA_CHPRIC_CH8PRIC_DEFAULT|macro|DMA_CHPRIC_CH8PRIC_DEFAULT
DECL|DMA_CHPRIC_CH8PRIC|macro|DMA_CHPRIC_CH8PRIC
DECL|DMA_CHPRIC_CH9PRIC_DEFAULT|macro|DMA_CHPRIC_CH9PRIC_DEFAULT
DECL|DMA_CHPRIC_CH9PRIC|macro|DMA_CHPRIC_CH9PRIC
DECL|DMA_CHPRIS_CH0PRIS_DEFAULT|macro|DMA_CHPRIS_CH0PRIS_DEFAULT
DECL|DMA_CHPRIS_CH0PRIS|macro|DMA_CHPRIS_CH0PRIS
DECL|DMA_CHPRIS_CH10PRIS_DEFAULT|macro|DMA_CHPRIS_CH10PRIS_DEFAULT
DECL|DMA_CHPRIS_CH10PRIS|macro|DMA_CHPRIS_CH10PRIS
DECL|DMA_CHPRIS_CH11PRIS_DEFAULT|macro|DMA_CHPRIS_CH11PRIS_DEFAULT
DECL|DMA_CHPRIS_CH11PRIS|macro|DMA_CHPRIS_CH11PRIS
DECL|DMA_CHPRIS_CH1PRIS_DEFAULT|macro|DMA_CHPRIS_CH1PRIS_DEFAULT
DECL|DMA_CHPRIS_CH1PRIS|macro|DMA_CHPRIS_CH1PRIS
DECL|DMA_CHPRIS_CH2PRIS_DEFAULT|macro|DMA_CHPRIS_CH2PRIS_DEFAULT
DECL|DMA_CHPRIS_CH2PRIS|macro|DMA_CHPRIS_CH2PRIS
DECL|DMA_CHPRIS_CH3PRIS_DEFAULT|macro|DMA_CHPRIS_CH3PRIS_DEFAULT
DECL|DMA_CHPRIS_CH3PRIS|macro|DMA_CHPRIS_CH3PRIS
DECL|DMA_CHPRIS_CH4PRIS_DEFAULT|macro|DMA_CHPRIS_CH4PRIS_DEFAULT
DECL|DMA_CHPRIS_CH4PRIS|macro|DMA_CHPRIS_CH4PRIS
DECL|DMA_CHPRIS_CH5PRIS_DEFAULT|macro|DMA_CHPRIS_CH5PRIS_DEFAULT
DECL|DMA_CHPRIS_CH5PRIS|macro|DMA_CHPRIS_CH5PRIS
DECL|DMA_CHPRIS_CH6PRIS_DEFAULT|macro|DMA_CHPRIS_CH6PRIS_DEFAULT
DECL|DMA_CHPRIS_CH6PRIS|macro|DMA_CHPRIS_CH6PRIS
DECL|DMA_CHPRIS_CH7PRIS_DEFAULT|macro|DMA_CHPRIS_CH7PRIS_DEFAULT
DECL|DMA_CHPRIS_CH7PRIS|macro|DMA_CHPRIS_CH7PRIS
DECL|DMA_CHPRIS_CH8PRIS_DEFAULT|macro|DMA_CHPRIS_CH8PRIS_DEFAULT
DECL|DMA_CHPRIS_CH8PRIS|macro|DMA_CHPRIS_CH8PRIS
DECL|DMA_CHPRIS_CH9PRIS_DEFAULT|macro|DMA_CHPRIS_CH9PRIS_DEFAULT
DECL|DMA_CHPRIS_CH9PRIS|macro|DMA_CHPRIS_CH9PRIS
DECL|DMA_CHREQMASKC_CH0REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH0REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH0REQMASKC|macro|DMA_CHREQMASKC_CH0REQMASKC
DECL|DMA_CHREQMASKC_CH10REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH10REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH10REQMASKC|macro|DMA_CHREQMASKC_CH10REQMASKC
DECL|DMA_CHREQMASKC_CH11REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH11REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH11REQMASKC|macro|DMA_CHREQMASKC_CH11REQMASKC
DECL|DMA_CHREQMASKC_CH1REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH1REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH1REQMASKC|macro|DMA_CHREQMASKC_CH1REQMASKC
DECL|DMA_CHREQMASKC_CH2REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH2REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH2REQMASKC|macro|DMA_CHREQMASKC_CH2REQMASKC
DECL|DMA_CHREQMASKC_CH3REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH3REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH3REQMASKC|macro|DMA_CHREQMASKC_CH3REQMASKC
DECL|DMA_CHREQMASKC_CH4REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH4REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH4REQMASKC|macro|DMA_CHREQMASKC_CH4REQMASKC
DECL|DMA_CHREQMASKC_CH5REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH5REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH5REQMASKC|macro|DMA_CHREQMASKC_CH5REQMASKC
DECL|DMA_CHREQMASKC_CH6REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH6REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH6REQMASKC|macro|DMA_CHREQMASKC_CH6REQMASKC
DECL|DMA_CHREQMASKC_CH7REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH7REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH7REQMASKC|macro|DMA_CHREQMASKC_CH7REQMASKC
DECL|DMA_CHREQMASKC_CH8REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH8REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH8REQMASKC|macro|DMA_CHREQMASKC_CH8REQMASKC
DECL|DMA_CHREQMASKC_CH9REQMASKC_DEFAULT|macro|DMA_CHREQMASKC_CH9REQMASKC_DEFAULT
DECL|DMA_CHREQMASKC_CH9REQMASKC|macro|DMA_CHREQMASKC_CH9REQMASKC
DECL|DMA_CHREQMASKS_CH0REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH0REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH0REQMASKS|macro|DMA_CHREQMASKS_CH0REQMASKS
DECL|DMA_CHREQMASKS_CH10REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH10REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH10REQMASKS|macro|DMA_CHREQMASKS_CH10REQMASKS
DECL|DMA_CHREQMASKS_CH11REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH11REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH11REQMASKS|macro|DMA_CHREQMASKS_CH11REQMASKS
DECL|DMA_CHREQMASKS_CH1REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH1REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH1REQMASKS|macro|DMA_CHREQMASKS_CH1REQMASKS
DECL|DMA_CHREQMASKS_CH2REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH2REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH2REQMASKS|macro|DMA_CHREQMASKS_CH2REQMASKS
DECL|DMA_CHREQMASKS_CH3REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH3REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH3REQMASKS|macro|DMA_CHREQMASKS_CH3REQMASKS
DECL|DMA_CHREQMASKS_CH4REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH4REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH4REQMASKS|macro|DMA_CHREQMASKS_CH4REQMASKS
DECL|DMA_CHREQMASKS_CH5REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH5REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH5REQMASKS|macro|DMA_CHREQMASKS_CH5REQMASKS
DECL|DMA_CHREQMASKS_CH6REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH6REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH6REQMASKS|macro|DMA_CHREQMASKS_CH6REQMASKS
DECL|DMA_CHREQMASKS_CH7REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH7REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH7REQMASKS|macro|DMA_CHREQMASKS_CH7REQMASKS
DECL|DMA_CHREQMASKS_CH8REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH8REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH8REQMASKS|macro|DMA_CHREQMASKS_CH8REQMASKS
DECL|DMA_CHREQMASKS_CH9REQMASKS_DEFAULT|macro|DMA_CHREQMASKS_CH9REQMASKS_DEFAULT
DECL|DMA_CHREQMASKS_CH9REQMASKS|macro|DMA_CHREQMASKS_CH9REQMASKS
DECL|DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH0REQSTATUS|macro|DMA_CHREQSTATUS_CH0REQSTATUS
DECL|DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH10REQSTATUS|macro|DMA_CHREQSTATUS_CH10REQSTATUS
DECL|DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH11REQSTATUS|macro|DMA_CHREQSTATUS_CH11REQSTATUS
DECL|DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH1REQSTATUS|macro|DMA_CHREQSTATUS_CH1REQSTATUS
DECL|DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH2REQSTATUS|macro|DMA_CHREQSTATUS_CH2REQSTATUS
DECL|DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH3REQSTATUS|macro|DMA_CHREQSTATUS_CH3REQSTATUS
DECL|DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH4REQSTATUS|macro|DMA_CHREQSTATUS_CH4REQSTATUS
DECL|DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH5REQSTATUS|macro|DMA_CHREQSTATUS_CH5REQSTATUS
DECL|DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH6REQSTATUS|macro|DMA_CHREQSTATUS_CH6REQSTATUS
DECL|DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH7REQSTATUS|macro|DMA_CHREQSTATUS_CH7REQSTATUS
DECL|DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH8REQSTATUS|macro|DMA_CHREQSTATUS_CH8REQSTATUS
DECL|DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT|macro|DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT
DECL|DMA_CHREQSTATUS_CH9REQSTATUS|macro|DMA_CHREQSTATUS_CH9REQSTATUS
DECL|DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH0SREQSTATUS|macro|DMA_CHSREQSTATUS_CH0SREQSTATUS
DECL|DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH10SREQSTATUS|macro|DMA_CHSREQSTATUS_CH10SREQSTATUS
DECL|DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH11SREQSTATUS|macro|DMA_CHSREQSTATUS_CH11SREQSTATUS
DECL|DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH1SREQSTATUS|macro|DMA_CHSREQSTATUS_CH1SREQSTATUS
DECL|DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH2SREQSTATUS|macro|DMA_CHSREQSTATUS_CH2SREQSTATUS
DECL|DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH3SREQSTATUS|macro|DMA_CHSREQSTATUS_CH3SREQSTATUS
DECL|DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH4SREQSTATUS|macro|DMA_CHSREQSTATUS_CH4SREQSTATUS
DECL|DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH5SREQSTATUS|macro|DMA_CHSREQSTATUS_CH5SREQSTATUS
DECL|DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH6SREQSTATUS|macro|DMA_CHSREQSTATUS_CH6SREQSTATUS
DECL|DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH7SREQSTATUS|macro|DMA_CHSREQSTATUS_CH7SREQSTATUS
DECL|DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH8SREQSTATUS|macro|DMA_CHSREQSTATUS_CH8SREQSTATUS
DECL|DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT|macro|DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT
DECL|DMA_CHSREQSTATUS_CH9SREQSTATUS|macro|DMA_CHSREQSTATUS_CH9SREQSTATUS
DECL|DMA_CHSWREQ_CH0SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH0SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH0SWREQ|macro|DMA_CHSWREQ_CH0SWREQ
DECL|DMA_CHSWREQ_CH10SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH10SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH10SWREQ|macro|DMA_CHSWREQ_CH10SWREQ
DECL|DMA_CHSWREQ_CH11SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH11SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH11SWREQ|macro|DMA_CHSWREQ_CH11SWREQ
DECL|DMA_CHSWREQ_CH1SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH1SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH1SWREQ|macro|DMA_CHSWREQ_CH1SWREQ
DECL|DMA_CHSWREQ_CH2SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH2SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH2SWREQ|macro|DMA_CHSWREQ_CH2SWREQ
DECL|DMA_CHSWREQ_CH3SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH3SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH3SWREQ|macro|DMA_CHSWREQ_CH3SWREQ
DECL|DMA_CHSWREQ_CH4SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH4SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH4SWREQ|macro|DMA_CHSWREQ_CH4SWREQ
DECL|DMA_CHSWREQ_CH5SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH5SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH5SWREQ|macro|DMA_CHSWREQ_CH5SWREQ
DECL|DMA_CHSWREQ_CH6SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH6SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH6SWREQ|macro|DMA_CHSWREQ_CH6SWREQ
DECL|DMA_CHSWREQ_CH7SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH7SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH7SWREQ|macro|DMA_CHSWREQ_CH7SWREQ
DECL|DMA_CHSWREQ_CH8SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH8SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH8SWREQ|macro|DMA_CHSWREQ_CH8SWREQ
DECL|DMA_CHSWREQ_CH9SWREQ_DEFAULT|macro|DMA_CHSWREQ_CH9SWREQ_DEFAULT
DECL|DMA_CHSWREQ_CH9SWREQ|macro|DMA_CHSWREQ_CH9SWREQ
DECL|DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH08USEBURSTC|macro|DMA_CHUSEBURSTC_CH08USEBURSTC
DECL|DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH0USEBURSTC|macro|DMA_CHUSEBURSTC_CH0USEBURSTC
DECL|DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH10USEBURSTC|macro|DMA_CHUSEBURSTC_CH10USEBURSTC
DECL|DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH11USEBURSTC|macro|DMA_CHUSEBURSTC_CH11USEBURSTC
DECL|DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH1USEBURSTC|macro|DMA_CHUSEBURSTC_CH1USEBURSTC
DECL|DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH2USEBURSTC|macro|DMA_CHUSEBURSTC_CH2USEBURSTC
DECL|DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH3USEBURSTC|macro|DMA_CHUSEBURSTC_CH3USEBURSTC
DECL|DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH4USEBURSTC|macro|DMA_CHUSEBURSTC_CH4USEBURSTC
DECL|DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH5USEBURSTC|macro|DMA_CHUSEBURSTC_CH5USEBURSTC
DECL|DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH6USEBURSTC|macro|DMA_CHUSEBURSTC_CH6USEBURSTC
DECL|DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH7USEBURSTC|macro|DMA_CHUSEBURSTC_CH7USEBURSTC
DECL|DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT|macro|DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT
DECL|DMA_CHUSEBURSTC_CH9USEBURSTC|macro|DMA_CHUSEBURSTC_CH9USEBURSTC
DECL|DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY|macro|DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY
DECL|DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST|macro|DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST
DECL|DMA_CHUSEBURSTS_CH0USEBURSTS|macro|DMA_CHUSEBURSTS_CH0USEBURSTS
DECL|DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH10USEBURSTS|macro|DMA_CHUSEBURSTS_CH10USEBURSTS
DECL|DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH11USEBURSTS|macro|DMA_CHUSEBURSTS_CH11USEBURSTS
DECL|DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH1USEBURSTS|macro|DMA_CHUSEBURSTS_CH1USEBURSTS
DECL|DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH2USEBURSTS|macro|DMA_CHUSEBURSTS_CH2USEBURSTS
DECL|DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH3USEBURSTS|macro|DMA_CHUSEBURSTS_CH3USEBURSTS
DECL|DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH4USEBURSTS|macro|DMA_CHUSEBURSTS_CH4USEBURSTS
DECL|DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH5USEBURSTS|macro|DMA_CHUSEBURSTS_CH5USEBURSTS
DECL|DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH6USEBURSTS|macro|DMA_CHUSEBURSTS_CH6USEBURSTS
DECL|DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH7USEBURSTS|macro|DMA_CHUSEBURSTS_CH7USEBURSTS
DECL|DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH8USEBURSTS|macro|DMA_CHUSEBURSTS_CH8USEBURSTS
DECL|DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT|macro|DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT
DECL|DMA_CHUSEBURSTS_CH9USEBURSTS|macro|DMA_CHUSEBURSTS_CH9USEBURSTS
DECL|DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH0WAITSTATUS|macro|DMA_CHWAITSTATUS_CH0WAITSTATUS
DECL|DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH10WAITSTATUS|macro|DMA_CHWAITSTATUS_CH10WAITSTATUS
DECL|DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH11WAITSTATUS|macro|DMA_CHWAITSTATUS_CH11WAITSTATUS
DECL|DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH1WAITSTATUS|macro|DMA_CHWAITSTATUS_CH1WAITSTATUS
DECL|DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH2WAITSTATUS|macro|DMA_CHWAITSTATUS_CH2WAITSTATUS
DECL|DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH3WAITSTATUS|macro|DMA_CHWAITSTATUS_CH3WAITSTATUS
DECL|DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH4WAITSTATUS|macro|DMA_CHWAITSTATUS_CH4WAITSTATUS
DECL|DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH5WAITSTATUS|macro|DMA_CHWAITSTATUS_CH5WAITSTATUS
DECL|DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH6WAITSTATUS|macro|DMA_CHWAITSTATUS_CH6WAITSTATUS
DECL|DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH7WAITSTATUS|macro|DMA_CHWAITSTATUS_CH7WAITSTATUS
DECL|DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH8WAITSTATUS|macro|DMA_CHWAITSTATUS_CH8WAITSTATUS
DECL|DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT|macro|DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT
DECL|DMA_CHWAITSTATUS_CH9WAITSTATUS|macro|DMA_CHWAITSTATUS_CH9WAITSTATUS
DECL|DMA_CH_CTRL_SIGSEL_ADC0SCAN|macro|DMA_CH_CTRL_SIGSEL_ADC0SCAN
DECL|DMA_CH_CTRL_SIGSEL_ADC0SINGLE|macro|DMA_CH_CTRL_SIGSEL_ADC0SINGLE
DECL|DMA_CH_CTRL_SIGSEL_AESDATARD|macro|DMA_CH_CTRL_SIGSEL_AESDATARD
DECL|DMA_CH_CTRL_SIGSEL_AESDATAWR|macro|DMA_CH_CTRL_SIGSEL_AESDATAWR
DECL|DMA_CH_CTRL_SIGSEL_AESKEYWR|macro|DMA_CH_CTRL_SIGSEL_AESKEYWR
DECL|DMA_CH_CTRL_SIGSEL_AESXORDATAWR|macro|DMA_CH_CTRL_SIGSEL_AESXORDATAWR
DECL|DMA_CH_CTRL_SIGSEL_DAC0CH0|macro|DMA_CH_CTRL_SIGSEL_DAC0CH0
DECL|DMA_CH_CTRL_SIGSEL_DAC0CH1|macro|DMA_CH_CTRL_SIGSEL_DAC0CH1
DECL|DMA_CH_CTRL_SIGSEL_I2C0RXDATAV|macro|DMA_CH_CTRL_SIGSEL_I2C0RXDATAV
DECL|DMA_CH_CTRL_SIGSEL_I2C0TXBL|macro|DMA_CH_CTRL_SIGSEL_I2C0TXBL
DECL|DMA_CH_CTRL_SIGSEL_I2C1RXDATAV|macro|DMA_CH_CTRL_SIGSEL_I2C1RXDATAV
DECL|DMA_CH_CTRL_SIGSEL_I2C1TXBL|macro|DMA_CH_CTRL_SIGSEL_I2C1TXBL
DECL|DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV|macro|DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV
DECL|DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV|macro|DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV
DECL|DMA_CH_CTRL_SIGSEL_LEUART0TXBL|macro|DMA_CH_CTRL_SIGSEL_LEUART0TXBL
DECL|DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY|macro|DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY
DECL|DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV|macro|DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV
DECL|DMA_CH_CTRL_SIGSEL_LEUART1TXBL|macro|DMA_CH_CTRL_SIGSEL_LEUART1TXBL
DECL|DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY|macro|DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY
DECL|DMA_CH_CTRL_SIGSEL_MSCWDATA|macro|DMA_CH_CTRL_SIGSEL_MSCWDATA
DECL|DMA_CH_CTRL_SIGSEL_TIMER0CC0|macro|DMA_CH_CTRL_SIGSEL_TIMER0CC0
DECL|DMA_CH_CTRL_SIGSEL_TIMER0CC1|macro|DMA_CH_CTRL_SIGSEL_TIMER0CC1
DECL|DMA_CH_CTRL_SIGSEL_TIMER0CC2|macro|DMA_CH_CTRL_SIGSEL_TIMER0CC2
DECL|DMA_CH_CTRL_SIGSEL_TIMER0UFOF|macro|DMA_CH_CTRL_SIGSEL_TIMER0UFOF
DECL|DMA_CH_CTRL_SIGSEL_TIMER1CC0|macro|DMA_CH_CTRL_SIGSEL_TIMER1CC0
DECL|DMA_CH_CTRL_SIGSEL_TIMER1CC1|macro|DMA_CH_CTRL_SIGSEL_TIMER1CC1
DECL|DMA_CH_CTRL_SIGSEL_TIMER1CC2|macro|DMA_CH_CTRL_SIGSEL_TIMER1CC2
DECL|DMA_CH_CTRL_SIGSEL_TIMER1UFOF|macro|DMA_CH_CTRL_SIGSEL_TIMER1UFOF
DECL|DMA_CH_CTRL_SIGSEL_TIMER2CC0|macro|DMA_CH_CTRL_SIGSEL_TIMER2CC0
DECL|DMA_CH_CTRL_SIGSEL_TIMER2CC1|macro|DMA_CH_CTRL_SIGSEL_TIMER2CC1
DECL|DMA_CH_CTRL_SIGSEL_TIMER2CC2|macro|DMA_CH_CTRL_SIGSEL_TIMER2CC2
DECL|DMA_CH_CTRL_SIGSEL_TIMER2UFOF|macro|DMA_CH_CTRL_SIGSEL_TIMER2UFOF
DECL|DMA_CH_CTRL_SIGSEL_TIMER3CC0|macro|DMA_CH_CTRL_SIGSEL_TIMER3CC0
DECL|DMA_CH_CTRL_SIGSEL_TIMER3CC1|macro|DMA_CH_CTRL_SIGSEL_TIMER3CC1
DECL|DMA_CH_CTRL_SIGSEL_TIMER3CC2|macro|DMA_CH_CTRL_SIGSEL_TIMER3CC2
DECL|DMA_CH_CTRL_SIGSEL_TIMER3UFOF|macro|DMA_CH_CTRL_SIGSEL_TIMER3UFOF
DECL|DMA_CH_CTRL_SIGSEL_UART0RXDATAV|macro|DMA_CH_CTRL_SIGSEL_UART0RXDATAV
DECL|DMA_CH_CTRL_SIGSEL_UART0TXBL|macro|DMA_CH_CTRL_SIGSEL_UART0TXBL
DECL|DMA_CH_CTRL_SIGSEL_UART0TXEMPTY|macro|DMA_CH_CTRL_SIGSEL_UART0TXEMPTY
DECL|DMA_CH_CTRL_SIGSEL_UART1RXDATAV|macro|DMA_CH_CTRL_SIGSEL_UART1RXDATAV
DECL|DMA_CH_CTRL_SIGSEL_UART1TXBL|macro|DMA_CH_CTRL_SIGSEL_UART1TXBL
DECL|DMA_CH_CTRL_SIGSEL_UART1TXEMPTY|macro|DMA_CH_CTRL_SIGSEL_UART1TXEMPTY
DECL|DMA_CH_CTRL_SIGSEL_USART0RXDATAV|macro|DMA_CH_CTRL_SIGSEL_USART0RXDATAV
DECL|DMA_CH_CTRL_SIGSEL_USART0TXBL|macro|DMA_CH_CTRL_SIGSEL_USART0TXBL
DECL|DMA_CH_CTRL_SIGSEL_USART0TXEMPTY|macro|DMA_CH_CTRL_SIGSEL_USART0TXEMPTY
DECL|DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT|macro|DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT
DECL|DMA_CH_CTRL_SIGSEL_USART1RXDATAV|macro|DMA_CH_CTRL_SIGSEL_USART1RXDATAV
DECL|DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT|macro|DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT
DECL|DMA_CH_CTRL_SIGSEL_USART1TXBL|macro|DMA_CH_CTRL_SIGSEL_USART1TXBL
DECL|DMA_CH_CTRL_SIGSEL_USART1TXEMPTY|macro|DMA_CH_CTRL_SIGSEL_USART1TXEMPTY
DECL|DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT|macro|DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT
DECL|DMA_CH_CTRL_SIGSEL_USART2RXDATAV|macro|DMA_CH_CTRL_SIGSEL_USART2RXDATAV
DECL|DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT|macro|DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT
DECL|DMA_CH_CTRL_SIGSEL_USART2TXBL|macro|DMA_CH_CTRL_SIGSEL_USART2TXBL
DECL|DMA_CH_CTRL_SIGSEL_USART2TXEMPTY|macro|DMA_CH_CTRL_SIGSEL_USART2TXEMPTY
DECL|DMA_CH_CTRL_SOURCESEL_ADC0|macro|DMA_CH_CTRL_SOURCESEL_ADC0
DECL|DMA_CH_CTRL_SOURCESEL_AES|macro|DMA_CH_CTRL_SOURCESEL_AES
DECL|DMA_CH_CTRL_SOURCESEL_DAC0|macro|DMA_CH_CTRL_SOURCESEL_DAC0
DECL|DMA_CH_CTRL_SOURCESEL_I2C0|macro|DMA_CH_CTRL_SOURCESEL_I2C0
DECL|DMA_CH_CTRL_SOURCESEL_I2C1|macro|DMA_CH_CTRL_SOURCESEL_I2C1
DECL|DMA_CH_CTRL_SOURCESEL_LESENSE|macro|DMA_CH_CTRL_SOURCESEL_LESENSE
DECL|DMA_CH_CTRL_SOURCESEL_LEUART0|macro|DMA_CH_CTRL_SOURCESEL_LEUART0
DECL|DMA_CH_CTRL_SOURCESEL_LEUART1|macro|DMA_CH_CTRL_SOURCESEL_LEUART1
DECL|DMA_CH_CTRL_SOURCESEL_MSC|macro|DMA_CH_CTRL_SOURCESEL_MSC
DECL|DMA_CH_CTRL_SOURCESEL_NONE|macro|DMA_CH_CTRL_SOURCESEL_NONE
DECL|DMA_CH_CTRL_SOURCESEL_TIMER0|macro|DMA_CH_CTRL_SOURCESEL_TIMER0
DECL|DMA_CH_CTRL_SOURCESEL_TIMER1|macro|DMA_CH_CTRL_SOURCESEL_TIMER1
DECL|DMA_CH_CTRL_SOURCESEL_TIMER2|macro|DMA_CH_CTRL_SOURCESEL_TIMER2
DECL|DMA_CH_CTRL_SOURCESEL_TIMER3|macro|DMA_CH_CTRL_SOURCESEL_TIMER3
DECL|DMA_CH_CTRL_SOURCESEL_UART0|macro|DMA_CH_CTRL_SOURCESEL_UART0
DECL|DMA_CH_CTRL_SOURCESEL_UART1|macro|DMA_CH_CTRL_SOURCESEL_UART1
DECL|DMA_CH_CTRL_SOURCESEL_USART0|macro|DMA_CH_CTRL_SOURCESEL_USART0
DECL|DMA_CH_CTRL_SOURCESEL_USART1|macro|DMA_CH_CTRL_SOURCESEL_USART1
DECL|DMA_CH_CTRL_SOURCESEL_USART2|macro|DMA_CH_CTRL_SOURCESEL_USART2
DECL|DMA_CONFIG_CHPROT_DEFAULT|macro|DMA_CONFIG_CHPROT_DEFAULT
DECL|DMA_CONFIG_CHPROT|macro|DMA_CONFIG_CHPROT
DECL|DMA_CONFIG_EN_DEFAULT|macro|DMA_CONFIG_EN_DEFAULT
DECL|DMA_CONFIG_EN|macro|DMA_CONFIG_EN
DECL|DMA_COUNT|macro|DMA_COUNT
DECL|DMA_CTRLBASE_CTRLBASE_DEFAULT|macro|DMA_CTRLBASE_CTRLBASE_DEFAULT
DECL|DMA_CTRL_DESCRECT_DEFAULT|macro|DMA_CTRL_DESCRECT_DEFAULT
DECL|DMA_CTRL_DESCRECT|macro|DMA_CTRL_DESCRECT
DECL|DMA_CTRL_PRDU_DEFAULT|macro|DMA_CTRL_PRDU_DEFAULT
DECL|DMA_CTRL_PRDU|macro|DMA_CTRL_PRDU
DECL|DMA_ERRORC_ERRORC_DEFAULT|macro|DMA_ERRORC_ERRORC_DEFAULT
DECL|DMA_ERRORC_ERRORC|macro|DMA_ERRORC_ERRORC
DECL|DMA_IEN_CH0DONE_DEFAULT|macro|DMA_IEN_CH0DONE_DEFAULT
DECL|DMA_IEN_CH0DONE|macro|DMA_IEN_CH0DONE
DECL|DMA_IEN_CH10DONE_DEFAULT|macro|DMA_IEN_CH10DONE_DEFAULT
DECL|DMA_IEN_CH10DONE|macro|DMA_IEN_CH10DONE
DECL|DMA_IEN_CH11DONE_DEFAULT|macro|DMA_IEN_CH11DONE_DEFAULT
DECL|DMA_IEN_CH11DONE|macro|DMA_IEN_CH11DONE
DECL|DMA_IEN_CH1DONE_DEFAULT|macro|DMA_IEN_CH1DONE_DEFAULT
DECL|DMA_IEN_CH1DONE|macro|DMA_IEN_CH1DONE
DECL|DMA_IEN_CH2DONE_DEFAULT|macro|DMA_IEN_CH2DONE_DEFAULT
DECL|DMA_IEN_CH2DONE|macro|DMA_IEN_CH2DONE
DECL|DMA_IEN_CH3DONE_DEFAULT|macro|DMA_IEN_CH3DONE_DEFAULT
DECL|DMA_IEN_CH3DONE|macro|DMA_IEN_CH3DONE
DECL|DMA_IEN_CH4DONE_DEFAULT|macro|DMA_IEN_CH4DONE_DEFAULT
DECL|DMA_IEN_CH4DONE|macro|DMA_IEN_CH4DONE
DECL|DMA_IEN_CH5DONE_DEFAULT|macro|DMA_IEN_CH5DONE_DEFAULT
DECL|DMA_IEN_CH5DONE|macro|DMA_IEN_CH5DONE
DECL|DMA_IEN_CH6DONE_DEFAULT|macro|DMA_IEN_CH6DONE_DEFAULT
DECL|DMA_IEN_CH6DONE|macro|DMA_IEN_CH6DONE
DECL|DMA_IEN_CH7DONE_DEFAULT|macro|DMA_IEN_CH7DONE_DEFAULT
DECL|DMA_IEN_CH7DONE|macro|DMA_IEN_CH7DONE
DECL|DMA_IEN_CH8DONE_DEFAULT|macro|DMA_IEN_CH8DONE_DEFAULT
DECL|DMA_IEN_CH8DONE|macro|DMA_IEN_CH8DONE
DECL|DMA_IEN_CH9DONE_DEFAULT|macro|DMA_IEN_CH9DONE_DEFAULT
DECL|DMA_IEN_CH9DONE|macro|DMA_IEN_CH9DONE
DECL|DMA_IEN_ERR_DEFAULT|macro|DMA_IEN_ERR_DEFAULT
DECL|DMA_IEN_ERR|macro|DMA_IEN_ERR
DECL|DMA_IFC_CH0DONE_DEFAULT|macro|DMA_IFC_CH0DONE_DEFAULT
DECL|DMA_IFC_CH0DONE|macro|DMA_IFC_CH0DONE
DECL|DMA_IFC_CH10DONE_DEFAULT|macro|DMA_IFC_CH10DONE_DEFAULT
DECL|DMA_IFC_CH10DONE|macro|DMA_IFC_CH10DONE
DECL|DMA_IFC_CH11DONE_DEFAULT|macro|DMA_IFC_CH11DONE_DEFAULT
DECL|DMA_IFC_CH11DONE|macro|DMA_IFC_CH11DONE
DECL|DMA_IFC_CH1DONE_DEFAULT|macro|DMA_IFC_CH1DONE_DEFAULT
DECL|DMA_IFC_CH1DONE|macro|DMA_IFC_CH1DONE
DECL|DMA_IFC_CH2DONE_DEFAULT|macro|DMA_IFC_CH2DONE_DEFAULT
DECL|DMA_IFC_CH2DONE|macro|DMA_IFC_CH2DONE
DECL|DMA_IFC_CH3DONE_DEFAULT|macro|DMA_IFC_CH3DONE_DEFAULT
DECL|DMA_IFC_CH3DONE|macro|DMA_IFC_CH3DONE
DECL|DMA_IFC_CH4DONE_DEFAULT|macro|DMA_IFC_CH4DONE_DEFAULT
DECL|DMA_IFC_CH4DONE|macro|DMA_IFC_CH4DONE
DECL|DMA_IFC_CH5DONE_DEFAULT|macro|DMA_IFC_CH5DONE_DEFAULT
DECL|DMA_IFC_CH5DONE|macro|DMA_IFC_CH5DONE
DECL|DMA_IFC_CH6DONE_DEFAULT|macro|DMA_IFC_CH6DONE_DEFAULT
DECL|DMA_IFC_CH6DONE|macro|DMA_IFC_CH6DONE
DECL|DMA_IFC_CH7DONE_DEFAULT|macro|DMA_IFC_CH7DONE_DEFAULT
DECL|DMA_IFC_CH7DONE|macro|DMA_IFC_CH7DONE
DECL|DMA_IFC_CH8DONE_DEFAULT|macro|DMA_IFC_CH8DONE_DEFAULT
DECL|DMA_IFC_CH8DONE|macro|DMA_IFC_CH8DONE
DECL|DMA_IFC_CH9DONE_DEFAULT|macro|DMA_IFC_CH9DONE_DEFAULT
DECL|DMA_IFC_CH9DONE|macro|DMA_IFC_CH9DONE
DECL|DMA_IFC_ERR_DEFAULT|macro|DMA_IFC_ERR_DEFAULT
DECL|DMA_IFC_ERR|macro|DMA_IFC_ERR
DECL|DMA_IFS_CH0DONE_DEFAULT|macro|DMA_IFS_CH0DONE_DEFAULT
DECL|DMA_IFS_CH0DONE|macro|DMA_IFS_CH0DONE
DECL|DMA_IFS_CH10DONE_DEFAULT|macro|DMA_IFS_CH10DONE_DEFAULT
DECL|DMA_IFS_CH10DONE|macro|DMA_IFS_CH10DONE
DECL|DMA_IFS_CH11DONE_DEFAULT|macro|DMA_IFS_CH11DONE_DEFAULT
DECL|DMA_IFS_CH11DONE|macro|DMA_IFS_CH11DONE
DECL|DMA_IFS_CH1DONE_DEFAULT|macro|DMA_IFS_CH1DONE_DEFAULT
DECL|DMA_IFS_CH1DONE|macro|DMA_IFS_CH1DONE
DECL|DMA_IFS_CH2DONE_DEFAULT|macro|DMA_IFS_CH2DONE_DEFAULT
DECL|DMA_IFS_CH2DONE|macro|DMA_IFS_CH2DONE
DECL|DMA_IFS_CH3DONE_DEFAULT|macro|DMA_IFS_CH3DONE_DEFAULT
DECL|DMA_IFS_CH3DONE|macro|DMA_IFS_CH3DONE
DECL|DMA_IFS_CH4DONE_DEFAULT|macro|DMA_IFS_CH4DONE_DEFAULT
DECL|DMA_IFS_CH4DONE|macro|DMA_IFS_CH4DONE
DECL|DMA_IFS_CH5DONE_DEFAULT|macro|DMA_IFS_CH5DONE_DEFAULT
DECL|DMA_IFS_CH5DONE|macro|DMA_IFS_CH5DONE
DECL|DMA_IFS_CH6DONE_DEFAULT|macro|DMA_IFS_CH6DONE_DEFAULT
DECL|DMA_IFS_CH6DONE|macro|DMA_IFS_CH6DONE
DECL|DMA_IFS_CH7DONE_DEFAULT|macro|DMA_IFS_CH7DONE_DEFAULT
DECL|DMA_IFS_CH7DONE|macro|DMA_IFS_CH7DONE
DECL|DMA_IFS_CH8DONE_DEFAULT|macro|DMA_IFS_CH8DONE_DEFAULT
DECL|DMA_IFS_CH8DONE|macro|DMA_IFS_CH8DONE
DECL|DMA_IFS_CH9DONE_DEFAULT|macro|DMA_IFS_CH9DONE_DEFAULT
DECL|DMA_IFS_CH9DONE|macro|DMA_IFS_CH9DONE
DECL|DMA_IFS_ERR_DEFAULT|macro|DMA_IFS_ERR_DEFAULT
DECL|DMA_IFS_ERR|macro|DMA_IFS_ERR
DECL|DMA_IF_CH0DONE_DEFAULT|macro|DMA_IF_CH0DONE_DEFAULT
DECL|DMA_IF_CH0DONE|macro|DMA_IF_CH0DONE
DECL|DMA_IF_CH10DONE_DEFAULT|macro|DMA_IF_CH10DONE_DEFAULT
DECL|DMA_IF_CH10DONE|macro|DMA_IF_CH10DONE
DECL|DMA_IF_CH11DONE_DEFAULT|macro|DMA_IF_CH11DONE_DEFAULT
DECL|DMA_IF_CH11DONE|macro|DMA_IF_CH11DONE
DECL|DMA_IF_CH1DONE_DEFAULT|macro|DMA_IF_CH1DONE_DEFAULT
DECL|DMA_IF_CH1DONE|macro|DMA_IF_CH1DONE
DECL|DMA_IF_CH2DONE_DEFAULT|macro|DMA_IF_CH2DONE_DEFAULT
DECL|DMA_IF_CH2DONE|macro|DMA_IF_CH2DONE
DECL|DMA_IF_CH3DONE_DEFAULT|macro|DMA_IF_CH3DONE_DEFAULT
DECL|DMA_IF_CH3DONE|macro|DMA_IF_CH3DONE
DECL|DMA_IF_CH4DONE_DEFAULT|macro|DMA_IF_CH4DONE_DEFAULT
DECL|DMA_IF_CH4DONE|macro|DMA_IF_CH4DONE
DECL|DMA_IF_CH5DONE_DEFAULT|macro|DMA_IF_CH5DONE_DEFAULT
DECL|DMA_IF_CH5DONE|macro|DMA_IF_CH5DONE
DECL|DMA_IF_CH6DONE_DEFAULT|macro|DMA_IF_CH6DONE_DEFAULT
DECL|DMA_IF_CH6DONE|macro|DMA_IF_CH6DONE
DECL|DMA_IF_CH7DONE_DEFAULT|macro|DMA_IF_CH7DONE_DEFAULT
DECL|DMA_IF_CH7DONE|macro|DMA_IF_CH7DONE
DECL|DMA_IF_CH8DONE_DEFAULT|macro|DMA_IF_CH8DONE_DEFAULT
DECL|DMA_IF_CH8DONE|macro|DMA_IF_CH8DONE
DECL|DMA_IF_CH9DONE_DEFAULT|macro|DMA_IF_CH9DONE_DEFAULT
DECL|DMA_IF_CH9DONE|macro|DMA_IF_CH9DONE
DECL|DMA_IF_ERR_DEFAULT|macro|DMA_IF_ERR_DEFAULT
DECL|DMA_IF_ERR|macro|DMA_IF_ERR
DECL|DMA_IRQn|enumerator|DMA_IRQn = 0, /*!< 0 EFM32 DMA Interrupt */
DECL|DMA_LOOP0_EN_DEFAULT|macro|DMA_LOOP0_EN_DEFAULT
DECL|DMA_LOOP0_EN|macro|DMA_LOOP0_EN
DECL|DMA_LOOP0_WIDTH_DEFAULT|macro|DMA_LOOP0_WIDTH_DEFAULT
DECL|DMA_LOOP1_EN_DEFAULT|macro|DMA_LOOP1_EN_DEFAULT
DECL|DMA_LOOP1_EN|macro|DMA_LOOP1_EN
DECL|DMA_LOOP1_WIDTH_DEFAULT|macro|DMA_LOOP1_WIDTH_DEFAULT
DECL|DMA_PRESENT|macro|DMA_PRESENT
DECL|DMA_RDS_RDSCH0_DEFAULT|macro|DMA_RDS_RDSCH0_DEFAULT
DECL|DMA_RDS_RDSCH0|macro|DMA_RDS_RDSCH0
DECL|DMA_RDS_RDSCH10_DEFAULT|macro|DMA_RDS_RDSCH10_DEFAULT
DECL|DMA_RDS_RDSCH10|macro|DMA_RDS_RDSCH10
DECL|DMA_RDS_RDSCH11_DEFAULT|macro|DMA_RDS_RDSCH11_DEFAULT
DECL|DMA_RDS_RDSCH11|macro|DMA_RDS_RDSCH11
DECL|DMA_RDS_RDSCH1_DEFAULT|macro|DMA_RDS_RDSCH1_DEFAULT
DECL|DMA_RDS_RDSCH1|macro|DMA_RDS_RDSCH1
DECL|DMA_RDS_RDSCH2_DEFAULT|macro|DMA_RDS_RDSCH2_DEFAULT
DECL|DMA_RDS_RDSCH2|macro|DMA_RDS_RDSCH2
DECL|DMA_RDS_RDSCH3_DEFAULT|macro|DMA_RDS_RDSCH3_DEFAULT
DECL|DMA_RDS_RDSCH3|macro|DMA_RDS_RDSCH3
DECL|DMA_RDS_RDSCH4_DEFAULT|macro|DMA_RDS_RDSCH4_DEFAULT
DECL|DMA_RDS_RDSCH4|macro|DMA_RDS_RDSCH4
DECL|DMA_RDS_RDSCH5_DEFAULT|macro|DMA_RDS_RDSCH5_DEFAULT
DECL|DMA_RDS_RDSCH5|macro|DMA_RDS_RDSCH5
DECL|DMA_RDS_RDSCH6_DEFAULT|macro|DMA_RDS_RDSCH6_DEFAULT
DECL|DMA_RDS_RDSCH6|macro|DMA_RDS_RDSCH6
DECL|DMA_RDS_RDSCH7_DEFAULT|macro|DMA_RDS_RDSCH7_DEFAULT
DECL|DMA_RDS_RDSCH7|macro|DMA_RDS_RDSCH7
DECL|DMA_RDS_RDSCH8_DEFAULT|macro|DMA_RDS_RDSCH8_DEFAULT
DECL|DMA_RDS_RDSCH8|macro|DMA_RDS_RDSCH8
DECL|DMA_RDS_RDSCH9_DEFAULT|macro|DMA_RDS_RDSCH9_DEFAULT
DECL|DMA_RDS_RDSCH9|macro|DMA_RDS_RDSCH9
DECL|DMA_RECT0_DSTSTRIDE_DEFAULT|macro|DMA_RECT0_DSTSTRIDE_DEFAULT
DECL|DMA_RECT0_HEIGHT_DEFAULT|macro|DMA_RECT0_HEIGHT_DEFAULT
DECL|DMA_RECT0_SRCSTRIDE_DEFAULT|macro|DMA_RECT0_SRCSTRIDE_DEFAULT
DECL|DMA_STATUS_CHNUM_DEFAULT|macro|DMA_STATUS_CHNUM_DEFAULT
DECL|DMA_STATUS_EN_DEFAULT|macro|DMA_STATUS_EN_DEFAULT
DECL|DMA_STATUS_EN|macro|DMA_STATUS_EN
DECL|DMA_STATUS_STATE_DEFAULT|macro|DMA_STATUS_STATE_DEFAULT
DECL|DMA_STATUS_STATE_DONE|macro|DMA_STATUS_STATE_DONE
DECL|DMA_STATUS_STATE_IDLE|macro|DMA_STATUS_STATE_IDLE
DECL|DMA_STATUS_STATE_PERSCATTRANS|macro|DMA_STATUS_STATE_PERSCATTRANS
DECL|DMA_STATUS_STATE_RDCHCTRLDATA|macro|DMA_STATUS_STATE_RDCHCTRLDATA
DECL|DMA_STATUS_STATE_RDDSTENDPTR|macro|DMA_STATUS_STATE_RDDSTENDPTR
DECL|DMA_STATUS_STATE_RDSRCDATA|macro|DMA_STATUS_STATE_RDSRCDATA
DECL|DMA_STATUS_STATE_RDSRCENDPTR|macro|DMA_STATUS_STATE_RDSRCENDPTR
DECL|DMA_STATUS_STATE_STALLED|macro|DMA_STATUS_STATE_STALLED
DECL|DMA_STATUS_STATE_WAITREQCLR|macro|DMA_STATUS_STATE_WAITREQCLR
DECL|DMA_STATUS_STATE_WRCHCTRLDATA|macro|DMA_STATUS_STATE_WRCHCTRLDATA
DECL|DMA_STATUS_STATE_WRDSTDATA|macro|DMA_STATUS_STATE_WRDSTDATA
DECL|DMA_TypeDef|typedef|} DMA_TypeDef; /** @} */
DECL|DMA|macro|DMA
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /*!< -4 Cortex-M4 Debug Monitor Interrupt */
DECL|EBI_CODE_MEM_BASE|macro|EBI_CODE_MEM_BASE
DECL|EBI_CODE_MEM_BITS|macro|EBI_CODE_MEM_BITS
DECL|EBI_CODE_MEM_END|macro|EBI_CODE_MEM_END
DECL|EBI_CODE_MEM_SIZE|macro|EBI_CODE_MEM_SIZE
DECL|EBI_MEM_BASE|macro|EBI_MEM_BASE
DECL|EBI_MEM_BITS|macro|EBI_MEM_BITS
DECL|EBI_MEM_END|macro|EBI_MEM_END
DECL|EBI_MEM_SIZE|macro|EBI_MEM_SIZE
DECL|EFM32WG360F256_H|macro|EFM32WG360F256_H
DECL|EFM32WG360F256|macro|EFM32WG360F256
DECL|EMU_BASE|macro|EMU_BASE
DECL|EMU_COUNT|macro|EMU_COUNT
DECL|EMU_IRQn|enumerator|EMU_IRQn = 38, /*!< 38 EFM32 EMU Interrupt */
DECL|EMU_PRESENT|macro|EMU_PRESENT
DECL|EMU_UNLOCK_CODE|macro|EMU_UNLOCK_CODE
DECL|EMU|macro|EMU
DECL|ERRORC|member|__IOM uint32_t ERRORC; /**< Bus Error Clear Register */
DECL|ETM_BASE|macro|ETM_BASE
DECL|ETM_COUNT|macro|ETM_COUNT
DECL|ETM_PRESENT|macro|ETM_PRESENT
DECL|ETM|macro|ETM
DECL|EXT_IRQ_COUNT|macro|EXT_IRQ_COUNT
DECL|FLASH_BASE|macro|FLASH_BASE
DECL|FLASH_MEM_BASE|macro|FLASH_MEM_BASE
DECL|FLASH_MEM_BITS|macro|FLASH_MEM_BITS
DECL|FLASH_MEM_END|macro|FLASH_MEM_END
DECL|FLASH_MEM_SIZE|macro|FLASH_MEM_SIZE
DECL|FLASH_PAGE_SIZE|macro|FLASH_PAGE_SIZE
DECL|FLASH_SIZE|macro|FLASH_SIZE
DECL|FPUEH_BASE|macro|FPUEH_BASE
DECL|FPUEH_COUNT|macro|FPUEH_COUNT
DECL|FPUEH_IRQn|enumerator|FPUEH_IRQn = 39, /*!< 39 EFM32 FPUEH Interrupt */
DECL|FPUEH_PRESENT|macro|FPUEH_PRESENT
DECL|FPUEH|macro|FPUEH
DECL|FREEZE|member|__IOM uint32_t FREEZE; /**< Freeze Register */
DECL|GPIO_BASE|macro|GPIO_BASE
DECL|GPIO_COUNT|macro|GPIO_COUNT
DECL|GPIO_EVEN_IRQn|enumerator|GPIO_EVEN_IRQn = 1, /*!< 1 EFM32 GPIO_EVEN Interrupt */
DECL|GPIO_ODD_IRQn|enumerator|GPIO_ODD_IRQn = 11, /*!< 11 EFM32 GPIO_ODD Interrupt */
DECL|GPIO_PRESENT|macro|GPIO_PRESENT
DECL|GPIO_UNLOCK_CODE|macro|GPIO_UNLOCK_CODE
DECL|GPIO|macro|GPIO
DECL|HFCORECLKDIV|member|__IOM uint32_t HFCORECLKDIV; /**< High Frequency Core Clock Division Register */
DECL|HFCORECLKEN0|member|__IOM uint32_t HFCORECLKEN0; /**< High Frequency Core Clock Enable Register 0 */
DECL|HFPERCLKDIV|member|__IOM uint32_t HFPERCLKDIV; /**< High Frequency Peripheral Clock Division Register */
DECL|HFPERCLKEN0|member|__IOM uint32_t HFPERCLKEN0; /**< High Frequency Peripheral Clock Enable Register 0 */
DECL|HFRCOCTRL|member|__IOM uint32_t HFRCOCTRL; /**< HFRCO Control Register */
DECL|HFXTAL_COUNT|macro|HFXTAL_COUNT
DECL|HFXTAL_PRESENT|macro|HFXTAL_PRESENT
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /*!< -13 Cortex-M4 Hard Fault Interrupt */
DECL|I2C0_BASE|macro|I2C0_BASE
DECL|I2C0_IRQn|enumerator|I2C0_IRQn = 9, /*!< 9 EFM32 I2C0 Interrupt */
DECL|I2C0|macro|I2C0
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_IRQn|enumerator|I2C1_IRQn = 10, /*!< 10 EFM32 I2C1 Interrupt */
DECL|I2C1|macro|I2C1
DECL|I2C_COUNT|macro|I2C_COUNT
DECL|I2C_PRESENT|macro|I2C_PRESENT
DECL|IEN|member|__IOM uint32_t IEN; /**< Interrupt Enable Register */
DECL|IEN|member|__IOM uint32_t IEN; /**< Interrupt Enable register */
DECL|IFC|member|__IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
DECL|IFC|member|__IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
DECL|IFS|member|__IOM uint32_t IFS; /**< Interrupt Flag Set Register */
DECL|IFS|member|__IOM uint32_t IFS; /**< Interrupt Flag Set Register */
DECL|IF|member|__IM uint32_t IF; /**< Interrupt Flag Register */
DECL|IF|member|__IM uint32_t IF; /**< Interrupt Flag Register */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn
DECL|LESENSE_BASE|macro|LESENSE_BASE
DECL|LESENSE_COUNT|macro|LESENSE_COUNT
DECL|LESENSE_IRQn|enumerator|LESENSE_IRQn = 17, /*!< 17 EFM32 LESENSE Interrupt */
DECL|LESENSE_PRESENT|macro|LESENSE_PRESENT
DECL|LESENSE|macro|LESENSE
DECL|LETIMER0_BASE|macro|LETIMER0_BASE
DECL|LETIMER0_IRQn|enumerator|LETIMER0_IRQn = 26, /*!< 26 EFM32 LETIMER0 Interrupt */
DECL|LETIMER0|macro|LETIMER0
DECL|LETIMER_COUNT|macro|LETIMER_COUNT
DECL|LETIMER_PRESENT|macro|LETIMER_PRESENT
DECL|LEUART0_BASE|macro|LEUART0_BASE
DECL|LEUART0_IRQn|enumerator|LEUART0_IRQn = 24, /*!< 24 EFM32 LEUART0 Interrupt */
DECL|LEUART0|macro|LEUART0
DECL|LEUART1_BASE|macro|LEUART1_BASE
DECL|LEUART1_IRQn|enumerator|LEUART1_IRQn = 25, /*!< 25 EFM32 LEUART1 Interrupt */
DECL|LEUART1|macro|LEUART1
DECL|LEUART_COUNT|macro|LEUART_COUNT
DECL|LEUART_PRESENT|macro|LEUART_PRESENT
DECL|LE_COUNT|macro|LE_COUNT
DECL|LE_PRESENT|macro|LE_PRESENT
DECL|LFACLKEN0|member|__IOM uint32_t LFACLKEN0; /**< Low Frequency A Clock Enable Register 0 (Async Reg) */
DECL|LFAPRESC0|member|__IOM uint32_t LFAPRESC0; /**< Low Frequency A Prescaler Register 0 (Async Reg) */
DECL|LFBCLKEN0|member|__IOM uint32_t LFBCLKEN0; /**< Low Frequency B Clock Enable Register 0 (Async Reg) */
DECL|LFBPRESC0|member|__IOM uint32_t LFBPRESC0; /**< Low Frequency B Prescaler Register 0 (Async Reg) */
DECL|LFCLKSEL|member|__IOM uint32_t LFCLKSEL; /**< Low Frequency Clock Select Register */
DECL|LFRCOCTRL|member|__IOM uint32_t LFRCOCTRL; /**< LFRCO Control Register */
DECL|LFXTAL_COUNT|macro|LFXTAL_COUNT
DECL|LFXTAL_PRESENT|macro|LFXTAL_PRESENT
DECL|LOCKBITS_BASE|macro|LOCKBITS_BASE
DECL|LOCK|member|__IOM uint32_t LOCK; /**< Configuration Lock Register */
DECL|LOOP0|member|__IOM uint32_t LOOP0; /**< Channel 0 Loop Register */
DECL|LOOP1|member|__IOM uint32_t LOOP1; /**< Channel 1 Loop Register */
DECL|MSC_BASE|macro|MSC_BASE
DECL|MSC_COUNT|macro|MSC_COUNT
DECL|MSC_IRQn|enumerator|MSC_IRQn = 35, /*!< 35 EFM32 MSC Interrupt */
DECL|MSC_PRESENT|macro|MSC_PRESENT
DECL|MSC_UNLOCK_CODE|macro|MSC_UNLOCK_CODE
DECL|MSC|macro|MSC
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /*!< -12 Cortex-M4 Memory Management Interrupt */
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /*!< -14 Cortex-M4 Non Maskable Interrupt */
DECL|OPAMP_COUNT|macro|OPAMP_COUNT
DECL|OPAMP_PRESENT|macro|OPAMP_PRESENT
DECL|OSCENCMD|member|__IOM uint32_t OSCENCMD; /**< Oscillator Enable/Disable Command Register */
DECL|PART_NUMBER|macro|PART_NUMBER
DECL|PCNT0_BASE|macro|PCNT0_BASE
DECL|PCNT0_IRQn|enumerator|PCNT0_IRQn = 27, /*!< 27 EFM32 PCNT0 Interrupt */
DECL|PCNT0|macro|PCNT0
DECL|PCNT1_BASE|macro|PCNT1_BASE
DECL|PCNT1_IRQn|enumerator|PCNT1_IRQn = 28, /*!< 28 EFM32 PCNT1 Interrupt */
DECL|PCNT1|macro|PCNT1
DECL|PCNT2_BASE|macro|PCNT2_BASE
DECL|PCNT2_IRQn|enumerator|PCNT2_IRQn = 29, /*!< 29 EFM32 PCNT2 Interrupt */
DECL|PCNT2|macro|PCNT2
DECL|PCNTCTRL|member|__IOM uint32_t PCNTCTRL; /**< PCNT Control Register */
DECL|PCNT_COUNT|macro|PCNT_COUNT
DECL|PCNT_PRESENT|macro|PCNT_PRESENT
DECL|PER_MEM_BASE|macro|PER_MEM_BASE
DECL|PER_MEM_BITS|macro|PER_MEM_BITS
DECL|PER_MEM_END|macro|PER_MEM_END
DECL|PER_MEM_SIZE|macro|PER_MEM_SIZE
DECL|PRS_BASE|macro|PRS_BASE
DECL|PRS_CHAN_COUNT|macro|PRS_CHAN_COUNT
DECL|PRS_COUNT|macro|PRS_COUNT
DECL|PRS_PRESENT|macro|PRS_PRESENT
DECL|PRS|macro|PRS
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /*!< -2 Cortex-M4 Pend SV Interrupt */
DECL|RAM_CODE_MEM_BASE|macro|RAM_CODE_MEM_BASE
DECL|RAM_CODE_MEM_BITS|macro|RAM_CODE_MEM_BITS
DECL|RAM_CODE_MEM_END|macro|RAM_CODE_MEM_END
DECL|RAM_CODE_MEM_SIZE|macro|RAM_CODE_MEM_SIZE
DECL|RAM_MEM_BASE|macro|RAM_MEM_BASE
DECL|RAM_MEM_BITS|macro|RAM_MEM_BITS
DECL|RAM_MEM_END|macro|RAM_MEM_END
DECL|RAM_MEM_SIZE|macro|RAM_MEM_SIZE
DECL|RDS|member|__IOM uint32_t RDS; /**< DMA Retain Descriptor State */
DECL|RECT0|member|__IOM uint32_t RECT0; /**< Channel 0 Rectangle Register */
DECL|RESERVED0|member|uint32_t RESERVED0[2]; /**< Reserved for future use **/
DECL|RESERVED0|member|uint32_t RESERVED0[3]; /**< Reserved for future use **/
DECL|RESERVED1|member|uint32_t RESERVED1[1]; /**< Reserved for future use **/
DECL|RESERVED1|member|uint32_t RESERVED1[880]; /**< Reserved for future use **/
DECL|RESERVED2|member|uint32_t RESERVED2[1]; /**< Reserved for future use **/
DECL|RESERVED2|member|uint32_t RESERVED2[1]; /**< Reserved for future use **/
DECL|RESERVED3|member|uint32_t RESERVED3[121]; /**< Reserved for future use **/
DECL|RESERVED3|member|uint32_t RESERVED3[1]; /**< Reserved for future use **/
DECL|RESERVED4|member|uint32_t RESERVED4[1]; /**< Reserved for future use **/
DECL|RESERVED4|member|uint32_t RESERVED4[2]; /**< Reserved for future use **/
DECL|RESERVED5|member|uint32_t RESERVED5[14]; /**< Reserved for future use **/
DECL|RESERVED5|member|uint32_t RESERVED5[1]; /**< Reserved for future use **/
DECL|RESERVED6|member|uint32_t RESERVED6[39]; /**< Reserved registers */
DECL|RMU_BASE|macro|RMU_BASE
DECL|RMU_COUNT|macro|RMU_COUNT
DECL|RMU_PRESENT|macro|RMU_PRESENT
DECL|RMU|macro|RMU
DECL|ROMTABLE_BASE|macro|ROMTABLE_BASE
DECL|ROMTABLE|macro|ROMTABLE
DECL|ROUTE|member|__IOM uint32_t ROUTE; /**< I/O Routing Register */
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_COUNT|macro|RTC_COUNT
DECL|RTC_IRQn|enumerator|RTC_IRQn = 30, /*!< 30 EFM32 RTC Interrupt */
DECL|RTC_PRESENT|macro|RTC_PRESENT
DECL|RTC|macro|RTC
DECL|SET_BIT_FIELD|macro|SET_BIT_FIELD
DECL|SRAM_BASE|macro|SRAM_BASE
DECL|SRAM_SIZE|macro|SRAM_SIZE
DECL|STATUS|member|__IM uint32_t STATUS; /**< DMA Status Registers */
DECL|STATUS|member|__IM uint32_t STATUS; /**< Status Register */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /*!< -5 Cortex-M4 SV Call Interrupt */
DECL|SYNCBUSY|member|__IM uint32_t SYNCBUSY; /**< Synchronization Busy Register */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /*!< -1 Cortex-M4 System Tick Interrupt */
DECL|TIMER0_BASE|macro|TIMER0_BASE
DECL|TIMER0_IRQn|enumerator|TIMER0_IRQn = 2, /*!< 2 EFM32 TIMER0 Interrupt */
DECL|TIMER0|macro|TIMER0
DECL|TIMER1_BASE|macro|TIMER1_BASE
DECL|TIMER1_IRQn|enumerator|TIMER1_IRQn = 12, /*!< 12 EFM32 TIMER1 Interrupt */
DECL|TIMER1|macro|TIMER1
DECL|TIMER2_BASE|macro|TIMER2_BASE
DECL|TIMER2_IRQn|enumerator|TIMER2_IRQn = 13, /*!< 13 EFM32 TIMER2 Interrupt */
DECL|TIMER2|macro|TIMER2
DECL|TIMER3_BASE|macro|TIMER3_BASE
DECL|TIMER3_IRQn|enumerator|TIMER3_IRQn = 14, /*!< 14 EFM32 TIMER3 Interrupt */
DECL|TIMER3|macro|TIMER3
DECL|TIMER_COUNT|macro|TIMER_COUNT
DECL|TIMER_PRESENT|macro|TIMER_PRESENT
DECL|TIMER_UNLOCK_CODE|macro|TIMER_UNLOCK_CODE
DECL|UART0_BASE|macro|UART0_BASE
DECL|UART0_RX_IRQn|enumerator|UART0_RX_IRQn = 20, /*!< 20 EFM32 UART0_RX Interrupt */
DECL|UART0_TX_IRQn|enumerator|UART0_TX_IRQn = 21, /*!< 21 EFM32 UART0_TX Interrupt */
DECL|UART0|macro|UART0
DECL|UART1_BASE|macro|UART1_BASE
DECL|UART1_RX_IRQn|enumerator|UART1_RX_IRQn = 22, /*!< 22 EFM32 UART1_RX Interrupt */
DECL|UART1_TX_IRQn|enumerator|UART1_TX_IRQn = 23, /*!< 23 EFM32 UART1_TX Interrupt */
DECL|UART1|macro|UART1
DECL|UART_COUNT|macro|UART_COUNT
DECL|UART_PRESENT|macro|UART_PRESENT
DECL|USART0_BASE|macro|USART0_BASE
DECL|USART0_RX_IRQn|enumerator|USART0_RX_IRQn = 3, /*!< 3 EFM32 USART0_RX Interrupt */
DECL|USART0_TX_IRQn|enumerator|USART0_TX_IRQn = 4, /*!< 4 EFM32 USART0_TX Interrupt */
DECL|USART0|macro|USART0
DECL|USART1_BASE|macro|USART1_BASE
DECL|USART1_RX_IRQn|enumerator|USART1_RX_IRQn = 15, /*!< 15 EFM32 USART1_RX Interrupt */
DECL|USART1_TX_IRQn|enumerator|USART1_TX_IRQn = 16, /*!< 16 EFM32 USART1_TX Interrupt */
DECL|USART1|macro|USART1
DECL|USART2_BASE|macro|USART2_BASE
DECL|USART2_RX_IRQn|enumerator|USART2_RX_IRQn = 18, /*!< 18 EFM32 USART2_RX Interrupt */
DECL|USART2_TX_IRQn|enumerator|USART2_TX_IRQn = 19, /*!< 19 EFM32 USART2_TX Interrupt */
DECL|USART2|macro|USART2
DECL|USART_COUNT|macro|USART_COUNT
DECL|USART_PRESENT|macro|USART_PRESENT
DECL|USBC_COUNT|macro|USBC_COUNT
DECL|USBC_MEM_BASE|macro|USBC_MEM_BASE
DECL|USBC_MEM_BITS|macro|USBC_MEM_BITS
DECL|USBC_MEM_END|macro|USBC_MEM_END
DECL|USBC_MEM_SIZE|macro|USBC_MEM_SIZE
DECL|USBC_PRESENT|macro|USBC_PRESENT
DECL|USB_BASE|macro|USB_BASE
DECL|USB_COUNT|macro|USB_COUNT
DECL|USB_IRQn|enumerator|USB_IRQn = 5, /*!< 5 EFM32 USB Interrupt */
DECL|USB_PRESENT|macro|USB_PRESENT
DECL|USB|macro|USB
DECL|USERDATA_BASE|macro|USERDATA_BASE
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /*!< -10 Cortex-M4 Usage Fault Interrupt */
DECL|VCMP_BASE|macro|VCMP_BASE
DECL|VCMP_COUNT|macro|VCMP_COUNT
DECL|VCMP_IRQn|enumerator|VCMP_IRQn = 33, /*!< 33 EFM32 VCMP Interrupt */
DECL|VCMP_PRESENT|macro|VCMP_PRESENT
DECL|VCMP|macro|VCMP
DECL|WDOG_BASE|macro|WDOG_BASE
DECL|WDOG_COUNT|macro|WDOG_COUNT
DECL|WDOG_PRESENT|macro|WDOG_PRESENT
DECL|WDOG|macro|WDOG
DECL|_CMU_AUXHFRCOCTRL_BAND_11MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_11MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_14MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_14MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_1MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_1MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_21MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_21MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_28MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_28MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_7MHZ|macro|_CMU_AUXHFRCOCTRL_BAND_7MHZ
DECL|_CMU_AUXHFRCOCTRL_BAND_DEFAULT|macro|_CMU_AUXHFRCOCTRL_BAND_DEFAULT
DECL|_CMU_AUXHFRCOCTRL_BAND_MASK|macro|_CMU_AUXHFRCOCTRL_BAND_MASK
DECL|_CMU_AUXHFRCOCTRL_BAND_SHIFT|macro|_CMU_AUXHFRCOCTRL_BAND_SHIFT
DECL|_CMU_AUXHFRCOCTRL_MASK|macro|_CMU_AUXHFRCOCTRL_MASK
DECL|_CMU_AUXHFRCOCTRL_RESETVALUE|macro|_CMU_AUXHFRCOCTRL_RESETVALUE
DECL|_CMU_AUXHFRCOCTRL_TUNING_DEFAULT|macro|_CMU_AUXHFRCOCTRL_TUNING_DEFAULT
DECL|_CMU_AUXHFRCOCTRL_TUNING_MASK|macro|_CMU_AUXHFRCOCTRL_TUNING_MASK
DECL|_CMU_AUXHFRCOCTRL_TUNING_SHIFT|macro|_CMU_AUXHFRCOCTRL_TUNING_SHIFT
DECL|_CMU_CALCNT_CALCNT_DEFAULT|macro|_CMU_CALCNT_CALCNT_DEFAULT
DECL|_CMU_CALCNT_CALCNT_MASK|macro|_CMU_CALCNT_CALCNT_MASK
DECL|_CMU_CALCNT_CALCNT_SHIFT|macro|_CMU_CALCNT_CALCNT_SHIFT
DECL|_CMU_CALCNT_MASK|macro|_CMU_CALCNT_MASK
DECL|_CMU_CALCNT_RESETVALUE|macro|_CMU_CALCNT_RESETVALUE
DECL|_CMU_CALCTRL_CONT_DEFAULT|macro|_CMU_CALCTRL_CONT_DEFAULT
DECL|_CMU_CALCTRL_CONT_MASK|macro|_CMU_CALCTRL_CONT_MASK
DECL|_CMU_CALCTRL_CONT_SHIFT|macro|_CMU_CALCTRL_CONT_SHIFT
DECL|_CMU_CALCTRL_DOWNSEL_AUXHFRCO|macro|_CMU_CALCTRL_DOWNSEL_AUXHFRCO
DECL|_CMU_CALCTRL_DOWNSEL_DEFAULT|macro|_CMU_CALCTRL_DOWNSEL_DEFAULT
DECL|_CMU_CALCTRL_DOWNSEL_HFCLK|macro|_CMU_CALCTRL_DOWNSEL_HFCLK
DECL|_CMU_CALCTRL_DOWNSEL_HFRCO|macro|_CMU_CALCTRL_DOWNSEL_HFRCO
DECL|_CMU_CALCTRL_DOWNSEL_HFXO|macro|_CMU_CALCTRL_DOWNSEL_HFXO
DECL|_CMU_CALCTRL_DOWNSEL_LFRCO|macro|_CMU_CALCTRL_DOWNSEL_LFRCO
DECL|_CMU_CALCTRL_DOWNSEL_LFXO|macro|_CMU_CALCTRL_DOWNSEL_LFXO
DECL|_CMU_CALCTRL_DOWNSEL_MASK|macro|_CMU_CALCTRL_DOWNSEL_MASK
DECL|_CMU_CALCTRL_DOWNSEL_SHIFT|macro|_CMU_CALCTRL_DOWNSEL_SHIFT
DECL|_CMU_CALCTRL_MASK|macro|_CMU_CALCTRL_MASK
DECL|_CMU_CALCTRL_RESETVALUE|macro|_CMU_CALCTRL_RESETVALUE
DECL|_CMU_CALCTRL_UPSEL_AUXHFRCO|macro|_CMU_CALCTRL_UPSEL_AUXHFRCO
DECL|_CMU_CALCTRL_UPSEL_DEFAULT|macro|_CMU_CALCTRL_UPSEL_DEFAULT
DECL|_CMU_CALCTRL_UPSEL_HFRCO|macro|_CMU_CALCTRL_UPSEL_HFRCO
DECL|_CMU_CALCTRL_UPSEL_HFXO|macro|_CMU_CALCTRL_UPSEL_HFXO
DECL|_CMU_CALCTRL_UPSEL_LFRCO|macro|_CMU_CALCTRL_UPSEL_LFRCO
DECL|_CMU_CALCTRL_UPSEL_LFXO|macro|_CMU_CALCTRL_UPSEL_LFXO
DECL|_CMU_CALCTRL_UPSEL_MASK|macro|_CMU_CALCTRL_UPSEL_MASK
DECL|_CMU_CALCTRL_UPSEL_SHIFT|macro|_CMU_CALCTRL_UPSEL_SHIFT
DECL|_CMU_CMD_CALSTART_DEFAULT|macro|_CMU_CMD_CALSTART_DEFAULT
DECL|_CMU_CMD_CALSTART_MASK|macro|_CMU_CMD_CALSTART_MASK
DECL|_CMU_CMD_CALSTART_SHIFT|macro|_CMU_CMD_CALSTART_SHIFT
DECL|_CMU_CMD_CALSTOP_DEFAULT|macro|_CMU_CMD_CALSTOP_DEFAULT
DECL|_CMU_CMD_CALSTOP_MASK|macro|_CMU_CMD_CALSTOP_MASK
DECL|_CMU_CMD_CALSTOP_SHIFT|macro|_CMU_CMD_CALSTOP_SHIFT
DECL|_CMU_CMD_HFCLKSEL_DEFAULT|macro|_CMU_CMD_HFCLKSEL_DEFAULT
DECL|_CMU_CMD_HFCLKSEL_HFRCO|macro|_CMU_CMD_HFCLKSEL_HFRCO
DECL|_CMU_CMD_HFCLKSEL_HFXO|macro|_CMU_CMD_HFCLKSEL_HFXO
DECL|_CMU_CMD_HFCLKSEL_LFRCO|macro|_CMU_CMD_HFCLKSEL_LFRCO
DECL|_CMU_CMD_HFCLKSEL_LFXO|macro|_CMU_CMD_HFCLKSEL_LFXO
DECL|_CMU_CMD_HFCLKSEL_MASK|macro|_CMU_CMD_HFCLKSEL_MASK
DECL|_CMU_CMD_HFCLKSEL_SHIFT|macro|_CMU_CMD_HFCLKSEL_SHIFT
DECL|_CMU_CMD_MASK|macro|_CMU_CMD_MASK
DECL|_CMU_CMD_RESETVALUE|macro|_CMU_CMD_RESETVALUE
DECL|_CMU_CMD_USBCCLKSEL_DEFAULT|macro|_CMU_CMD_USBCCLKSEL_DEFAULT
DECL|_CMU_CMD_USBCCLKSEL_HFCLKNODIV|macro|_CMU_CMD_USBCCLKSEL_HFCLKNODIV
DECL|_CMU_CMD_USBCCLKSEL_LFRCO|macro|_CMU_CMD_USBCCLKSEL_LFRCO
DECL|_CMU_CMD_USBCCLKSEL_LFXO|macro|_CMU_CMD_USBCCLKSEL_LFXO
DECL|_CMU_CMD_USBCCLKSEL_MASK|macro|_CMU_CMD_USBCCLKSEL_MASK
DECL|_CMU_CMD_USBCCLKSEL_SHIFT|macro|_CMU_CMD_USBCCLKSEL_SHIFT
DECL|_CMU_CTRL_CLKOUTSEL0_AUXHFRCO|macro|_CMU_CTRL_CLKOUTSEL0_AUXHFRCO
DECL|_CMU_CTRL_CLKOUTSEL0_DEFAULT|macro|_CMU_CTRL_CLKOUTSEL0_DEFAULT
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK16|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK16
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK2|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK2
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK4|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK4
DECL|_CMU_CTRL_CLKOUTSEL0_HFCLK8|macro|_CMU_CTRL_CLKOUTSEL0_HFCLK8
DECL|_CMU_CTRL_CLKOUTSEL0_HFRCO|macro|_CMU_CTRL_CLKOUTSEL0_HFRCO
DECL|_CMU_CTRL_CLKOUTSEL0_HFXO|macro|_CMU_CTRL_CLKOUTSEL0_HFXO
DECL|_CMU_CTRL_CLKOUTSEL0_MASK|macro|_CMU_CTRL_CLKOUTSEL0_MASK
DECL|_CMU_CTRL_CLKOUTSEL0_SHIFT|macro|_CMU_CTRL_CLKOUTSEL0_SHIFT
DECL|_CMU_CTRL_CLKOUTSEL0_ULFRCO|macro|_CMU_CTRL_CLKOUTSEL0_ULFRCO
DECL|_CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ|macro|_CMU_CTRL_CLKOUTSEL1_AUXHFRCOQ
DECL|_CMU_CTRL_CLKOUTSEL1_DEFAULT|macro|_CMU_CTRL_CLKOUTSEL1_DEFAULT
DECL|_CMU_CTRL_CLKOUTSEL1_HFCLK|macro|_CMU_CTRL_CLKOUTSEL1_HFCLK
DECL|_CMU_CTRL_CLKOUTSEL1_HFRCOQ|macro|_CMU_CTRL_CLKOUTSEL1_HFRCOQ
DECL|_CMU_CTRL_CLKOUTSEL1_HFXOQ|macro|_CMU_CTRL_CLKOUTSEL1_HFXOQ
DECL|_CMU_CTRL_CLKOUTSEL1_LFRCOQ|macro|_CMU_CTRL_CLKOUTSEL1_LFRCOQ
DECL|_CMU_CTRL_CLKOUTSEL1_LFRCO|macro|_CMU_CTRL_CLKOUTSEL1_LFRCO
DECL|_CMU_CTRL_CLKOUTSEL1_LFXOQ|macro|_CMU_CTRL_CLKOUTSEL1_LFXOQ
DECL|_CMU_CTRL_CLKOUTSEL1_LFXO|macro|_CMU_CTRL_CLKOUTSEL1_LFXO
DECL|_CMU_CTRL_CLKOUTSEL1_MASK|macro|_CMU_CTRL_CLKOUTSEL1_MASK
DECL|_CMU_CTRL_CLKOUTSEL1_SHIFT|macro|_CMU_CTRL_CLKOUTSEL1_SHIFT
DECL|_CMU_CTRL_DBGCLK_AUXHFRCO|macro|_CMU_CTRL_DBGCLK_AUXHFRCO
DECL|_CMU_CTRL_DBGCLK_DEFAULT|macro|_CMU_CTRL_DBGCLK_DEFAULT
DECL|_CMU_CTRL_DBGCLK_HFCLK|macro|_CMU_CTRL_DBGCLK_HFCLK
DECL|_CMU_CTRL_DBGCLK_MASK|macro|_CMU_CTRL_DBGCLK_MASK
DECL|_CMU_CTRL_DBGCLK_SHIFT|macro|_CMU_CTRL_DBGCLK_SHIFT
DECL|_CMU_CTRL_HFCLKDIV_DEFAULT|macro|_CMU_CTRL_HFCLKDIV_DEFAULT
DECL|_CMU_CTRL_HFCLKDIV_MASK|macro|_CMU_CTRL_HFCLKDIV_MASK
DECL|_CMU_CTRL_HFCLKDIV_SHIFT|macro|_CMU_CTRL_HFCLKDIV_SHIFT
DECL|_CMU_CTRL_HFLE_DEFAULT|macro|_CMU_CTRL_HFLE_DEFAULT
DECL|_CMU_CTRL_HFLE_MASK|macro|_CMU_CTRL_HFLE_MASK
DECL|_CMU_CTRL_HFLE_SHIFT|macro|_CMU_CTRL_HFLE_SHIFT
DECL|_CMU_CTRL_HFXOBOOST_100PCENT|macro|_CMU_CTRL_HFXOBOOST_100PCENT
DECL|_CMU_CTRL_HFXOBOOST_50PCENT|macro|_CMU_CTRL_HFXOBOOST_50PCENT
DECL|_CMU_CTRL_HFXOBOOST_70PCENT|macro|_CMU_CTRL_HFXOBOOST_70PCENT
DECL|_CMU_CTRL_HFXOBOOST_80PCENT|macro|_CMU_CTRL_HFXOBOOST_80PCENT
DECL|_CMU_CTRL_HFXOBOOST_DEFAULT|macro|_CMU_CTRL_HFXOBOOST_DEFAULT
DECL|_CMU_CTRL_HFXOBOOST_MASK|macro|_CMU_CTRL_HFXOBOOST_MASK
DECL|_CMU_CTRL_HFXOBOOST_SHIFT|macro|_CMU_CTRL_HFXOBOOST_SHIFT
DECL|_CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ|macro|_CMU_CTRL_HFXOBUFCUR_BOOSTABOVE32MHZ
DECL|_CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ|macro|_CMU_CTRL_HFXOBUFCUR_BOOSTUPTO32MHZ
DECL|_CMU_CTRL_HFXOBUFCUR_DEFAULT|macro|_CMU_CTRL_HFXOBUFCUR_DEFAULT
DECL|_CMU_CTRL_HFXOBUFCUR_MASK|macro|_CMU_CTRL_HFXOBUFCUR_MASK
DECL|_CMU_CTRL_HFXOBUFCUR_SHIFT|macro|_CMU_CTRL_HFXOBUFCUR_SHIFT
DECL|_CMU_CTRL_HFXOGLITCHDETEN_DEFAULT|macro|_CMU_CTRL_HFXOGLITCHDETEN_DEFAULT
DECL|_CMU_CTRL_HFXOGLITCHDETEN_MASK|macro|_CMU_CTRL_HFXOGLITCHDETEN_MASK
DECL|_CMU_CTRL_HFXOGLITCHDETEN_SHIFT|macro|_CMU_CTRL_HFXOGLITCHDETEN_SHIFT
DECL|_CMU_CTRL_HFXOMODE_BUFEXTCLK|macro|_CMU_CTRL_HFXOMODE_BUFEXTCLK
DECL|_CMU_CTRL_HFXOMODE_DEFAULT|macro|_CMU_CTRL_HFXOMODE_DEFAULT
DECL|_CMU_CTRL_HFXOMODE_DIGEXTCLK|macro|_CMU_CTRL_HFXOMODE_DIGEXTCLK
DECL|_CMU_CTRL_HFXOMODE_MASK|macro|_CMU_CTRL_HFXOMODE_MASK
DECL|_CMU_CTRL_HFXOMODE_SHIFT|macro|_CMU_CTRL_HFXOMODE_SHIFT
DECL|_CMU_CTRL_HFXOMODE_XTAL|macro|_CMU_CTRL_HFXOMODE_XTAL
DECL|_CMU_CTRL_HFXOTIMEOUT_16KCYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_16KCYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_1KCYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_1KCYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_256CYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_256CYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_8CYCLES|macro|_CMU_CTRL_HFXOTIMEOUT_8CYCLES
DECL|_CMU_CTRL_HFXOTIMEOUT_DEFAULT|macro|_CMU_CTRL_HFXOTIMEOUT_DEFAULT
DECL|_CMU_CTRL_HFXOTIMEOUT_MASK|macro|_CMU_CTRL_HFXOTIMEOUT_MASK
DECL|_CMU_CTRL_HFXOTIMEOUT_SHIFT|macro|_CMU_CTRL_HFXOTIMEOUT_SHIFT
DECL|_CMU_CTRL_LFXOBOOST_100PCENT|macro|_CMU_CTRL_LFXOBOOST_100PCENT
DECL|_CMU_CTRL_LFXOBOOST_70PCENT|macro|_CMU_CTRL_LFXOBOOST_70PCENT
DECL|_CMU_CTRL_LFXOBOOST_DEFAULT|macro|_CMU_CTRL_LFXOBOOST_DEFAULT
DECL|_CMU_CTRL_LFXOBOOST_MASK|macro|_CMU_CTRL_LFXOBOOST_MASK
DECL|_CMU_CTRL_LFXOBOOST_SHIFT|macro|_CMU_CTRL_LFXOBOOST_SHIFT
DECL|_CMU_CTRL_LFXOBUFCUR_DEFAULT|macro|_CMU_CTRL_LFXOBUFCUR_DEFAULT
DECL|_CMU_CTRL_LFXOBUFCUR_MASK|macro|_CMU_CTRL_LFXOBUFCUR_MASK
DECL|_CMU_CTRL_LFXOBUFCUR_SHIFT|macro|_CMU_CTRL_LFXOBUFCUR_SHIFT
DECL|_CMU_CTRL_LFXOMODE_BUFEXTCLK|macro|_CMU_CTRL_LFXOMODE_BUFEXTCLK
DECL|_CMU_CTRL_LFXOMODE_DEFAULT|macro|_CMU_CTRL_LFXOMODE_DEFAULT
DECL|_CMU_CTRL_LFXOMODE_DIGEXTCLK|macro|_CMU_CTRL_LFXOMODE_DIGEXTCLK
DECL|_CMU_CTRL_LFXOMODE_MASK|macro|_CMU_CTRL_LFXOMODE_MASK
DECL|_CMU_CTRL_LFXOMODE_SHIFT|macro|_CMU_CTRL_LFXOMODE_SHIFT
DECL|_CMU_CTRL_LFXOMODE_XTAL|macro|_CMU_CTRL_LFXOMODE_XTAL
DECL|_CMU_CTRL_LFXOTIMEOUT_16KCYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_16KCYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_1KCYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_1KCYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_32KCYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_32KCYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_8CYCLES|macro|_CMU_CTRL_LFXOTIMEOUT_8CYCLES
DECL|_CMU_CTRL_LFXOTIMEOUT_DEFAULT|macro|_CMU_CTRL_LFXOTIMEOUT_DEFAULT
DECL|_CMU_CTRL_LFXOTIMEOUT_MASK|macro|_CMU_CTRL_LFXOTIMEOUT_MASK
DECL|_CMU_CTRL_LFXOTIMEOUT_SHIFT|macro|_CMU_CTRL_LFXOTIMEOUT_SHIFT
DECL|_CMU_CTRL_MASK|macro|_CMU_CTRL_MASK
DECL|_CMU_CTRL_RESETVALUE|macro|_CMU_CTRL_RESETVALUE
DECL|_CMU_FREEZE_MASK|macro|_CMU_FREEZE_MASK
DECL|_CMU_FREEZE_REGFREEZE_DEFAULT|macro|_CMU_FREEZE_REGFREEZE_DEFAULT
DECL|_CMU_FREEZE_REGFREEZE_FREEZE|macro|_CMU_FREEZE_REGFREEZE_FREEZE
DECL|_CMU_FREEZE_REGFREEZE_MASK|macro|_CMU_FREEZE_REGFREEZE_MASK
DECL|_CMU_FREEZE_REGFREEZE_SHIFT|macro|_CMU_FREEZE_REGFREEZE_SHIFT
DECL|_CMU_FREEZE_REGFREEZE_UPDATE|macro|_CMU_FREEZE_REGFREEZE_UPDATE
DECL|_CMU_FREEZE_RESETVALUE|macro|_CMU_FREEZE_RESETVALUE
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_DEFAULT
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK128
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK16
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK256
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK2
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK32
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK4
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK512
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK64
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK8
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_HFCLK
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_MASK|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_MASK
DECL|_CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT|macro|_CMU_HFCORECLKDIV_HFCORECLKDIV_SHIFT
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DEFAULT
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV2
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_DIV4
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_MASK|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_MASK
DECL|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_SHIFT|macro|_CMU_HFCORECLKDIV_HFCORECLKLEDIV_SHIFT
DECL|_CMU_HFCORECLKDIV_MASK|macro|_CMU_HFCORECLKDIV_MASK
DECL|_CMU_HFCORECLKDIV_RESETVALUE|macro|_CMU_HFCORECLKDIV_RESETVALUE
DECL|_CMU_HFCORECLKEN0_AES_DEFAULT|macro|_CMU_HFCORECLKEN0_AES_DEFAULT
DECL|_CMU_HFCORECLKEN0_AES_MASK|macro|_CMU_HFCORECLKEN0_AES_MASK
DECL|_CMU_HFCORECLKEN0_AES_SHIFT|macro|_CMU_HFCORECLKEN0_AES_SHIFT
DECL|_CMU_HFCORECLKEN0_DMA_DEFAULT|macro|_CMU_HFCORECLKEN0_DMA_DEFAULT
DECL|_CMU_HFCORECLKEN0_DMA_MASK|macro|_CMU_HFCORECLKEN0_DMA_MASK
DECL|_CMU_HFCORECLKEN0_DMA_SHIFT|macro|_CMU_HFCORECLKEN0_DMA_SHIFT
DECL|_CMU_HFCORECLKEN0_LE_DEFAULT|macro|_CMU_HFCORECLKEN0_LE_DEFAULT
DECL|_CMU_HFCORECLKEN0_LE_MASK|macro|_CMU_HFCORECLKEN0_LE_MASK
DECL|_CMU_HFCORECLKEN0_LE_SHIFT|macro|_CMU_HFCORECLKEN0_LE_SHIFT
DECL|_CMU_HFCORECLKEN0_MASK|macro|_CMU_HFCORECLKEN0_MASK
DECL|_CMU_HFCORECLKEN0_RESETVALUE|macro|_CMU_HFCORECLKEN0_RESETVALUE
DECL|_CMU_HFCORECLKEN0_USBC_DEFAULT|macro|_CMU_HFCORECLKEN0_USBC_DEFAULT
DECL|_CMU_HFCORECLKEN0_USBC_MASK|macro|_CMU_HFCORECLKEN0_USBC_MASK
DECL|_CMU_HFCORECLKEN0_USBC_SHIFT|macro|_CMU_HFCORECLKEN0_USBC_SHIFT
DECL|_CMU_HFCORECLKEN0_USB_DEFAULT|macro|_CMU_HFCORECLKEN0_USB_DEFAULT
DECL|_CMU_HFCORECLKEN0_USB_MASK|macro|_CMU_HFCORECLKEN0_USB_MASK
DECL|_CMU_HFCORECLKEN0_USB_SHIFT|macro|_CMU_HFCORECLKEN0_USB_SHIFT
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_DEFAULT
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK128
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK16
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK256
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK2
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK32
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK4
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK512
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK64
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK8
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_HFCLK
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_MASK|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_MASK
DECL|_CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT|macro|_CMU_HFPERCLKDIV_HFPERCLKDIV_SHIFT
DECL|_CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT|macro|_CMU_HFPERCLKDIV_HFPERCLKEN_DEFAULT
DECL|_CMU_HFPERCLKDIV_HFPERCLKEN_MASK|macro|_CMU_HFPERCLKDIV_HFPERCLKEN_MASK
DECL|_CMU_HFPERCLKDIV_HFPERCLKEN_SHIFT|macro|_CMU_HFPERCLKDIV_HFPERCLKEN_SHIFT
DECL|_CMU_HFPERCLKDIV_MASK|macro|_CMU_HFPERCLKDIV_MASK
DECL|_CMU_HFPERCLKDIV_RESETVALUE|macro|_CMU_HFPERCLKDIV_RESETVALUE
DECL|_CMU_HFPERCLKEN0_ACMP0_DEFAULT|macro|_CMU_HFPERCLKEN0_ACMP0_DEFAULT
DECL|_CMU_HFPERCLKEN0_ACMP0_MASK|macro|_CMU_HFPERCLKEN0_ACMP0_MASK
DECL|_CMU_HFPERCLKEN0_ACMP0_SHIFT|macro|_CMU_HFPERCLKEN0_ACMP0_SHIFT
DECL|_CMU_HFPERCLKEN0_ACMP1_DEFAULT|macro|_CMU_HFPERCLKEN0_ACMP1_DEFAULT
DECL|_CMU_HFPERCLKEN0_ACMP1_MASK|macro|_CMU_HFPERCLKEN0_ACMP1_MASK
DECL|_CMU_HFPERCLKEN0_ACMP1_SHIFT|macro|_CMU_HFPERCLKEN0_ACMP1_SHIFT
DECL|_CMU_HFPERCLKEN0_ADC0_DEFAULT|macro|_CMU_HFPERCLKEN0_ADC0_DEFAULT
DECL|_CMU_HFPERCLKEN0_ADC0_MASK|macro|_CMU_HFPERCLKEN0_ADC0_MASK
DECL|_CMU_HFPERCLKEN0_ADC0_SHIFT|macro|_CMU_HFPERCLKEN0_ADC0_SHIFT
DECL|_CMU_HFPERCLKEN0_DAC0_DEFAULT|macro|_CMU_HFPERCLKEN0_DAC0_DEFAULT
DECL|_CMU_HFPERCLKEN0_DAC0_MASK|macro|_CMU_HFPERCLKEN0_DAC0_MASK
DECL|_CMU_HFPERCLKEN0_DAC0_SHIFT|macro|_CMU_HFPERCLKEN0_DAC0_SHIFT
DECL|_CMU_HFPERCLKEN0_GPIO_DEFAULT|macro|_CMU_HFPERCLKEN0_GPIO_DEFAULT
DECL|_CMU_HFPERCLKEN0_GPIO_MASK|macro|_CMU_HFPERCLKEN0_GPIO_MASK
DECL|_CMU_HFPERCLKEN0_GPIO_SHIFT|macro|_CMU_HFPERCLKEN0_GPIO_SHIFT
DECL|_CMU_HFPERCLKEN0_I2C0_DEFAULT|macro|_CMU_HFPERCLKEN0_I2C0_DEFAULT
DECL|_CMU_HFPERCLKEN0_I2C0_MASK|macro|_CMU_HFPERCLKEN0_I2C0_MASK
DECL|_CMU_HFPERCLKEN0_I2C0_SHIFT|macro|_CMU_HFPERCLKEN0_I2C0_SHIFT
DECL|_CMU_HFPERCLKEN0_I2C1_DEFAULT|macro|_CMU_HFPERCLKEN0_I2C1_DEFAULT
DECL|_CMU_HFPERCLKEN0_I2C1_MASK|macro|_CMU_HFPERCLKEN0_I2C1_MASK
DECL|_CMU_HFPERCLKEN0_I2C1_SHIFT|macro|_CMU_HFPERCLKEN0_I2C1_SHIFT
DECL|_CMU_HFPERCLKEN0_MASK|macro|_CMU_HFPERCLKEN0_MASK
DECL|_CMU_HFPERCLKEN0_PRS_DEFAULT|macro|_CMU_HFPERCLKEN0_PRS_DEFAULT
DECL|_CMU_HFPERCLKEN0_PRS_MASK|macro|_CMU_HFPERCLKEN0_PRS_MASK
DECL|_CMU_HFPERCLKEN0_PRS_SHIFT|macro|_CMU_HFPERCLKEN0_PRS_SHIFT
DECL|_CMU_HFPERCLKEN0_RESETVALUE|macro|_CMU_HFPERCLKEN0_RESETVALUE
DECL|_CMU_HFPERCLKEN0_TIMER0_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER0_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER0_MASK|macro|_CMU_HFPERCLKEN0_TIMER0_MASK
DECL|_CMU_HFPERCLKEN0_TIMER0_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER0_SHIFT
DECL|_CMU_HFPERCLKEN0_TIMER1_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER1_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER1_MASK|macro|_CMU_HFPERCLKEN0_TIMER1_MASK
DECL|_CMU_HFPERCLKEN0_TIMER1_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER1_SHIFT
DECL|_CMU_HFPERCLKEN0_TIMER2_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER2_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER2_MASK|macro|_CMU_HFPERCLKEN0_TIMER2_MASK
DECL|_CMU_HFPERCLKEN0_TIMER2_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER2_SHIFT
DECL|_CMU_HFPERCLKEN0_TIMER3_DEFAULT|macro|_CMU_HFPERCLKEN0_TIMER3_DEFAULT
DECL|_CMU_HFPERCLKEN0_TIMER3_MASK|macro|_CMU_HFPERCLKEN0_TIMER3_MASK
DECL|_CMU_HFPERCLKEN0_TIMER3_SHIFT|macro|_CMU_HFPERCLKEN0_TIMER3_SHIFT
DECL|_CMU_HFPERCLKEN0_UART0_DEFAULT|macro|_CMU_HFPERCLKEN0_UART0_DEFAULT
DECL|_CMU_HFPERCLKEN0_UART0_MASK|macro|_CMU_HFPERCLKEN0_UART0_MASK
DECL|_CMU_HFPERCLKEN0_UART0_SHIFT|macro|_CMU_HFPERCLKEN0_UART0_SHIFT
DECL|_CMU_HFPERCLKEN0_UART1_DEFAULT|macro|_CMU_HFPERCLKEN0_UART1_DEFAULT
DECL|_CMU_HFPERCLKEN0_UART1_MASK|macro|_CMU_HFPERCLKEN0_UART1_MASK
DECL|_CMU_HFPERCLKEN0_UART1_SHIFT|macro|_CMU_HFPERCLKEN0_UART1_SHIFT
DECL|_CMU_HFPERCLKEN0_USART0_DEFAULT|macro|_CMU_HFPERCLKEN0_USART0_DEFAULT
DECL|_CMU_HFPERCLKEN0_USART0_MASK|macro|_CMU_HFPERCLKEN0_USART0_MASK
DECL|_CMU_HFPERCLKEN0_USART0_SHIFT|macro|_CMU_HFPERCLKEN0_USART0_SHIFT
DECL|_CMU_HFPERCLKEN0_USART1_DEFAULT|macro|_CMU_HFPERCLKEN0_USART1_DEFAULT
DECL|_CMU_HFPERCLKEN0_USART1_MASK|macro|_CMU_HFPERCLKEN0_USART1_MASK
DECL|_CMU_HFPERCLKEN0_USART1_SHIFT|macro|_CMU_HFPERCLKEN0_USART1_SHIFT
DECL|_CMU_HFPERCLKEN0_USART2_DEFAULT|macro|_CMU_HFPERCLKEN0_USART2_DEFAULT
DECL|_CMU_HFPERCLKEN0_USART2_MASK|macro|_CMU_HFPERCLKEN0_USART2_MASK
DECL|_CMU_HFPERCLKEN0_USART2_SHIFT|macro|_CMU_HFPERCLKEN0_USART2_SHIFT
DECL|_CMU_HFPERCLKEN0_VCMP_DEFAULT|macro|_CMU_HFPERCLKEN0_VCMP_DEFAULT
DECL|_CMU_HFPERCLKEN0_VCMP_MASK|macro|_CMU_HFPERCLKEN0_VCMP_MASK
DECL|_CMU_HFPERCLKEN0_VCMP_SHIFT|macro|_CMU_HFPERCLKEN0_VCMP_SHIFT
DECL|_CMU_HFRCOCTRL_BAND_11MHZ|macro|_CMU_HFRCOCTRL_BAND_11MHZ
DECL|_CMU_HFRCOCTRL_BAND_14MHZ|macro|_CMU_HFRCOCTRL_BAND_14MHZ
DECL|_CMU_HFRCOCTRL_BAND_1MHZ|macro|_CMU_HFRCOCTRL_BAND_1MHZ
DECL|_CMU_HFRCOCTRL_BAND_21MHZ|macro|_CMU_HFRCOCTRL_BAND_21MHZ
DECL|_CMU_HFRCOCTRL_BAND_28MHZ|macro|_CMU_HFRCOCTRL_BAND_28MHZ
DECL|_CMU_HFRCOCTRL_BAND_7MHZ|macro|_CMU_HFRCOCTRL_BAND_7MHZ
DECL|_CMU_HFRCOCTRL_BAND_DEFAULT|macro|_CMU_HFRCOCTRL_BAND_DEFAULT
DECL|_CMU_HFRCOCTRL_BAND_MASK|macro|_CMU_HFRCOCTRL_BAND_MASK
DECL|_CMU_HFRCOCTRL_BAND_SHIFT|macro|_CMU_HFRCOCTRL_BAND_SHIFT
DECL|_CMU_HFRCOCTRL_MASK|macro|_CMU_HFRCOCTRL_MASK
DECL|_CMU_HFRCOCTRL_RESETVALUE|macro|_CMU_HFRCOCTRL_RESETVALUE
DECL|_CMU_HFRCOCTRL_SUDELAY_DEFAULT|macro|_CMU_HFRCOCTRL_SUDELAY_DEFAULT
DECL|_CMU_HFRCOCTRL_SUDELAY_MASK|macro|_CMU_HFRCOCTRL_SUDELAY_MASK
DECL|_CMU_HFRCOCTRL_SUDELAY_SHIFT|macro|_CMU_HFRCOCTRL_SUDELAY_SHIFT
DECL|_CMU_HFRCOCTRL_TUNING_DEFAULT|macro|_CMU_HFRCOCTRL_TUNING_DEFAULT
DECL|_CMU_HFRCOCTRL_TUNING_MASK|macro|_CMU_HFRCOCTRL_TUNING_MASK
DECL|_CMU_HFRCOCTRL_TUNING_SHIFT|macro|_CMU_HFRCOCTRL_TUNING_SHIFT
DECL|_CMU_IEN_AUXHFRCORDY_DEFAULT|macro|_CMU_IEN_AUXHFRCORDY_DEFAULT
DECL|_CMU_IEN_AUXHFRCORDY_MASK|macro|_CMU_IEN_AUXHFRCORDY_MASK
DECL|_CMU_IEN_AUXHFRCORDY_SHIFT|macro|_CMU_IEN_AUXHFRCORDY_SHIFT
DECL|_CMU_IEN_CALOF_DEFAULT|macro|_CMU_IEN_CALOF_DEFAULT
DECL|_CMU_IEN_CALOF_MASK|macro|_CMU_IEN_CALOF_MASK
DECL|_CMU_IEN_CALOF_SHIFT|macro|_CMU_IEN_CALOF_SHIFT
DECL|_CMU_IEN_CALRDY_DEFAULT|macro|_CMU_IEN_CALRDY_DEFAULT
DECL|_CMU_IEN_CALRDY_MASK|macro|_CMU_IEN_CALRDY_MASK
DECL|_CMU_IEN_CALRDY_SHIFT|macro|_CMU_IEN_CALRDY_SHIFT
DECL|_CMU_IEN_HFRCORDY_DEFAULT|macro|_CMU_IEN_HFRCORDY_DEFAULT
DECL|_CMU_IEN_HFRCORDY_MASK|macro|_CMU_IEN_HFRCORDY_MASK
DECL|_CMU_IEN_HFRCORDY_SHIFT|macro|_CMU_IEN_HFRCORDY_SHIFT
DECL|_CMU_IEN_HFXORDY_DEFAULT|macro|_CMU_IEN_HFXORDY_DEFAULT
DECL|_CMU_IEN_HFXORDY_MASK|macro|_CMU_IEN_HFXORDY_MASK
DECL|_CMU_IEN_HFXORDY_SHIFT|macro|_CMU_IEN_HFXORDY_SHIFT
DECL|_CMU_IEN_LFRCORDY_DEFAULT|macro|_CMU_IEN_LFRCORDY_DEFAULT
DECL|_CMU_IEN_LFRCORDY_MASK|macro|_CMU_IEN_LFRCORDY_MASK
DECL|_CMU_IEN_LFRCORDY_SHIFT|macro|_CMU_IEN_LFRCORDY_SHIFT
DECL|_CMU_IEN_LFXORDY_DEFAULT|macro|_CMU_IEN_LFXORDY_DEFAULT
DECL|_CMU_IEN_LFXORDY_MASK|macro|_CMU_IEN_LFXORDY_MASK
DECL|_CMU_IEN_LFXORDY_SHIFT|macro|_CMU_IEN_LFXORDY_SHIFT
DECL|_CMU_IEN_MASK|macro|_CMU_IEN_MASK
DECL|_CMU_IEN_RESETVALUE|macro|_CMU_IEN_RESETVALUE
DECL|_CMU_IEN_USBCHFCLKSEL_DEFAULT|macro|_CMU_IEN_USBCHFCLKSEL_DEFAULT
DECL|_CMU_IEN_USBCHFCLKSEL_MASK|macro|_CMU_IEN_USBCHFCLKSEL_MASK
DECL|_CMU_IEN_USBCHFCLKSEL_SHIFT|macro|_CMU_IEN_USBCHFCLKSEL_SHIFT
DECL|_CMU_IFC_AUXHFRCORDY_DEFAULT|macro|_CMU_IFC_AUXHFRCORDY_DEFAULT
DECL|_CMU_IFC_AUXHFRCORDY_MASK|macro|_CMU_IFC_AUXHFRCORDY_MASK
DECL|_CMU_IFC_AUXHFRCORDY_SHIFT|macro|_CMU_IFC_AUXHFRCORDY_SHIFT
DECL|_CMU_IFC_CALOF_DEFAULT|macro|_CMU_IFC_CALOF_DEFAULT
DECL|_CMU_IFC_CALOF_MASK|macro|_CMU_IFC_CALOF_MASK
DECL|_CMU_IFC_CALOF_SHIFT|macro|_CMU_IFC_CALOF_SHIFT
DECL|_CMU_IFC_CALRDY_DEFAULT|macro|_CMU_IFC_CALRDY_DEFAULT
DECL|_CMU_IFC_CALRDY_MASK|macro|_CMU_IFC_CALRDY_MASK
DECL|_CMU_IFC_CALRDY_SHIFT|macro|_CMU_IFC_CALRDY_SHIFT
DECL|_CMU_IFC_HFRCORDY_DEFAULT|macro|_CMU_IFC_HFRCORDY_DEFAULT
DECL|_CMU_IFC_HFRCORDY_MASK|macro|_CMU_IFC_HFRCORDY_MASK
DECL|_CMU_IFC_HFRCORDY_SHIFT|macro|_CMU_IFC_HFRCORDY_SHIFT
DECL|_CMU_IFC_HFXORDY_DEFAULT|macro|_CMU_IFC_HFXORDY_DEFAULT
DECL|_CMU_IFC_HFXORDY_MASK|macro|_CMU_IFC_HFXORDY_MASK
DECL|_CMU_IFC_HFXORDY_SHIFT|macro|_CMU_IFC_HFXORDY_SHIFT
DECL|_CMU_IFC_LFRCORDY_DEFAULT|macro|_CMU_IFC_LFRCORDY_DEFAULT
DECL|_CMU_IFC_LFRCORDY_MASK|macro|_CMU_IFC_LFRCORDY_MASK
DECL|_CMU_IFC_LFRCORDY_SHIFT|macro|_CMU_IFC_LFRCORDY_SHIFT
DECL|_CMU_IFC_LFXORDY_DEFAULT|macro|_CMU_IFC_LFXORDY_DEFAULT
DECL|_CMU_IFC_LFXORDY_MASK|macro|_CMU_IFC_LFXORDY_MASK
DECL|_CMU_IFC_LFXORDY_SHIFT|macro|_CMU_IFC_LFXORDY_SHIFT
DECL|_CMU_IFC_MASK|macro|_CMU_IFC_MASK
DECL|_CMU_IFC_RESETVALUE|macro|_CMU_IFC_RESETVALUE
DECL|_CMU_IFC_USBCHFCLKSEL_DEFAULT|macro|_CMU_IFC_USBCHFCLKSEL_DEFAULT
DECL|_CMU_IFC_USBCHFCLKSEL_MASK|macro|_CMU_IFC_USBCHFCLKSEL_MASK
DECL|_CMU_IFC_USBCHFCLKSEL_SHIFT|macro|_CMU_IFC_USBCHFCLKSEL_SHIFT
DECL|_CMU_IFS_AUXHFRCORDY_DEFAULT|macro|_CMU_IFS_AUXHFRCORDY_DEFAULT
DECL|_CMU_IFS_AUXHFRCORDY_MASK|macro|_CMU_IFS_AUXHFRCORDY_MASK
DECL|_CMU_IFS_AUXHFRCORDY_SHIFT|macro|_CMU_IFS_AUXHFRCORDY_SHIFT
DECL|_CMU_IFS_CALOF_DEFAULT|macro|_CMU_IFS_CALOF_DEFAULT
DECL|_CMU_IFS_CALOF_MASK|macro|_CMU_IFS_CALOF_MASK
DECL|_CMU_IFS_CALOF_SHIFT|macro|_CMU_IFS_CALOF_SHIFT
DECL|_CMU_IFS_CALRDY_DEFAULT|macro|_CMU_IFS_CALRDY_DEFAULT
DECL|_CMU_IFS_CALRDY_MASK|macro|_CMU_IFS_CALRDY_MASK
DECL|_CMU_IFS_CALRDY_SHIFT|macro|_CMU_IFS_CALRDY_SHIFT
DECL|_CMU_IFS_HFRCORDY_DEFAULT|macro|_CMU_IFS_HFRCORDY_DEFAULT
DECL|_CMU_IFS_HFRCORDY_MASK|macro|_CMU_IFS_HFRCORDY_MASK
DECL|_CMU_IFS_HFRCORDY_SHIFT|macro|_CMU_IFS_HFRCORDY_SHIFT
DECL|_CMU_IFS_HFXORDY_DEFAULT|macro|_CMU_IFS_HFXORDY_DEFAULT
DECL|_CMU_IFS_HFXORDY_MASK|macro|_CMU_IFS_HFXORDY_MASK
DECL|_CMU_IFS_HFXORDY_SHIFT|macro|_CMU_IFS_HFXORDY_SHIFT
DECL|_CMU_IFS_LFRCORDY_DEFAULT|macro|_CMU_IFS_LFRCORDY_DEFAULT
DECL|_CMU_IFS_LFRCORDY_MASK|macro|_CMU_IFS_LFRCORDY_MASK
DECL|_CMU_IFS_LFRCORDY_SHIFT|macro|_CMU_IFS_LFRCORDY_SHIFT
DECL|_CMU_IFS_LFXORDY_DEFAULT|macro|_CMU_IFS_LFXORDY_DEFAULT
DECL|_CMU_IFS_LFXORDY_MASK|macro|_CMU_IFS_LFXORDY_MASK
DECL|_CMU_IFS_LFXORDY_SHIFT|macro|_CMU_IFS_LFXORDY_SHIFT
DECL|_CMU_IFS_MASK|macro|_CMU_IFS_MASK
DECL|_CMU_IFS_RESETVALUE|macro|_CMU_IFS_RESETVALUE
DECL|_CMU_IFS_USBCHFCLKSEL_DEFAULT|macro|_CMU_IFS_USBCHFCLKSEL_DEFAULT
DECL|_CMU_IFS_USBCHFCLKSEL_MASK|macro|_CMU_IFS_USBCHFCLKSEL_MASK
DECL|_CMU_IFS_USBCHFCLKSEL_SHIFT|macro|_CMU_IFS_USBCHFCLKSEL_SHIFT
DECL|_CMU_IF_AUXHFRCORDY_DEFAULT|macro|_CMU_IF_AUXHFRCORDY_DEFAULT
DECL|_CMU_IF_AUXHFRCORDY_MASK|macro|_CMU_IF_AUXHFRCORDY_MASK
DECL|_CMU_IF_AUXHFRCORDY_SHIFT|macro|_CMU_IF_AUXHFRCORDY_SHIFT
DECL|_CMU_IF_CALOF_DEFAULT|macro|_CMU_IF_CALOF_DEFAULT
DECL|_CMU_IF_CALOF_MASK|macro|_CMU_IF_CALOF_MASK
DECL|_CMU_IF_CALOF_SHIFT|macro|_CMU_IF_CALOF_SHIFT
DECL|_CMU_IF_CALRDY_DEFAULT|macro|_CMU_IF_CALRDY_DEFAULT
DECL|_CMU_IF_CALRDY_MASK|macro|_CMU_IF_CALRDY_MASK
DECL|_CMU_IF_CALRDY_SHIFT|macro|_CMU_IF_CALRDY_SHIFT
DECL|_CMU_IF_HFRCORDY_DEFAULT|macro|_CMU_IF_HFRCORDY_DEFAULT
DECL|_CMU_IF_HFRCORDY_MASK|macro|_CMU_IF_HFRCORDY_MASK
DECL|_CMU_IF_HFRCORDY_SHIFT|macro|_CMU_IF_HFRCORDY_SHIFT
DECL|_CMU_IF_HFXORDY_DEFAULT|macro|_CMU_IF_HFXORDY_DEFAULT
DECL|_CMU_IF_HFXORDY_MASK|macro|_CMU_IF_HFXORDY_MASK
DECL|_CMU_IF_HFXORDY_SHIFT|macro|_CMU_IF_HFXORDY_SHIFT
DECL|_CMU_IF_LFRCORDY_DEFAULT|macro|_CMU_IF_LFRCORDY_DEFAULT
DECL|_CMU_IF_LFRCORDY_MASK|macro|_CMU_IF_LFRCORDY_MASK
DECL|_CMU_IF_LFRCORDY_SHIFT|macro|_CMU_IF_LFRCORDY_SHIFT
DECL|_CMU_IF_LFXORDY_DEFAULT|macro|_CMU_IF_LFXORDY_DEFAULT
DECL|_CMU_IF_LFXORDY_MASK|macro|_CMU_IF_LFXORDY_MASK
DECL|_CMU_IF_LFXORDY_SHIFT|macro|_CMU_IF_LFXORDY_SHIFT
DECL|_CMU_IF_MASK|macro|_CMU_IF_MASK
DECL|_CMU_IF_RESETVALUE|macro|_CMU_IF_RESETVALUE
DECL|_CMU_IF_USBCHFCLKSEL_DEFAULT|macro|_CMU_IF_USBCHFCLKSEL_DEFAULT
DECL|_CMU_IF_USBCHFCLKSEL_MASK|macro|_CMU_IF_USBCHFCLKSEL_MASK
DECL|_CMU_IF_USBCHFCLKSEL_SHIFT|macro|_CMU_IF_USBCHFCLKSEL_SHIFT
DECL|_CMU_LFACLKEN0_LESENSE_DEFAULT|macro|_CMU_LFACLKEN0_LESENSE_DEFAULT
DECL|_CMU_LFACLKEN0_LESENSE_MASK|macro|_CMU_LFACLKEN0_LESENSE_MASK
DECL|_CMU_LFACLKEN0_LESENSE_SHIFT|macro|_CMU_LFACLKEN0_LESENSE_SHIFT
DECL|_CMU_LFACLKEN0_LETIMER0_DEFAULT|macro|_CMU_LFACLKEN0_LETIMER0_DEFAULT
DECL|_CMU_LFACLKEN0_LETIMER0_MASK|macro|_CMU_LFACLKEN0_LETIMER0_MASK
DECL|_CMU_LFACLKEN0_LETIMER0_SHIFT|macro|_CMU_LFACLKEN0_LETIMER0_SHIFT
DECL|_CMU_LFACLKEN0_MASK|macro|_CMU_LFACLKEN0_MASK
DECL|_CMU_LFACLKEN0_RESETVALUE|macro|_CMU_LFACLKEN0_RESETVALUE
DECL|_CMU_LFACLKEN0_RTC_DEFAULT|macro|_CMU_LFACLKEN0_RTC_DEFAULT
DECL|_CMU_LFACLKEN0_RTC_MASK|macro|_CMU_LFACLKEN0_RTC_MASK
DECL|_CMU_LFACLKEN0_RTC_SHIFT|macro|_CMU_LFACLKEN0_RTC_SHIFT
DECL|_CMU_LFAPRESC0_LESENSE_DIV1|macro|_CMU_LFAPRESC0_LESENSE_DIV1
DECL|_CMU_LFAPRESC0_LESENSE_DIV2|macro|_CMU_LFAPRESC0_LESENSE_DIV2
DECL|_CMU_LFAPRESC0_LESENSE_DIV4|macro|_CMU_LFAPRESC0_LESENSE_DIV4
DECL|_CMU_LFAPRESC0_LESENSE_DIV8|macro|_CMU_LFAPRESC0_LESENSE_DIV8
DECL|_CMU_LFAPRESC0_LESENSE_MASK|macro|_CMU_LFAPRESC0_LESENSE_MASK
DECL|_CMU_LFAPRESC0_LESENSE_SHIFT|macro|_CMU_LFAPRESC0_LESENSE_SHIFT
DECL|_CMU_LFAPRESC0_LETIMER0_DIV1024|macro|_CMU_LFAPRESC0_LETIMER0_DIV1024
DECL|_CMU_LFAPRESC0_LETIMER0_DIV128|macro|_CMU_LFAPRESC0_LETIMER0_DIV128
DECL|_CMU_LFAPRESC0_LETIMER0_DIV16384|macro|_CMU_LFAPRESC0_LETIMER0_DIV16384
DECL|_CMU_LFAPRESC0_LETIMER0_DIV16|macro|_CMU_LFAPRESC0_LETIMER0_DIV16
DECL|_CMU_LFAPRESC0_LETIMER0_DIV1|macro|_CMU_LFAPRESC0_LETIMER0_DIV1
DECL|_CMU_LFAPRESC0_LETIMER0_DIV2048|macro|_CMU_LFAPRESC0_LETIMER0_DIV2048
DECL|_CMU_LFAPRESC0_LETIMER0_DIV256|macro|_CMU_LFAPRESC0_LETIMER0_DIV256
DECL|_CMU_LFAPRESC0_LETIMER0_DIV2|macro|_CMU_LFAPRESC0_LETIMER0_DIV2
DECL|_CMU_LFAPRESC0_LETIMER0_DIV32768|macro|_CMU_LFAPRESC0_LETIMER0_DIV32768
DECL|_CMU_LFAPRESC0_LETIMER0_DIV32|macro|_CMU_LFAPRESC0_LETIMER0_DIV32
DECL|_CMU_LFAPRESC0_LETIMER0_DIV4096|macro|_CMU_LFAPRESC0_LETIMER0_DIV4096
DECL|_CMU_LFAPRESC0_LETIMER0_DIV4|macro|_CMU_LFAPRESC0_LETIMER0_DIV4
DECL|_CMU_LFAPRESC0_LETIMER0_DIV512|macro|_CMU_LFAPRESC0_LETIMER0_DIV512
DECL|_CMU_LFAPRESC0_LETIMER0_DIV64|macro|_CMU_LFAPRESC0_LETIMER0_DIV64
DECL|_CMU_LFAPRESC0_LETIMER0_DIV8192|macro|_CMU_LFAPRESC0_LETIMER0_DIV8192
DECL|_CMU_LFAPRESC0_LETIMER0_DIV8|macro|_CMU_LFAPRESC0_LETIMER0_DIV8
DECL|_CMU_LFAPRESC0_LETIMER0_MASK|macro|_CMU_LFAPRESC0_LETIMER0_MASK
DECL|_CMU_LFAPRESC0_LETIMER0_SHIFT|macro|_CMU_LFAPRESC0_LETIMER0_SHIFT
DECL|_CMU_LFAPRESC0_MASK|macro|_CMU_LFAPRESC0_MASK
DECL|_CMU_LFAPRESC0_RESETVALUE|macro|_CMU_LFAPRESC0_RESETVALUE
DECL|_CMU_LFAPRESC0_RTC_DIV1024|macro|_CMU_LFAPRESC0_RTC_DIV1024
DECL|_CMU_LFAPRESC0_RTC_DIV128|macro|_CMU_LFAPRESC0_RTC_DIV128
DECL|_CMU_LFAPRESC0_RTC_DIV16384|macro|_CMU_LFAPRESC0_RTC_DIV16384
DECL|_CMU_LFAPRESC0_RTC_DIV16|macro|_CMU_LFAPRESC0_RTC_DIV16
DECL|_CMU_LFAPRESC0_RTC_DIV1|macro|_CMU_LFAPRESC0_RTC_DIV1
DECL|_CMU_LFAPRESC0_RTC_DIV2048|macro|_CMU_LFAPRESC0_RTC_DIV2048
DECL|_CMU_LFAPRESC0_RTC_DIV256|macro|_CMU_LFAPRESC0_RTC_DIV256
DECL|_CMU_LFAPRESC0_RTC_DIV2|macro|_CMU_LFAPRESC0_RTC_DIV2
DECL|_CMU_LFAPRESC0_RTC_DIV32768|macro|_CMU_LFAPRESC0_RTC_DIV32768
DECL|_CMU_LFAPRESC0_RTC_DIV32|macro|_CMU_LFAPRESC0_RTC_DIV32
DECL|_CMU_LFAPRESC0_RTC_DIV4096|macro|_CMU_LFAPRESC0_RTC_DIV4096
DECL|_CMU_LFAPRESC0_RTC_DIV4|macro|_CMU_LFAPRESC0_RTC_DIV4
DECL|_CMU_LFAPRESC0_RTC_DIV512|macro|_CMU_LFAPRESC0_RTC_DIV512
DECL|_CMU_LFAPRESC0_RTC_DIV64|macro|_CMU_LFAPRESC0_RTC_DIV64
DECL|_CMU_LFAPRESC0_RTC_DIV8192|macro|_CMU_LFAPRESC0_RTC_DIV8192
DECL|_CMU_LFAPRESC0_RTC_DIV8|macro|_CMU_LFAPRESC0_RTC_DIV8
DECL|_CMU_LFAPRESC0_RTC_MASK|macro|_CMU_LFAPRESC0_RTC_MASK
DECL|_CMU_LFAPRESC0_RTC_SHIFT|macro|_CMU_LFAPRESC0_RTC_SHIFT
DECL|_CMU_LFBCLKEN0_LEUART0_DEFAULT|macro|_CMU_LFBCLKEN0_LEUART0_DEFAULT
DECL|_CMU_LFBCLKEN0_LEUART0_MASK|macro|_CMU_LFBCLKEN0_LEUART0_MASK
DECL|_CMU_LFBCLKEN0_LEUART0_SHIFT|macro|_CMU_LFBCLKEN0_LEUART0_SHIFT
DECL|_CMU_LFBCLKEN0_LEUART1_DEFAULT|macro|_CMU_LFBCLKEN0_LEUART1_DEFAULT
DECL|_CMU_LFBCLKEN0_LEUART1_MASK|macro|_CMU_LFBCLKEN0_LEUART1_MASK
DECL|_CMU_LFBCLKEN0_LEUART1_SHIFT|macro|_CMU_LFBCLKEN0_LEUART1_SHIFT
DECL|_CMU_LFBCLKEN0_MASK|macro|_CMU_LFBCLKEN0_MASK
DECL|_CMU_LFBCLKEN0_RESETVALUE|macro|_CMU_LFBCLKEN0_RESETVALUE
DECL|_CMU_LFBPRESC0_LEUART0_DIV1|macro|_CMU_LFBPRESC0_LEUART0_DIV1
DECL|_CMU_LFBPRESC0_LEUART0_DIV2|macro|_CMU_LFBPRESC0_LEUART0_DIV2
DECL|_CMU_LFBPRESC0_LEUART0_DIV4|macro|_CMU_LFBPRESC0_LEUART0_DIV4
DECL|_CMU_LFBPRESC0_LEUART0_DIV8|macro|_CMU_LFBPRESC0_LEUART0_DIV8
DECL|_CMU_LFBPRESC0_LEUART0_MASK|macro|_CMU_LFBPRESC0_LEUART0_MASK
DECL|_CMU_LFBPRESC0_LEUART0_SHIFT|macro|_CMU_LFBPRESC0_LEUART0_SHIFT
DECL|_CMU_LFBPRESC0_LEUART1_DIV1|macro|_CMU_LFBPRESC0_LEUART1_DIV1
DECL|_CMU_LFBPRESC0_LEUART1_DIV2|macro|_CMU_LFBPRESC0_LEUART1_DIV2
DECL|_CMU_LFBPRESC0_LEUART1_DIV4|macro|_CMU_LFBPRESC0_LEUART1_DIV4
DECL|_CMU_LFBPRESC0_LEUART1_DIV8|macro|_CMU_LFBPRESC0_LEUART1_DIV8
DECL|_CMU_LFBPRESC0_LEUART1_MASK|macro|_CMU_LFBPRESC0_LEUART1_MASK
DECL|_CMU_LFBPRESC0_LEUART1_SHIFT|macro|_CMU_LFBPRESC0_LEUART1_SHIFT
DECL|_CMU_LFBPRESC0_MASK|macro|_CMU_LFBPRESC0_MASK
DECL|_CMU_LFBPRESC0_RESETVALUE|macro|_CMU_LFBPRESC0_RESETVALUE
DECL|_CMU_LFCLKSEL_LFAE_DEFAULT|macro|_CMU_LFCLKSEL_LFAE_DEFAULT
DECL|_CMU_LFCLKSEL_LFAE_DISABLED|macro|_CMU_LFCLKSEL_LFAE_DISABLED
DECL|_CMU_LFCLKSEL_LFAE_MASK|macro|_CMU_LFCLKSEL_LFAE_MASK
DECL|_CMU_LFCLKSEL_LFAE_SHIFT|macro|_CMU_LFCLKSEL_LFAE_SHIFT
DECL|_CMU_LFCLKSEL_LFAE_ULFRCO|macro|_CMU_LFCLKSEL_LFAE_ULFRCO
DECL|_CMU_LFCLKSEL_LFA_DEFAULT|macro|_CMU_LFCLKSEL_LFA_DEFAULT
DECL|_CMU_LFCLKSEL_LFA_DISABLED|macro|_CMU_LFCLKSEL_LFA_DISABLED
DECL|_CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2|macro|_CMU_LFCLKSEL_LFA_HFCORECLKLEDIV2
DECL|_CMU_LFCLKSEL_LFA_LFRCO|macro|_CMU_LFCLKSEL_LFA_LFRCO
DECL|_CMU_LFCLKSEL_LFA_LFXO|macro|_CMU_LFCLKSEL_LFA_LFXO
DECL|_CMU_LFCLKSEL_LFA_MASK|macro|_CMU_LFCLKSEL_LFA_MASK
DECL|_CMU_LFCLKSEL_LFA_SHIFT|macro|_CMU_LFCLKSEL_LFA_SHIFT
DECL|_CMU_LFCLKSEL_LFBE_DEFAULT|macro|_CMU_LFCLKSEL_LFBE_DEFAULT
DECL|_CMU_LFCLKSEL_LFBE_DISABLED|macro|_CMU_LFCLKSEL_LFBE_DISABLED
DECL|_CMU_LFCLKSEL_LFBE_MASK|macro|_CMU_LFCLKSEL_LFBE_MASK
DECL|_CMU_LFCLKSEL_LFBE_SHIFT|macro|_CMU_LFCLKSEL_LFBE_SHIFT
DECL|_CMU_LFCLKSEL_LFBE_ULFRCO|macro|_CMU_LFCLKSEL_LFBE_ULFRCO
DECL|_CMU_LFCLKSEL_LFB_DEFAULT|macro|_CMU_LFCLKSEL_LFB_DEFAULT
DECL|_CMU_LFCLKSEL_LFB_DISABLED|macro|_CMU_LFCLKSEL_LFB_DISABLED
DECL|_CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2|macro|_CMU_LFCLKSEL_LFB_HFCORECLKLEDIV2
DECL|_CMU_LFCLKSEL_LFB_LFRCO|macro|_CMU_LFCLKSEL_LFB_LFRCO
DECL|_CMU_LFCLKSEL_LFB_LFXO|macro|_CMU_LFCLKSEL_LFB_LFXO
DECL|_CMU_LFCLKSEL_LFB_MASK|macro|_CMU_LFCLKSEL_LFB_MASK
DECL|_CMU_LFCLKSEL_LFB_SHIFT|macro|_CMU_LFCLKSEL_LFB_SHIFT
DECL|_CMU_LFCLKSEL_MASK|macro|_CMU_LFCLKSEL_MASK
DECL|_CMU_LFCLKSEL_RESETVALUE|macro|_CMU_LFCLKSEL_RESETVALUE
DECL|_CMU_LFRCOCTRL_MASK|macro|_CMU_LFRCOCTRL_MASK
DECL|_CMU_LFRCOCTRL_RESETVALUE|macro|_CMU_LFRCOCTRL_RESETVALUE
DECL|_CMU_LFRCOCTRL_TUNING_DEFAULT|macro|_CMU_LFRCOCTRL_TUNING_DEFAULT
DECL|_CMU_LFRCOCTRL_TUNING_MASK|macro|_CMU_LFRCOCTRL_TUNING_MASK
DECL|_CMU_LFRCOCTRL_TUNING_SHIFT|macro|_CMU_LFRCOCTRL_TUNING_SHIFT
DECL|_CMU_LOCK_LOCKKEY_DEFAULT|macro|_CMU_LOCK_LOCKKEY_DEFAULT
DECL|_CMU_LOCK_LOCKKEY_LOCKED|macro|_CMU_LOCK_LOCKKEY_LOCKED
DECL|_CMU_LOCK_LOCKKEY_LOCK|macro|_CMU_LOCK_LOCKKEY_LOCK
DECL|_CMU_LOCK_LOCKKEY_MASK|macro|_CMU_LOCK_LOCKKEY_MASK
DECL|_CMU_LOCK_LOCKKEY_SHIFT|macro|_CMU_LOCK_LOCKKEY_SHIFT
DECL|_CMU_LOCK_LOCKKEY_UNLOCKED|macro|_CMU_LOCK_LOCKKEY_UNLOCKED
DECL|_CMU_LOCK_LOCKKEY_UNLOCK|macro|_CMU_LOCK_LOCKKEY_UNLOCK
DECL|_CMU_LOCK_MASK|macro|_CMU_LOCK_MASK
DECL|_CMU_LOCK_RESETVALUE|macro|_CMU_LOCK_RESETVALUE
DECL|_CMU_OSCENCMD_AUXHFRCODIS_DEFAULT|macro|_CMU_OSCENCMD_AUXHFRCODIS_DEFAULT
DECL|_CMU_OSCENCMD_AUXHFRCODIS_MASK|macro|_CMU_OSCENCMD_AUXHFRCODIS_MASK
DECL|_CMU_OSCENCMD_AUXHFRCODIS_SHIFT|macro|_CMU_OSCENCMD_AUXHFRCODIS_SHIFT
DECL|_CMU_OSCENCMD_AUXHFRCOEN_DEFAULT|macro|_CMU_OSCENCMD_AUXHFRCOEN_DEFAULT
DECL|_CMU_OSCENCMD_AUXHFRCOEN_MASK|macro|_CMU_OSCENCMD_AUXHFRCOEN_MASK
DECL|_CMU_OSCENCMD_AUXHFRCOEN_SHIFT|macro|_CMU_OSCENCMD_AUXHFRCOEN_SHIFT
DECL|_CMU_OSCENCMD_HFRCODIS_DEFAULT|macro|_CMU_OSCENCMD_HFRCODIS_DEFAULT
DECL|_CMU_OSCENCMD_HFRCODIS_MASK|macro|_CMU_OSCENCMD_HFRCODIS_MASK
DECL|_CMU_OSCENCMD_HFRCODIS_SHIFT|macro|_CMU_OSCENCMD_HFRCODIS_SHIFT
DECL|_CMU_OSCENCMD_HFRCOEN_DEFAULT|macro|_CMU_OSCENCMD_HFRCOEN_DEFAULT
DECL|_CMU_OSCENCMD_HFRCOEN_MASK|macro|_CMU_OSCENCMD_HFRCOEN_MASK
DECL|_CMU_OSCENCMD_HFRCOEN_SHIFT|macro|_CMU_OSCENCMD_HFRCOEN_SHIFT
DECL|_CMU_OSCENCMD_HFXODIS_DEFAULT|macro|_CMU_OSCENCMD_HFXODIS_DEFAULT
DECL|_CMU_OSCENCMD_HFXODIS_MASK|macro|_CMU_OSCENCMD_HFXODIS_MASK
DECL|_CMU_OSCENCMD_HFXODIS_SHIFT|macro|_CMU_OSCENCMD_HFXODIS_SHIFT
DECL|_CMU_OSCENCMD_HFXOEN_DEFAULT|macro|_CMU_OSCENCMD_HFXOEN_DEFAULT
DECL|_CMU_OSCENCMD_HFXOEN_MASK|macro|_CMU_OSCENCMD_HFXOEN_MASK
DECL|_CMU_OSCENCMD_HFXOEN_SHIFT|macro|_CMU_OSCENCMD_HFXOEN_SHIFT
DECL|_CMU_OSCENCMD_LFRCODIS_DEFAULT|macro|_CMU_OSCENCMD_LFRCODIS_DEFAULT
DECL|_CMU_OSCENCMD_LFRCODIS_MASK|macro|_CMU_OSCENCMD_LFRCODIS_MASK
DECL|_CMU_OSCENCMD_LFRCODIS_SHIFT|macro|_CMU_OSCENCMD_LFRCODIS_SHIFT
DECL|_CMU_OSCENCMD_LFRCOEN_DEFAULT|macro|_CMU_OSCENCMD_LFRCOEN_DEFAULT
DECL|_CMU_OSCENCMD_LFRCOEN_MASK|macro|_CMU_OSCENCMD_LFRCOEN_MASK
DECL|_CMU_OSCENCMD_LFRCOEN_SHIFT|macro|_CMU_OSCENCMD_LFRCOEN_SHIFT
DECL|_CMU_OSCENCMD_LFXODIS_DEFAULT|macro|_CMU_OSCENCMD_LFXODIS_DEFAULT
DECL|_CMU_OSCENCMD_LFXODIS_MASK|macro|_CMU_OSCENCMD_LFXODIS_MASK
DECL|_CMU_OSCENCMD_LFXODIS_SHIFT|macro|_CMU_OSCENCMD_LFXODIS_SHIFT
DECL|_CMU_OSCENCMD_LFXOEN_DEFAULT|macro|_CMU_OSCENCMD_LFXOEN_DEFAULT
DECL|_CMU_OSCENCMD_LFXOEN_MASK|macro|_CMU_OSCENCMD_LFXOEN_MASK
DECL|_CMU_OSCENCMD_LFXOEN_SHIFT|macro|_CMU_OSCENCMD_LFXOEN_SHIFT
DECL|_CMU_OSCENCMD_MASK|macro|_CMU_OSCENCMD_MASK
DECL|_CMU_OSCENCMD_RESETVALUE|macro|_CMU_OSCENCMD_RESETVALUE
DECL|_CMU_PCNTCTRL_MASK|macro|_CMU_PCNTCTRL_MASK
DECL|_CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT|macro|_CMU_PCNTCTRL_PCNT0CLKEN_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT0CLKEN_MASK|macro|_CMU_PCNTCTRL_PCNT0CLKEN_MASK
DECL|_CMU_PCNTCTRL_PCNT0CLKEN_SHIFT|macro|_CMU_PCNTCTRL_PCNT0CLKEN_SHIFT
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_LFACLK
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_MASK|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_MASK
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_PCNT0S0
DECL|_CMU_PCNTCTRL_PCNT0CLKSEL_SHIFT|macro|_CMU_PCNTCTRL_PCNT0CLKSEL_SHIFT
DECL|_CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT|macro|_CMU_PCNTCTRL_PCNT1CLKEN_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT1CLKEN_MASK|macro|_CMU_PCNTCTRL_PCNT1CLKEN_MASK
DECL|_CMU_PCNTCTRL_PCNT1CLKEN_SHIFT|macro|_CMU_PCNTCTRL_PCNT1CLKEN_SHIFT
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_LFACLK
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_MASK|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_MASK
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_PCNT1S0
DECL|_CMU_PCNTCTRL_PCNT1CLKSEL_SHIFT|macro|_CMU_PCNTCTRL_PCNT1CLKSEL_SHIFT
DECL|_CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT|macro|_CMU_PCNTCTRL_PCNT2CLKEN_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT2CLKEN_MASK|macro|_CMU_PCNTCTRL_PCNT2CLKEN_MASK
DECL|_CMU_PCNTCTRL_PCNT2CLKEN_SHIFT|macro|_CMU_PCNTCTRL_PCNT2CLKEN_SHIFT
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_DEFAULT
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_LFACLK
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_MASK|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_MASK
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_PCNT2S0
DECL|_CMU_PCNTCTRL_PCNT2CLKSEL_SHIFT|macro|_CMU_PCNTCTRL_PCNT2CLKSEL_SHIFT
DECL|_CMU_PCNTCTRL_RESETVALUE|macro|_CMU_PCNTCTRL_RESETVALUE
DECL|_CMU_ROUTE_CLKOUT0PEN_DEFAULT|macro|_CMU_ROUTE_CLKOUT0PEN_DEFAULT
DECL|_CMU_ROUTE_CLKOUT0PEN_MASK|macro|_CMU_ROUTE_CLKOUT0PEN_MASK
DECL|_CMU_ROUTE_CLKOUT0PEN_SHIFT|macro|_CMU_ROUTE_CLKOUT0PEN_SHIFT
DECL|_CMU_ROUTE_CLKOUT1PEN_DEFAULT|macro|_CMU_ROUTE_CLKOUT1PEN_DEFAULT
DECL|_CMU_ROUTE_CLKOUT1PEN_MASK|macro|_CMU_ROUTE_CLKOUT1PEN_MASK
DECL|_CMU_ROUTE_CLKOUT1PEN_SHIFT|macro|_CMU_ROUTE_CLKOUT1PEN_SHIFT
DECL|_CMU_ROUTE_LOCATION_DEFAULT|macro|_CMU_ROUTE_LOCATION_DEFAULT
DECL|_CMU_ROUTE_LOCATION_LOC0|macro|_CMU_ROUTE_LOCATION_LOC0
DECL|_CMU_ROUTE_LOCATION_LOC1|macro|_CMU_ROUTE_LOCATION_LOC1
DECL|_CMU_ROUTE_LOCATION_LOC2|macro|_CMU_ROUTE_LOCATION_LOC2
DECL|_CMU_ROUTE_LOCATION_MASK|macro|_CMU_ROUTE_LOCATION_MASK
DECL|_CMU_ROUTE_LOCATION_SHIFT|macro|_CMU_ROUTE_LOCATION_SHIFT
DECL|_CMU_ROUTE_MASK|macro|_CMU_ROUTE_MASK
DECL|_CMU_ROUTE_RESETVALUE|macro|_CMU_ROUTE_RESETVALUE
DECL|_CMU_STATUS_AUXHFRCOENS_DEFAULT|macro|_CMU_STATUS_AUXHFRCOENS_DEFAULT
DECL|_CMU_STATUS_AUXHFRCOENS_MASK|macro|_CMU_STATUS_AUXHFRCOENS_MASK
DECL|_CMU_STATUS_AUXHFRCOENS_SHIFT|macro|_CMU_STATUS_AUXHFRCOENS_SHIFT
DECL|_CMU_STATUS_AUXHFRCORDY_DEFAULT|macro|_CMU_STATUS_AUXHFRCORDY_DEFAULT
DECL|_CMU_STATUS_AUXHFRCORDY_MASK|macro|_CMU_STATUS_AUXHFRCORDY_MASK
DECL|_CMU_STATUS_AUXHFRCORDY_SHIFT|macro|_CMU_STATUS_AUXHFRCORDY_SHIFT
DECL|_CMU_STATUS_CALBSY_DEFAULT|macro|_CMU_STATUS_CALBSY_DEFAULT
DECL|_CMU_STATUS_CALBSY_MASK|macro|_CMU_STATUS_CALBSY_MASK
DECL|_CMU_STATUS_CALBSY_SHIFT|macro|_CMU_STATUS_CALBSY_SHIFT
DECL|_CMU_STATUS_HFRCOENS_DEFAULT|macro|_CMU_STATUS_HFRCOENS_DEFAULT
DECL|_CMU_STATUS_HFRCOENS_MASK|macro|_CMU_STATUS_HFRCOENS_MASK
DECL|_CMU_STATUS_HFRCOENS_SHIFT|macro|_CMU_STATUS_HFRCOENS_SHIFT
DECL|_CMU_STATUS_HFRCORDY_DEFAULT|macro|_CMU_STATUS_HFRCORDY_DEFAULT
DECL|_CMU_STATUS_HFRCORDY_MASK|macro|_CMU_STATUS_HFRCORDY_MASK
DECL|_CMU_STATUS_HFRCORDY_SHIFT|macro|_CMU_STATUS_HFRCORDY_SHIFT
DECL|_CMU_STATUS_HFRCOSEL_DEFAULT|macro|_CMU_STATUS_HFRCOSEL_DEFAULT
DECL|_CMU_STATUS_HFRCOSEL_MASK|macro|_CMU_STATUS_HFRCOSEL_MASK
DECL|_CMU_STATUS_HFRCOSEL_SHIFT|macro|_CMU_STATUS_HFRCOSEL_SHIFT
DECL|_CMU_STATUS_HFXOENS_DEFAULT|macro|_CMU_STATUS_HFXOENS_DEFAULT
DECL|_CMU_STATUS_HFXOENS_MASK|macro|_CMU_STATUS_HFXOENS_MASK
DECL|_CMU_STATUS_HFXOENS_SHIFT|macro|_CMU_STATUS_HFXOENS_SHIFT
DECL|_CMU_STATUS_HFXORDY_DEFAULT|macro|_CMU_STATUS_HFXORDY_DEFAULT
DECL|_CMU_STATUS_HFXORDY_MASK|macro|_CMU_STATUS_HFXORDY_MASK
DECL|_CMU_STATUS_HFXORDY_SHIFT|macro|_CMU_STATUS_HFXORDY_SHIFT
DECL|_CMU_STATUS_HFXOSEL_DEFAULT|macro|_CMU_STATUS_HFXOSEL_DEFAULT
DECL|_CMU_STATUS_HFXOSEL_MASK|macro|_CMU_STATUS_HFXOSEL_MASK
DECL|_CMU_STATUS_HFXOSEL_SHIFT|macro|_CMU_STATUS_HFXOSEL_SHIFT
DECL|_CMU_STATUS_LFRCOENS_DEFAULT|macro|_CMU_STATUS_LFRCOENS_DEFAULT
DECL|_CMU_STATUS_LFRCOENS_MASK|macro|_CMU_STATUS_LFRCOENS_MASK
DECL|_CMU_STATUS_LFRCOENS_SHIFT|macro|_CMU_STATUS_LFRCOENS_SHIFT
DECL|_CMU_STATUS_LFRCORDY_DEFAULT|macro|_CMU_STATUS_LFRCORDY_DEFAULT
DECL|_CMU_STATUS_LFRCORDY_MASK|macro|_CMU_STATUS_LFRCORDY_MASK
DECL|_CMU_STATUS_LFRCORDY_SHIFT|macro|_CMU_STATUS_LFRCORDY_SHIFT
DECL|_CMU_STATUS_LFRCOSEL_DEFAULT|macro|_CMU_STATUS_LFRCOSEL_DEFAULT
DECL|_CMU_STATUS_LFRCOSEL_MASK|macro|_CMU_STATUS_LFRCOSEL_MASK
DECL|_CMU_STATUS_LFRCOSEL_SHIFT|macro|_CMU_STATUS_LFRCOSEL_SHIFT
DECL|_CMU_STATUS_LFXOENS_DEFAULT|macro|_CMU_STATUS_LFXOENS_DEFAULT
DECL|_CMU_STATUS_LFXOENS_MASK|macro|_CMU_STATUS_LFXOENS_MASK
DECL|_CMU_STATUS_LFXOENS_SHIFT|macro|_CMU_STATUS_LFXOENS_SHIFT
DECL|_CMU_STATUS_LFXORDY_DEFAULT|macro|_CMU_STATUS_LFXORDY_DEFAULT
DECL|_CMU_STATUS_LFXORDY_MASK|macro|_CMU_STATUS_LFXORDY_MASK
DECL|_CMU_STATUS_LFXORDY_SHIFT|macro|_CMU_STATUS_LFXORDY_SHIFT
DECL|_CMU_STATUS_LFXOSEL_DEFAULT|macro|_CMU_STATUS_LFXOSEL_DEFAULT
DECL|_CMU_STATUS_LFXOSEL_MASK|macro|_CMU_STATUS_LFXOSEL_MASK
DECL|_CMU_STATUS_LFXOSEL_SHIFT|macro|_CMU_STATUS_LFXOSEL_SHIFT
DECL|_CMU_STATUS_MASK|macro|_CMU_STATUS_MASK
DECL|_CMU_STATUS_RESETVALUE|macro|_CMU_STATUS_RESETVALUE
DECL|_CMU_STATUS_USBCHFCLKSEL_DEFAULT|macro|_CMU_STATUS_USBCHFCLKSEL_DEFAULT
DECL|_CMU_STATUS_USBCHFCLKSEL_MASK|macro|_CMU_STATUS_USBCHFCLKSEL_MASK
DECL|_CMU_STATUS_USBCHFCLKSEL_SHIFT|macro|_CMU_STATUS_USBCHFCLKSEL_SHIFT
DECL|_CMU_STATUS_USBCLFRCOSEL_DEFAULT|macro|_CMU_STATUS_USBCLFRCOSEL_DEFAULT
DECL|_CMU_STATUS_USBCLFRCOSEL_MASK|macro|_CMU_STATUS_USBCLFRCOSEL_MASK
DECL|_CMU_STATUS_USBCLFRCOSEL_SHIFT|macro|_CMU_STATUS_USBCLFRCOSEL_SHIFT
DECL|_CMU_STATUS_USBCLFXOSEL_DEFAULT|macro|_CMU_STATUS_USBCLFXOSEL_DEFAULT
DECL|_CMU_STATUS_USBCLFXOSEL_MASK|macro|_CMU_STATUS_USBCLFXOSEL_MASK
DECL|_CMU_STATUS_USBCLFXOSEL_SHIFT|macro|_CMU_STATUS_USBCLFXOSEL_SHIFT
DECL|_CMU_SYNCBUSY_LFACLKEN0_DEFAULT|macro|_CMU_SYNCBUSY_LFACLKEN0_DEFAULT
DECL|_CMU_SYNCBUSY_LFACLKEN0_MASK|macro|_CMU_SYNCBUSY_LFACLKEN0_MASK
DECL|_CMU_SYNCBUSY_LFACLKEN0_SHIFT|macro|_CMU_SYNCBUSY_LFACLKEN0_SHIFT
DECL|_CMU_SYNCBUSY_LFAPRESC0_DEFAULT|macro|_CMU_SYNCBUSY_LFAPRESC0_DEFAULT
DECL|_CMU_SYNCBUSY_LFAPRESC0_MASK|macro|_CMU_SYNCBUSY_LFAPRESC0_MASK
DECL|_CMU_SYNCBUSY_LFAPRESC0_SHIFT|macro|_CMU_SYNCBUSY_LFAPRESC0_SHIFT
DECL|_CMU_SYNCBUSY_LFBCLKEN0_DEFAULT|macro|_CMU_SYNCBUSY_LFBCLKEN0_DEFAULT
DECL|_CMU_SYNCBUSY_LFBCLKEN0_MASK|macro|_CMU_SYNCBUSY_LFBCLKEN0_MASK
DECL|_CMU_SYNCBUSY_LFBCLKEN0_SHIFT|macro|_CMU_SYNCBUSY_LFBCLKEN0_SHIFT
DECL|_CMU_SYNCBUSY_LFBPRESC0_DEFAULT|macro|_CMU_SYNCBUSY_LFBPRESC0_DEFAULT
DECL|_CMU_SYNCBUSY_LFBPRESC0_MASK|macro|_CMU_SYNCBUSY_LFBPRESC0_MASK
DECL|_CMU_SYNCBUSY_LFBPRESC0_SHIFT|macro|_CMU_SYNCBUSY_LFBPRESC0_SHIFT
DECL|_CMU_SYNCBUSY_MASK|macro|_CMU_SYNCBUSY_MASK
DECL|_CMU_SYNCBUSY_RESETVALUE|macro|_CMU_SYNCBUSY_RESETVALUE
DECL|_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT|macro|_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT
DECL|_DMA_ALTCTRLBASE_ALTCTRLBASE_MASK|macro|_DMA_ALTCTRLBASE_ALTCTRLBASE_MASK
DECL|_DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT|macro|_DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT
DECL|_DMA_ALTCTRLBASE_MASK|macro|_DMA_ALTCTRLBASE_MASK
DECL|_DMA_ALTCTRLBASE_RESETVALUE|macro|_DMA_ALTCTRLBASE_RESETVALUE
DECL|_DMA_CHALTC_CH0ALTC_DEFAULT|macro|_DMA_CHALTC_CH0ALTC_DEFAULT
DECL|_DMA_CHALTC_CH0ALTC_MASK|macro|_DMA_CHALTC_CH0ALTC_MASK
DECL|_DMA_CHALTC_CH0ALTC_SHIFT|macro|_DMA_CHALTC_CH0ALTC_SHIFT
DECL|_DMA_CHALTC_CH10ALTC_DEFAULT|macro|_DMA_CHALTC_CH10ALTC_DEFAULT
DECL|_DMA_CHALTC_CH10ALTC_MASK|macro|_DMA_CHALTC_CH10ALTC_MASK
DECL|_DMA_CHALTC_CH10ALTC_SHIFT|macro|_DMA_CHALTC_CH10ALTC_SHIFT
DECL|_DMA_CHALTC_CH11ALTC_DEFAULT|macro|_DMA_CHALTC_CH11ALTC_DEFAULT
DECL|_DMA_CHALTC_CH11ALTC_MASK|macro|_DMA_CHALTC_CH11ALTC_MASK
DECL|_DMA_CHALTC_CH11ALTC_SHIFT|macro|_DMA_CHALTC_CH11ALTC_SHIFT
DECL|_DMA_CHALTC_CH1ALTC_DEFAULT|macro|_DMA_CHALTC_CH1ALTC_DEFAULT
DECL|_DMA_CHALTC_CH1ALTC_MASK|macro|_DMA_CHALTC_CH1ALTC_MASK
DECL|_DMA_CHALTC_CH1ALTC_SHIFT|macro|_DMA_CHALTC_CH1ALTC_SHIFT
DECL|_DMA_CHALTC_CH2ALTC_DEFAULT|macro|_DMA_CHALTC_CH2ALTC_DEFAULT
DECL|_DMA_CHALTC_CH2ALTC_MASK|macro|_DMA_CHALTC_CH2ALTC_MASK
DECL|_DMA_CHALTC_CH2ALTC_SHIFT|macro|_DMA_CHALTC_CH2ALTC_SHIFT
DECL|_DMA_CHALTC_CH3ALTC_DEFAULT|macro|_DMA_CHALTC_CH3ALTC_DEFAULT
DECL|_DMA_CHALTC_CH3ALTC_MASK|macro|_DMA_CHALTC_CH3ALTC_MASK
DECL|_DMA_CHALTC_CH3ALTC_SHIFT|macro|_DMA_CHALTC_CH3ALTC_SHIFT
DECL|_DMA_CHALTC_CH4ALTC_DEFAULT|macro|_DMA_CHALTC_CH4ALTC_DEFAULT
DECL|_DMA_CHALTC_CH4ALTC_MASK|macro|_DMA_CHALTC_CH4ALTC_MASK
DECL|_DMA_CHALTC_CH4ALTC_SHIFT|macro|_DMA_CHALTC_CH4ALTC_SHIFT
DECL|_DMA_CHALTC_CH5ALTC_DEFAULT|macro|_DMA_CHALTC_CH5ALTC_DEFAULT
DECL|_DMA_CHALTC_CH5ALTC_MASK|macro|_DMA_CHALTC_CH5ALTC_MASK
DECL|_DMA_CHALTC_CH5ALTC_SHIFT|macro|_DMA_CHALTC_CH5ALTC_SHIFT
DECL|_DMA_CHALTC_CH6ALTC_DEFAULT|macro|_DMA_CHALTC_CH6ALTC_DEFAULT
DECL|_DMA_CHALTC_CH6ALTC_MASK|macro|_DMA_CHALTC_CH6ALTC_MASK
DECL|_DMA_CHALTC_CH6ALTC_SHIFT|macro|_DMA_CHALTC_CH6ALTC_SHIFT
DECL|_DMA_CHALTC_CH7ALTC_DEFAULT|macro|_DMA_CHALTC_CH7ALTC_DEFAULT
DECL|_DMA_CHALTC_CH7ALTC_MASK|macro|_DMA_CHALTC_CH7ALTC_MASK
DECL|_DMA_CHALTC_CH7ALTC_SHIFT|macro|_DMA_CHALTC_CH7ALTC_SHIFT
DECL|_DMA_CHALTC_CH8ALTC_DEFAULT|macro|_DMA_CHALTC_CH8ALTC_DEFAULT
DECL|_DMA_CHALTC_CH8ALTC_MASK|macro|_DMA_CHALTC_CH8ALTC_MASK
DECL|_DMA_CHALTC_CH8ALTC_SHIFT|macro|_DMA_CHALTC_CH8ALTC_SHIFT
DECL|_DMA_CHALTC_CH9ALTC_DEFAULT|macro|_DMA_CHALTC_CH9ALTC_DEFAULT
DECL|_DMA_CHALTC_CH9ALTC_MASK|macro|_DMA_CHALTC_CH9ALTC_MASK
DECL|_DMA_CHALTC_CH9ALTC_SHIFT|macro|_DMA_CHALTC_CH9ALTC_SHIFT
DECL|_DMA_CHALTC_MASK|macro|_DMA_CHALTC_MASK
DECL|_DMA_CHALTC_RESETVALUE|macro|_DMA_CHALTC_RESETVALUE
DECL|_DMA_CHALTS_CH0ALTS_DEFAULT|macro|_DMA_CHALTS_CH0ALTS_DEFAULT
DECL|_DMA_CHALTS_CH0ALTS_MASK|macro|_DMA_CHALTS_CH0ALTS_MASK
DECL|_DMA_CHALTS_CH0ALTS_SHIFT|macro|_DMA_CHALTS_CH0ALTS_SHIFT
DECL|_DMA_CHALTS_CH10ALTS_DEFAULT|macro|_DMA_CHALTS_CH10ALTS_DEFAULT
DECL|_DMA_CHALTS_CH10ALTS_MASK|macro|_DMA_CHALTS_CH10ALTS_MASK
DECL|_DMA_CHALTS_CH10ALTS_SHIFT|macro|_DMA_CHALTS_CH10ALTS_SHIFT
DECL|_DMA_CHALTS_CH11ALTS_DEFAULT|macro|_DMA_CHALTS_CH11ALTS_DEFAULT
DECL|_DMA_CHALTS_CH11ALTS_MASK|macro|_DMA_CHALTS_CH11ALTS_MASK
DECL|_DMA_CHALTS_CH11ALTS_SHIFT|macro|_DMA_CHALTS_CH11ALTS_SHIFT
DECL|_DMA_CHALTS_CH1ALTS_DEFAULT|macro|_DMA_CHALTS_CH1ALTS_DEFAULT
DECL|_DMA_CHALTS_CH1ALTS_MASK|macro|_DMA_CHALTS_CH1ALTS_MASK
DECL|_DMA_CHALTS_CH1ALTS_SHIFT|macro|_DMA_CHALTS_CH1ALTS_SHIFT
DECL|_DMA_CHALTS_CH2ALTS_DEFAULT|macro|_DMA_CHALTS_CH2ALTS_DEFAULT
DECL|_DMA_CHALTS_CH2ALTS_MASK|macro|_DMA_CHALTS_CH2ALTS_MASK
DECL|_DMA_CHALTS_CH2ALTS_SHIFT|macro|_DMA_CHALTS_CH2ALTS_SHIFT
DECL|_DMA_CHALTS_CH3ALTS_DEFAULT|macro|_DMA_CHALTS_CH3ALTS_DEFAULT
DECL|_DMA_CHALTS_CH3ALTS_MASK|macro|_DMA_CHALTS_CH3ALTS_MASK
DECL|_DMA_CHALTS_CH3ALTS_SHIFT|macro|_DMA_CHALTS_CH3ALTS_SHIFT
DECL|_DMA_CHALTS_CH4ALTS_DEFAULT|macro|_DMA_CHALTS_CH4ALTS_DEFAULT
DECL|_DMA_CHALTS_CH4ALTS_MASK|macro|_DMA_CHALTS_CH4ALTS_MASK
DECL|_DMA_CHALTS_CH4ALTS_SHIFT|macro|_DMA_CHALTS_CH4ALTS_SHIFT
DECL|_DMA_CHALTS_CH5ALTS_DEFAULT|macro|_DMA_CHALTS_CH5ALTS_DEFAULT
DECL|_DMA_CHALTS_CH5ALTS_MASK|macro|_DMA_CHALTS_CH5ALTS_MASK
DECL|_DMA_CHALTS_CH5ALTS_SHIFT|macro|_DMA_CHALTS_CH5ALTS_SHIFT
DECL|_DMA_CHALTS_CH6ALTS_DEFAULT|macro|_DMA_CHALTS_CH6ALTS_DEFAULT
DECL|_DMA_CHALTS_CH6ALTS_MASK|macro|_DMA_CHALTS_CH6ALTS_MASK
DECL|_DMA_CHALTS_CH6ALTS_SHIFT|macro|_DMA_CHALTS_CH6ALTS_SHIFT
DECL|_DMA_CHALTS_CH7ALTS_DEFAULT|macro|_DMA_CHALTS_CH7ALTS_DEFAULT
DECL|_DMA_CHALTS_CH7ALTS_MASK|macro|_DMA_CHALTS_CH7ALTS_MASK
DECL|_DMA_CHALTS_CH7ALTS_SHIFT|macro|_DMA_CHALTS_CH7ALTS_SHIFT
DECL|_DMA_CHALTS_CH8ALTS_DEFAULT|macro|_DMA_CHALTS_CH8ALTS_DEFAULT
DECL|_DMA_CHALTS_CH8ALTS_MASK|macro|_DMA_CHALTS_CH8ALTS_MASK
DECL|_DMA_CHALTS_CH8ALTS_SHIFT|macro|_DMA_CHALTS_CH8ALTS_SHIFT
DECL|_DMA_CHALTS_CH9ALTS_DEFAULT|macro|_DMA_CHALTS_CH9ALTS_DEFAULT
DECL|_DMA_CHALTS_CH9ALTS_MASK|macro|_DMA_CHALTS_CH9ALTS_MASK
DECL|_DMA_CHALTS_CH9ALTS_SHIFT|macro|_DMA_CHALTS_CH9ALTS_SHIFT
DECL|_DMA_CHALTS_MASK|macro|_DMA_CHALTS_MASK
DECL|_DMA_CHALTS_RESETVALUE|macro|_DMA_CHALTS_RESETVALUE
DECL|_DMA_CHENC_CH0ENC_DEFAULT|macro|_DMA_CHENC_CH0ENC_DEFAULT
DECL|_DMA_CHENC_CH0ENC_MASK|macro|_DMA_CHENC_CH0ENC_MASK
DECL|_DMA_CHENC_CH0ENC_SHIFT|macro|_DMA_CHENC_CH0ENC_SHIFT
DECL|_DMA_CHENC_CH10ENC_DEFAULT|macro|_DMA_CHENC_CH10ENC_DEFAULT
DECL|_DMA_CHENC_CH10ENC_MASK|macro|_DMA_CHENC_CH10ENC_MASK
DECL|_DMA_CHENC_CH10ENC_SHIFT|macro|_DMA_CHENC_CH10ENC_SHIFT
DECL|_DMA_CHENC_CH11ENC_DEFAULT|macro|_DMA_CHENC_CH11ENC_DEFAULT
DECL|_DMA_CHENC_CH11ENC_MASK|macro|_DMA_CHENC_CH11ENC_MASK
DECL|_DMA_CHENC_CH11ENC_SHIFT|macro|_DMA_CHENC_CH11ENC_SHIFT
DECL|_DMA_CHENC_CH1ENC_DEFAULT|macro|_DMA_CHENC_CH1ENC_DEFAULT
DECL|_DMA_CHENC_CH1ENC_MASK|macro|_DMA_CHENC_CH1ENC_MASK
DECL|_DMA_CHENC_CH1ENC_SHIFT|macro|_DMA_CHENC_CH1ENC_SHIFT
DECL|_DMA_CHENC_CH2ENC_DEFAULT|macro|_DMA_CHENC_CH2ENC_DEFAULT
DECL|_DMA_CHENC_CH2ENC_MASK|macro|_DMA_CHENC_CH2ENC_MASK
DECL|_DMA_CHENC_CH2ENC_SHIFT|macro|_DMA_CHENC_CH2ENC_SHIFT
DECL|_DMA_CHENC_CH3ENC_DEFAULT|macro|_DMA_CHENC_CH3ENC_DEFAULT
DECL|_DMA_CHENC_CH3ENC_MASK|macro|_DMA_CHENC_CH3ENC_MASK
DECL|_DMA_CHENC_CH3ENC_SHIFT|macro|_DMA_CHENC_CH3ENC_SHIFT
DECL|_DMA_CHENC_CH4ENC_DEFAULT|macro|_DMA_CHENC_CH4ENC_DEFAULT
DECL|_DMA_CHENC_CH4ENC_MASK|macro|_DMA_CHENC_CH4ENC_MASK
DECL|_DMA_CHENC_CH4ENC_SHIFT|macro|_DMA_CHENC_CH4ENC_SHIFT
DECL|_DMA_CHENC_CH5ENC_DEFAULT|macro|_DMA_CHENC_CH5ENC_DEFAULT
DECL|_DMA_CHENC_CH5ENC_MASK|macro|_DMA_CHENC_CH5ENC_MASK
DECL|_DMA_CHENC_CH5ENC_SHIFT|macro|_DMA_CHENC_CH5ENC_SHIFT
DECL|_DMA_CHENC_CH6ENC_DEFAULT|macro|_DMA_CHENC_CH6ENC_DEFAULT
DECL|_DMA_CHENC_CH6ENC_MASK|macro|_DMA_CHENC_CH6ENC_MASK
DECL|_DMA_CHENC_CH6ENC_SHIFT|macro|_DMA_CHENC_CH6ENC_SHIFT
DECL|_DMA_CHENC_CH7ENC_DEFAULT|macro|_DMA_CHENC_CH7ENC_DEFAULT
DECL|_DMA_CHENC_CH7ENC_MASK|macro|_DMA_CHENC_CH7ENC_MASK
DECL|_DMA_CHENC_CH7ENC_SHIFT|macro|_DMA_CHENC_CH7ENC_SHIFT
DECL|_DMA_CHENC_CH8ENC_DEFAULT|macro|_DMA_CHENC_CH8ENC_DEFAULT
DECL|_DMA_CHENC_CH8ENC_MASK|macro|_DMA_CHENC_CH8ENC_MASK
DECL|_DMA_CHENC_CH8ENC_SHIFT|macro|_DMA_CHENC_CH8ENC_SHIFT
DECL|_DMA_CHENC_CH9ENC_DEFAULT|macro|_DMA_CHENC_CH9ENC_DEFAULT
DECL|_DMA_CHENC_CH9ENC_MASK|macro|_DMA_CHENC_CH9ENC_MASK
DECL|_DMA_CHENC_CH9ENC_SHIFT|macro|_DMA_CHENC_CH9ENC_SHIFT
DECL|_DMA_CHENC_MASK|macro|_DMA_CHENC_MASK
DECL|_DMA_CHENC_RESETVALUE|macro|_DMA_CHENC_RESETVALUE
DECL|_DMA_CHENS_CH0ENS_DEFAULT|macro|_DMA_CHENS_CH0ENS_DEFAULT
DECL|_DMA_CHENS_CH0ENS_MASK|macro|_DMA_CHENS_CH0ENS_MASK
DECL|_DMA_CHENS_CH0ENS_SHIFT|macro|_DMA_CHENS_CH0ENS_SHIFT
DECL|_DMA_CHENS_CH10ENS_DEFAULT|macro|_DMA_CHENS_CH10ENS_DEFAULT
DECL|_DMA_CHENS_CH10ENS_MASK|macro|_DMA_CHENS_CH10ENS_MASK
DECL|_DMA_CHENS_CH10ENS_SHIFT|macro|_DMA_CHENS_CH10ENS_SHIFT
DECL|_DMA_CHENS_CH11ENS_DEFAULT|macro|_DMA_CHENS_CH11ENS_DEFAULT
DECL|_DMA_CHENS_CH11ENS_MASK|macro|_DMA_CHENS_CH11ENS_MASK
DECL|_DMA_CHENS_CH11ENS_SHIFT|macro|_DMA_CHENS_CH11ENS_SHIFT
DECL|_DMA_CHENS_CH1ENS_DEFAULT|macro|_DMA_CHENS_CH1ENS_DEFAULT
DECL|_DMA_CHENS_CH1ENS_MASK|macro|_DMA_CHENS_CH1ENS_MASK
DECL|_DMA_CHENS_CH1ENS_SHIFT|macro|_DMA_CHENS_CH1ENS_SHIFT
DECL|_DMA_CHENS_CH2ENS_DEFAULT|macro|_DMA_CHENS_CH2ENS_DEFAULT
DECL|_DMA_CHENS_CH2ENS_MASK|macro|_DMA_CHENS_CH2ENS_MASK
DECL|_DMA_CHENS_CH2ENS_SHIFT|macro|_DMA_CHENS_CH2ENS_SHIFT
DECL|_DMA_CHENS_CH3ENS_DEFAULT|macro|_DMA_CHENS_CH3ENS_DEFAULT
DECL|_DMA_CHENS_CH3ENS_MASK|macro|_DMA_CHENS_CH3ENS_MASK
DECL|_DMA_CHENS_CH3ENS_SHIFT|macro|_DMA_CHENS_CH3ENS_SHIFT
DECL|_DMA_CHENS_CH4ENS_DEFAULT|macro|_DMA_CHENS_CH4ENS_DEFAULT
DECL|_DMA_CHENS_CH4ENS_MASK|macro|_DMA_CHENS_CH4ENS_MASK
DECL|_DMA_CHENS_CH4ENS_SHIFT|macro|_DMA_CHENS_CH4ENS_SHIFT
DECL|_DMA_CHENS_CH5ENS_DEFAULT|macro|_DMA_CHENS_CH5ENS_DEFAULT
DECL|_DMA_CHENS_CH5ENS_MASK|macro|_DMA_CHENS_CH5ENS_MASK
DECL|_DMA_CHENS_CH5ENS_SHIFT|macro|_DMA_CHENS_CH5ENS_SHIFT
DECL|_DMA_CHENS_CH6ENS_DEFAULT|macro|_DMA_CHENS_CH6ENS_DEFAULT
DECL|_DMA_CHENS_CH6ENS_MASK|macro|_DMA_CHENS_CH6ENS_MASK
DECL|_DMA_CHENS_CH6ENS_SHIFT|macro|_DMA_CHENS_CH6ENS_SHIFT
DECL|_DMA_CHENS_CH7ENS_DEFAULT|macro|_DMA_CHENS_CH7ENS_DEFAULT
DECL|_DMA_CHENS_CH7ENS_MASK|macro|_DMA_CHENS_CH7ENS_MASK
DECL|_DMA_CHENS_CH7ENS_SHIFT|macro|_DMA_CHENS_CH7ENS_SHIFT
DECL|_DMA_CHENS_CH8ENS_DEFAULT|macro|_DMA_CHENS_CH8ENS_DEFAULT
DECL|_DMA_CHENS_CH8ENS_MASK|macro|_DMA_CHENS_CH8ENS_MASK
DECL|_DMA_CHENS_CH8ENS_SHIFT|macro|_DMA_CHENS_CH8ENS_SHIFT
DECL|_DMA_CHENS_CH9ENS_DEFAULT|macro|_DMA_CHENS_CH9ENS_DEFAULT
DECL|_DMA_CHENS_CH9ENS_MASK|macro|_DMA_CHENS_CH9ENS_MASK
DECL|_DMA_CHENS_CH9ENS_SHIFT|macro|_DMA_CHENS_CH9ENS_SHIFT
DECL|_DMA_CHENS_MASK|macro|_DMA_CHENS_MASK
DECL|_DMA_CHENS_RESETVALUE|macro|_DMA_CHENS_RESETVALUE
DECL|_DMA_CHPRIC_CH0PRIC_DEFAULT|macro|_DMA_CHPRIC_CH0PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH0PRIC_MASK|macro|_DMA_CHPRIC_CH0PRIC_MASK
DECL|_DMA_CHPRIC_CH0PRIC_SHIFT|macro|_DMA_CHPRIC_CH0PRIC_SHIFT
DECL|_DMA_CHPRIC_CH10PRIC_DEFAULT|macro|_DMA_CHPRIC_CH10PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH10PRIC_MASK|macro|_DMA_CHPRIC_CH10PRIC_MASK
DECL|_DMA_CHPRIC_CH10PRIC_SHIFT|macro|_DMA_CHPRIC_CH10PRIC_SHIFT
DECL|_DMA_CHPRIC_CH11PRIC_DEFAULT|macro|_DMA_CHPRIC_CH11PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH11PRIC_MASK|macro|_DMA_CHPRIC_CH11PRIC_MASK
DECL|_DMA_CHPRIC_CH11PRIC_SHIFT|macro|_DMA_CHPRIC_CH11PRIC_SHIFT
DECL|_DMA_CHPRIC_CH1PRIC_DEFAULT|macro|_DMA_CHPRIC_CH1PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH1PRIC_MASK|macro|_DMA_CHPRIC_CH1PRIC_MASK
DECL|_DMA_CHPRIC_CH1PRIC_SHIFT|macro|_DMA_CHPRIC_CH1PRIC_SHIFT
DECL|_DMA_CHPRIC_CH2PRIC_DEFAULT|macro|_DMA_CHPRIC_CH2PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH2PRIC_MASK|macro|_DMA_CHPRIC_CH2PRIC_MASK
DECL|_DMA_CHPRIC_CH2PRIC_SHIFT|macro|_DMA_CHPRIC_CH2PRIC_SHIFT
DECL|_DMA_CHPRIC_CH3PRIC_DEFAULT|macro|_DMA_CHPRIC_CH3PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH3PRIC_MASK|macro|_DMA_CHPRIC_CH3PRIC_MASK
DECL|_DMA_CHPRIC_CH3PRIC_SHIFT|macro|_DMA_CHPRIC_CH3PRIC_SHIFT
DECL|_DMA_CHPRIC_CH4PRIC_DEFAULT|macro|_DMA_CHPRIC_CH4PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH4PRIC_MASK|macro|_DMA_CHPRIC_CH4PRIC_MASK
DECL|_DMA_CHPRIC_CH4PRIC_SHIFT|macro|_DMA_CHPRIC_CH4PRIC_SHIFT
DECL|_DMA_CHPRIC_CH5PRIC_DEFAULT|macro|_DMA_CHPRIC_CH5PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH5PRIC_MASK|macro|_DMA_CHPRIC_CH5PRIC_MASK
DECL|_DMA_CHPRIC_CH5PRIC_SHIFT|macro|_DMA_CHPRIC_CH5PRIC_SHIFT
DECL|_DMA_CHPRIC_CH6PRIC_DEFAULT|macro|_DMA_CHPRIC_CH6PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH6PRIC_MASK|macro|_DMA_CHPRIC_CH6PRIC_MASK
DECL|_DMA_CHPRIC_CH6PRIC_SHIFT|macro|_DMA_CHPRIC_CH6PRIC_SHIFT
DECL|_DMA_CHPRIC_CH7PRIC_DEFAULT|macro|_DMA_CHPRIC_CH7PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH7PRIC_MASK|macro|_DMA_CHPRIC_CH7PRIC_MASK
DECL|_DMA_CHPRIC_CH7PRIC_SHIFT|macro|_DMA_CHPRIC_CH7PRIC_SHIFT
DECL|_DMA_CHPRIC_CH8PRIC_DEFAULT|macro|_DMA_CHPRIC_CH8PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH8PRIC_MASK|macro|_DMA_CHPRIC_CH8PRIC_MASK
DECL|_DMA_CHPRIC_CH8PRIC_SHIFT|macro|_DMA_CHPRIC_CH8PRIC_SHIFT
DECL|_DMA_CHPRIC_CH9PRIC_DEFAULT|macro|_DMA_CHPRIC_CH9PRIC_DEFAULT
DECL|_DMA_CHPRIC_CH9PRIC_MASK|macro|_DMA_CHPRIC_CH9PRIC_MASK
DECL|_DMA_CHPRIC_CH9PRIC_SHIFT|macro|_DMA_CHPRIC_CH9PRIC_SHIFT
DECL|_DMA_CHPRIC_MASK|macro|_DMA_CHPRIC_MASK
DECL|_DMA_CHPRIC_RESETVALUE|macro|_DMA_CHPRIC_RESETVALUE
DECL|_DMA_CHPRIS_CH0PRIS_DEFAULT|macro|_DMA_CHPRIS_CH0PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH0PRIS_MASK|macro|_DMA_CHPRIS_CH0PRIS_MASK
DECL|_DMA_CHPRIS_CH0PRIS_SHIFT|macro|_DMA_CHPRIS_CH0PRIS_SHIFT
DECL|_DMA_CHPRIS_CH10PRIS_DEFAULT|macro|_DMA_CHPRIS_CH10PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH10PRIS_MASK|macro|_DMA_CHPRIS_CH10PRIS_MASK
DECL|_DMA_CHPRIS_CH10PRIS_SHIFT|macro|_DMA_CHPRIS_CH10PRIS_SHIFT
DECL|_DMA_CHPRIS_CH11PRIS_DEFAULT|macro|_DMA_CHPRIS_CH11PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH11PRIS_MASK|macro|_DMA_CHPRIS_CH11PRIS_MASK
DECL|_DMA_CHPRIS_CH11PRIS_SHIFT|macro|_DMA_CHPRIS_CH11PRIS_SHIFT
DECL|_DMA_CHPRIS_CH1PRIS_DEFAULT|macro|_DMA_CHPRIS_CH1PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH1PRIS_MASK|macro|_DMA_CHPRIS_CH1PRIS_MASK
DECL|_DMA_CHPRIS_CH1PRIS_SHIFT|macro|_DMA_CHPRIS_CH1PRIS_SHIFT
DECL|_DMA_CHPRIS_CH2PRIS_DEFAULT|macro|_DMA_CHPRIS_CH2PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH2PRIS_MASK|macro|_DMA_CHPRIS_CH2PRIS_MASK
DECL|_DMA_CHPRIS_CH2PRIS_SHIFT|macro|_DMA_CHPRIS_CH2PRIS_SHIFT
DECL|_DMA_CHPRIS_CH3PRIS_DEFAULT|macro|_DMA_CHPRIS_CH3PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH3PRIS_MASK|macro|_DMA_CHPRIS_CH3PRIS_MASK
DECL|_DMA_CHPRIS_CH3PRIS_SHIFT|macro|_DMA_CHPRIS_CH3PRIS_SHIFT
DECL|_DMA_CHPRIS_CH4PRIS_DEFAULT|macro|_DMA_CHPRIS_CH4PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH4PRIS_MASK|macro|_DMA_CHPRIS_CH4PRIS_MASK
DECL|_DMA_CHPRIS_CH4PRIS_SHIFT|macro|_DMA_CHPRIS_CH4PRIS_SHIFT
DECL|_DMA_CHPRIS_CH5PRIS_DEFAULT|macro|_DMA_CHPRIS_CH5PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH5PRIS_MASK|macro|_DMA_CHPRIS_CH5PRIS_MASK
DECL|_DMA_CHPRIS_CH5PRIS_SHIFT|macro|_DMA_CHPRIS_CH5PRIS_SHIFT
DECL|_DMA_CHPRIS_CH6PRIS_DEFAULT|macro|_DMA_CHPRIS_CH6PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH6PRIS_MASK|macro|_DMA_CHPRIS_CH6PRIS_MASK
DECL|_DMA_CHPRIS_CH6PRIS_SHIFT|macro|_DMA_CHPRIS_CH6PRIS_SHIFT
DECL|_DMA_CHPRIS_CH7PRIS_DEFAULT|macro|_DMA_CHPRIS_CH7PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH7PRIS_MASK|macro|_DMA_CHPRIS_CH7PRIS_MASK
DECL|_DMA_CHPRIS_CH7PRIS_SHIFT|macro|_DMA_CHPRIS_CH7PRIS_SHIFT
DECL|_DMA_CHPRIS_CH8PRIS_DEFAULT|macro|_DMA_CHPRIS_CH8PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH8PRIS_MASK|macro|_DMA_CHPRIS_CH8PRIS_MASK
DECL|_DMA_CHPRIS_CH8PRIS_SHIFT|macro|_DMA_CHPRIS_CH8PRIS_SHIFT
DECL|_DMA_CHPRIS_CH9PRIS_DEFAULT|macro|_DMA_CHPRIS_CH9PRIS_DEFAULT
DECL|_DMA_CHPRIS_CH9PRIS_MASK|macro|_DMA_CHPRIS_CH9PRIS_MASK
DECL|_DMA_CHPRIS_CH9PRIS_SHIFT|macro|_DMA_CHPRIS_CH9PRIS_SHIFT
DECL|_DMA_CHPRIS_MASK|macro|_DMA_CHPRIS_MASK
DECL|_DMA_CHPRIS_RESETVALUE|macro|_DMA_CHPRIS_RESETVALUE
DECL|_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH0REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH0REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH0REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH0REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH10REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH10REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH10REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH10REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH11REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH11REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH11REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH11REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH1REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH1REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH1REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH1REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH2REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH2REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH2REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH2REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH3REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH3REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH3REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH3REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH4REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH4REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH4REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH4REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH5REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH5REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH5REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH5REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH6REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH6REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH6REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH6REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH7REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH7REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH7REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH7REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH8REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH8REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH8REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH8REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT|macro|_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT
DECL|_DMA_CHREQMASKC_CH9REQMASKC_MASK|macro|_DMA_CHREQMASKC_CH9REQMASKC_MASK
DECL|_DMA_CHREQMASKC_CH9REQMASKC_SHIFT|macro|_DMA_CHREQMASKC_CH9REQMASKC_SHIFT
DECL|_DMA_CHREQMASKC_MASK|macro|_DMA_CHREQMASKC_MASK
DECL|_DMA_CHREQMASKC_RESETVALUE|macro|_DMA_CHREQMASKC_RESETVALUE
DECL|_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH0REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH0REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH0REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH0REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH10REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH10REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH10REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH10REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH11REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH11REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH11REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH11REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH1REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH1REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH1REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH1REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH2REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH2REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH2REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH2REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH3REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH3REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH3REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH3REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH4REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH4REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH4REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH4REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH5REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH5REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH5REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH5REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH6REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH6REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH6REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH6REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH7REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH7REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH7REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH7REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH8REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH8REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH8REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH8REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT|macro|_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT
DECL|_DMA_CHREQMASKS_CH9REQMASKS_MASK|macro|_DMA_CHREQMASKS_CH9REQMASKS_MASK
DECL|_DMA_CHREQMASKS_CH9REQMASKS_SHIFT|macro|_DMA_CHREQMASKS_CH9REQMASKS_SHIFT
DECL|_DMA_CHREQMASKS_MASK|macro|_DMA_CHREQMASKS_MASK
DECL|_DMA_CHREQMASKS_RESETVALUE|macro|_DMA_CHREQMASKS_RESETVALUE
DECL|_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH0REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH0REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH10REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH10REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH10REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH10REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH11REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH11REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH11REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH11REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH1REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH1REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH2REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH2REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH3REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH3REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH4REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH4REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH5REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH5REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH6REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH6REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH6REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH6REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH7REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH7REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH7REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH7REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH8REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH8REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH8REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH8REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT|macro|_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT
DECL|_DMA_CHREQSTATUS_CH9REQSTATUS_MASK|macro|_DMA_CHREQSTATUS_CH9REQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_CH9REQSTATUS_SHIFT|macro|_DMA_CHREQSTATUS_CH9REQSTATUS_SHIFT
DECL|_DMA_CHREQSTATUS_MASK|macro|_DMA_CHREQSTATUS_MASK
DECL|_DMA_CHREQSTATUS_RESETVALUE|macro|_DMA_CHREQSTATUS_RESETVALUE
DECL|_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH10SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH10SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH10SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH10SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH11SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH11SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH11SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH11SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH6SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH6SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH6SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH6SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH7SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH7SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH7SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH7SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH8SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH8SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH8SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH8SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT|macro|_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT
DECL|_DMA_CHSREQSTATUS_CH9SREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_CH9SREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_CH9SREQSTATUS_SHIFT|macro|_DMA_CHSREQSTATUS_CH9SREQSTATUS_SHIFT
DECL|_DMA_CHSREQSTATUS_MASK|macro|_DMA_CHSREQSTATUS_MASK
DECL|_DMA_CHSREQSTATUS_RESETVALUE|macro|_DMA_CHSREQSTATUS_RESETVALUE
DECL|_DMA_CHSWREQ_CH0SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH0SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH0SWREQ_MASK|macro|_DMA_CHSWREQ_CH0SWREQ_MASK
DECL|_DMA_CHSWREQ_CH0SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH0SWREQ_SHIFT
DECL|_DMA_CHSWREQ_CH10SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH10SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH10SWREQ_MASK|macro|_DMA_CHSWREQ_CH10SWREQ_MASK
DECL|_DMA_CHSWREQ_CH10SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH10SWREQ_SHIFT
DECL|_DMA_CHSWREQ_CH11SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH11SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH11SWREQ_MASK|macro|_DMA_CHSWREQ_CH11SWREQ_MASK
DECL|_DMA_CHSWREQ_CH11SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH11SWREQ_SHIFT
DECL|_DMA_CHSWREQ_CH1SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH1SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH1SWREQ_MASK|macro|_DMA_CHSWREQ_CH1SWREQ_MASK
DECL|_DMA_CHSWREQ_CH1SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH1SWREQ_SHIFT
DECL|_DMA_CHSWREQ_CH2SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH2SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH2SWREQ_MASK|macro|_DMA_CHSWREQ_CH2SWREQ_MASK
DECL|_DMA_CHSWREQ_CH2SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH2SWREQ_SHIFT
DECL|_DMA_CHSWREQ_CH3SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH3SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH3SWREQ_MASK|macro|_DMA_CHSWREQ_CH3SWREQ_MASK
DECL|_DMA_CHSWREQ_CH3SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH3SWREQ_SHIFT
DECL|_DMA_CHSWREQ_CH4SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH4SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH4SWREQ_MASK|macro|_DMA_CHSWREQ_CH4SWREQ_MASK
DECL|_DMA_CHSWREQ_CH4SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH4SWREQ_SHIFT
DECL|_DMA_CHSWREQ_CH5SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH5SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH5SWREQ_MASK|macro|_DMA_CHSWREQ_CH5SWREQ_MASK
DECL|_DMA_CHSWREQ_CH5SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH5SWREQ_SHIFT
DECL|_DMA_CHSWREQ_CH6SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH6SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH6SWREQ_MASK|macro|_DMA_CHSWREQ_CH6SWREQ_MASK
DECL|_DMA_CHSWREQ_CH6SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH6SWREQ_SHIFT
DECL|_DMA_CHSWREQ_CH7SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH7SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH7SWREQ_MASK|macro|_DMA_CHSWREQ_CH7SWREQ_MASK
DECL|_DMA_CHSWREQ_CH7SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH7SWREQ_SHIFT
DECL|_DMA_CHSWREQ_CH8SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH8SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH8SWREQ_MASK|macro|_DMA_CHSWREQ_CH8SWREQ_MASK
DECL|_DMA_CHSWREQ_CH8SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH8SWREQ_SHIFT
DECL|_DMA_CHSWREQ_CH9SWREQ_DEFAULT|macro|_DMA_CHSWREQ_CH9SWREQ_DEFAULT
DECL|_DMA_CHSWREQ_CH9SWREQ_MASK|macro|_DMA_CHSWREQ_CH9SWREQ_MASK
DECL|_DMA_CHSWREQ_CH9SWREQ_SHIFT|macro|_DMA_CHSWREQ_CH9SWREQ_SHIFT
DECL|_DMA_CHSWREQ_MASK|macro|_DMA_CHSWREQ_MASK
DECL|_DMA_CHSWREQ_RESETVALUE|macro|_DMA_CHSWREQ_RESETVALUE
DECL|_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH08USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH08USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH08USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH08USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH0USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH0USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH10USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH10USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH10USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH10USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH11USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH11USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH11USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH11USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH1USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH1USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH2USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH2USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH3USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH3USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH4USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH4USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH5USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH5USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH6USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH6USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH6USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH6USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH7USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH7USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH7USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH7USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT|macro|_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT
DECL|_DMA_CHUSEBURSTC_CH9USEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_CH9USEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_CH9USEBURSTC_SHIFT|macro|_DMA_CHUSEBURSTC_CH9USEBURSTC_SHIFT
DECL|_DMA_CHUSEBURSTC_MASK|macro|_DMA_CHUSEBURSTC_MASK
DECL|_DMA_CHUSEBURSTC_RESETVALUE|macro|_DMA_CHUSEBURSTC_RESETVALUE
DECL|_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY|macro|_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY
DECL|_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH0USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH0USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST|macro|_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST
DECL|_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH10USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH10USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH10USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH10USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH11USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH11USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH11USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH11USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH1USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH1USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH2USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH2USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH3USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH3USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH4USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH4USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH5USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH5USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH6USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH6USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH6USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH6USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH7USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH7USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH7USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH7USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH8USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH8USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH8USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH8USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT|macro|_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT
DECL|_DMA_CHUSEBURSTS_CH9USEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_CH9USEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_CH9USEBURSTS_SHIFT|macro|_DMA_CHUSEBURSTS_CH9USEBURSTS_SHIFT
DECL|_DMA_CHUSEBURSTS_MASK|macro|_DMA_CHUSEBURSTS_MASK
DECL|_DMA_CHUSEBURSTS_RESETVALUE|macro|_DMA_CHUSEBURSTS_RESETVALUE
DECL|_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH10WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH10WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH10WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH10WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH11WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH11WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH11WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH11WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH6WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH6WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH6WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH6WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH7WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH7WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH7WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH7WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH8WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH8WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH8WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH8WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT|macro|_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT
DECL|_DMA_CHWAITSTATUS_CH9WAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_CH9WAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_CH9WAITSTATUS_SHIFT|macro|_DMA_CHWAITSTATUS_CH9WAITSTATUS_SHIFT
DECL|_DMA_CHWAITSTATUS_MASK|macro|_DMA_CHWAITSTATUS_MASK
DECL|_DMA_CHWAITSTATUS_RESETVALUE|macro|_DMA_CHWAITSTATUS_RESETVALUE
DECL|_DMA_CH_CTRL_MASK|macro|_DMA_CH_CTRL_MASK
DECL|_DMA_CH_CTRL_RESETVALUE|macro|_DMA_CH_CTRL_RESETVALUE
DECL|_DMA_CH_CTRL_SIGSEL_ADC0SCAN|macro|_DMA_CH_CTRL_SIGSEL_ADC0SCAN
DECL|_DMA_CH_CTRL_SIGSEL_ADC0SINGLE|macro|_DMA_CH_CTRL_SIGSEL_ADC0SINGLE
DECL|_DMA_CH_CTRL_SIGSEL_AESDATARD|macro|_DMA_CH_CTRL_SIGSEL_AESDATARD
DECL|_DMA_CH_CTRL_SIGSEL_AESDATAWR|macro|_DMA_CH_CTRL_SIGSEL_AESDATAWR
DECL|_DMA_CH_CTRL_SIGSEL_AESKEYWR|macro|_DMA_CH_CTRL_SIGSEL_AESKEYWR
DECL|_DMA_CH_CTRL_SIGSEL_AESXORDATAWR|macro|_DMA_CH_CTRL_SIGSEL_AESXORDATAWR
DECL|_DMA_CH_CTRL_SIGSEL_DAC0CH0|macro|_DMA_CH_CTRL_SIGSEL_DAC0CH0
DECL|_DMA_CH_CTRL_SIGSEL_DAC0CH1|macro|_DMA_CH_CTRL_SIGSEL_DAC0CH1
DECL|_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV|macro|_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV
DECL|_DMA_CH_CTRL_SIGSEL_I2C0TXBL|macro|_DMA_CH_CTRL_SIGSEL_I2C0TXBL
DECL|_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV|macro|_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV
DECL|_DMA_CH_CTRL_SIGSEL_I2C1TXBL|macro|_DMA_CH_CTRL_SIGSEL_I2C1TXBL
DECL|_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV|macro|_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV
DECL|_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV|macro|_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV
DECL|_DMA_CH_CTRL_SIGSEL_LEUART0TXBL|macro|_DMA_CH_CTRL_SIGSEL_LEUART0TXBL
DECL|_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY|macro|_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY
DECL|_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV|macro|_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV
DECL|_DMA_CH_CTRL_SIGSEL_LEUART1TXBL|macro|_DMA_CH_CTRL_SIGSEL_LEUART1TXBL
DECL|_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY|macro|_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY
DECL|_DMA_CH_CTRL_SIGSEL_MASK|macro|_DMA_CH_CTRL_SIGSEL_MASK
DECL|_DMA_CH_CTRL_SIGSEL_MSCWDATA|macro|_DMA_CH_CTRL_SIGSEL_MSCWDATA
DECL|_DMA_CH_CTRL_SIGSEL_SHIFT|macro|_DMA_CH_CTRL_SIGSEL_SHIFT
DECL|_DMA_CH_CTRL_SIGSEL_TIMER0CC0|macro|_DMA_CH_CTRL_SIGSEL_TIMER0CC0
DECL|_DMA_CH_CTRL_SIGSEL_TIMER0CC1|macro|_DMA_CH_CTRL_SIGSEL_TIMER0CC1
DECL|_DMA_CH_CTRL_SIGSEL_TIMER0CC2|macro|_DMA_CH_CTRL_SIGSEL_TIMER0CC2
DECL|_DMA_CH_CTRL_SIGSEL_TIMER0UFOF|macro|_DMA_CH_CTRL_SIGSEL_TIMER0UFOF
DECL|_DMA_CH_CTRL_SIGSEL_TIMER1CC0|macro|_DMA_CH_CTRL_SIGSEL_TIMER1CC0
DECL|_DMA_CH_CTRL_SIGSEL_TIMER1CC1|macro|_DMA_CH_CTRL_SIGSEL_TIMER1CC1
DECL|_DMA_CH_CTRL_SIGSEL_TIMER1CC2|macro|_DMA_CH_CTRL_SIGSEL_TIMER1CC2
DECL|_DMA_CH_CTRL_SIGSEL_TIMER1UFOF|macro|_DMA_CH_CTRL_SIGSEL_TIMER1UFOF
DECL|_DMA_CH_CTRL_SIGSEL_TIMER2CC0|macro|_DMA_CH_CTRL_SIGSEL_TIMER2CC0
DECL|_DMA_CH_CTRL_SIGSEL_TIMER2CC1|macro|_DMA_CH_CTRL_SIGSEL_TIMER2CC1
DECL|_DMA_CH_CTRL_SIGSEL_TIMER2CC2|macro|_DMA_CH_CTRL_SIGSEL_TIMER2CC2
DECL|_DMA_CH_CTRL_SIGSEL_TIMER2UFOF|macro|_DMA_CH_CTRL_SIGSEL_TIMER2UFOF
DECL|_DMA_CH_CTRL_SIGSEL_TIMER3CC0|macro|_DMA_CH_CTRL_SIGSEL_TIMER3CC0
DECL|_DMA_CH_CTRL_SIGSEL_TIMER3CC1|macro|_DMA_CH_CTRL_SIGSEL_TIMER3CC1
DECL|_DMA_CH_CTRL_SIGSEL_TIMER3CC2|macro|_DMA_CH_CTRL_SIGSEL_TIMER3CC2
DECL|_DMA_CH_CTRL_SIGSEL_TIMER3UFOF|macro|_DMA_CH_CTRL_SIGSEL_TIMER3UFOF
DECL|_DMA_CH_CTRL_SIGSEL_UART0RXDATAV|macro|_DMA_CH_CTRL_SIGSEL_UART0RXDATAV
DECL|_DMA_CH_CTRL_SIGSEL_UART0TXBL|macro|_DMA_CH_CTRL_SIGSEL_UART0TXBL
DECL|_DMA_CH_CTRL_SIGSEL_UART0TXEMPTY|macro|_DMA_CH_CTRL_SIGSEL_UART0TXEMPTY
DECL|_DMA_CH_CTRL_SIGSEL_UART1RXDATAV|macro|_DMA_CH_CTRL_SIGSEL_UART1RXDATAV
DECL|_DMA_CH_CTRL_SIGSEL_UART1TXBL|macro|_DMA_CH_CTRL_SIGSEL_UART1TXBL
DECL|_DMA_CH_CTRL_SIGSEL_UART1TXEMPTY|macro|_DMA_CH_CTRL_SIGSEL_UART1TXEMPTY
DECL|_DMA_CH_CTRL_SIGSEL_USART0RXDATAV|macro|_DMA_CH_CTRL_SIGSEL_USART0RXDATAV
DECL|_DMA_CH_CTRL_SIGSEL_USART0TXBL|macro|_DMA_CH_CTRL_SIGSEL_USART0TXBL
DECL|_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY|macro|_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY
DECL|_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT|macro|_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT
DECL|_DMA_CH_CTRL_SIGSEL_USART1RXDATAV|macro|_DMA_CH_CTRL_SIGSEL_USART1RXDATAV
DECL|_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT|macro|_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT
DECL|_DMA_CH_CTRL_SIGSEL_USART1TXBL|macro|_DMA_CH_CTRL_SIGSEL_USART1TXBL
DECL|_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY|macro|_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY
DECL|_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT|macro|_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT
DECL|_DMA_CH_CTRL_SIGSEL_USART2RXDATAV|macro|_DMA_CH_CTRL_SIGSEL_USART2RXDATAV
DECL|_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT|macro|_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT
DECL|_DMA_CH_CTRL_SIGSEL_USART2TXBL|macro|_DMA_CH_CTRL_SIGSEL_USART2TXBL
DECL|_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY|macro|_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY
DECL|_DMA_CH_CTRL_SOURCESEL_ADC0|macro|_DMA_CH_CTRL_SOURCESEL_ADC0
DECL|_DMA_CH_CTRL_SOURCESEL_AES|macro|_DMA_CH_CTRL_SOURCESEL_AES
DECL|_DMA_CH_CTRL_SOURCESEL_DAC0|macro|_DMA_CH_CTRL_SOURCESEL_DAC0
DECL|_DMA_CH_CTRL_SOURCESEL_I2C0|macro|_DMA_CH_CTRL_SOURCESEL_I2C0
DECL|_DMA_CH_CTRL_SOURCESEL_I2C1|macro|_DMA_CH_CTRL_SOURCESEL_I2C1
DECL|_DMA_CH_CTRL_SOURCESEL_LESENSE|macro|_DMA_CH_CTRL_SOURCESEL_LESENSE
DECL|_DMA_CH_CTRL_SOURCESEL_LEUART0|macro|_DMA_CH_CTRL_SOURCESEL_LEUART0
DECL|_DMA_CH_CTRL_SOURCESEL_LEUART1|macro|_DMA_CH_CTRL_SOURCESEL_LEUART1
DECL|_DMA_CH_CTRL_SOURCESEL_MASK|macro|_DMA_CH_CTRL_SOURCESEL_MASK
DECL|_DMA_CH_CTRL_SOURCESEL_MSC|macro|_DMA_CH_CTRL_SOURCESEL_MSC
DECL|_DMA_CH_CTRL_SOURCESEL_NONE|macro|_DMA_CH_CTRL_SOURCESEL_NONE
DECL|_DMA_CH_CTRL_SOURCESEL_SHIFT|macro|_DMA_CH_CTRL_SOURCESEL_SHIFT
DECL|_DMA_CH_CTRL_SOURCESEL_TIMER0|macro|_DMA_CH_CTRL_SOURCESEL_TIMER0
DECL|_DMA_CH_CTRL_SOURCESEL_TIMER1|macro|_DMA_CH_CTRL_SOURCESEL_TIMER1
DECL|_DMA_CH_CTRL_SOURCESEL_TIMER2|macro|_DMA_CH_CTRL_SOURCESEL_TIMER2
DECL|_DMA_CH_CTRL_SOURCESEL_TIMER3|macro|_DMA_CH_CTRL_SOURCESEL_TIMER3
DECL|_DMA_CH_CTRL_SOURCESEL_UART0|macro|_DMA_CH_CTRL_SOURCESEL_UART0
DECL|_DMA_CH_CTRL_SOURCESEL_UART1|macro|_DMA_CH_CTRL_SOURCESEL_UART1
DECL|_DMA_CH_CTRL_SOURCESEL_USART0|macro|_DMA_CH_CTRL_SOURCESEL_USART0
DECL|_DMA_CH_CTRL_SOURCESEL_USART1|macro|_DMA_CH_CTRL_SOURCESEL_USART1
DECL|_DMA_CH_CTRL_SOURCESEL_USART2|macro|_DMA_CH_CTRL_SOURCESEL_USART2
DECL|_DMA_CONFIG_CHPROT_DEFAULT|macro|_DMA_CONFIG_CHPROT_DEFAULT
DECL|_DMA_CONFIG_CHPROT_MASK|macro|_DMA_CONFIG_CHPROT_MASK
DECL|_DMA_CONFIG_CHPROT_SHIFT|macro|_DMA_CONFIG_CHPROT_SHIFT
DECL|_DMA_CONFIG_EN_DEFAULT|macro|_DMA_CONFIG_EN_DEFAULT
DECL|_DMA_CONFIG_EN_MASK|macro|_DMA_CONFIG_EN_MASK
DECL|_DMA_CONFIG_EN_SHIFT|macro|_DMA_CONFIG_EN_SHIFT
DECL|_DMA_CONFIG_MASK|macro|_DMA_CONFIG_MASK
DECL|_DMA_CONFIG_RESETVALUE|macro|_DMA_CONFIG_RESETVALUE
DECL|_DMA_CTRLBASE_CTRLBASE_DEFAULT|macro|_DMA_CTRLBASE_CTRLBASE_DEFAULT
DECL|_DMA_CTRLBASE_CTRLBASE_MASK|macro|_DMA_CTRLBASE_CTRLBASE_MASK
DECL|_DMA_CTRLBASE_CTRLBASE_SHIFT|macro|_DMA_CTRLBASE_CTRLBASE_SHIFT
DECL|_DMA_CTRLBASE_MASK|macro|_DMA_CTRLBASE_MASK
DECL|_DMA_CTRLBASE_RESETVALUE|macro|_DMA_CTRLBASE_RESETVALUE
DECL|_DMA_CTRL_DESCRECT_DEFAULT|macro|_DMA_CTRL_DESCRECT_DEFAULT
DECL|_DMA_CTRL_DESCRECT_MASK|macro|_DMA_CTRL_DESCRECT_MASK
DECL|_DMA_CTRL_DESCRECT_SHIFT|macro|_DMA_CTRL_DESCRECT_SHIFT
DECL|_DMA_CTRL_MASK|macro|_DMA_CTRL_MASK
DECL|_DMA_CTRL_PRDU_DEFAULT|macro|_DMA_CTRL_PRDU_DEFAULT
DECL|_DMA_CTRL_PRDU_MASK|macro|_DMA_CTRL_PRDU_MASK
DECL|_DMA_CTRL_PRDU_SHIFT|macro|_DMA_CTRL_PRDU_SHIFT
DECL|_DMA_CTRL_RESETVALUE|macro|_DMA_CTRL_RESETVALUE
DECL|_DMA_ERRORC_ERRORC_DEFAULT|macro|_DMA_ERRORC_ERRORC_DEFAULT
DECL|_DMA_ERRORC_ERRORC_MASK|macro|_DMA_ERRORC_ERRORC_MASK
DECL|_DMA_ERRORC_ERRORC_SHIFT|macro|_DMA_ERRORC_ERRORC_SHIFT
DECL|_DMA_ERRORC_MASK|macro|_DMA_ERRORC_MASK
DECL|_DMA_ERRORC_RESETVALUE|macro|_DMA_ERRORC_RESETVALUE
DECL|_DMA_IEN_CH0DONE_DEFAULT|macro|_DMA_IEN_CH0DONE_DEFAULT
DECL|_DMA_IEN_CH0DONE_MASK|macro|_DMA_IEN_CH0DONE_MASK
DECL|_DMA_IEN_CH0DONE_SHIFT|macro|_DMA_IEN_CH0DONE_SHIFT
DECL|_DMA_IEN_CH10DONE_DEFAULT|macro|_DMA_IEN_CH10DONE_DEFAULT
DECL|_DMA_IEN_CH10DONE_MASK|macro|_DMA_IEN_CH10DONE_MASK
DECL|_DMA_IEN_CH10DONE_SHIFT|macro|_DMA_IEN_CH10DONE_SHIFT
DECL|_DMA_IEN_CH11DONE_DEFAULT|macro|_DMA_IEN_CH11DONE_DEFAULT
DECL|_DMA_IEN_CH11DONE_MASK|macro|_DMA_IEN_CH11DONE_MASK
DECL|_DMA_IEN_CH11DONE_SHIFT|macro|_DMA_IEN_CH11DONE_SHIFT
DECL|_DMA_IEN_CH1DONE_DEFAULT|macro|_DMA_IEN_CH1DONE_DEFAULT
DECL|_DMA_IEN_CH1DONE_MASK|macro|_DMA_IEN_CH1DONE_MASK
DECL|_DMA_IEN_CH1DONE_SHIFT|macro|_DMA_IEN_CH1DONE_SHIFT
DECL|_DMA_IEN_CH2DONE_DEFAULT|macro|_DMA_IEN_CH2DONE_DEFAULT
DECL|_DMA_IEN_CH2DONE_MASK|macro|_DMA_IEN_CH2DONE_MASK
DECL|_DMA_IEN_CH2DONE_SHIFT|macro|_DMA_IEN_CH2DONE_SHIFT
DECL|_DMA_IEN_CH3DONE_DEFAULT|macro|_DMA_IEN_CH3DONE_DEFAULT
DECL|_DMA_IEN_CH3DONE_MASK|macro|_DMA_IEN_CH3DONE_MASK
DECL|_DMA_IEN_CH3DONE_SHIFT|macro|_DMA_IEN_CH3DONE_SHIFT
DECL|_DMA_IEN_CH4DONE_DEFAULT|macro|_DMA_IEN_CH4DONE_DEFAULT
DECL|_DMA_IEN_CH4DONE_MASK|macro|_DMA_IEN_CH4DONE_MASK
DECL|_DMA_IEN_CH4DONE_SHIFT|macro|_DMA_IEN_CH4DONE_SHIFT
DECL|_DMA_IEN_CH5DONE_DEFAULT|macro|_DMA_IEN_CH5DONE_DEFAULT
DECL|_DMA_IEN_CH5DONE_MASK|macro|_DMA_IEN_CH5DONE_MASK
DECL|_DMA_IEN_CH5DONE_SHIFT|macro|_DMA_IEN_CH5DONE_SHIFT
DECL|_DMA_IEN_CH6DONE_DEFAULT|macro|_DMA_IEN_CH6DONE_DEFAULT
DECL|_DMA_IEN_CH6DONE_MASK|macro|_DMA_IEN_CH6DONE_MASK
DECL|_DMA_IEN_CH6DONE_SHIFT|macro|_DMA_IEN_CH6DONE_SHIFT
DECL|_DMA_IEN_CH7DONE_DEFAULT|macro|_DMA_IEN_CH7DONE_DEFAULT
DECL|_DMA_IEN_CH7DONE_MASK|macro|_DMA_IEN_CH7DONE_MASK
DECL|_DMA_IEN_CH7DONE_SHIFT|macro|_DMA_IEN_CH7DONE_SHIFT
DECL|_DMA_IEN_CH8DONE_DEFAULT|macro|_DMA_IEN_CH8DONE_DEFAULT
DECL|_DMA_IEN_CH8DONE_MASK|macro|_DMA_IEN_CH8DONE_MASK
DECL|_DMA_IEN_CH8DONE_SHIFT|macro|_DMA_IEN_CH8DONE_SHIFT
DECL|_DMA_IEN_CH9DONE_DEFAULT|macro|_DMA_IEN_CH9DONE_DEFAULT
DECL|_DMA_IEN_CH9DONE_MASK|macro|_DMA_IEN_CH9DONE_MASK
DECL|_DMA_IEN_CH9DONE_SHIFT|macro|_DMA_IEN_CH9DONE_SHIFT
DECL|_DMA_IEN_ERR_DEFAULT|macro|_DMA_IEN_ERR_DEFAULT
DECL|_DMA_IEN_ERR_MASK|macro|_DMA_IEN_ERR_MASK
DECL|_DMA_IEN_ERR_SHIFT|macro|_DMA_IEN_ERR_SHIFT
DECL|_DMA_IEN_MASK|macro|_DMA_IEN_MASK
DECL|_DMA_IEN_RESETVALUE|macro|_DMA_IEN_RESETVALUE
DECL|_DMA_IFC_CH0DONE_DEFAULT|macro|_DMA_IFC_CH0DONE_DEFAULT
DECL|_DMA_IFC_CH0DONE_MASK|macro|_DMA_IFC_CH0DONE_MASK
DECL|_DMA_IFC_CH0DONE_SHIFT|macro|_DMA_IFC_CH0DONE_SHIFT
DECL|_DMA_IFC_CH10DONE_DEFAULT|macro|_DMA_IFC_CH10DONE_DEFAULT
DECL|_DMA_IFC_CH10DONE_MASK|macro|_DMA_IFC_CH10DONE_MASK
DECL|_DMA_IFC_CH10DONE_SHIFT|macro|_DMA_IFC_CH10DONE_SHIFT
DECL|_DMA_IFC_CH11DONE_DEFAULT|macro|_DMA_IFC_CH11DONE_DEFAULT
DECL|_DMA_IFC_CH11DONE_MASK|macro|_DMA_IFC_CH11DONE_MASK
DECL|_DMA_IFC_CH11DONE_SHIFT|macro|_DMA_IFC_CH11DONE_SHIFT
DECL|_DMA_IFC_CH1DONE_DEFAULT|macro|_DMA_IFC_CH1DONE_DEFAULT
DECL|_DMA_IFC_CH1DONE_MASK|macro|_DMA_IFC_CH1DONE_MASK
DECL|_DMA_IFC_CH1DONE_SHIFT|macro|_DMA_IFC_CH1DONE_SHIFT
DECL|_DMA_IFC_CH2DONE_DEFAULT|macro|_DMA_IFC_CH2DONE_DEFAULT
DECL|_DMA_IFC_CH2DONE_MASK|macro|_DMA_IFC_CH2DONE_MASK
DECL|_DMA_IFC_CH2DONE_SHIFT|macro|_DMA_IFC_CH2DONE_SHIFT
DECL|_DMA_IFC_CH3DONE_DEFAULT|macro|_DMA_IFC_CH3DONE_DEFAULT
DECL|_DMA_IFC_CH3DONE_MASK|macro|_DMA_IFC_CH3DONE_MASK
DECL|_DMA_IFC_CH3DONE_SHIFT|macro|_DMA_IFC_CH3DONE_SHIFT
DECL|_DMA_IFC_CH4DONE_DEFAULT|macro|_DMA_IFC_CH4DONE_DEFAULT
DECL|_DMA_IFC_CH4DONE_MASK|macro|_DMA_IFC_CH4DONE_MASK
DECL|_DMA_IFC_CH4DONE_SHIFT|macro|_DMA_IFC_CH4DONE_SHIFT
DECL|_DMA_IFC_CH5DONE_DEFAULT|macro|_DMA_IFC_CH5DONE_DEFAULT
DECL|_DMA_IFC_CH5DONE_MASK|macro|_DMA_IFC_CH5DONE_MASK
DECL|_DMA_IFC_CH5DONE_SHIFT|macro|_DMA_IFC_CH5DONE_SHIFT
DECL|_DMA_IFC_CH6DONE_DEFAULT|macro|_DMA_IFC_CH6DONE_DEFAULT
DECL|_DMA_IFC_CH6DONE_MASK|macro|_DMA_IFC_CH6DONE_MASK
DECL|_DMA_IFC_CH6DONE_SHIFT|macro|_DMA_IFC_CH6DONE_SHIFT
DECL|_DMA_IFC_CH7DONE_DEFAULT|macro|_DMA_IFC_CH7DONE_DEFAULT
DECL|_DMA_IFC_CH7DONE_MASK|macro|_DMA_IFC_CH7DONE_MASK
DECL|_DMA_IFC_CH7DONE_SHIFT|macro|_DMA_IFC_CH7DONE_SHIFT
DECL|_DMA_IFC_CH8DONE_DEFAULT|macro|_DMA_IFC_CH8DONE_DEFAULT
DECL|_DMA_IFC_CH8DONE_MASK|macro|_DMA_IFC_CH8DONE_MASK
DECL|_DMA_IFC_CH8DONE_SHIFT|macro|_DMA_IFC_CH8DONE_SHIFT
DECL|_DMA_IFC_CH9DONE_DEFAULT|macro|_DMA_IFC_CH9DONE_DEFAULT
DECL|_DMA_IFC_CH9DONE_MASK|macro|_DMA_IFC_CH9DONE_MASK
DECL|_DMA_IFC_CH9DONE_SHIFT|macro|_DMA_IFC_CH9DONE_SHIFT
DECL|_DMA_IFC_ERR_DEFAULT|macro|_DMA_IFC_ERR_DEFAULT
DECL|_DMA_IFC_ERR_MASK|macro|_DMA_IFC_ERR_MASK
DECL|_DMA_IFC_ERR_SHIFT|macro|_DMA_IFC_ERR_SHIFT
DECL|_DMA_IFC_MASK|macro|_DMA_IFC_MASK
DECL|_DMA_IFC_RESETVALUE|macro|_DMA_IFC_RESETVALUE
DECL|_DMA_IFS_CH0DONE_DEFAULT|macro|_DMA_IFS_CH0DONE_DEFAULT
DECL|_DMA_IFS_CH0DONE_MASK|macro|_DMA_IFS_CH0DONE_MASK
DECL|_DMA_IFS_CH0DONE_SHIFT|macro|_DMA_IFS_CH0DONE_SHIFT
DECL|_DMA_IFS_CH10DONE_DEFAULT|macro|_DMA_IFS_CH10DONE_DEFAULT
DECL|_DMA_IFS_CH10DONE_MASK|macro|_DMA_IFS_CH10DONE_MASK
DECL|_DMA_IFS_CH10DONE_SHIFT|macro|_DMA_IFS_CH10DONE_SHIFT
DECL|_DMA_IFS_CH11DONE_DEFAULT|macro|_DMA_IFS_CH11DONE_DEFAULT
DECL|_DMA_IFS_CH11DONE_MASK|macro|_DMA_IFS_CH11DONE_MASK
DECL|_DMA_IFS_CH11DONE_SHIFT|macro|_DMA_IFS_CH11DONE_SHIFT
DECL|_DMA_IFS_CH1DONE_DEFAULT|macro|_DMA_IFS_CH1DONE_DEFAULT
DECL|_DMA_IFS_CH1DONE_MASK|macro|_DMA_IFS_CH1DONE_MASK
DECL|_DMA_IFS_CH1DONE_SHIFT|macro|_DMA_IFS_CH1DONE_SHIFT
DECL|_DMA_IFS_CH2DONE_DEFAULT|macro|_DMA_IFS_CH2DONE_DEFAULT
DECL|_DMA_IFS_CH2DONE_MASK|macro|_DMA_IFS_CH2DONE_MASK
DECL|_DMA_IFS_CH2DONE_SHIFT|macro|_DMA_IFS_CH2DONE_SHIFT
DECL|_DMA_IFS_CH3DONE_DEFAULT|macro|_DMA_IFS_CH3DONE_DEFAULT
DECL|_DMA_IFS_CH3DONE_MASK|macro|_DMA_IFS_CH3DONE_MASK
DECL|_DMA_IFS_CH3DONE_SHIFT|macro|_DMA_IFS_CH3DONE_SHIFT
DECL|_DMA_IFS_CH4DONE_DEFAULT|macro|_DMA_IFS_CH4DONE_DEFAULT
DECL|_DMA_IFS_CH4DONE_MASK|macro|_DMA_IFS_CH4DONE_MASK
DECL|_DMA_IFS_CH4DONE_SHIFT|macro|_DMA_IFS_CH4DONE_SHIFT
DECL|_DMA_IFS_CH5DONE_DEFAULT|macro|_DMA_IFS_CH5DONE_DEFAULT
DECL|_DMA_IFS_CH5DONE_MASK|macro|_DMA_IFS_CH5DONE_MASK
DECL|_DMA_IFS_CH5DONE_SHIFT|macro|_DMA_IFS_CH5DONE_SHIFT
DECL|_DMA_IFS_CH6DONE_DEFAULT|macro|_DMA_IFS_CH6DONE_DEFAULT
DECL|_DMA_IFS_CH6DONE_MASK|macro|_DMA_IFS_CH6DONE_MASK
DECL|_DMA_IFS_CH6DONE_SHIFT|macro|_DMA_IFS_CH6DONE_SHIFT
DECL|_DMA_IFS_CH7DONE_DEFAULT|macro|_DMA_IFS_CH7DONE_DEFAULT
DECL|_DMA_IFS_CH7DONE_MASK|macro|_DMA_IFS_CH7DONE_MASK
DECL|_DMA_IFS_CH7DONE_SHIFT|macro|_DMA_IFS_CH7DONE_SHIFT
DECL|_DMA_IFS_CH8DONE_DEFAULT|macro|_DMA_IFS_CH8DONE_DEFAULT
DECL|_DMA_IFS_CH8DONE_MASK|macro|_DMA_IFS_CH8DONE_MASK
DECL|_DMA_IFS_CH8DONE_SHIFT|macro|_DMA_IFS_CH8DONE_SHIFT
DECL|_DMA_IFS_CH9DONE_DEFAULT|macro|_DMA_IFS_CH9DONE_DEFAULT
DECL|_DMA_IFS_CH9DONE_MASK|macro|_DMA_IFS_CH9DONE_MASK
DECL|_DMA_IFS_CH9DONE_SHIFT|macro|_DMA_IFS_CH9DONE_SHIFT
DECL|_DMA_IFS_ERR_DEFAULT|macro|_DMA_IFS_ERR_DEFAULT
DECL|_DMA_IFS_ERR_MASK|macro|_DMA_IFS_ERR_MASK
DECL|_DMA_IFS_ERR_SHIFT|macro|_DMA_IFS_ERR_SHIFT
DECL|_DMA_IFS_MASK|macro|_DMA_IFS_MASK
DECL|_DMA_IFS_RESETVALUE|macro|_DMA_IFS_RESETVALUE
DECL|_DMA_IF_CH0DONE_DEFAULT|macro|_DMA_IF_CH0DONE_DEFAULT
DECL|_DMA_IF_CH0DONE_MASK|macro|_DMA_IF_CH0DONE_MASK
DECL|_DMA_IF_CH0DONE_SHIFT|macro|_DMA_IF_CH0DONE_SHIFT
DECL|_DMA_IF_CH10DONE_DEFAULT|macro|_DMA_IF_CH10DONE_DEFAULT
DECL|_DMA_IF_CH10DONE_MASK|macro|_DMA_IF_CH10DONE_MASK
DECL|_DMA_IF_CH10DONE_SHIFT|macro|_DMA_IF_CH10DONE_SHIFT
DECL|_DMA_IF_CH11DONE_DEFAULT|macro|_DMA_IF_CH11DONE_DEFAULT
DECL|_DMA_IF_CH11DONE_MASK|macro|_DMA_IF_CH11DONE_MASK
DECL|_DMA_IF_CH11DONE_SHIFT|macro|_DMA_IF_CH11DONE_SHIFT
DECL|_DMA_IF_CH1DONE_DEFAULT|macro|_DMA_IF_CH1DONE_DEFAULT
DECL|_DMA_IF_CH1DONE_MASK|macro|_DMA_IF_CH1DONE_MASK
DECL|_DMA_IF_CH1DONE_SHIFT|macro|_DMA_IF_CH1DONE_SHIFT
DECL|_DMA_IF_CH2DONE_DEFAULT|macro|_DMA_IF_CH2DONE_DEFAULT
DECL|_DMA_IF_CH2DONE_MASK|macro|_DMA_IF_CH2DONE_MASK
DECL|_DMA_IF_CH2DONE_SHIFT|macro|_DMA_IF_CH2DONE_SHIFT
DECL|_DMA_IF_CH3DONE_DEFAULT|macro|_DMA_IF_CH3DONE_DEFAULT
DECL|_DMA_IF_CH3DONE_MASK|macro|_DMA_IF_CH3DONE_MASK
DECL|_DMA_IF_CH3DONE_SHIFT|macro|_DMA_IF_CH3DONE_SHIFT
DECL|_DMA_IF_CH4DONE_DEFAULT|macro|_DMA_IF_CH4DONE_DEFAULT
DECL|_DMA_IF_CH4DONE_MASK|macro|_DMA_IF_CH4DONE_MASK
DECL|_DMA_IF_CH4DONE_SHIFT|macro|_DMA_IF_CH4DONE_SHIFT
DECL|_DMA_IF_CH5DONE_DEFAULT|macro|_DMA_IF_CH5DONE_DEFAULT
DECL|_DMA_IF_CH5DONE_MASK|macro|_DMA_IF_CH5DONE_MASK
DECL|_DMA_IF_CH5DONE_SHIFT|macro|_DMA_IF_CH5DONE_SHIFT
DECL|_DMA_IF_CH6DONE_DEFAULT|macro|_DMA_IF_CH6DONE_DEFAULT
DECL|_DMA_IF_CH6DONE_MASK|macro|_DMA_IF_CH6DONE_MASK
DECL|_DMA_IF_CH6DONE_SHIFT|macro|_DMA_IF_CH6DONE_SHIFT
DECL|_DMA_IF_CH7DONE_DEFAULT|macro|_DMA_IF_CH7DONE_DEFAULT
DECL|_DMA_IF_CH7DONE_MASK|macro|_DMA_IF_CH7DONE_MASK
DECL|_DMA_IF_CH7DONE_SHIFT|macro|_DMA_IF_CH7DONE_SHIFT
DECL|_DMA_IF_CH8DONE_DEFAULT|macro|_DMA_IF_CH8DONE_DEFAULT
DECL|_DMA_IF_CH8DONE_MASK|macro|_DMA_IF_CH8DONE_MASK
DECL|_DMA_IF_CH8DONE_SHIFT|macro|_DMA_IF_CH8DONE_SHIFT
DECL|_DMA_IF_CH9DONE_DEFAULT|macro|_DMA_IF_CH9DONE_DEFAULT
DECL|_DMA_IF_CH9DONE_MASK|macro|_DMA_IF_CH9DONE_MASK
DECL|_DMA_IF_CH9DONE_SHIFT|macro|_DMA_IF_CH9DONE_SHIFT
DECL|_DMA_IF_ERR_DEFAULT|macro|_DMA_IF_ERR_DEFAULT
DECL|_DMA_IF_ERR_MASK|macro|_DMA_IF_ERR_MASK
DECL|_DMA_IF_ERR_SHIFT|macro|_DMA_IF_ERR_SHIFT
DECL|_DMA_IF_MASK|macro|_DMA_IF_MASK
DECL|_DMA_IF_RESETVALUE|macro|_DMA_IF_RESETVALUE
DECL|_DMA_LOOP0_EN_DEFAULT|macro|_DMA_LOOP0_EN_DEFAULT
DECL|_DMA_LOOP0_EN_MASK|macro|_DMA_LOOP0_EN_MASK
DECL|_DMA_LOOP0_EN_SHIFT|macro|_DMA_LOOP0_EN_SHIFT
DECL|_DMA_LOOP0_MASK|macro|_DMA_LOOP0_MASK
DECL|_DMA_LOOP0_RESETVALUE|macro|_DMA_LOOP0_RESETVALUE
DECL|_DMA_LOOP0_WIDTH_DEFAULT|macro|_DMA_LOOP0_WIDTH_DEFAULT
DECL|_DMA_LOOP0_WIDTH_MASK|macro|_DMA_LOOP0_WIDTH_MASK
DECL|_DMA_LOOP0_WIDTH_SHIFT|macro|_DMA_LOOP0_WIDTH_SHIFT
DECL|_DMA_LOOP1_EN_DEFAULT|macro|_DMA_LOOP1_EN_DEFAULT
DECL|_DMA_LOOP1_EN_MASK|macro|_DMA_LOOP1_EN_MASK
DECL|_DMA_LOOP1_EN_SHIFT|macro|_DMA_LOOP1_EN_SHIFT
DECL|_DMA_LOOP1_MASK|macro|_DMA_LOOP1_MASK
DECL|_DMA_LOOP1_RESETVALUE|macro|_DMA_LOOP1_RESETVALUE
DECL|_DMA_LOOP1_WIDTH_DEFAULT|macro|_DMA_LOOP1_WIDTH_DEFAULT
DECL|_DMA_LOOP1_WIDTH_MASK|macro|_DMA_LOOP1_WIDTH_MASK
DECL|_DMA_LOOP1_WIDTH_SHIFT|macro|_DMA_LOOP1_WIDTH_SHIFT
DECL|_DMA_RDS_MASK|macro|_DMA_RDS_MASK
DECL|_DMA_RDS_RDSCH0_DEFAULT|macro|_DMA_RDS_RDSCH0_DEFAULT
DECL|_DMA_RDS_RDSCH0_MASK|macro|_DMA_RDS_RDSCH0_MASK
DECL|_DMA_RDS_RDSCH0_SHIFT|macro|_DMA_RDS_RDSCH0_SHIFT
DECL|_DMA_RDS_RDSCH10_DEFAULT|macro|_DMA_RDS_RDSCH10_DEFAULT
DECL|_DMA_RDS_RDSCH10_MASK|macro|_DMA_RDS_RDSCH10_MASK
DECL|_DMA_RDS_RDSCH10_SHIFT|macro|_DMA_RDS_RDSCH10_SHIFT
DECL|_DMA_RDS_RDSCH11_DEFAULT|macro|_DMA_RDS_RDSCH11_DEFAULT
DECL|_DMA_RDS_RDSCH11_MASK|macro|_DMA_RDS_RDSCH11_MASK
DECL|_DMA_RDS_RDSCH11_SHIFT|macro|_DMA_RDS_RDSCH11_SHIFT
DECL|_DMA_RDS_RDSCH1_DEFAULT|macro|_DMA_RDS_RDSCH1_DEFAULT
DECL|_DMA_RDS_RDSCH1_MASK|macro|_DMA_RDS_RDSCH1_MASK
DECL|_DMA_RDS_RDSCH1_SHIFT|macro|_DMA_RDS_RDSCH1_SHIFT
DECL|_DMA_RDS_RDSCH2_DEFAULT|macro|_DMA_RDS_RDSCH2_DEFAULT
DECL|_DMA_RDS_RDSCH2_MASK|macro|_DMA_RDS_RDSCH2_MASK
DECL|_DMA_RDS_RDSCH2_SHIFT|macro|_DMA_RDS_RDSCH2_SHIFT
DECL|_DMA_RDS_RDSCH3_DEFAULT|macro|_DMA_RDS_RDSCH3_DEFAULT
DECL|_DMA_RDS_RDSCH3_MASK|macro|_DMA_RDS_RDSCH3_MASK
DECL|_DMA_RDS_RDSCH3_SHIFT|macro|_DMA_RDS_RDSCH3_SHIFT
DECL|_DMA_RDS_RDSCH4_DEFAULT|macro|_DMA_RDS_RDSCH4_DEFAULT
DECL|_DMA_RDS_RDSCH4_MASK|macro|_DMA_RDS_RDSCH4_MASK
DECL|_DMA_RDS_RDSCH4_SHIFT|macro|_DMA_RDS_RDSCH4_SHIFT
DECL|_DMA_RDS_RDSCH5_DEFAULT|macro|_DMA_RDS_RDSCH5_DEFAULT
DECL|_DMA_RDS_RDSCH5_MASK|macro|_DMA_RDS_RDSCH5_MASK
DECL|_DMA_RDS_RDSCH5_SHIFT|macro|_DMA_RDS_RDSCH5_SHIFT
DECL|_DMA_RDS_RDSCH6_DEFAULT|macro|_DMA_RDS_RDSCH6_DEFAULT
DECL|_DMA_RDS_RDSCH6_MASK|macro|_DMA_RDS_RDSCH6_MASK
DECL|_DMA_RDS_RDSCH6_SHIFT|macro|_DMA_RDS_RDSCH6_SHIFT
DECL|_DMA_RDS_RDSCH7_DEFAULT|macro|_DMA_RDS_RDSCH7_DEFAULT
DECL|_DMA_RDS_RDSCH7_MASK|macro|_DMA_RDS_RDSCH7_MASK
DECL|_DMA_RDS_RDSCH7_SHIFT|macro|_DMA_RDS_RDSCH7_SHIFT
DECL|_DMA_RDS_RDSCH8_DEFAULT|macro|_DMA_RDS_RDSCH8_DEFAULT
DECL|_DMA_RDS_RDSCH8_MASK|macro|_DMA_RDS_RDSCH8_MASK
DECL|_DMA_RDS_RDSCH8_SHIFT|macro|_DMA_RDS_RDSCH8_SHIFT
DECL|_DMA_RDS_RDSCH9_DEFAULT|macro|_DMA_RDS_RDSCH9_DEFAULT
DECL|_DMA_RDS_RDSCH9_MASK|macro|_DMA_RDS_RDSCH9_MASK
DECL|_DMA_RDS_RDSCH9_SHIFT|macro|_DMA_RDS_RDSCH9_SHIFT
DECL|_DMA_RDS_RESETVALUE|macro|_DMA_RDS_RESETVALUE
DECL|_DMA_RECT0_DSTSTRIDE_DEFAULT|macro|_DMA_RECT0_DSTSTRIDE_DEFAULT
DECL|_DMA_RECT0_DSTSTRIDE_MASK|macro|_DMA_RECT0_DSTSTRIDE_MASK
DECL|_DMA_RECT0_DSTSTRIDE_SHIFT|macro|_DMA_RECT0_DSTSTRIDE_SHIFT
DECL|_DMA_RECT0_HEIGHT_DEFAULT|macro|_DMA_RECT0_HEIGHT_DEFAULT
DECL|_DMA_RECT0_HEIGHT_MASK|macro|_DMA_RECT0_HEIGHT_MASK
DECL|_DMA_RECT0_HEIGHT_SHIFT|macro|_DMA_RECT0_HEIGHT_SHIFT
DECL|_DMA_RECT0_MASK|macro|_DMA_RECT0_MASK
DECL|_DMA_RECT0_RESETVALUE|macro|_DMA_RECT0_RESETVALUE
DECL|_DMA_RECT0_SRCSTRIDE_DEFAULT|macro|_DMA_RECT0_SRCSTRIDE_DEFAULT
DECL|_DMA_RECT0_SRCSTRIDE_MASK|macro|_DMA_RECT0_SRCSTRIDE_MASK
DECL|_DMA_RECT0_SRCSTRIDE_SHIFT|macro|_DMA_RECT0_SRCSTRIDE_SHIFT
DECL|_DMA_STATUS_CHNUM_DEFAULT|macro|_DMA_STATUS_CHNUM_DEFAULT
DECL|_DMA_STATUS_CHNUM_MASK|macro|_DMA_STATUS_CHNUM_MASK
DECL|_DMA_STATUS_CHNUM_SHIFT|macro|_DMA_STATUS_CHNUM_SHIFT
DECL|_DMA_STATUS_EN_DEFAULT|macro|_DMA_STATUS_EN_DEFAULT
DECL|_DMA_STATUS_EN_MASK|macro|_DMA_STATUS_EN_MASK
DECL|_DMA_STATUS_EN_SHIFT|macro|_DMA_STATUS_EN_SHIFT
DECL|_DMA_STATUS_MASK|macro|_DMA_STATUS_MASK
DECL|_DMA_STATUS_RESETVALUE|macro|_DMA_STATUS_RESETVALUE
DECL|_DMA_STATUS_STATE_DEFAULT|macro|_DMA_STATUS_STATE_DEFAULT
DECL|_DMA_STATUS_STATE_DONE|macro|_DMA_STATUS_STATE_DONE
DECL|_DMA_STATUS_STATE_IDLE|macro|_DMA_STATUS_STATE_IDLE
DECL|_DMA_STATUS_STATE_MASK|macro|_DMA_STATUS_STATE_MASK
DECL|_DMA_STATUS_STATE_PERSCATTRANS|macro|_DMA_STATUS_STATE_PERSCATTRANS
DECL|_DMA_STATUS_STATE_RDCHCTRLDATA|macro|_DMA_STATUS_STATE_RDCHCTRLDATA
DECL|_DMA_STATUS_STATE_RDDSTENDPTR|macro|_DMA_STATUS_STATE_RDDSTENDPTR
DECL|_DMA_STATUS_STATE_RDSRCDATA|macro|_DMA_STATUS_STATE_RDSRCDATA
DECL|_DMA_STATUS_STATE_RDSRCENDPTR|macro|_DMA_STATUS_STATE_RDSRCENDPTR
DECL|_DMA_STATUS_STATE_SHIFT|macro|_DMA_STATUS_STATE_SHIFT
DECL|_DMA_STATUS_STATE_STALLED|macro|_DMA_STATUS_STATE_STALLED
DECL|_DMA_STATUS_STATE_WAITREQCLR|macro|_DMA_STATUS_STATE_WAITREQCLR
DECL|_DMA_STATUS_STATE_WRCHCTRLDATA|macro|_DMA_STATUS_STATE_WRCHCTRLDATA
DECL|_DMA_STATUS_STATE_WRDSTDATA|macro|_DMA_STATUS_STATE_WRDSTDATA
DECL|_EFM32_WONDER_FAMILY|macro|_EFM32_WONDER_FAMILY
DECL|_EFM_DEVICE|macro|_EFM_DEVICE
DECL|_SILICON_LABS_32B_PLATFORM_1|macro|_SILICON_LABS_32B_PLATFORM_1
DECL|_SILICON_LABS_32B_PLATFORM|macro|_SILICON_LABS_32B_PLATFORM
DECL|_SILICON_LABS_32B_SERIES_0|macro|_SILICON_LABS_32B_SERIES_0
DECL|_SILICON_LABS_32B_SERIES|macro|_SILICON_LABS_32B_SERIES
DECL|_SILICON_LABS_GECKO_INTERNAL_SDID_74|macro|_SILICON_LABS_GECKO_INTERNAL_SDID_74
DECL|_SILICON_LABS_GECKO_INTERNAL_SDID|macro|_SILICON_LABS_GECKO_INTERNAL_SDID
DECL|__CM4_REV|macro|__CM4_REV
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__VTOR_PRESENT|macro|__VTOR_PRESENT
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
