{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661436981421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661436981429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 25 19:46:21 2022 " "Processing started: Thu Aug 25 19:46:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661436981429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661436981429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_segment_decoder -c seven_segment_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_segment_decoder -c seven_segment_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661436981429 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1661436982081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-rtl " "Found design unit 1: seven_segment_decoder-rtl" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661436982721 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661436982721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661436982721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment_decoder " "Elaborating entity \"seven_segment_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1661436982799 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] seven_segment_decoder.vhd(13) " "Inferred latch for \"O\[0\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661436982801 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] seven_segment_decoder.vhd(13) " "Inferred latch for \"O\[1\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661436982801 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] seven_segment_decoder.vhd(13) " "Inferred latch for \"O\[2\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661436982801 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] seven_segment_decoder.vhd(13) " "Inferred latch for \"O\[3\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661436982804 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[4\] seven_segment_decoder.vhd(13) " "Inferred latch for \"O\[4\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661436982804 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[5\] seven_segment_decoder.vhd(13) " "Inferred latch for \"O\[5\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661436982804 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[6\] seven_segment_decoder.vhd(13) " "Inferred latch for \"O\[6\]\" at seven_segment_decoder.vhd(13)" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661436982804 "|seven_segment_decoder"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O\[0\] GND " "Pin \"O\[0\]\" is stuck at GND" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661436984384 "|seven_segment_decoder|O[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[1\] GND " "Pin \"O\[1\]\" is stuck at GND" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661436984384 "|seven_segment_decoder|O[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[2\] GND " "Pin \"O\[2\]\" is stuck at GND" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661436984384 "|seven_segment_decoder|O[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[3\] GND " "Pin \"O\[3\]\" is stuck at GND" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661436984384 "|seven_segment_decoder|O[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[4\] GND " "Pin \"O\[4\]\" is stuck at GND" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661436984384 "|seven_segment_decoder|O[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[5\] GND " "Pin \"O\[5\]\" is stuck at GND" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661436984384 "|seven_segment_decoder|O[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O\[6\] GND " "Pin \"O\[6\]\" is stuck at GND" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661436984384 "|seven_segment_decoder|O[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1661436984384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1661436985418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661436985418 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661436986226 "|seven_segment_decoder|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661436986226 "|seven_segment_decoder|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "seven_segment_decoder.vhd" "" { Text "G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/Labs/Lab 2/part_4/seven_segment_decoder.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661436986226 "|seven_segment_decoder|C[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1661436986226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1661436986228 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1661436986228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1661436986228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661436986800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 25 19:46:26 2022 " "Processing ended: Thu Aug 25 19:46:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661436986800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661436986800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661436986800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661436986800 ""}
