#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 23 23:40:16 2022
# Process ID: 8456
# Current directory: E:/computer/COD/lab06/comprehensive_designing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24376 E:\computer\COD\lab06\comprehensive_designing\comprehensive_designing.xpr
# Log file: E:/computer/COD/lab06/comprehensive_designing/vivado.log
# Journal file: E:/computer/COD/lab06/comprehensive_designing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 831.715 ; gain = 210.738
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_data.coe'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xelab -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'read_register3' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:326]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file dist_mem_gen_0.mif
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               150000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               330000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               510000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               690000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               870000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 876.230 ; gain = 19.547
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 876.230 ; gain = 31.996
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simu/cpu/cpu_pl}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simu/cpu/cpu_pl/cpu/Data_memory}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/simu/cpu/cpu_pl/cpu/Instruction_memory}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 921.996 ; gain = 11.602
close_project
open_project E:/computer/COD/final/lab6/lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim/Instruction_Memory.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim/cache_test.coe'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim/cache_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim'
"xelab -wto e51da5f4a4e046bea415e3cddd53359b --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e51da5f4a4e046bea415e3cddd53359b --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 97 for port 'in_data' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mux_signal' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 256 for port 'd' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 256 for port 'dpo' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mux_signal' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:126]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'in_data0' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:131]
WARNING: [VRFC 10-3705] select index 10 into 'io_addr' is out of bounds [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:122]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_test_behav -key {Behavioral:sim_1:Functional:cpu_test} -tclbatch {cpu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 200 ns : File "E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/cpu_test.v" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 942.070 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpu_test}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim/Instruction_Memory.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim/cache_test.coe'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim/cache_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim'
"xelab -wto e51da5f4a4e046bea415e3cddd53359b --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e51da5f4a4e046bea415e3cddd53359b --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 97 for port 'in_data' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mux_signal' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 256 for port 'd' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 256 for port 'dpo' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mux_signal' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:126]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'in_data0' [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:131]
WARNING: [VRFC 10-3705] select index 10 into 'io_addr' is out of bounds [E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/old/CPU_PL.v:122]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 942.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/computer/COD/final/lab6/lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_test_behav -key {Behavioral:sim_1:Functional:cpu_test} -tclbatch {cpu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 200 ns : File "E:/computer/COD/final/lab6/lab6.srcs/sources_1/imports/final/cpu_test.v" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 942.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 23 23:56:48 2022...
