*****************************************************************
Pin Report - Date: Wed Jun 20 15:36:51 2018 Pinchecksum: NOT-AVAILABLE
Product: Designer
Release: v11.8 SP3
Version: 11.8.3.6
Design Name: ACKFIFO
Family: SmartFusion2
Die: M2S025
Package: 325 FCSBGA
*****************************************************************

Port     |Pin        |Fixed      |Function              |Bank     |I/O Std   |Direction                      |I/O state in Flash*Freeze mode |Resistor Pull                      |I/O available in Flash*Freeze mode |Schmitt Trigger |Odt_Static    |Odt Imp (Ohm)  |Low Power Exit |Input Delay |Slew         |Pre-Emphasis      |Output Drive (mA) |Output Load (pF) |
---------|-----------|-----------|----------------------|---------|----------|-------------------------------|-------------------------------|-----------------------------------|-----------------------------------|----------------|--------------|---------------|---------------|------------|-------------|------------------|------------------|-----------------|
AEMPTY    A2          Yes         DDRIO39NB0/MDDR_ADDR7  Bank0     LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
AFULL     Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
CLK       Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[0]   Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[1]   Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[2]   Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[3]   Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[4]   Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[5]   Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[6]   Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[7]   Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[8]   Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[9]   Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[10]  Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[11]  Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[12]  Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[13]  Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[14]  Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
DATA[15]  Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
EMPTY     Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
FULL      Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[0]      Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[1]      Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[2]      Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[3]      Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[4]      Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[5]      Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[6]      Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[7]      Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[8]      Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[9]      Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[10]     Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[11]     Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[12]     Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[13]     Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[14]     Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
Q[15]     Unassigned  Unassigned  ---                    ---       LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
RE        Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
RESET     Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
WE        Unassigned  Unassigned  ---                    ---       LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
