#   step REPORT : Synthesizing module : rl_parity_chk_0002
#   step REPORT : [39.349] Optimizing module : rl_parity_chk_0002
#   step REPORT : [39.350] Instance count of module rl_parity_chk_0002 is 64
#   step REPORT : [6.1691] Total net count: 17
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 2
#   step REPORT : [6.1697] +CSA LUTs: 3
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_parity_chk_0002' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   5 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  11 |                   0 |                   0 |                   0 |                   0 || rl_parity_chk_0002
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_parity_chk_0002' to 'edif/rl_parity_chk_0002/rl_parity_chk_0002.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_parity_chk_0002/rl_parity_chk_0002.edf.gz'
#   step SERIALIZE : #bytes in: 761, #bytes out: 526, compression ratio: 1.446768
#   step REPORT : [87.28] Resource usage for rl_parity_chk_0002: 0.088s 0.0M
