Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne27.ecn.purdue.edu, pid 6617
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/ns_l_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/ns_l_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928ee55c0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928eef630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928ef7630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928f02630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928f0a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e94630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e9c630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928ea7630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928eaf630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928eb7630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928ec1630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928ec9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e53630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e5b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e65630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e6e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e78630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e80630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e89630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e12630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e1a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e25630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e2e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e38630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e40630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e4a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928dd2630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928ddc630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928de5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928dee630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928df7630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928dff630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928e09630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d91630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d9a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928da4630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928dad630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928db6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928dbf630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928dc9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d52630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d5b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d63630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d6c630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d75630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d7e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d87630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d90630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d19630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d23630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d2d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d37630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d3f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d49630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928cd1630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928cda630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928ce3630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928cec630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928cf5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928cfd630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d07630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928d0f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928c99630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f8928ca3630>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928cad320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928cadd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928cb57f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928cbe278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928cbecc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928cc7748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928cd01d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928cd0c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c586a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c62128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c62b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c6b5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c73080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c73ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c7b550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c7bf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c86a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c8e4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c8eef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c16978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c1f400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c1fe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c2a8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c32358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c32da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c3a828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c442b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c44cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c4d780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928bd6208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928bd6c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928bde6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928be8160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928be8ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928bf1630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928bfa0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928bfab00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c03588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c03fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928c0da58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b944e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b94f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b9f9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928ba8438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928ba8e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928baf908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928bb9390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928bb9dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928bc3860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928bcb2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928bcbd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b537b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b5d240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b5dc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b66710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b70198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b70be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b78668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b78fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8929c2fac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b87550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b87f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b11a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f8928b1a4a8>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b1add8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b22048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b22278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b224a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b226d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b22908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b22b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b22d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b22f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b2e208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b2e438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b2e668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b2e898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b2eac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b2ecf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f8928b2ef28>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f8928ae0e48>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f8928aea4a8>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51475911704000 because a thread reached the max instruction count
