#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 12 14:04:07 2019
# Process ID: 4348
# Current directory: D:/Embed computing/VHDL/range_snesor/range_snesor.runs/synth_1
# Command line: vivado.exe -log range_sensor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source range_sensor.tcl
# Log file: D:/Embed computing/VHDL/range_snesor/range_snesor.runs/synth_1/range_sensor.vds
# Journal file: D:/Embed computing/VHDL/range_snesor/range_snesor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source range_sensor.tcl -notrace
Command: synth_design -top range_sensor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 361.113 ; gain = 91.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'range_sensor' [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/range_sensor.vhd:12]
INFO: [Synth 8-3491] module 'clk_gen' declared at 'D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/clk_gen.vhd:37' bound to instance 'unit1' of component 'clk_gen' [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/range_sensor.vhd:45]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/clk_gen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (1#1) [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/clk_gen.vhd:42]
INFO: [Synth 8-3491] module 'pulse_generator' declared at 'D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/pulse_generator.vhd:35' bound to instance 'unit2' of component 'pulse_generator' [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/range_sensor.vhd:48]
INFO: [Synth 8-638] synthesizing module 'pulse_generator' [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/pulse_generator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pulse_generator' (2#1) [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/pulse_generator.vhd:40]
INFO: [Synth 8-3491] module 'echo_analyzer' declared at 'D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/echo_analyzer.vhd:36' bound to instance 'unit3' of component 'echo_analyzer' [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/range_sensor.vhd:51]
INFO: [Synth 8-638] synthesizing module 'echo_analyzer' [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/echo_analyzer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'echo_analyzer' (3#1) [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/echo_analyzer.vhd:42]
INFO: [Synth 8-3491] module 'factor_58' declared at 'D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/factor_58.vhd:36' bound to instance 'unit4' of component 'factor_58' [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/range_sensor.vhd:55]
INFO: [Synth 8-638] synthesizing module 'factor_58' [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/factor_58.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'factor_58' (4#1) [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/factor_58.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'range_sensor' (5#1) [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/range_sensor.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 417.723 ; gain = 148.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 417.723 ; gain = 148.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 417.723 ; gain = 148.461
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/constrs_1/new/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/constrs_1/new/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/constrs_1/new/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/range_sensor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/range_sensor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.902 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.902 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 749.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 749.902 ; gain = 480.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 749.902 ; gain = 480.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 749.902 ; gain = 480.641
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'out_distan_reg' and it is trimmed from '32' to '9' bits. [D:/Embed computing/VHDL/range_snesor/range_snesor.srcs/sources_1/new/factor_58.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 749.902 ; gain = 480.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pulse_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module echo_analyzer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module factor_58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 749.902 ; gain = 480.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 749.902 ; gain = 480.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 755.398 ; gain = 486.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 759.922 ; gain = 490.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 759.922 ; gain = 490.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 759.922 ; gain = 490.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 759.922 ; gain = 490.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 759.922 ; gain = 490.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 759.922 ; gain = 490.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 759.922 ; gain = 490.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    87|
|3     |LUT1   |    19|
|4     |LUT2   |   100|
|5     |LUT3   |    92|
|6     |LUT4   |    83|
|7     |LUT5   |    47|
|8     |LUT6   |    53|
|9     |FDRE   |   134|
|10    |IBUF   |     2|
|11    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   629|
|2     |  unit1  |clk_gen         |    67|
|3     |  unit2  |pulse_generator |    31|
|4     |  unit3  |echo_analyzer   |    59|
|5     |  unit4  |factor_58       |   458|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 759.922 ; gain = 490.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 759.922 ; gain = 158.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 759.922 ; gain = 490.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 767.844 ; gain = 498.582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 767.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Embed computing/VHDL/range_snesor/range_snesor.runs/synth_1/range_sensor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file range_sensor_utilization_synth.rpt -pb range_sensor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 14:04:46 2019...
