---
title: 'Module F-2: Digital Logic & HDL Primer'
description: 'A crash course in the essential digital logic and HDL concepts for verification.'
---

import { Quiz, InteractiveCode } from '@/components/ui';
import { CodeBlock } from '@/components/ui/CodeBlock';

## Level 1: The Elevator Pitch

**What is it?** Digital hardware is built from simple logic gates and memory elements. We use a Hardware Description Language (HDL) like SystemVerilog to describe how these components are connected to create complex systems.

**The Analogy:** Think of it like building with LEGOs. The logic gates and flip-flops are the individual LEGO bricks. The HDL is the instruction manual that tells you how to put the bricks together to build a car, a house, or a spaceship.

**Why this matters:** To verify a hardware design, you need to understand the fundamental building blocks of that design. You can't effectively test a car if you don't know what an engine or a wheel is.

## Level 2: A Practical Explanation

### Combinational Logic

Combinational logic components have outputs that depend *only* on their current inputs. They have no memory of the past. The most common gates are:
- **AND**: Output is 1 only if *all* inputs are 1.
- **OR**: Output is 1 if *any* input is 1.
- **XOR** (Exclusive OR): Output is 1 if inputs are *different*.

<CodeBlock language="systemverilog">{`
// A minimal, complete SystemVerilog module for a 2-input AND gate.
module and_gate (
  input  logic a,
  input  logic b,
  output logic y
);

  assign y = a & b;

endmodule
`}</CodeBlock>

### Sequential Logic

Sequential logic components have outputs that depend on both current inputs and their previous state. They have memory. The fundamental building block is the **D-type Flip-Flop**.
- A **Flip-Flop** captures the value on its 'D' (data) input and holds it on its 'Q' (output) at the precise moment of a **clock edge** (usually the rising edge).
- A **Register** is simply a collection of flip-flops that stores a multi-bit value.

<CodeBlock language="systemverilog">{`
// A simple 8-bit register
module register #(parameter WIDTH = 8) (
  input  logic clk,
  input  logic rst,
  input  logic [WIDTH-1:0] d,
  output logic [WIDTH-1:0] q
);

  always_ff @(posedge clk or posedge rst) begin
    if (rst) begin
      q <= '0;
    end else begin
      q <= d;
    end
  end
endmodule
`}</CodeCodeBlock>

## Level 3: A 10-Year Veteran's Perspective

The single most important concept to unlearn from a software background is the idea of sequential execution. When you write a Python or C++ program, you know that line 1 executes before line 2. In an HDL, you are not writing a program; you are *describing hardware*.

If you write 100 `assign` statements in a SystemVerilog module, you are describing 100 pieces of combinational logic. In the real hardware, all 100 of these are "executing" simultaneously, all the time. This **inherent parallelism** is the reason hardware is so fast. For a verification engineer, this is critical. You have to constantly think about concurrency: what happens if this signal changes at the exact same time as that signal? These parallel interactions are where the most subtle and dangerous bugs hide. You aren't just testing an algorithm; you are testing a physical machine with countless moving parts all operating at once.

## Check Your Understanding

<Quiz>
  {[
    {
      "question": "A component whose output depends only on its current inputs is an example of:",
      "answers": [
        {"text": "Sequential Logic", "correct": false},
        {"text": "Combinational Logic", "correct": true},
        {"text": "A Finite State Machine", "correct": false},
        {"text": "A Clock", "correct": false}
      ],
      "explanation": "Combinational logic has no memory, so its output is a direct function of its current inputs."
    },
    {
      "question": "What is the primary purpose of a D-type flip-flop?",
      "answers": [
        {"text": "To perform logical AND operations.", "correct": false},
        {"text": "To store a single bit of information on a clock edge.", "correct": true},
        {"text": "To describe the physical layout of a chip.", "correct": false},
        {"text": "To generate the system clock.", "correct": false}
      ],
      "explanation": "The D-type flip-flop is the fundamental memory element in digital logic."
    },
    {
      "question": "Why is the concept of 'parallelism' so important in hardware verification?",
      "answers": [
        {"text": "It makes the simulation run faster.", "correct": false},
        {"text": "All hardware operations happen concurrently, creating complex interactions that must be tested.", "correct": true},
        {"text": "It refers to running multiple tests at the same time.", "correct": false},
        {"text": "It is a software-only concept that doesn't apply to hardware.", "correct": false}
      ],
      "explanation": "Hardware is inherently parallel, and the interactions between concurrent operations are a common source of bugs."
    }
  ]}
</Quiz>
