SEED:
	 repair_2020-09-24-15:16:49
SOURCE FILE:
	 /home/hammada/projects/verilog_repair/benchmarks/opencores/i2c/i2c_master_bit_ctrl_kgoliya_buggy1.v
TEST BENCH:
	 /home/hammada/projects/verilog_repair/benchmarks/opencores/i2c/tst_bench_top_t1.v
PROJ_DIR:
	 /home/hammada/projects/verilog_repair/benchmarks/opencores/i2c
FITNESS_MODE:
	 outputwires
EVAL_SCRIPT:
	 /home/hammada/projects/verilog_repair/benchmarks/opencores/i2c/run.sh
ORACLE:
	 /home/hammada/projects/verilog_repair/benchmarks/opencores/i2c/oracle.txt
PARAMETERS:
	gens=8
	popsize=5000
	mutation_rate=0.700000
	crossover_rate=0.300000
	replacement_rate=0.400000
	insertion_rate=0.300000
	deletion_rate=0.300000
	restarts=1
	fault_loc=True
	control_flow=True
	limit_transitive_dependency_set=True
	dependency_set_max=4

	[] --template_seeding--> ['template(sens_to_level,153)']		0
	[] --template_seeding--> []		0
	[] --template_seeding--> ['template(increment_by_one,570)']		0
	[] --template_seeding--> []		0
	[] --template_seeding--> ['template(sens_to_level,679)']		0
	[] --template_seeding--> ['template(nonblocking_to_blocking,1094)']		0
	[] --template_seeding--> ['template(decrement_by_one,1247)']		0
	[] --template_seeding--> ['template(sens_to_all,641)']		0
	[] --template_seeding--> ['template(increment_by_one,474)']		0
	[] --template_seeding--> ['template(negate_equality,670)']		0
	[] --template_seeding--> []		0
