{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668653780951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668653780955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 18:56:20 2022 " "Processing started: Wed Nov 16 18:56:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668653780955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653780955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653780956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668653781658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668653781658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_out alu_out alu.sv(1) " "Verilog HDL Declaration information at alu.sv(1): object \"ALU_out\" differs only in case from object \"alu_out\" in the same scope" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668653790895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Z z alu.sv(1) " "Verilog HDL Declaration information at alu.sv(1): object \"Z\" differs only in case from object \"z\" in the same scope" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668653790896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n alu.sv(1) " "Verilog HDL Declaration information at alu.sv(1): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668653790896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V v alu.sv(1) " "Verilog HDL Declaration information at alu.sv(1): object \"V\" differs only in case from object \"v\" in the same scope" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/alu.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668653790897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653790900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653790903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653790905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653790910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790910 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "mdata datapath.sv(7) " "Verilog HDL error at datapath.sv(7): value cannot be assigned to input \"mdata\"" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 7 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653790910 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc datapath.sv(8) " "Verilog HDL error at datapath.sv(8): value cannot be assigned to input \"pc\"" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 8 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653790910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668653790969 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mdata\[15\] mdata\[15\] datapath.sv(7) " "Net \"mdata\[15\]\" at datapath.sv(7) is already driven by input port \"mdata\[15\]\", and cannot be driven by another signal" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 7 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1668653790981 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mdata\[15\] datapath.sv(1) " "\"mdata\[15\]\" was declared at datapath.sv(1)" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 1 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790981 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mdata\[14\] mdata\[14\] datapath.sv(7) " "Net \"mdata\[14\]\" at datapath.sv(7) is already driven by input port \"mdata\[14\]\", and cannot be driven by another signal" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 7 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1668653790981 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mdata\[14\] datapath.sv(1) " "\"mdata\[14\]\" was declared at datapath.sv(1)" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 1 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mdata\[13\] mdata\[13\] datapath.sv(7) " "Net \"mdata\[13\]\" at datapath.sv(7) is already driven by input port \"mdata\[13\]\", and cannot be driven by another signal" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 7 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mdata\[13\] datapath.sv(1) " "\"mdata\[13\]\" was declared at datapath.sv(1)" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 1 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mdata\[12\] mdata\[12\] datapath.sv(7) " "Net \"mdata\[12\]\" at datapath.sv(7) is already driven by input port \"mdata\[12\]\", and cannot be driven by another signal" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 7 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mdata\[12\] datapath.sv(1) " "\"mdata\[12\]\" was declared at datapath.sv(1)" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 1 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mdata\[11\] mdata\[11\] datapath.sv(7) " "Net \"mdata\[11\]\" at datapath.sv(7) is already driven by input port \"mdata\[11\]\", and cannot be driven by another signal" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 7 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mdata\[11\] datapath.sv(1) " "\"mdata\[11\]\" was declared at datapath.sv(1)" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 1 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mdata\[10\] mdata\[10\] datapath.sv(7) " "Net \"mdata\[10\]\" at datapath.sv(7) is already driven by input port \"mdata\[10\]\", and cannot be driven by another signal" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 7 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mdata\[10\] datapath.sv(1) " "\"mdata\[10\]\" was declared at datapath.sv(1)" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 1 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mdata\[9\] mdata\[9\] datapath.sv(7) " "Net \"mdata\[9\]\" at datapath.sv(7) is already driven by input port \"mdata\[9\]\", and cannot be driven by another signal" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 7 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mdata\[9\] datapath.sv(1) " "\"mdata\[9\]\" was declared at datapath.sv(1)" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 1 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mdata\[8\] mdata\[8\] datapath.sv(7) " "Net \"mdata\[8\]\" at datapath.sv(7) is already driven by input port \"mdata\[8\]\", and cannot be driven by another signal" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 7 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mdata\[8\] datapath.sv(1) " "\"mdata\[8\]\" was declared at datapath.sv(1)" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 1 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mdata\[7\] mdata\[7\] datapath.sv(7) " "Net \"mdata\[7\]\" at datapath.sv(7) is already driven by input port \"mdata\[7\]\", and cannot be driven by another signal" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 7 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "mdata\[7\] datapath.sv(1) " "\"mdata\[7\]\" was declared at datapath.sv(1)" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 1 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "mdata\[6\] mdata\[6\] datapath.sv(7) " "Net \"mdata\[6\]\" at datapath.sv(7) is already driven by input port \"mdata\[6\]\", and cannot be driven by another signal" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv" 7 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1668653790982 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668653790983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/output_files/datapath.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/output_files/datapath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653791028 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 22 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 22 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668653791116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 16 18:56:31 2022 " "Processing ended: Wed Nov 16 18:56:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668653791116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668653791116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668653791116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653791116 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 24 s 1  " "Quartus Prime Full Compilation was unsuccessful. 24 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653791840 ""}
