
WaterGunProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005acc  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000870  08005cb8  08005cb8  00015cb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006528  08006528  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08006528  08006528  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006528  08006528  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006528  08006528  00016528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006530  08006530  00016530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006534  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  2000000c  08006540  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d8  08006540  000201d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d411  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000245b  00000000  00000000  0002d446  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c90  00000000  00000000  0002f8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b88  00000000  00000000  00030538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004b3d  00000000  00000000  000310c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e204  00000000  00000000  00035bfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009be2c  00000000  00000000  00043e01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dfc2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003760  00000000  00000000  000dfc80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	2000000c 	.word	0x2000000c
 8000204:	00000000 	.word	0x00000000
 8000208:	08005c9c 	.word	0x08005c9c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000010 	.word	0x20000010
 8000224:	08005c9c 	.word	0x08005c9c

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2iz>:
 8000ad4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000adc:	d215      	bcs.n	8000b0a <__aeabi_d2iz+0x36>
 8000ade:	d511      	bpl.n	8000b04 <__aeabi_d2iz+0x30>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d912      	bls.n	8000b10 <__aeabi_d2iz+0x3c>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000afa:	fa23 f002 	lsr.w	r0, r3, r2
 8000afe:	bf18      	it	ne
 8000b00:	4240      	negne	r0, r0
 8000b02:	4770      	bx	lr
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b0e:	d105      	bne.n	8000b1c <__aeabi_d2iz+0x48>
 8000b10:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	bf08      	it	eq
 8000b16:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b1a:	4770      	bx	lr
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <__aeabi_d2uiz>:
 8000b24:	004a      	lsls	r2, r1, #1
 8000b26:	d211      	bcs.n	8000b4c <__aeabi_d2uiz+0x28>
 8000b28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b2c:	d211      	bcs.n	8000b52 <__aeabi_d2uiz+0x2e>
 8000b2e:	d50d      	bpl.n	8000b4c <__aeabi_d2uiz+0x28>
 8000b30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b38:	d40e      	bmi.n	8000b58 <__aeabi_d2uiz+0x34>
 8000b3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b46:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d102      	bne.n	8000b5e <__aeabi_d2uiz+0x3a>
 8000b58:	f04f 30ff 	mov.w	r0, #4294967295
 8000b5c:	4770      	bx	lr
 8000b5e:	f04f 0000 	mov.w	r0, #0
 8000b62:	4770      	bx	lr

08000b64 <__aeabi_frsub>:
 8000b64:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b68:	e002      	b.n	8000b70 <__addsf3>
 8000b6a:	bf00      	nop

08000b6c <__aeabi_fsub>:
 8000b6c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b70 <__addsf3>:
 8000b70:	0042      	lsls	r2, r0, #1
 8000b72:	bf1f      	itttt	ne
 8000b74:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b78:	ea92 0f03 	teqne	r2, r3
 8000b7c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b80:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b84:	d06a      	beq.n	8000c5c <__addsf3+0xec>
 8000b86:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8e:	bfc1      	itttt	gt
 8000b90:	18d2      	addgt	r2, r2, r3
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	4048      	eorgt	r0, r1
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	bfb8      	it	lt
 8000b9a:	425b      	neglt	r3, r3
 8000b9c:	2b19      	cmp	r3, #25
 8000b9e:	bf88      	it	hi
 8000ba0:	4770      	bxhi	lr
 8000ba2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ba6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000baa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bae:	bf18      	it	ne
 8000bb0:	4240      	negne	r0, r0
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bba:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bbe:	bf18      	it	ne
 8000bc0:	4249      	negne	r1, r1
 8000bc2:	ea92 0f03 	teq	r2, r3
 8000bc6:	d03f      	beq.n	8000c48 <__addsf3+0xd8>
 8000bc8:	f1a2 0201 	sub.w	r2, r2, #1
 8000bcc:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd0:	eb10 000c 	adds.w	r0, r0, ip
 8000bd4:	f1c3 0320 	rsb	r3, r3, #32
 8000bd8:	fa01 f103 	lsl.w	r1, r1, r3
 8000bdc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be0:	d502      	bpl.n	8000be8 <__addsf3+0x78>
 8000be2:	4249      	negs	r1, r1
 8000be4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bec:	d313      	bcc.n	8000c16 <__addsf3+0xa6>
 8000bee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf2:	d306      	bcc.n	8000c02 <__addsf3+0x92>
 8000bf4:	0840      	lsrs	r0, r0, #1
 8000bf6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfa:	f102 0201 	add.w	r2, r2, #1
 8000bfe:	2afe      	cmp	r2, #254	; 0xfe
 8000c00:	d251      	bcs.n	8000ca6 <__addsf3+0x136>
 8000c02:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c06:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0a:	bf08      	it	eq
 8000c0c:	f020 0001 	biceq.w	r0, r0, #1
 8000c10:	ea40 0003 	orr.w	r0, r0, r3
 8000c14:	4770      	bx	lr
 8000c16:	0049      	lsls	r1, r1, #1
 8000c18:	eb40 0000 	adc.w	r0, r0, r0
 8000c1c:	3a01      	subs	r2, #1
 8000c1e:	bf28      	it	cs
 8000c20:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c24:	d2ed      	bcs.n	8000c02 <__addsf3+0x92>
 8000c26:	fab0 fc80 	clz	ip, r0
 8000c2a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c32:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c36:	bfaa      	itet	ge
 8000c38:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c3c:	4252      	neglt	r2, r2
 8000c3e:	4318      	orrge	r0, r3
 8000c40:	bfbc      	itt	lt
 8000c42:	40d0      	lsrlt	r0, r2
 8000c44:	4318      	orrlt	r0, r3
 8000c46:	4770      	bx	lr
 8000c48:	f092 0f00 	teq	r2, #0
 8000c4c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c50:	bf06      	itte	eq
 8000c52:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c56:	3201      	addeq	r2, #1
 8000c58:	3b01      	subne	r3, #1
 8000c5a:	e7b5      	b.n	8000bc8 <__addsf3+0x58>
 8000c5c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c60:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c64:	bf18      	it	ne
 8000c66:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6a:	d021      	beq.n	8000cb0 <__addsf3+0x140>
 8000c6c:	ea92 0f03 	teq	r2, r3
 8000c70:	d004      	beq.n	8000c7c <__addsf3+0x10c>
 8000c72:	f092 0f00 	teq	r2, #0
 8000c76:	bf08      	it	eq
 8000c78:	4608      	moveq	r0, r1
 8000c7a:	4770      	bx	lr
 8000c7c:	ea90 0f01 	teq	r0, r1
 8000c80:	bf1c      	itt	ne
 8000c82:	2000      	movne	r0, #0
 8000c84:	4770      	bxne	lr
 8000c86:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8a:	d104      	bne.n	8000c96 <__addsf3+0x126>
 8000c8c:	0040      	lsls	r0, r0, #1
 8000c8e:	bf28      	it	cs
 8000c90:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c94:	4770      	bx	lr
 8000c96:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9a:	bf3c      	itt	cc
 8000c9c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca0:	4770      	bxcc	lr
 8000ca2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ca6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000caa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cae:	4770      	bx	lr
 8000cb0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb4:	bf16      	itet	ne
 8000cb6:	4608      	movne	r0, r1
 8000cb8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cbc:	4601      	movne	r1, r0
 8000cbe:	0242      	lsls	r2, r0, #9
 8000cc0:	bf06      	itte	eq
 8000cc2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc6:	ea90 0f01 	teqeq	r0, r1
 8000cca:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cce:	4770      	bx	lr

08000cd0 <__aeabi_ui2f>:
 8000cd0:	f04f 0300 	mov.w	r3, #0
 8000cd4:	e004      	b.n	8000ce0 <__aeabi_i2f+0x8>
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_i2f>:
 8000cd8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cdc:	bf48      	it	mi
 8000cde:	4240      	negmi	r0, r0
 8000ce0:	ea5f 0c00 	movs.w	ip, r0
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cec:	4601      	mov	r1, r0
 8000cee:	f04f 0000 	mov.w	r0, #0
 8000cf2:	e01c      	b.n	8000d2e <__aeabi_l2f+0x2a>

08000cf4 <__aeabi_ul2f>:
 8000cf4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf8:	bf08      	it	eq
 8000cfa:	4770      	bxeq	lr
 8000cfc:	f04f 0300 	mov.w	r3, #0
 8000d00:	e00a      	b.n	8000d18 <__aeabi_l2f+0x14>
 8000d02:	bf00      	nop

08000d04 <__aeabi_l2f>:
 8000d04:	ea50 0201 	orrs.w	r2, r0, r1
 8000d08:	bf08      	it	eq
 8000d0a:	4770      	bxeq	lr
 8000d0c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d10:	d502      	bpl.n	8000d18 <__aeabi_l2f+0x14>
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	ea5f 0c01 	movs.w	ip, r1
 8000d1c:	bf02      	ittt	eq
 8000d1e:	4684      	moveq	ip, r0
 8000d20:	4601      	moveq	r1, r0
 8000d22:	2000      	moveq	r0, #0
 8000d24:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d28:	bf08      	it	eq
 8000d2a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d2e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d32:	fabc f28c 	clz	r2, ip
 8000d36:	3a08      	subs	r2, #8
 8000d38:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d3c:	db10      	blt.n	8000d60 <__aeabi_l2f+0x5c>
 8000d3e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d42:	4463      	add	r3, ip
 8000d44:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d48:	f1c2 0220 	rsb	r2, r2, #32
 8000d4c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d50:	fa20 f202 	lsr.w	r2, r0, r2
 8000d54:	eb43 0002 	adc.w	r0, r3, r2
 8000d58:	bf08      	it	eq
 8000d5a:	f020 0001 	biceq.w	r0, r0, #1
 8000d5e:	4770      	bx	lr
 8000d60:	f102 0220 	add.w	r2, r2, #32
 8000d64:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d68:	f1c2 0220 	rsb	r2, r2, #32
 8000d6c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d70:	fa21 f202 	lsr.w	r2, r1, r2
 8000d74:	eb43 0002 	adc.w	r0, r3, r2
 8000d78:	bf08      	it	eq
 8000d7a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7e:	4770      	bx	lr

08000d80 <_ZN8WaterGun18currentInfoDisplayC1Ev>:
#include "infoAndStatus.hpp"

namespace WaterGun{
    /* Declaration of all the currentInfoDisplay class functions */

    currentInfoDisplay::currentInfoDisplay(){
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
        Volume = 0;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
        Bearing = 0;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2200      	movs	r2, #0
 8000d92:	605a      	str	r2, [r3, #4]
        targetBearing = 0;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2200      	movs	r2, #0
 8000d98:	609a      	str	r2, [r3, #8]
        status = STATUS::OFF_STATE;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	60da      	str	r2, [r3, #12]
        batteryLevel = 100;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2264      	movs	r2, #100	; 0x64
 8000da4:	611a      	str	r2, [r3, #16]
    }
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4618      	mov	r0, r3
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr

08000db2 <_ZN8WaterGun18currentInfoDisplay9getStatusEv>:
    */
    void currentInfoDisplay::displayInfo(){


    }
    STATUS currentInfoDisplay::getStatus(){
 8000db2:	b480      	push	{r7}
 8000db4:	b083      	sub	sp, #12
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
    	return this->status;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	68db      	ldr	r3, [r3, #12]
    }
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr

08000dc8 <_ZN8WaterGun18currentInfoDisplay12changeStatusENS_6STATUSE>:
    void currentInfoDisplay::changeStatus(STATUS a){
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	6039      	str	r1, [r7, #0]
    	this->status = a;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	683a      	ldr	r2, [r7, #0]
 8000dd6:	60da      	str	r2, [r3, #12]
    }
 8000dd8:	bf00      	nop
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bc80      	pop	{r7}
 8000de0:	4770      	bx	lr

08000de2 <Delay>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8000de2:	b480      	push	{r7}
 8000de4:	b083      	sub	sp, #12
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
 8000dea:	e002      	b.n	8000df2 <Delay+0x10>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3b01      	subs	r3, #1
 8000df0:	607b      	str	r3, [r7, #4]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d1f9      	bne.n	8000dec <Delay+0xa>
 8000df8:	bf00      	nop
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bc80      	pop	{r7}
 8000e02:	4770      	bx	lr

08000e04 <LCD_INIT>:

void LCD_INIT ( void )
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8000e0a:	2001      	movs	r0, #1
 8000e0c:	f000 f82a 	bl	8000e64 <LCD_BackLed_Control>
	LCD_Rst();
 8000e10:	f000 f810 	bl	8000e34 <LCD_Rst>
	LCD_REG_Config();
 8000e14:	f000 f860 	bl	8000ed8 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 8000e18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e1c:	9300      	str	r3, [sp, #0]
 8000e1e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000e22:	22f0      	movs	r2, #240	; 0xf0
 8000e24:	2100      	movs	r1, #0
 8000e26:	2000      	movs	r0, #0
 8000e28:	f000 f9e7 	bl	80011fa <LCD_Clear>
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <LCD_Rst>:



void LCD_Rst ( void )
{			
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	2102      	movs	r1, #2
 8000e3c:	4807      	ldr	r0, [pc, #28]	; (8000e5c <LCD_Rst+0x28>)
 8000e3e:	f002 f848 	bl	8002ed2 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8000e42:	4807      	ldr	r0, [pc, #28]	; (8000e60 <LCD_Rst+0x2c>)
 8000e44:	f7ff ffcd 	bl	8000de2 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8000e48:	2201      	movs	r2, #1
 8000e4a:	2102      	movs	r1, #2
 8000e4c:	4803      	ldr	r0, [pc, #12]	; (8000e5c <LCD_Rst+0x28>)
 8000e4e:	f002 f840 	bl	8002ed2 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8000e52:	4803      	ldr	r0, [pc, #12]	; (8000e60 <LCD_Rst+0x2c>)
 8000e54:	f7ff ffc5 	bl	8000de2 <Delay>
}
 8000e58:	bf00      	nop
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40011800 	.word	0x40011800
 8000e60:	0002bffc 	.word	0x0002bffc

08000e64 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d006      	beq.n	8000e82 <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e7a:	4807      	ldr	r0, [pc, #28]	; (8000e98 <LCD_BackLed_Control+0x34>)
 8000e7c:	f002 f829 	bl	8002ed2 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8000e80:	e005      	b.n	8000e8e <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 8000e82:	2201      	movs	r2, #1
 8000e84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e88:	4803      	ldr	r0, [pc, #12]	; (8000e98 <LCD_BackLed_Control+0x34>)
 8000e8a:	f002 f822 	bl	8002ed2 <HAL_GPIO_WritePin>
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	40011400 	.word	0x40011400

08000e9c <LCD_Write_Cmd>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8000ea6:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000eaa:	88fb      	ldrh	r3, [r7, #6]
 8000eac:	8013      	strh	r3, [r2, #0]
}
 8000eae:	bf00      	nop
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr

08000eb8 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8000ec2:	4a04      	ldr	r2, [pc, #16]	; (8000ed4 <LCD_Write_Data+0x1c>)
 8000ec4:	88fb      	ldrh	r3, [r7, #6]
 8000ec6:	8013      	strh	r3, [r2, #0]
}
 8000ec8:	bf00      	nop
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc80      	pop	{r7}
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	60020000 	.word	0x60020000

08000ed8 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8000edc:	20cf      	movs	r0, #207	; 0xcf
 8000ede:	f7ff ffdd 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f7ff ffe8 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8000ee8:	2081      	movs	r0, #129	; 0x81
 8000eea:	f7ff ffe5 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8000eee:	2030      	movs	r0, #48	; 0x30
 8000ef0:	f7ff ffe2 	bl	8000eb8 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8000ef4:	20ed      	movs	r0, #237	; 0xed
 8000ef6:	f7ff ffd1 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8000efa:	2064      	movs	r0, #100	; 0x64
 8000efc:	f7ff ffdc 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8000f00:	2003      	movs	r0, #3
 8000f02:	f7ff ffd9 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 8000f06:	2012      	movs	r0, #18
 8000f08:	f7ff ffd6 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8000f0c:	2081      	movs	r0, #129	; 0x81
 8000f0e:	f7ff ffd3 	bl	8000eb8 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8000f12:	20e8      	movs	r0, #232	; 0xe8
 8000f14:	f7ff ffc2 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8000f18:	2085      	movs	r0, #133	; 0x85
 8000f1a:	f7ff ffcd 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000f1e:	2010      	movs	r0, #16
 8000f20:	f7ff ffca 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8000f24:	2078      	movs	r0, #120	; 0x78
 8000f26:	f7ff ffc7 	bl	8000eb8 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8000f2a:	20cb      	movs	r0, #203	; 0xcb
 8000f2c:	f7ff ffb6 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8000f30:	2039      	movs	r0, #57	; 0x39
 8000f32:	f7ff ffc1 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 8000f36:	202c      	movs	r0, #44	; 0x2c
 8000f38:	f7ff ffbe 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	f7ff ffbb 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 8000f42:	2034      	movs	r0, #52	; 0x34
 8000f44:	f7ff ffb8 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 8000f48:	2002      	movs	r0, #2
 8000f4a:	f7ff ffb5 	bl	8000eb8 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8000f4e:	20f7      	movs	r0, #247	; 0xf7
 8000f50:	f7ff ffa4 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8000f54:	2020      	movs	r0, #32
 8000f56:	f7ff ffaf 	bl	8000eb8 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8000f5a:	20ea      	movs	r0, #234	; 0xea
 8000f5c:	f7ff ff9e 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000f60:	2000      	movs	r0, #0
 8000f62:	f7ff ffa9 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000f66:	2000      	movs	r0, #0
 8000f68:	f7ff ffa6 	bl	8000eb8 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8000f6c:	20b1      	movs	r0, #177	; 0xb1
 8000f6e:	f7ff ff95 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000f72:	2000      	movs	r0, #0
 8000f74:	f7ff ffa0 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000f78:	201b      	movs	r0, #27
 8000f7a:	f7ff ff9d 	bl	8000eb8 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 8000f7e:	20b6      	movs	r0, #182	; 0xb6
 8000f80:	f7ff ff8c 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 8000f84:	200a      	movs	r0, #10
 8000f86:	f7ff ff97 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 8000f8a:	20a2      	movs	r0, #162	; 0xa2
 8000f8c:	f7ff ff94 	bl	8000eb8 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8000f90:	20c0      	movs	r0, #192	; 0xc0
 8000f92:	f7ff ff83 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 8000f96:	2035      	movs	r0, #53	; 0x35
 8000f98:	f7ff ff8e 	bl	8000eb8 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8000f9c:	20c1      	movs	r0, #193	; 0xc1
 8000f9e:	f7ff ff7d 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 8000fa2:	2011      	movs	r0, #17
 8000fa4:	f7ff ff88 	bl	8000eb8 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8000fa8:	20c5      	movs	r0, #197	; 0xc5
 8000faa:	f7ff ff77 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8000fae:	2045      	movs	r0, #69	; 0x45
 8000fb0:	f7ff ff82 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 8000fb4:	2045      	movs	r0, #69	; 0x45
 8000fb6:	f7ff ff7f 	bl	8000eb8 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 8000fba:	20c7      	movs	r0, #199	; 0xc7
 8000fbc:	f7ff ff6e 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8000fc0:	20a2      	movs	r0, #162	; 0xa2
 8000fc2:	f7ff ff79 	bl	8000eb8 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 8000fc6:	20f2      	movs	r0, #242	; 0xf2
 8000fc8:	f7ff ff68 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f7ff ff73 	bl	8000eb8 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8000fd2:	2026      	movs	r0, #38	; 0x26
 8000fd4:	f7ff ff62 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 8000fd8:	2001      	movs	r0, #1
 8000fda:	f7ff ff6d 	bl	8000eb8 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8000fde:	20e0      	movs	r0, #224	; 0xe0
 8000fe0:	f7ff ff5c 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8000fe4:	200f      	movs	r0, #15
 8000fe6:	f7ff ff67 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 8000fea:	2026      	movs	r0, #38	; 0x26
 8000fec:	f7ff ff64 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8000ff0:	2024      	movs	r0, #36	; 0x24
 8000ff2:	f7ff ff61 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 8000ff6:	200b      	movs	r0, #11
 8000ff8:	f7ff ff5e 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8000ffc:	200e      	movs	r0, #14
 8000ffe:	f7ff ff5b 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8001002:	2009      	movs	r0, #9
 8001004:	f7ff ff58 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 8001008:	2054      	movs	r0, #84	; 0x54
 800100a:	f7ff ff55 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 800100e:	20a8      	movs	r0, #168	; 0xa8
 8001010:	f7ff ff52 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8001014:	2046      	movs	r0, #70	; 0x46
 8001016:	f7ff ff4f 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 800101a:	200c      	movs	r0, #12
 800101c:	f7ff ff4c 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8001020:	2017      	movs	r0, #23
 8001022:	f7ff ff49 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8001026:	2009      	movs	r0, #9
 8001028:	f7ff ff46 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 800102c:	200f      	movs	r0, #15
 800102e:	f7ff ff43 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8001032:	2007      	movs	r0, #7
 8001034:	f7ff ff40 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001038:	2000      	movs	r0, #0
 800103a:	f7ff ff3d 	bl	8000eb8 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 800103e:	20e1      	movs	r0, #225	; 0xe1
 8001040:	f7ff ff2c 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001044:	2000      	movs	r0, #0
 8001046:	f7ff ff37 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 800104a:	2019      	movs	r0, #25
 800104c:	f7ff ff34 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8001050:	201b      	movs	r0, #27
 8001052:	f7ff ff31 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 8001056:	2004      	movs	r0, #4
 8001058:	f7ff ff2e 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 800105c:	2010      	movs	r0, #16
 800105e:	f7ff ff2b 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8001062:	2007      	movs	r0, #7
 8001064:	f7ff ff28 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 8001068:	202a      	movs	r0, #42	; 0x2a
 800106a:	f7ff ff25 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 800106e:	2047      	movs	r0, #71	; 0x47
 8001070:	f7ff ff22 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 8001074:	2039      	movs	r0, #57	; 0x39
 8001076:	f7ff ff1f 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 800107a:	2003      	movs	r0, #3
 800107c:	f7ff ff1c 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8001080:	2006      	movs	r0, #6
 8001082:	f7ff ff19 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8001086:	2006      	movs	r0, #6
 8001088:	f7ff ff16 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 800108c:	2030      	movs	r0, #48	; 0x30
 800108e:	f7ff ff13 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 8001092:	2038      	movs	r0, #56	; 0x38
 8001094:	f7ff ff10 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8001098:	200f      	movs	r0, #15
 800109a:	f7ff ff0d 	bl	8000eb8 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 800109e:	2036      	movs	r0, #54	; 0x36
 80010a0:	f7ff fefc 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );  // Version 1
 80010a4:	20c8      	movs	r0, #200	; 0xc8
 80010a6:	f7ff ff07 	bl	8000eb8 <LCD_Write_Data>
	/* display inversion */
//	LCD_Write_Cmd ( 0x21 );   // Version 2
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 80010aa:	202a      	movs	r0, #42	; 0x2a
 80010ac:	f7ff fef6 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80010b0:	2000      	movs	r0, #0
 80010b2:	f7ff ff01 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80010b6:	2000      	movs	r0, #0
 80010b8:	f7ff fefe 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80010bc:	2000      	movs	r0, #0
 80010be:	f7ff fefb 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 80010c2:	20ef      	movs	r0, #239	; 0xef
 80010c4:	f7ff fef8 	bl	8000eb8 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 80010c8:	202b      	movs	r0, #43	; 0x2b
 80010ca:	f7ff fee7 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80010ce:	2000      	movs	r0, #0
 80010d0:	f7ff fef2 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80010d4:	2000      	movs	r0, #0
 80010d6:	f7ff feef 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 80010da:	2001      	movs	r0, #1
 80010dc:	f7ff feec 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 80010e0:	203f      	movs	r0, #63	; 0x3f
 80010e2:	f7ff fee9 	bl	8000eb8 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 80010e6:	203a      	movs	r0, #58	; 0x3a
 80010e8:	f7ff fed8 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 80010ec:	2055      	movs	r0, #85	; 0x55
 80010ee:	f7ff fee3 	bl	8000eb8 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 80010f2:	2011      	movs	r0, #17
 80010f4:	f7ff fed2 	bl	8000e9c <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 80010f8:	4803      	ldr	r0, [pc, #12]	; (8001108 <LCD_REG_Config+0x230>)
 80010fa:	f7ff fe72 	bl	8000de2 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 80010fe:	2029      	movs	r0, #41	; 0x29
 8001100:	f7ff fecc 	bl	8000e9c <LCD_Write_Cmd>
	
	
}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}
 8001108:	0002bffc 	.word	0x0002bffc

0800110c <LCD_OpenWindow>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 800110c:	b590      	push	{r4, r7, lr}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	4604      	mov	r4, r0
 8001114:	4608      	mov	r0, r1
 8001116:	4611      	mov	r1, r2
 8001118:	461a      	mov	r2, r3
 800111a:	4623      	mov	r3, r4
 800111c:	80fb      	strh	r3, [r7, #6]
 800111e:	4603      	mov	r3, r0
 8001120:	80bb      	strh	r3, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]
 8001126:	4613      	mov	r3, r2
 8001128:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 800112a:	202a      	movs	r0, #42	; 0x2a
 800112c:	f7ff feb6 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8001130:	88fb      	ldrh	r3, [r7, #6]
 8001132:	0a1b      	lsrs	r3, r3, #8
 8001134:	b29b      	uxth	r3, r3
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff febe 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 800113c:	88fb      	ldrh	r3, [r7, #6]
 800113e:	b2db      	uxtb	r3, r3
 8001140:	b29b      	uxth	r3, r3
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff feb8 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8001148:	88fa      	ldrh	r2, [r7, #6]
 800114a:	887b      	ldrh	r3, [r7, #2]
 800114c:	4413      	add	r3, r2
 800114e:	3b01      	subs	r3, #1
 8001150:	121b      	asrs	r3, r3, #8
 8001152:	b29b      	uxth	r3, r3
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff feaf 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 800115a:	88fa      	ldrh	r2, [r7, #6]
 800115c:	887b      	ldrh	r3, [r7, #2]
 800115e:	4413      	add	r3, r2
 8001160:	b29b      	uxth	r3, r3
 8001162:	3b01      	subs	r3, #1
 8001164:	b29b      	uxth	r3, r3
 8001166:	b2db      	uxtb	r3, r3
 8001168:	b29b      	uxth	r3, r3
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fea4 	bl	8000eb8 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 8001170:	202b      	movs	r0, #43	; 0x2b
 8001172:	f7ff fe93 	bl	8000e9c <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 8001176:	88bb      	ldrh	r3, [r7, #4]
 8001178:	0a1b      	lsrs	r3, r3, #8
 800117a:	b29b      	uxth	r3, r3
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff fe9b 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 8001182:	88bb      	ldrh	r3, [r7, #4]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	b29b      	uxth	r3, r3
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fe95 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 800118e:	88ba      	ldrh	r2, [r7, #4]
 8001190:	883b      	ldrh	r3, [r7, #0]
 8001192:	4413      	add	r3, r2
 8001194:	3b01      	subs	r3, #1
 8001196:	121b      	asrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff fe8c 	bl	8000eb8 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 80011a0:	88ba      	ldrh	r2, [r7, #4]
 80011a2:	883b      	ldrh	r3, [r7, #0]
 80011a4:	4413      	add	r3, r2
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	3b01      	subs	r3, #1
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fe81 	bl	8000eb8 <LCD_Write_Data>
	
}
 80011b6:	bf00      	nop
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd90      	pop	{r4, r7, pc}

080011be <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	b084      	sub	sp, #16
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
 80011c6:	460b      	mov	r3, r1
 80011c8:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 80011ce:	202c      	movs	r0, #44	; 0x2c
 80011d0:	f7ff fe64 	bl	8000e9c <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 80011d4:	2300      	movs	r3, #0
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	e006      	b.n	80011e8 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 80011da:	887b      	ldrh	r3, [r7, #2]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff fe6b 	bl	8000eb8 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	3301      	adds	r3, #1
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	68fa      	ldr	r2, [r7, #12]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d3f4      	bcc.n	80011da <LCD_FillColor+0x1c>
		
}
 80011f0:	bf00      	nop
 80011f2:	bf00      	nop
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <LCD_Clear>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 80011fa:	b590      	push	{r4, r7, lr}
 80011fc:	b083      	sub	sp, #12
 80011fe:	af00      	add	r7, sp, #0
 8001200:	4604      	mov	r4, r0
 8001202:	4608      	mov	r0, r1
 8001204:	4611      	mov	r1, r2
 8001206:	461a      	mov	r2, r3
 8001208:	4623      	mov	r3, r4
 800120a:	80fb      	strh	r3, [r7, #6]
 800120c:	4603      	mov	r3, r0
 800120e:	80bb      	strh	r3, [r7, #4]
 8001210:	460b      	mov	r3, r1
 8001212:	807b      	strh	r3, [r7, #2]
 8001214:	4613      	mov	r3, r2
 8001216:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8001218:	883b      	ldrh	r3, [r7, #0]
 800121a:	887a      	ldrh	r2, [r7, #2]
 800121c:	88b9      	ldrh	r1, [r7, #4]
 800121e:	88f8      	ldrh	r0, [r7, #6]
 8001220:	f7ff ff74 	bl	800110c <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );		
 8001224:	887b      	ldrh	r3, [r7, #2]
 8001226:	883a      	ldrh	r2, [r7, #0]
 8001228:	fb02 f303 	mul.w	r3, r2, r3
 800122c:	461a      	mov	r2, r3
 800122e:	8b3b      	ldrh	r3, [r7, #24]
 8001230:	4619      	mov	r1, r3
 8001232:	4610      	mov	r0, r2
 8001234:	f7ff ffc3 	bl	80011be <LCD_FillColor>
	
}
 8001238:	bf00      	nop
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	bd90      	pop	{r4, r7, pc}

08001240 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	80fb      	strh	r3, [r7, #6]
 800124a:	460b      	mov	r3, r1
 800124c:	80bb      	strh	r3, [r7, #4]
 800124e:	4613      	mov	r3, r2
 8001250:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 8001252:	78fb      	ldrb	r3, [r7, #3]
 8001254:	3b20      	subs	r3, #32
 8001256:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8001258:	88b9      	ldrh	r1, [r7, #4]
 800125a:	88f8      	ldrh	r0, [r7, #6]
 800125c:	2310      	movs	r3, #16
 800125e:	2208      	movs	r2, #8
 8001260:	f7ff ff54 	bl	800110c <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8001264:	202c      	movs	r0, #44	; 0x2c
 8001266:	f7ff fe19 	bl	8000e9c <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800126a:	2300      	movs	r3, #0
 800126c:	73bb      	strb	r3, [r7, #14]
 800126e:	e023      	b.n	80012b8 <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8001270:	7b3a      	ldrb	r2, [r7, #12]
 8001272:	7bbb      	ldrb	r3, [r7, #14]
 8001274:	4914      	ldr	r1, [pc, #80]	; (80012c8 <LCD_DrawChar+0x88>)
 8001276:	0112      	lsls	r2, r2, #4
 8001278:	440a      	add	r2, r1
 800127a:	4413      	add	r3, r2
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001280:	2300      	movs	r3, #0
 8001282:	737b      	strb	r3, [r7, #13]
 8001284:	e012      	b.n	80012ac <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 8001286:	7bfb      	ldrb	r3, [r7, #15]
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	2b00      	cmp	r3, #0
 800128e:	d003      	beq.n	8001298 <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 8001290:	201f      	movs	r0, #31
 8001292:	f7ff fe11 	bl	8000eb8 <LCD_Write_Data>
 8001296:	e003      	b.n	80012a0 <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 8001298:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800129c:	f7ff fe0c 	bl	8000eb8 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	085b      	lsrs	r3, r3, #1
 80012a4:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80012a6:	7b7b      	ldrb	r3, [r7, #13]
 80012a8:	3301      	adds	r3, #1
 80012aa:	737b      	strb	r3, [r7, #13]
 80012ac:	7b7b      	ldrb	r3, [r7, #13]
 80012ae:	2b07      	cmp	r3, #7
 80012b0:	d9e9      	bls.n	8001286 <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80012b2:	7bbb      	ldrb	r3, [r7, #14]
 80012b4:	3301      	adds	r3, #1
 80012b6:	73bb      	strb	r3, [r7, #14]
 80012b8:	7bbb      	ldrb	r3, [r7, #14]
 80012ba:	2b0f      	cmp	r3, #15
 80012bc:	d9d8      	bls.n	8001270 <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 80012be:	bf00      	nop
 80012c0:	bf00      	nop
 80012c2:	3710      	adds	r7, #16
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	08005d4c 	.word	0x08005d4c

080012cc <LCD_DrawString>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	603a      	str	r2, [r7, #0]
 80012d6:	80fb      	strh	r3, [r7, #6]
 80012d8:	460b      	mov	r3, r1
 80012da:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 80012dc:	e01c      	b.n	8001318 <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	2be8      	cmp	r3, #232	; 0xe8
 80012e2:	d904      	bls.n	80012ee <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80012e4:	2300      	movs	r3, #0
 80012e6:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 80012e8:	88bb      	ldrh	r3, [r7, #4]
 80012ea:	3310      	adds	r3, #16
 80012ec:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80012ee:	88bb      	ldrh	r3, [r7, #4]
 80012f0:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80012f4:	d903      	bls.n	80012fe <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80012f6:	2300      	movs	r3, #0
 80012f8:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 80012fa:	2300      	movs	r3, #0
 80012fc:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	781a      	ldrb	r2, [r3, #0]
 8001302:	88b9      	ldrh	r1, [r7, #4]
 8001304:	88fb      	ldrh	r3, [r7, #6]
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff ff9a 	bl	8001240 <LCD_DrawChar>
		
		pStr ++;
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	3301      	adds	r3, #1
 8001310:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 8001312:	88fb      	ldrh	r3, [r7, #6]
 8001314:	3308      	adds	r3, #8
 8001316:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d1de      	bne.n	80012de <LCD_DrawString+0x12>
		
	}
	
}
 8001320:	bf00      	nop
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <Set_LED>:
const int Total_LEDs = 30;
uint8_t LEDs_Data[Total_LEDs][3];
uint8_t LEDs_Data_Temp[Total_LEDs][3];	// For brightness
int dataSent_Finish = 0;				// Flag for DMA control

void Set_LED (int LEDidx, int Red, int Green, int Blue){	//0-255 scale
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
 8001338:	603b      	str	r3, [r7, #0]
	LEDs_Data[LEDidx][0] = Green;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	b2d8      	uxtb	r0, r3
 800133e:	4911      	ldr	r1, [pc, #68]	; (8001384 <Set_LED+0x58>)
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	4613      	mov	r3, r2
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	4413      	add	r3, r2
 8001348:	440b      	add	r3, r1
 800134a:	4602      	mov	r2, r0
 800134c:	701a      	strb	r2, [r3, #0]
	LEDs_Data[LEDidx][1] = Red;
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	b2d8      	uxtb	r0, r3
 8001352:	490c      	ldr	r1, [pc, #48]	; (8001384 <Set_LED+0x58>)
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	4613      	mov	r3, r2
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	4413      	add	r3, r2
 800135c:	440b      	add	r3, r1
 800135e:	3301      	adds	r3, #1
 8001360:	4602      	mov	r2, r0
 8001362:	701a      	strb	r2, [r3, #0]
	LEDs_Data[LEDidx][2] = Blue;
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	b2d8      	uxtb	r0, r3
 8001368:	4906      	ldr	r1, [pc, #24]	; (8001384 <Set_LED+0x58>)
 800136a:	68fa      	ldr	r2, [r7, #12]
 800136c:	4613      	mov	r3, r2
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	4413      	add	r3, r2
 8001372:	440b      	add	r3, r1
 8001374:	3302      	adds	r3, #2
 8001376:	4602      	mov	r2, r0
 8001378:	701a      	strb	r2, [r3, #0]
}
 800137a:	bf00      	nop
 800137c:	3714      	adds	r7, #20
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr
 8001384:	200000fc 	.word	0x200000fc

08001388 <Set_Brightness>:

void Set_Brightness (int brightness){		// 0-100
 8001388:	b5b0      	push	{r4, r5, r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
	//Make sure value is from 0 to 100
	brightness = (brightness < 0) ? 0 : (brightness > 100) ? 100 : brightness;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	db04      	blt.n	80013a0 <Set_Brightness+0x18>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2b64      	cmp	r3, #100	; 0x64
 800139a:	bfa8      	it	ge
 800139c:	2364      	movge	r3, #100	; 0x64
 800139e:	e000      	b.n	80013a2 <Set_Brightness+0x1a>
 80013a0:	2300      	movs	r3, #0
 80013a2:	607b      	str	r3, [r7, #4]

	//Tangent for linear scaling
	int brightness_45 = brightness*45/100;	// 0-45
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	4613      	mov	r3, r2
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	4413      	add	r3, r2
 80013ac:	011a      	lsls	r2, r3, #4
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	4a33      	ldr	r2, [pc, #204]	; (8001480 <Set_Brightness+0xf8>)
 80013b2:	fb82 1203 	smull	r1, r2, r2, r3
 80013b6:	1152      	asrs	r2, r2, #5
 80013b8:	17db      	asrs	r3, r3, #31
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	60fb      	str	r3, [r7, #12]
	float angle = 90-brightness_45;  	// in degree
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff fc87 	bl	8000cd8 <__aeabi_i2f>
 80013ca:	4603      	mov	r3, r0
 80013cc:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<Total_LEDs; i++){
 80013ce:	2300      	movs	r3, #0
 80013d0:	617b      	str	r3, [r7, #20]
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	2b1d      	cmp	r3, #29
 80013d6:	dc49      	bgt.n	800146c <Set_Brightness+0xe4>
		for (int j=0; j<3; j++){
 80013d8:	2300      	movs	r3, #0
 80013da:	613b      	str	r3, [r7, #16]
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	2b02      	cmp	r3, #2
 80013e0:	dc40      	bgt.n	8001464 <Set_Brightness+0xdc>
			LEDs_Data_Temp[i][j] = LEDs_Data[i][j] / tan(angle*M_PI / 180);
 80013e2:	4928      	ldr	r1, [pc, #160]	; (8001484 <Set_Brightness+0xfc>)
 80013e4:	697a      	ldr	r2, [r7, #20]
 80013e6:	4613      	mov	r3, r2
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	4413      	add	r3, r2
 80013ec:	18ca      	adds	r2, r1, r3
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	4413      	add	r3, r2
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff f869 	bl	80004cc <__aeabi_i2d>
 80013fa:	4604      	mov	r4, r0
 80013fc:	460d      	mov	r5, r1
 80013fe:	68b8      	ldr	r0, [r7, #8]
 8001400:	f7ff f876 	bl	80004f0 <__aeabi_f2d>
 8001404:	a31c      	add	r3, pc, #112	; (adr r3, 8001478 <Set_Brightness+0xf0>)
 8001406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140a:	f7ff f8c9 	bl	80005a0 <__aeabi_dmul>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4610      	mov	r0, r2
 8001414:	4619      	mov	r1, r3
 8001416:	f04f 0200 	mov.w	r2, #0
 800141a:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <Set_Brightness+0x100>)
 800141c:	f7ff f9ea 	bl	80007f4 <__aeabi_ddiv>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4610      	mov	r0, r2
 8001426:	4619      	mov	r1, r3
 8001428:	f003 fba8 	bl	8004b7c <tan>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	4620      	mov	r0, r4
 8001432:	4629      	mov	r1, r5
 8001434:	f7ff f9de 	bl	80007f4 <__aeabi_ddiv>
 8001438:	4602      	mov	r2, r0
 800143a:	460b      	mov	r3, r1
 800143c:	4610      	mov	r0, r2
 800143e:	4619      	mov	r1, r3
 8001440:	f7ff fb70 	bl	8000b24 <__aeabi_d2uiz>
 8001444:	4603      	mov	r3, r0
 8001446:	b2d8      	uxtb	r0, r3
 8001448:	4910      	ldr	r1, [pc, #64]	; (800148c <Set_Brightness+0x104>)
 800144a:	697a      	ldr	r2, [r7, #20]
 800144c:	4613      	mov	r3, r2
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	4413      	add	r3, r2
 8001452:	18ca      	adds	r2, r1, r3
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4413      	add	r3, r2
 8001458:	4602      	mov	r2, r0
 800145a:	701a      	strb	r2, [r3, #0]
		for (int j=0; j<3; j++){
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	3301      	adds	r3, #1
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	e7bb      	b.n	80013dc <Set_Brightness+0x54>
	for (int i=0; i<Total_LEDs; i++){
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	3301      	adds	r3, #1
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	e7b2      	b.n	80013d2 <Set_Brightness+0x4a>
		}
	}

}
 800146c:	bf00      	nop
 800146e:	3718      	adds	r7, #24
 8001470:	46bd      	mov	sp, r7
 8001472:	bdb0      	pop	{r4, r5, r7, pc}
 8001474:	f3af 8000 	nop.w
 8001478:	54442d18 	.word	0x54442d18
 800147c:	400921fb 	.word	0x400921fb
 8001480:	51eb851f 	.word	0x51eb851f
 8001484:	200000fc 	.word	0x200000fc
 8001488:	40668000 	.word	0x40668000
 800148c:	20000158 	.word	0x20000158

08001490 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8001498:	2100      	movs	r1, #0
 800149a:	4805      	ldr	r0, [pc, #20]	; (80014b0 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 800149c:	f002 fbca 	bl	8003c34 <HAL_TIM_PWM_Stop_DMA>
	dataSent_Finish = 1;
 80014a0:	4b04      	ldr	r3, [pc, #16]	; (80014b4 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	601a      	str	r2, [r3, #0]
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20000028 	.word	0x20000028
 80014b4:	200001b4 	.word	0x200001b4

080014b8 <WS2812B_LED_Data_Send>:

void WS2812B_LED_Data_Send()
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	f5ad 6dc2 	sub.w	sp, sp, #1552	; 0x610
 80014be:	af00      	add	r7, sp, #0
    uint32_t indx = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	f8c7 360c 	str.w	r3, [r7, #1548]	; 0x60c
    uint32_t colorData;			//use 32 bits as need transmit 24 bits RGB.
    uint16_t pwmData[24*Total_LEDs + 45];

    for (int i = 0; i < Total_LEDs ; i++){
 80014c6:	2300      	movs	r3, #0
 80014c8:	f8c7 3608 	str.w	r3, [r7, #1544]	; 0x608
 80014cc:	f8d7 3608 	ldr.w	r3, [r7, #1544]	; 0x608
 80014d0:	2b1d      	cmp	r3, #29
 80014d2:	dc4b      	bgt.n	800156c <WS2812B_LED_Data_Send+0xb4>
    	//24 bit, G7 G6 G5 G4 G3 G2 G1 G0 R7 R6 R5 R4 R3 R2 R1 R0 B7 B6 B5 B4 B3 B2 B1 B0
        colorData = (LEDs_Data_Temp[i][0] << 16) |
 80014d4:	493c      	ldr	r1, [pc, #240]	; (80015c8 <WS2812B_LED_Data_Send+0x110>)
 80014d6:	f8d7 2608 	ldr.w	r2, [r7, #1544]	; 0x608
 80014da:	4613      	mov	r3, r2
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	4413      	add	r3, r2
 80014e0:	440b      	add	r3, r1
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	0419      	lsls	r1, r3, #16
        				(LEDs_Data_Temp[i][1] << 8) |
 80014e6:	4838      	ldr	r0, [pc, #224]	; (80015c8 <WS2812B_LED_Data_Send+0x110>)
 80014e8:	f8d7 2608 	ldr.w	r2, [r7, #1544]	; 0x608
 80014ec:	4613      	mov	r3, r2
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4413      	add	r3, r2
 80014f2:	4403      	add	r3, r0
 80014f4:	3301      	adds	r3, #1
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	021b      	lsls	r3, r3, #8
        colorData = (LEDs_Data_Temp[i][0] << 16) |
 80014fa:	4319      	orrs	r1, r3
									LEDs_Data_Temp[i][2];
 80014fc:	4832      	ldr	r0, [pc, #200]	; (80015c8 <WS2812B_LED_Data_Send+0x110>)
 80014fe:	f8d7 2608 	ldr.w	r2, [r7, #1544]	; 0x608
 8001502:	4613      	mov	r3, r2
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	4413      	add	r3, r2
 8001508:	4403      	add	r3, r0
 800150a:	3302      	adds	r3, #2
 800150c:	781b      	ldrb	r3, [r3, #0]
        				(LEDs_Data_Temp[i][1] << 8) |
 800150e:	430b      	orrs	r3, r1
        colorData = (LEDs_Data_Temp[i][0] << 16) |
 8001510:	f8c7 35fc 	str.w	r3, [r7, #1532]	; 0x5fc

    	//High bit is sent first, follow data sheet
        for (int j = 23; j >= 0; j--)
 8001514:	2317      	movs	r3, #23
 8001516:	f8c7 3604 	str.w	r3, [r7, #1540]	; 0x604
 800151a:	f8d7 3604 	ldr.w	r3, [r7, #1540]	; 0x604
 800151e:	2b00      	cmp	r3, #0
 8001520:	db1e      	blt.n	8001560 <WS2812B_LED_Data_Send+0xa8>
            pwmData[indx++] = (colorData & (1 << j)) ? 60 : 30;	// 1s: ~64% of 90, 0s: ~32% of 90
 8001522:	2201      	movs	r2, #1
 8001524:	f8d7 3604 	ldr.w	r3, [r7, #1540]	; 0x604
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	461a      	mov	r2, r3
 800152e:	f8d7 35fc 	ldr.w	r3, [r7, #1532]	; 0x5fc
 8001532:	4013      	ands	r3, r2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <WS2812B_LED_Data_Send+0x84>
 8001538:	213c      	movs	r1, #60	; 0x3c
 800153a:	e000      	b.n	800153e <WS2812B_LED_Data_Send+0x86>
 800153c:	211e      	movs	r1, #30
 800153e:	f8d7 360c 	ldr.w	r3, [r7, #1548]	; 0x60c
 8001542:	1c5a      	adds	r2, r3, #1
 8001544:	f8c7 260c 	str.w	r2, [r7, #1548]	; 0x60c
 8001548:	f507 62c2 	add.w	r2, r7, #1552	; 0x610
 800154c:	f5a2 62c2 	sub.w	r2, r2, #1552	; 0x610
 8001550:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int j = 23; j >= 0; j--)
 8001554:	f8d7 3604 	ldr.w	r3, [r7, #1540]	; 0x604
 8001558:	3b01      	subs	r3, #1
 800155a:	f8c7 3604 	str.w	r3, [r7, #1540]	; 0x604
 800155e:	e7dc      	b.n	800151a <WS2812B_LED_Data_Send+0x62>
    for (int i = 0; i < Total_LEDs ; i++){
 8001560:	f8d7 3608 	ldr.w	r3, [r7, #1544]	; 0x608
 8001564:	3301      	adds	r3, #1
 8001566:	f8c7 3608 	str.w	r3, [r7, #1544]	; 0x608
 800156a:	e7af      	b.n	80014cc <WS2812B_LED_Data_Send+0x14>
    }
    //Reset code which is above 50 us of 0s, period of clock is 1.25us
    for (int i = 0; i < 45; i++)
 800156c:	2300      	movs	r3, #0
 800156e:	f8c7 3600 	str.w	r3, [r7, #1536]	; 0x600
 8001572:	f8d7 3600 	ldr.w	r3, [r7, #1536]	; 0x600
 8001576:	2b2c      	cmp	r3, #44	; 0x2c
 8001578:	dc11      	bgt.n	800159e <WS2812B_LED_Data_Send+0xe6>
    	pwmData[indx++] = 0;
 800157a:	f8d7 360c 	ldr.w	r3, [r7, #1548]	; 0x60c
 800157e:	1c5a      	adds	r2, r3, #1
 8001580:	f8c7 260c 	str.w	r2, [r7, #1548]	; 0x60c
 8001584:	f507 62c2 	add.w	r2, r7, #1552	; 0x610
 8001588:	f5a2 62c2 	sub.w	r2, r2, #1552	; 0x610
 800158c:	2100      	movs	r1, #0
 800158e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 45; i++)
 8001592:	f8d7 3600 	ldr.w	r3, [r7, #1536]	; 0x600
 8001596:	3301      	adds	r3, #1
 8001598:	f8c7 3600 	str.w	r3, [r7, #1536]	; 0x600
 800159c:	e7e9      	b.n	8001572 <WS2812B_LED_Data_Send+0xba>

    HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
 800159e:	f8d7 360c 	ldr.w	r3, [r7, #1548]	; 0x60c
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	463a      	mov	r2, r7
 80015a6:	2100      	movs	r1, #0
 80015a8:	4808      	ldr	r0, [pc, #32]	; (80015cc <WS2812B_LED_Data_Send+0x114>)
 80015aa:	f002 f991 	bl	80038d0 <HAL_TIM_PWM_Start_DMA>

    while (!dataSent_Finish){
 80015ae:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <WS2812B_LED_Data_Send+0x118>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d100      	bne.n	80015b8 <WS2812B_LED_Data_Send+0x100>
 80015b6:	e7fa      	b.n	80015ae <WS2812B_LED_Data_Send+0xf6>
    	// Wait for data to be sent
    }
    // Reset the flag
    dataSent_Finish = 0;
 80015b8:	4b05      	ldr	r3, [pc, #20]	; (80015d0 <WS2812B_LED_Data_Send+0x118>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
}
 80015be:	bf00      	nop
 80015c0:	f507 67c2 	add.w	r7, r7, #1552	; 0x610
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20000158 	.word	0x20000158
 80015cc:	20000028 	.word	0x20000028
 80015d0:	200001b4 	.word	0x200001b4

080015d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b088      	sub	sp, #32
 80015d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015da:	f000 fcf3 	bl	8001fc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015de:	f000 f8bd 	bl	800175c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015e2:	f000 f9e7 	bl	80019b4 <MX_GPIO_Init>
  MX_DMA_Init();
 80015e6:	f000 f9c7 	bl	8001978 <MX_DMA_Init>
  MX_FSMC_Init();
 80015ea:	f000 fa99 	bl	8001b20 <MX_FSMC_Init>
  MX_TIM1_Init();
 80015ee:	f000 f905 	bl	80017fc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  LCD_INIT();
 80015f2:	f7ff fc07 	bl	8000e04 <LCD_INIT>

  DEBUG_DELAY();
  LCD_Write_Cmd(0x36);
 80015f6:	2036      	movs	r0, #54	; 0x36
 80015f8:	f7ff fc50 	bl	8000e9c <LCD_Write_Cmd>
  LCD_Write_Cmd(0xC8);
 80015fc:	20c8      	movs	r0, #200	; 0xc8
 80015fe:	f7ff fc4d 	bl	8000e9c <LCD_Write_Cmd>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  const char* Name = "Gupta";
 8001602:	4b4e      	ldr	r3, [pc, #312]	; (800173c <main+0x168>)
 8001604:	617b      	str	r3, [r7, #20]
	  LCD_DrawString(100,100,Name);
 8001606:	697a      	ldr	r2, [r7, #20]
 8001608:	2164      	movs	r1, #100	; 0x64
 800160a:	2064      	movs	r0, #100	; 0x64
 800160c:	f7ff fe5e 	bl	80012cc <LCD_DrawString>

	  //infoDisplay.changeStatus(WaterGun::STATUS::OFF_STATE);	//test
	  WaterGun::STATUS curStatus = infoDisplay.getStatus();
 8001610:	484b      	ldr	r0, [pc, #300]	; (8001740 <main+0x16c>)
 8001612:	f7ff fbce 	bl	8000db2 <_ZN8WaterGun18currentInfoDisplay9getStatusEv>
 8001616:	6138      	str	r0, [r7, #16]
	  if (curStatus == WaterGun::STATUS::OFF_STATE){
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d123      	bne.n	8001666 <main+0x92>
		  for (int i=0; i<30+4; i++)
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	2b21      	cmp	r3, #33	; 0x21
 8001626:	dc45      	bgt.n	80016b4 <main+0xe0>
		  	  {
		  		  if (i<30)
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	2b1d      	cmp	r3, #29
 800162c:	dc05      	bgt.n	800163a <main+0x66>
		  			  Set_LED(i, 200, 200, 0);
 800162e:	2300      	movs	r3, #0
 8001630:	22c8      	movs	r2, #200	; 0xc8
 8001632:	21c8      	movs	r1, #200	; 0xc8
 8001634:	69f8      	ldr	r0, [r7, #28]
 8001636:	f7ff fe79 	bl	800132c <Set_LED>
		  		  if ( (i-4) >= 0 )
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	2b03      	cmp	r3, #3
 800163e:	dd06      	ble.n	800164e <main+0x7a>
		  			  Set_LED(i-4, 0, 0, 0);
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	1f18      	subs	r0, r3, #4
 8001644:	2300      	movs	r3, #0
 8001646:	2200      	movs	r2, #0
 8001648:	2100      	movs	r1, #0
 800164a:	f7ff fe6f 	bl	800132c <Set_LED>
		  		  Set_Brightness(50);
 800164e:	2032      	movs	r0, #50	; 0x32
 8001650:	f7ff fe9a 	bl	8001388 <Set_Brightness>
		  		  WS2812B_LED_Data_Send();
 8001654:	f7ff ff30 	bl	80014b8 <WS2812B_LED_Data_Send>
		  		  HAL_Delay (50);
 8001658:	2032      	movs	r0, #50	; 0x32
 800165a:	f000 fd15 	bl	8002088 <HAL_Delay>
		  for (int i=0; i<30+4; i++)
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	3301      	adds	r3, #1
 8001662:	61fb      	str	r3, [r7, #28]
 8001664:	e7dd      	b.n	8001622 <main+0x4e>
		  	  }
	  }
	  else if (curStatus == WaterGun::STATUS::RELOAD_STATE){
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	2b01      	cmp	r3, #1
 800166a:	d123      	bne.n	80016b4 <main+0xe0>
		  for (int i=0; i<30+4; i++)
 800166c:	2300      	movs	r3, #0
 800166e:	61bb      	str	r3, [r7, #24]
 8001670:	69bb      	ldr	r3, [r7, #24]
 8001672:	2b21      	cmp	r3, #33	; 0x21
 8001674:	dc1e      	bgt.n	80016b4 <main+0xe0>
		  	  {
		  		  if (i<30)
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	2b1d      	cmp	r3, #29
 800167a:	dc05      	bgt.n	8001688 <main+0xb4>
		  			  Set_LED(i, 0, 200, 0);
 800167c:	2300      	movs	r3, #0
 800167e:	22c8      	movs	r2, #200	; 0xc8
 8001680:	2100      	movs	r1, #0
 8001682:	69b8      	ldr	r0, [r7, #24]
 8001684:	f7ff fe52 	bl	800132c <Set_LED>
		  		  if ( (i-4) >= 0 )
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	2b03      	cmp	r3, #3
 800168c:	dd06      	ble.n	800169c <main+0xc8>
		  			  Set_LED(i-4, 0, 0, 0);
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	1f18      	subs	r0, r3, #4
 8001692:	2300      	movs	r3, #0
 8001694:	2200      	movs	r2, #0
 8001696:	2100      	movs	r1, #0
 8001698:	f7ff fe48 	bl	800132c <Set_LED>
		  		  Set_Brightness(50);
 800169c:	2032      	movs	r0, #50	; 0x32
 800169e:	f7ff fe73 	bl	8001388 <Set_Brightness>
		  		  WS2812B_LED_Data_Send();
 80016a2:	f7ff ff09 	bl	80014b8 <WS2812B_LED_Data_Send>
		  		  HAL_Delay (50);
 80016a6:	2032      	movs	r0, #50	; 0x32
 80016a8:	f000 fcee 	bl	8002088 <HAL_Delay>
		  for (int i=0; i<30+4; i++)
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	3301      	adds	r3, #1
 80016b0:	61bb      	str	r3, [r7, #24]
 80016b2:	e7dd      	b.n	8001670 <main+0x9c>
		  /*Add here*/
	  }
	  else{	//CONTINIOUS_SHOOT_STATE
		  /*Add here*/
	  }
	  GPIO_PinState pinUpperBottle = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10);
 80016b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016b8:	4822      	ldr	r0, [pc, #136]	; (8001744 <main+0x170>)
 80016ba:	f001 fbf3 	bl	8002ea4 <HAL_GPIO_ReadPin>
 80016be:	4603      	mov	r3, r0
 80016c0:	73fb      	strb	r3, [r7, #15]
	  GPIO_PinState pinLowerBottle = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11);
 80016c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016c6:	481f      	ldr	r0, [pc, #124]	; (8001744 <main+0x170>)
 80016c8:	f001 fbec 	bl	8002ea4 <HAL_GPIO_ReadPin>
 80016cc:	4603      	mov	r3, r0
 80016ce:	73bb      	strb	r3, [r7, #14]
	  LCD_DrawString(50,200,"                ");
 80016d0:	4a1d      	ldr	r2, [pc, #116]	; (8001748 <main+0x174>)
 80016d2:	21c8      	movs	r1, #200	; 0xc8
 80016d4:	2032      	movs	r0, #50	; 0x32
 80016d6:	f7ff fdf9 	bl	80012cc <LCD_DrawString>
	  if (pinUpperBottle == GPIO_PIN_RESET && pinLowerBottle == GPIO_PIN_RESET){
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d108      	bne.n	80016f2 <main+0x11e>
 80016e0:	7bbb      	ldrb	r3, [r7, #14]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d105      	bne.n	80016f2 <main+0x11e>
		  LCD_DrawString(50,200,"Water Full");
 80016e6:	4a19      	ldr	r2, [pc, #100]	; (800174c <main+0x178>)
 80016e8:	21c8      	movs	r1, #200	; 0xc8
 80016ea:	2032      	movs	r0, #50	; 0x32
 80016ec:	f7ff fdee 	bl	80012cc <LCD_DrawString>
 80016f0:	e01c      	b.n	800172c <main+0x158>
	  }
	  else if(pinUpperBottle == GPIO_PIN_SET && pinLowerBottle == GPIO_PIN_RESET){
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d108      	bne.n	800170a <main+0x136>
 80016f8:	7bbb      	ldrb	r3, [r7, #14]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d105      	bne.n	800170a <main+0x136>
		  LCD_DrawString(50,200,"Have some water");
 80016fe:	4a14      	ldr	r2, [pc, #80]	; (8001750 <main+0x17c>)
 8001700:	21c8      	movs	r1, #200	; 0xc8
 8001702:	2032      	movs	r0, #50	; 0x32
 8001704:	f7ff fde2 	bl	80012cc <LCD_DrawString>
 8001708:	e010      	b.n	800172c <main+0x158>
	  }
	  else if(pinUpperBottle == GPIO_PIN_SET && pinLowerBottle == GPIO_PIN_SET){
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d108      	bne.n	8001722 <main+0x14e>
 8001710:	7bbb      	ldrb	r3, [r7, #14]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d105      	bne.n	8001722 <main+0x14e>
		  LCD_DrawString(50,200,"Not enough water");
 8001716:	4a0f      	ldr	r2, [pc, #60]	; (8001754 <main+0x180>)
 8001718:	21c8      	movs	r1, #200	; 0xc8
 800171a:	2032      	movs	r0, #50	; 0x32
 800171c:	f7ff fdd6 	bl	80012cc <LCD_DrawString>
 8001720:	e004      	b.n	800172c <main+0x158>
	  }
	  else
		  LCD_DrawString(50,200,"Impossible");
 8001722:	4a0d      	ldr	r2, [pc, #52]	; (8001758 <main+0x184>)
 8001724:	21c8      	movs	r1, #200	; 0xc8
 8001726:	2032      	movs	r0, #50	; 0x32
 8001728:	f7ff fdd0 	bl	80012cc <LCD_DrawString>
	  reloadingProcess::Reload testobj(500);
 800172c:	463b      	mov	r3, r7
 800172e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001732:	4618      	mov	r0, r3
 8001734:	f000 fa63 	bl	8001bfe <_ZN16reloadingProcess6ReloadC1Ej>

//	  LCD_DrawEllipse(120,160,75,25,BLACK);
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8001738:	e763      	b.n	8001602 <main+0x2e>
 800173a:	bf00      	nop
 800173c:	08005cb8 	.word	0x08005cb8
 8001740:	200001bc 	.word	0x200001bc
 8001744:	40011000 	.word	0x40011000
 8001748:	08005cc0 	.word	0x08005cc0
 800174c:	08005cd4 	.word	0x08005cd4
 8001750:	08005ce0 	.word	0x08005ce0
 8001754:	08005cf0 	.word	0x08005cf0
 8001758:	08005d04 	.word	0x08005d04

0800175c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b090      	sub	sp, #64	; 0x40
 8001760:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001762:	f107 0318 	add.w	r3, r7, #24
 8001766:	2228      	movs	r2, #40	; 0x28
 8001768:	2100      	movs	r1, #0
 800176a:	4618      	mov	r0, r3
 800176c:	f004 fa8e 	bl	8005c8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001770:	1d3b      	adds	r3, r7, #4
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
 800177a:	60da      	str	r2, [r3, #12]
 800177c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800177e:	2301      	movs	r3, #1
 8001780:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001782:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001786:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001788:	2300      	movs	r3, #0
 800178a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800178c:	2301      	movs	r3, #1
 800178e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001790:	2302      	movs	r3, #2
 8001792:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001794:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001798:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800179a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800179e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a0:	f107 0318 	add.w	r3, r7, #24
 80017a4:	4618      	mov	r0, r3
 80017a6:	f001 fbb7 	bl	8002f18 <HAL_RCC_OscConfig>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	bf14      	ite	ne
 80017b0:	2301      	movne	r3, #1
 80017b2:	2300      	moveq	r3, #0
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <SystemClock_Config+0x62>
  {
    Error_Handler();
 80017ba:	f000 fa1b 	bl	8001bf4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017be:	230f      	movs	r3, #15
 80017c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017c2:	2302      	movs	r3, #2
 80017c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c6:	2300      	movs	r3, #0
 80017c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017d0:	2300      	movs	r3, #0
 80017d2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017d4:	1d3b      	adds	r3, r7, #4
 80017d6:	2102      	movs	r1, #2
 80017d8:	4618      	mov	r0, r3
 80017da:	f001 fe1f 	bl	800341c <HAL_RCC_ClockConfig>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	bf14      	ite	ne
 80017e4:	2301      	movne	r3, #1
 80017e6:	2300      	moveq	r3, #0
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80017ee:	f000 fa01 	bl	8001bf4 <Error_Handler>
  }
}
 80017f2:	bf00      	nop
 80017f4:	3740      	adds	r7, #64	; 0x40
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b096      	sub	sp, #88	; 0x58
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001802:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001810:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800181a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	60da      	str	r2, [r3, #12]
 8001828:	611a      	str	r2, [r3, #16]
 800182a:	615a      	str	r2, [r3, #20]
 800182c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800182e:	1d3b      	adds	r3, r7, #4
 8001830:	2220      	movs	r2, #32
 8001832:	2100      	movs	r1, #0
 8001834:	4618      	mov	r0, r3
 8001836:	f004 fa29 	bl	8005c8c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800183a:	4b4d      	ldr	r3, [pc, #308]	; (8001970 <MX_TIM1_Init+0x174>)
 800183c:	4a4d      	ldr	r2, [pc, #308]	; (8001974 <MX_TIM1_Init+0x178>)
 800183e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001840:	4b4b      	ldr	r3, [pc, #300]	; (8001970 <MX_TIM1_Init+0x174>)
 8001842:	2200      	movs	r2, #0
 8001844:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001846:	4b4a      	ldr	r3, [pc, #296]	; (8001970 <MX_TIM1_Init+0x174>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 89;
 800184c:	4b48      	ldr	r3, [pc, #288]	; (8001970 <MX_TIM1_Init+0x174>)
 800184e:	2259      	movs	r2, #89	; 0x59
 8001850:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001852:	4b47      	ldr	r3, [pc, #284]	; (8001970 <MX_TIM1_Init+0x174>)
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001858:	4b45      	ldr	r3, [pc, #276]	; (8001970 <MX_TIM1_Init+0x174>)
 800185a:	2200      	movs	r2, #0
 800185c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800185e:	4b44      	ldr	r3, [pc, #272]	; (8001970 <MX_TIM1_Init+0x174>)
 8001860:	2200      	movs	r2, #0
 8001862:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001864:	4842      	ldr	r0, [pc, #264]	; (8001970 <MX_TIM1_Init+0x174>)
 8001866:	f001 ff8c 	bl	8003782 <HAL_TIM_Base_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	bf14      	ite	ne
 8001870:	2301      	movne	r3, #1
 8001872:	2300      	moveq	r3, #0
 8001874:	b2db      	uxtb	r3, r3
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800187a:	f000 f9bb 	bl	8001bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800187e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001882:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001884:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001888:	4619      	mov	r1, r3
 800188a:	4839      	ldr	r0, [pc, #228]	; (8001970 <MX_TIM1_Init+0x174>)
 800188c:	f002 fb5a 	bl	8003f44 <HAL_TIM_ConfigClockSource>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	bf14      	ite	ne
 8001896:	2301      	movne	r3, #1
 8001898:	2300      	moveq	r3, #0
 800189a:	b2db      	uxtb	r3, r3
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80018a0:	f000 f9a8 	bl	8001bf4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018a4:	4832      	ldr	r0, [pc, #200]	; (8001970 <MX_TIM1_Init+0x174>)
 80018a6:	f001 ffbb 	bl	8003820 <HAL_TIM_PWM_Init>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	bf14      	ite	ne
 80018b0:	2301      	movne	r3, #1
 80018b2:	2300      	moveq	r3, #0
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80018ba:	f000 f99b 	bl	8001bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018be:	2300      	movs	r3, #0
 80018c0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018c2:	2300      	movs	r3, #0
 80018c4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018ca:	4619      	mov	r1, r3
 80018cc:	4828      	ldr	r0, [pc, #160]	; (8001970 <MX_TIM1_Init+0x174>)
 80018ce:	f002 ffc1 	bl	8004854 <HAL_TIMEx_MasterConfigSynchronization>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	bf14      	ite	ne
 80018d8:	2301      	movne	r3, #1
 80018da:	2300      	moveq	r3, #0
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM1_Init+0xea>
  {
    Error_Handler();
 80018e2:	f000 f987 	bl	8001bf4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018e6:	2360      	movs	r3, #96	; 0x60
 80018e8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018ee:	2300      	movs	r3, #0
 80018f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018f2:	2300      	movs	r3, #0
 80018f4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018f6:	2300      	movs	r3, #0
 80018f8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018fa:	2300      	movs	r3, #0
 80018fc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018fe:	2300      	movs	r3, #0
 8001900:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001902:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001906:	2200      	movs	r2, #0
 8001908:	4619      	mov	r1, r3
 800190a:	4819      	ldr	r0, [pc, #100]	; (8001970 <MX_TIM1_Init+0x174>)
 800190c:	f002 fa5c 	bl	8003dc8 <HAL_TIM_PWM_ConfigChannel>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	bf14      	ite	ne
 8001916:	2301      	movne	r3, #1
 8001918:	2300      	moveq	r3, #0
 800191a:	b2db      	uxtb	r3, r3
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001920:	f000 f968 	bl	8001bf4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001924:	2300      	movs	r3, #0
 8001926:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001928:	2300      	movs	r3, #0
 800192a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001930:	2300      	movs	r3, #0
 8001932:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001938:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800193c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800193e:	2300      	movs	r3, #0
 8001940:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001942:	1d3b      	adds	r3, r7, #4
 8001944:	4619      	mov	r1, r3
 8001946:	480a      	ldr	r0, [pc, #40]	; (8001970 <MX_TIM1_Init+0x174>)
 8001948:	f002 fff0 	bl	800492c <HAL_TIMEx_ConfigBreakDeadTime>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	bf14      	ite	ne
 8001952:	2301      	movne	r3, #1
 8001954:	2300      	moveq	r3, #0
 8001956:	b2db      	uxtb	r3, r3
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 800195c:	f000 f94a 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001960:	4803      	ldr	r0, [pc, #12]	; (8001970 <MX_TIM1_Init+0x174>)
 8001962:	f000 f9dd 	bl	8001d20 <HAL_TIM_MspPostInit>

}
 8001966:	bf00      	nop
 8001968:	3758      	adds	r7, #88	; 0x58
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	20000028 	.word	0x20000028
 8001974:	40012c00 	.word	0x40012c00

08001978 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800197e:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <MX_DMA_Init+0x38>)
 8001980:	695b      	ldr	r3, [r3, #20]
 8001982:	4a0b      	ldr	r2, [pc, #44]	; (80019b0 <MX_DMA_Init+0x38>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6153      	str	r3, [r2, #20]
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <MX_DMA_Init+0x38>)
 800198c:	695b      	ldr	r3, [r3, #20]
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001996:	2200      	movs	r2, #0
 8001998:	2100      	movs	r1, #0
 800199a:	200c      	movs	r0, #12
 800199c:	f000 fc6f 	bl	800227e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80019a0:	200c      	movs	r0, #12
 80019a2:	f000 fc88 	bl	80022b6 <HAL_NVIC_EnableIRQ>

}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40021000 	.word	0x40021000

080019b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08a      	sub	sp, #40	; 0x28
 80019b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ba:	f107 0318 	add.w	r3, r7, #24
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c8:	4b4f      	ldr	r3, [pc, #316]	; (8001b08 <MX_GPIO_Init+0x154>)
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	4a4e      	ldr	r2, [pc, #312]	; (8001b08 <MX_GPIO_Init+0x154>)
 80019ce:	f043 0310 	orr.w	r3, r3, #16
 80019d2:	6193      	str	r3, [r2, #24]
 80019d4:	4b4c      	ldr	r3, [pc, #304]	; (8001b08 <MX_GPIO_Init+0x154>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	f003 0310 	and.w	r3, r3, #16
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019e0:	4b49      	ldr	r3, [pc, #292]	; (8001b08 <MX_GPIO_Init+0x154>)
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	4a48      	ldr	r2, [pc, #288]	; (8001b08 <MX_GPIO_Init+0x154>)
 80019e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019ea:	6193      	str	r3, [r2, #24]
 80019ec:	4b46      	ldr	r3, [pc, #280]	; (8001b08 <MX_GPIO_Init+0x154>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019f8:	4b43      	ldr	r3, [pc, #268]	; (8001b08 <MX_GPIO_Init+0x154>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	4a42      	ldr	r2, [pc, #264]	; (8001b08 <MX_GPIO_Init+0x154>)
 80019fe:	f043 0320 	orr.w	r3, r3, #32
 8001a02:	6193      	str	r3, [r2, #24]
 8001a04:	4b40      	ldr	r3, [pc, #256]	; (8001b08 <MX_GPIO_Init+0x154>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	f003 0320 	and.w	r3, r3, #32
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a10:	4b3d      	ldr	r3, [pc, #244]	; (8001b08 <MX_GPIO_Init+0x154>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	4a3c      	ldr	r2, [pc, #240]	; (8001b08 <MX_GPIO_Init+0x154>)
 8001a16:	f043 0304 	orr.w	r3, r3, #4
 8001a1a:	6193      	str	r3, [r2, #24]
 8001a1c:	4b3a      	ldr	r3, [pc, #232]	; (8001b08 <MX_GPIO_Init+0x154>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	f003 0304 	and.w	r3, r3, #4
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a28:	4b37      	ldr	r3, [pc, #220]	; (8001b08 <MX_GPIO_Init+0x154>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	4a36      	ldr	r2, [pc, #216]	; (8001b08 <MX_GPIO_Init+0x154>)
 8001a2e:	f043 0308 	orr.w	r3, r3, #8
 8001a32:	6193      	str	r3, [r2, #24]
 8001a34:	4b34      	ldr	r3, [pc, #208]	; (8001b08 <MX_GPIO_Init+0x154>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	f003 0308 	and.w	r3, r3, #8
 8001a3c:	607b      	str	r3, [r7, #4]
 8001a3e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8001a40:	2200      	movs	r2, #0
 8001a42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a46:	4831      	ldr	r0, [pc, #196]	; (8001b0c <MX_GPIO_Init+0x158>)
 8001a48:	f001 fa43 	bl	8002ed2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001a52:	482f      	ldr	r0, [pc, #188]	; (8001b10 <MX_GPIO_Init+0x15c>)
 8001a54:	f001 fa3d 	bl	8002ed2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	2102      	movs	r1, #2
 8001a5c:	482d      	ldr	r0, [pc, #180]	; (8001b14 <MX_GPIO_Init+0x160>)
 8001a5e:	f001 fa38 	bl	8002ed2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001a62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a70:	2303      	movs	r3, #3
 8001a72:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a74:	f107 0318 	add.w	r3, r7, #24
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4824      	ldr	r0, [pc, #144]	; (8001b0c <MX_GPIO_Init+0x158>)
 8001a7c:	f001 f87e 	bl	8002b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a86:	4b24      	ldr	r3, [pc, #144]	; (8001b18 <MX_GPIO_Init+0x164>)
 8001a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a8e:	f107 0318 	add.w	r3, r7, #24
 8001a92:	4619      	mov	r1, r3
 8001a94:	4821      	ldr	r0, [pc, #132]	; (8001b1c <MX_GPIO_Init+0x168>)
 8001a96:	f001 f871 	bl	8002b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001a9a:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8001a9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa8:	f107 0318 	add.w	r3, r7, #24
 8001aac:	4619      	mov	r1, r3
 8001aae:	481b      	ldr	r0, [pc, #108]	; (8001b1c <MX_GPIO_Init+0x168>)
 8001ab0:	f001 f864 	bl	8002b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ab4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ab8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aba:	2301      	movs	r3, #1
 8001abc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac6:	f107 0318 	add.w	r3, r7, #24
 8001aca:	4619      	mov	r1, r3
 8001acc:	4810      	ldr	r0, [pc, #64]	; (8001b10 <MX_GPIO_Init+0x15c>)
 8001ace:	f001 f855 	bl	8002b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ae2:	f107 0318 	add.w	r3, r7, #24
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	480a      	ldr	r0, [pc, #40]	; (8001b14 <MX_GPIO_Init+0x160>)
 8001aea:	f001 f847 	bl	8002b7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2100      	movs	r1, #0
 8001af2:	2017      	movs	r0, #23
 8001af4:	f000 fbc3 	bl	800227e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001af8:	2017      	movs	r0, #23
 8001afa:	f000 fbdc 	bl	80022b6 <HAL_NVIC_EnableIRQ>

}
 8001afe:	bf00      	nop
 8001b00:	3728      	adds	r7, #40	; 0x28
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40021000 	.word	0x40021000
 8001b0c:	40011400 	.word	0x40011400
 8001b10:	40010c00 	.word	0x40010c00
 8001b14:	40011800 	.word	0x40011800
 8001b18:	10110000 	.word	0x10110000
 8001b1c:	40011000 	.word	0x40011000

08001b20 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b088      	sub	sp, #32
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001b26:	1d3b      	adds	r3, r7, #4
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
 8001b34:	615a      	str	r2, [r3, #20]
 8001b36:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001b38:	4b2b      	ldr	r3, [pc, #172]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b3a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001b3e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001b40:	4b29      	ldr	r3, [pc, #164]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b42:	4a2a      	ldr	r2, [pc, #168]	; (8001bec <MX_FSMC_Init+0xcc>)
 8001b44:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001b46:	4b28      	ldr	r3, [pc, #160]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001b4c:	4b26      	ldr	r3, [pc, #152]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001b52:	4b25      	ldr	r3, [pc, #148]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b5a:	2210      	movs	r2, #16
 8001b5c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001b5e:	4b22      	ldr	r3, [pc, #136]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001b64:	4b20      	ldr	r3, [pc, #128]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001b6a:	4b1f      	ldr	r3, [pc, #124]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001b70:	4b1d      	ldr	r3, [pc, #116]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001b76:	4b1c      	ldr	r3, [pc, #112]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b78:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b7c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001b7e:	4b1a      	ldr	r3, [pc, #104]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001b84:	4b18      	ldr	r3, [pc, #96]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001b8a:	4b17      	ldr	r3, [pc, #92]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001b90:	4b15      	ldr	r3, [pc, #84]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8001b96:	230f      	movs	r3, #15
 8001b98:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001b9a:	230f      	movs	r3, #15
 8001b9c:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8001b9e:	23ff      	movs	r3, #255	; 0xff
 8001ba0:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8001ba2:	230f      	movs	r3, #15
 8001ba4:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001ba6:	2310      	movs	r3, #16
 8001ba8:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001baa:	2311      	movs	r3, #17
 8001bac:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001bb2:	1d3b      	adds	r3, r7, #4
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	480b      	ldr	r0, [pc, #44]	; (8001be8 <MX_FSMC_Init+0xc8>)
 8001bba:	f001 fd95 	bl	80036e8 <HAL_SRAM_Init>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	bf14      	ite	ne
 8001bc4:	2301      	movne	r3, #1
 8001bc6:	2300      	moveq	r3, #0
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_FSMC_Init+0xb2>
  {
    Error_Handler( );
 8001bce:	f000 f811 	bl	8001bf4 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001bd2:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <MX_FSMC_Init+0xd0>)
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	4a06      	ldr	r2, [pc, #24]	; (8001bf0 <MX_FSMC_Init+0xd0>)
 8001bd8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bdc:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001bde:	bf00      	nop
 8001be0:	3720      	adds	r7, #32
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200000b4 	.word	0x200000b4
 8001bec:	a0000104 	.word	0xa0000104
 8001bf0:	40010000 	.word	0x40010000

08001bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf8:	b672      	cpsid	i
}
 8001bfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bfc:	e7fe      	b.n	8001bfc <Error_Handler+0x8>

08001bfe <_ZN16reloadingProcess6ReloadC1Ej>:
#include "reload.hpp"

namespace reloadingProcess{

    Reload::Reload(const mililitres maxVol):maxVolume(maxVol){
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
 8001c06:	6039      	str	r1, [r7, #0]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	609a      	str	r2, [r3, #8]
        triggerState = false;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	701a      	strb	r2, [r3, #0]
        currentVolume = 0;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	605a      	str	r2, [r3, #4]
    }
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
	...

08001c28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c2e:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <HAL_MspInit+0x5c>)
 8001c30:	699b      	ldr	r3, [r3, #24]
 8001c32:	4a14      	ldr	r2, [pc, #80]	; (8001c84 <HAL_MspInit+0x5c>)
 8001c34:	f043 0301 	orr.w	r3, r3, #1
 8001c38:	6193      	str	r3, [r2, #24]
 8001c3a:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <HAL_MspInit+0x5c>)
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c46:	4b0f      	ldr	r3, [pc, #60]	; (8001c84 <HAL_MspInit+0x5c>)
 8001c48:	69db      	ldr	r3, [r3, #28]
 8001c4a:	4a0e      	ldr	r2, [pc, #56]	; (8001c84 <HAL_MspInit+0x5c>)
 8001c4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c50:	61d3      	str	r3, [r2, #28]
 8001c52:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <HAL_MspInit+0x5c>)
 8001c54:	69db      	ldr	r3, [r3, #28]
 8001c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c5a:	607b      	str	r3, [r7, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c5e:	4b0a      	ldr	r3, [pc, #40]	; (8001c88 <HAL_MspInit+0x60>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	4a04      	ldr	r2, [pc, #16]	; (8001c88 <HAL_MspInit+0x60>)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	40021000 	.word	0x40021000
 8001c88:	40010000 	.word	0x40010000

08001c8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a1d      	ldr	r2, [pc, #116]	; (8001d10 <HAL_TIM_Base_MspInit+0x84>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d133      	bne.n	8001d06 <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c9e:	4b1d      	ldr	r3, [pc, #116]	; (8001d14 <HAL_TIM_Base_MspInit+0x88>)
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	4a1c      	ldr	r2, [pc, #112]	; (8001d14 <HAL_TIM_Base_MspInit+0x88>)
 8001ca4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ca8:	6193      	str	r3, [r2, #24]
 8001caa:	4b1a      	ldr	r3, [pc, #104]	; (8001d14 <HAL_TIM_Base_MspInit+0x88>)
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8001cb6:	4b18      	ldr	r3, [pc, #96]	; (8001d18 <HAL_TIM_Base_MspInit+0x8c>)
 8001cb8:	4a18      	ldr	r2, [pc, #96]	; (8001d1c <HAL_TIM_Base_MspInit+0x90>)
 8001cba:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cbc:	4b16      	ldr	r3, [pc, #88]	; (8001d18 <HAL_TIM_Base_MspInit+0x8c>)
 8001cbe:	2210      	movs	r2, #16
 8001cc0:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cc2:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <HAL_TIM_Base_MspInit+0x8c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001cc8:	4b13      	ldr	r3, [pc, #76]	; (8001d18 <HAL_TIM_Base_MspInit+0x8c>)
 8001cca:	2280      	movs	r2, #128	; 0x80
 8001ccc:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cce:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <HAL_TIM_Base_MspInit+0x8c>)
 8001cd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cd4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001cd6:	4b10      	ldr	r3, [pc, #64]	; (8001d18 <HAL_TIM_Base_MspInit+0x8c>)
 8001cd8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cdc:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8001cde:	4b0e      	ldr	r3, [pc, #56]	; (8001d18 <HAL_TIM_Base_MspInit+0x8c>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001ce4:	4b0c      	ldr	r3, [pc, #48]	; (8001d18 <HAL_TIM_Base_MspInit+0x8c>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001cea:	480b      	ldr	r0, [pc, #44]	; (8001d18 <HAL_TIM_Base_MspInit+0x8c>)
 8001cec:	f000 fafe 	bl	80022ec <HAL_DMA_Init>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8001cf6:	f7ff ff7d 	bl	8001bf4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a06      	ldr	r2, [pc, #24]	; (8001d18 <HAL_TIM_Base_MspInit+0x8c>)
 8001cfe:	625a      	str	r2, [r3, #36]	; 0x24
 8001d00:	4a05      	ldr	r2, [pc, #20]	; (8001d18 <HAL_TIM_Base_MspInit+0x8c>)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40012c00 	.word	0x40012c00
 8001d14:	40021000 	.word	0x40021000
 8001d18:	20000070 	.word	0x20000070
 8001d1c:	4002001c 	.word	0x4002001c

08001d20 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d28:	f107 0310 	add.w	r3, r7, #16
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a10      	ldr	r2, [pc, #64]	; (8001d7c <HAL_TIM_MspPostInit+0x5c>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d118      	bne.n	8001d72 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d40:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <HAL_TIM_MspPostInit+0x60>)
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	4a0e      	ldr	r2, [pc, #56]	; (8001d80 <HAL_TIM_MspPostInit+0x60>)
 8001d46:	f043 0304 	orr.w	r3, r3, #4
 8001d4a:	6193      	str	r3, [r2, #24]
 8001d4c:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <HAL_TIM_MspPostInit+0x60>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	f003 0304 	and.w	r3, r3, #4
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d5c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d62:	2302      	movs	r3, #2
 8001d64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d66:	f107 0310 	add.w	r3, r7, #16
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4805      	ldr	r0, [pc, #20]	; (8001d84 <HAL_TIM_MspPostInit+0x64>)
 8001d6e:	f000 ff05 	bl	8002b7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d72:	bf00      	nop
 8001d74:	3720      	adds	r7, #32
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40012c00 	.word	0x40012c00
 8001d80:	40021000 	.word	0x40021000
 8001d84:	40010800 	.word	0x40010800

08001d88 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001d8e:	f107 0308 	add.w	r3, r7, #8
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	605a      	str	r2, [r3, #4]
 8001d98:	609a      	str	r2, [r3, #8]
 8001d9a:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8001d9c:	4b18      	ldr	r3, [pc, #96]	; (8001e00 <HAL_FSMC_MspInit+0x78>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d129      	bne.n	8001df8 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8001da4:	4b16      	ldr	r3, [pc, #88]	; (8001e00 <HAL_FSMC_MspInit+0x78>)
 8001da6:	2201      	movs	r2, #1
 8001da8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001daa:	4b16      	ldr	r3, [pc, #88]	; (8001e04 <HAL_FSMC_MspInit+0x7c>)
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	4a15      	ldr	r2, [pc, #84]	; (8001e04 <HAL_FSMC_MspInit+0x7c>)
 8001db0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001db4:	6153      	str	r3, [r2, #20]
 8001db6:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <HAL_FSMC_MspInit+0x7c>)
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dbe:	607b      	str	r3, [r7, #4]
 8001dc0:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001dc2:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001dc6:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dd0:	f107 0308 	add.w	r3, r7, #8
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	480c      	ldr	r0, [pc, #48]	; (8001e08 <HAL_FSMC_MspInit+0x80>)
 8001dd8:	f000 fed0 	bl	8002b7c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001ddc:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8001de0:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de2:	2302      	movs	r3, #2
 8001de4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001de6:	2303      	movs	r3, #3
 8001de8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dea:	f107 0308 	add.w	r3, r7, #8
 8001dee:	4619      	mov	r1, r3
 8001df0:	4806      	ldr	r0, [pc, #24]	; (8001e0c <HAL_FSMC_MspInit+0x84>)
 8001df2:	f000 fec3 	bl	8002b7c <HAL_GPIO_Init>
 8001df6:	e000      	b.n	8001dfa <HAL_FSMC_MspInit+0x72>
    return;
 8001df8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	200001b8 	.word	0x200001b8
 8001e04:	40021000 	.word	0x40021000
 8001e08:	40011800 	.word	0x40011800
 8001e0c:	40011400 	.word	0x40011400

08001e10 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001e18:	f7ff ffb6 	bl	8001d88 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001e1c:	bf00      	nop
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e28:	e7fe      	b.n	8001e28 <NMI_Handler+0x4>

08001e2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e2e:	e7fe      	b.n	8001e2e <HardFault_Handler+0x4>

08001e30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e34:	e7fe      	b.n	8001e34 <MemManage_Handler+0x4>

08001e36 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e36:	b480      	push	{r7}
 8001e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e3a:	e7fe      	b.n	8001e3a <BusFault_Handler+0x4>

08001e3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e40:	e7fe      	b.n	8001e40 <UsageFault_Handler+0x4>

08001e42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e46:	bf00      	nop
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bc80      	pop	{r7}
 8001e4c:	4770      	bx	lr

08001e4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e52:	bf00      	nop
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr

08001e5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bc80      	pop	{r7}
 8001e64:	4770      	bx	lr

08001e66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e6a:	f000 f8f1 	bl	8002050 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
	...

08001e74 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001e78:	4802      	ldr	r0, [pc, #8]	; (8001e84 <DMA1_Channel2_IRQHandler+0x10>)
 8001e7a:	f000 fc15 	bl	80026a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000070 	.word	0x20000070

08001e88 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET)
 8001e8e:	4b22      	ldr	r3, [pc, #136]	; (8001f18 <EXTI9_5_IRQHandler+0x90>)
 8001e90:	695b      	ldr	r3, [r3, #20]
 8001e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	bf14      	ite	ne
 8001e9a:	2301      	movne	r3, #1
 8001e9c:	2300      	moveq	r3, #0
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d035      	beq.n	8001f10 <EXTI9_5_IRQHandler+0x88>
	{
		/*Switch code BEGIN*/
		infoDisplay.getStatus();
 8001ea4:	481d      	ldr	r0, [pc, #116]	; (8001f1c <EXTI9_5_IRQHandler+0x94>)
 8001ea6:	f7fe ff84 	bl	8000db2 <_ZN8WaterGun18currentInfoDisplay9getStatusEv>
		WaterGun::STATUS curStatus = infoDisplay.getStatus();
 8001eaa:	481c      	ldr	r0, [pc, #112]	; (8001f1c <EXTI9_5_IRQHandler+0x94>)
 8001eac:	f7fe ff81 	bl	8000db2 <_ZN8WaterGun18currentInfoDisplay9getStatusEv>
 8001eb0:	6078      	str	r0, [r7, #4]
		infoDisplay.changeStatus(WaterGun::STATUS::RELOAD_STATE);
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	4819      	ldr	r0, [pc, #100]	; (8001f1c <EXTI9_5_IRQHandler+0x94>)
 8001eb6:	f7fe ff87 	bl	8000dc8 <_ZN8WaterGun18currentInfoDisplay12changeStatusENS_6STATUSE>
		if (curStatus == WaterGun::STATUS::OFF_STATE){
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d104      	bne.n	8001eca <EXTI9_5_IRQHandler+0x42>
//				  Set_LED(i-4, 200, 200, 0);
//				Set_Brightness(50);
//				WS2812B_LED_Data_Send();
//				HAL_Delay (200);
//			}
			LCD_DrawString(50,150,"                ");
 8001ec0:	4a17      	ldr	r2, [pc, #92]	; (8001f20 <EXTI9_5_IRQHandler+0x98>)
 8001ec2:	2196      	movs	r1, #150	; 0x96
 8001ec4:	2032      	movs	r0, #50	; 0x32
 8001ec6:	f7ff fa01 	bl	80012cc <LCD_DrawString>
			/*Add here*/
		}
		else{	//CONTINIOUS_SHOOT_STATE
			/*Add here*/
		}
		LCD_DrawString(50,150,"Switch on ");
 8001eca:	4a16      	ldr	r2, [pc, #88]	; (8001f24 <EXTI9_5_IRQHandler+0x9c>)
 8001ecc:	2196      	movs	r1, #150	; 0x96
 8001ece:	2032      	movs	r0, #50	; 0x32
 8001ed0:	f7ff f9fc 	bl	80012cc <LCD_DrawString>
		if ( HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) ==  GPIO_PIN_SET){
 8001ed4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ed8:	4813      	ldr	r0, [pc, #76]	; (8001f28 <EXTI9_5_IRQHandler+0xa0>)
 8001eda:	f000 ffe3 	bl	8002ea4 <HAL_GPIO_ReadPin>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	bf0c      	ite	eq
 8001ee4:	2301      	moveq	r3, #1
 8001ee6:	2300      	movne	r3, #0
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d008      	beq.n	8001f00 <EXTI9_5_IRQHandler+0x78>
			LCD_DrawString(50,150,"Switch off ");
 8001eee:	4a0f      	ldr	r2, [pc, #60]	; (8001f2c <EXTI9_5_IRQHandler+0xa4>)
 8001ef0:	2196      	movs	r1, #150	; 0x96
 8001ef2:	2032      	movs	r0, #50	; 0x32
 8001ef4:	f7ff f9ea 	bl	80012cc <LCD_DrawString>
			infoDisplay.changeStatus(WaterGun::STATUS::OFF_STATE);
 8001ef8:	2100      	movs	r1, #0
 8001efa:	4808      	ldr	r0, [pc, #32]	; (8001f1c <EXTI9_5_IRQHandler+0x94>)
 8001efc:	f7fe ff64 	bl	8000dc8 <_ZN8WaterGun18currentInfoDisplay12changeStatusENS_6STATUSE>
		}
		/*Switch code END*/
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8);
 8001f00:	4b05      	ldr	r3, [pc, #20]	; (8001f18 <EXTI9_5_IRQHandler+0x90>)
 8001f02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f06:	615a      	str	r2, [r3, #20]
		HAL_GPIO_EXTI_Callback(GPIO_PIN_8);
 8001f08:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001f0c:	f000 fff9 	bl	8002f02 <HAL_GPIO_EXTI_Callback>
  /* USER CODE END EXTI9_5_IRQn 0 */
  //HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f10:	bf00      	nop
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40010400 	.word	0x40010400
 8001f1c:	200001bc 	.word	0x200001bc
 8001f20:	08005d10 	.word	0x08005d10
 8001f24:	08005d24 	.word	0x08005d24
 8001f28:	40011000 	.word	0x40011000
 8001f2c:	08005d30 	.word	0x08005d30

08001f30 <_Z41__static_initialization_and_destruction_0ii>:

/* USER CODE BEGIN 1 */
#ifdef __cplusplus
}
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d107      	bne.n	8001f50 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d102      	bne.n	8001f50 <_Z41__static_initialization_and_destruction_0ii+0x20>
WaterGun::currentInfoDisplay infoDisplay;
 8001f4a:	4803      	ldr	r0, [pc, #12]	; (8001f58 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8001f4c:	f7fe ff18 	bl	8000d80 <_ZN8WaterGun18currentInfoDisplayC1Ev>
}
 8001f50:	bf00      	nop
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	200001bc 	.word	0x200001bc

08001f5c <_GLOBAL__sub_I_infoDisplay>:
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001f64:	2001      	movs	r0, #1
 8001f66:	f7ff ffe3 	bl	8001f30 <_Z41__static_initialization_and_destruction_0ii>
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr

08001f78 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f78:	f7ff fff8 	bl	8001f6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f7c:	480b      	ldr	r0, [pc, #44]	; (8001fac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f7e:	490c      	ldr	r1, [pc, #48]	; (8001fb0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f80:	4a0c      	ldr	r2, [pc, #48]	; (8001fb4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f84:	e002      	b.n	8001f8c <LoopCopyDataInit>

08001f86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f8a:	3304      	adds	r3, #4

08001f8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f90:	d3f9      	bcc.n	8001f86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f92:	4a09      	ldr	r2, [pc, #36]	; (8001fb8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f94:	4c09      	ldr	r4, [pc, #36]	; (8001fbc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f98:	e001      	b.n	8001f9e <LoopFillZerobss>

08001f9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f9c:	3204      	adds	r2, #4

08001f9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fa0:	d3fb      	bcc.n	8001f9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fa2:	f003 fe4f 	bl	8005c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fa6:	f7ff fb15 	bl	80015d4 <main>
  bx lr
 8001faa:	4770      	bx	lr
  ldr r0, =_sdata
 8001fac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fb0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001fb4:	08006534 	.word	0x08006534
  ldr r2, =_sbss
 8001fb8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001fbc:	200001d8 	.word	0x200001d8

08001fc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fc0:	e7fe      	b.n	8001fc0 <ADC1_2_IRQHandler>
	...

08001fc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fc8:	4b08      	ldr	r3, [pc, #32]	; (8001fec <HAL_Init+0x28>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a07      	ldr	r2, [pc, #28]	; (8001fec <HAL_Init+0x28>)
 8001fce:	f043 0310 	orr.w	r3, r3, #16
 8001fd2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fd4:	2003      	movs	r0, #3
 8001fd6:	f000 f947 	bl	8002268 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fda:	200f      	movs	r0, #15
 8001fdc:	f000 f808 	bl	8001ff0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fe0:	f7ff fe22 	bl	8001c28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40022000 	.word	0x40022000

08001ff0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ff8:	4b12      	ldr	r3, [pc, #72]	; (8002044 <HAL_InitTick+0x54>)
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	4b12      	ldr	r3, [pc, #72]	; (8002048 <HAL_InitTick+0x58>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	4619      	mov	r1, r3
 8002002:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002006:	fbb3 f3f1 	udiv	r3, r3, r1
 800200a:	fbb2 f3f3 	udiv	r3, r2, r3
 800200e:	4618      	mov	r0, r3
 8002010:	f000 f95f 	bl	80022d2 <HAL_SYSTICK_Config>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e00e      	b.n	800203c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b0f      	cmp	r3, #15
 8002022:	d80a      	bhi.n	800203a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002024:	2200      	movs	r2, #0
 8002026:	6879      	ldr	r1, [r7, #4]
 8002028:	f04f 30ff 	mov.w	r0, #4294967295
 800202c:	f000 f927 	bl	800227e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002030:	4a06      	ldr	r2, [pc, #24]	; (800204c <HAL_InitTick+0x5c>)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002036:	2300      	movs	r3, #0
 8002038:	e000      	b.n	800203c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
}
 800203c:	4618      	mov	r0, r3
 800203e:	3708      	adds	r7, #8
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20000000 	.word	0x20000000
 8002048:	20000008 	.word	0x20000008
 800204c:	20000004 	.word	0x20000004

08002050 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002054:	4b05      	ldr	r3, [pc, #20]	; (800206c <HAL_IncTick+0x1c>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	461a      	mov	r2, r3
 800205a:	4b05      	ldr	r3, [pc, #20]	; (8002070 <HAL_IncTick+0x20>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4413      	add	r3, r2
 8002060:	4a03      	ldr	r2, [pc, #12]	; (8002070 <HAL_IncTick+0x20>)
 8002062:	6013      	str	r3, [r2, #0]
}
 8002064:	bf00      	nop
 8002066:	46bd      	mov	sp, r7
 8002068:	bc80      	pop	{r7}
 800206a:	4770      	bx	lr
 800206c:	20000008 	.word	0x20000008
 8002070:	200001d4 	.word	0x200001d4

08002074 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  return uwTick;
 8002078:	4b02      	ldr	r3, [pc, #8]	; (8002084 <HAL_GetTick+0x10>)
 800207a:	681b      	ldr	r3, [r3, #0]
}
 800207c:	4618      	mov	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	bc80      	pop	{r7}
 8002082:	4770      	bx	lr
 8002084:	200001d4 	.word	0x200001d4

08002088 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002090:	f7ff fff0 	bl	8002074 <HAL_GetTick>
 8002094:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a0:	d005      	beq.n	80020ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020a2:	4b0a      	ldr	r3, [pc, #40]	; (80020cc <HAL_Delay+0x44>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	461a      	mov	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	4413      	add	r3, r2
 80020ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020ae:	bf00      	nop
 80020b0:	f7ff ffe0 	bl	8002074 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d8f7      	bhi.n	80020b0 <HAL_Delay+0x28>
  {
  }
}
 80020c0:	bf00      	nop
 80020c2:	bf00      	nop
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20000008 	.word	0x20000008

080020d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020e0:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <__NVIC_SetPriorityGrouping+0x44>)
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020ec:	4013      	ands	r3, r2
 80020ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002100:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002102:	4a04      	ldr	r2, [pc, #16]	; (8002114 <__NVIC_SetPriorityGrouping+0x44>)
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	60d3      	str	r3, [r2, #12]
}
 8002108:	bf00      	nop
 800210a:	3714      	adds	r7, #20
 800210c:	46bd      	mov	sp, r7
 800210e:	bc80      	pop	{r7}
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800211c:	4b04      	ldr	r3, [pc, #16]	; (8002130 <__NVIC_GetPriorityGrouping+0x18>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	0a1b      	lsrs	r3, r3, #8
 8002122:	f003 0307 	and.w	r3, r3, #7
}
 8002126:	4618      	mov	r0, r3
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800213e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002142:	2b00      	cmp	r3, #0
 8002144:	db0b      	blt.n	800215e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	f003 021f 	and.w	r2, r3, #31
 800214c:	4906      	ldr	r1, [pc, #24]	; (8002168 <__NVIC_EnableIRQ+0x34>)
 800214e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002152:	095b      	lsrs	r3, r3, #5
 8002154:	2001      	movs	r0, #1
 8002156:	fa00 f202 	lsl.w	r2, r0, r2
 800215a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr
 8002168:	e000e100 	.word	0xe000e100

0800216c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	6039      	str	r1, [r7, #0]
 8002176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217c:	2b00      	cmp	r3, #0
 800217e:	db0a      	blt.n	8002196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	b2da      	uxtb	r2, r3
 8002184:	490c      	ldr	r1, [pc, #48]	; (80021b8 <__NVIC_SetPriority+0x4c>)
 8002186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218a:	0112      	lsls	r2, r2, #4
 800218c:	b2d2      	uxtb	r2, r2
 800218e:	440b      	add	r3, r1
 8002190:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002194:	e00a      	b.n	80021ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	b2da      	uxtb	r2, r3
 800219a:	4908      	ldr	r1, [pc, #32]	; (80021bc <__NVIC_SetPriority+0x50>)
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	f003 030f 	and.w	r3, r3, #15
 80021a2:	3b04      	subs	r3, #4
 80021a4:	0112      	lsls	r2, r2, #4
 80021a6:	b2d2      	uxtb	r2, r2
 80021a8:	440b      	add	r3, r1
 80021aa:	761a      	strb	r2, [r3, #24]
}
 80021ac:	bf00      	nop
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	e000e100 	.word	0xe000e100
 80021bc:	e000ed00 	.word	0xe000ed00

080021c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b089      	sub	sp, #36	; 0x24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	f1c3 0307 	rsb	r3, r3, #7
 80021da:	2b04      	cmp	r3, #4
 80021dc:	bf28      	it	cs
 80021de:	2304      	movcs	r3, #4
 80021e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	3304      	adds	r3, #4
 80021e6:	2b06      	cmp	r3, #6
 80021e8:	d902      	bls.n	80021f0 <NVIC_EncodePriority+0x30>
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	3b03      	subs	r3, #3
 80021ee:	e000      	b.n	80021f2 <NVIC_EncodePriority+0x32>
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021f4:	f04f 32ff 	mov.w	r2, #4294967295
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	43da      	mvns	r2, r3
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	401a      	ands	r2, r3
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002208:	f04f 31ff 	mov.w	r1, #4294967295
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	fa01 f303 	lsl.w	r3, r1, r3
 8002212:	43d9      	mvns	r1, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002218:	4313      	orrs	r3, r2
         );
}
 800221a:	4618      	mov	r0, r3
 800221c:	3724      	adds	r7, #36	; 0x24
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3b01      	subs	r3, #1
 8002230:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002234:	d301      	bcc.n	800223a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002236:	2301      	movs	r3, #1
 8002238:	e00f      	b.n	800225a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800223a:	4a0a      	ldr	r2, [pc, #40]	; (8002264 <SysTick_Config+0x40>)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3b01      	subs	r3, #1
 8002240:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002242:	210f      	movs	r1, #15
 8002244:	f04f 30ff 	mov.w	r0, #4294967295
 8002248:	f7ff ff90 	bl	800216c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800224c:	4b05      	ldr	r3, [pc, #20]	; (8002264 <SysTick_Config+0x40>)
 800224e:	2200      	movs	r2, #0
 8002250:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002252:	4b04      	ldr	r3, [pc, #16]	; (8002264 <SysTick_Config+0x40>)
 8002254:	2207      	movs	r2, #7
 8002256:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	e000e010 	.word	0xe000e010

08002268 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f7ff ff2d 	bl	80020d0 <__NVIC_SetPriorityGrouping>
}
 8002276:	bf00      	nop
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800227e:	b580      	push	{r7, lr}
 8002280:	b086      	sub	sp, #24
 8002282:	af00      	add	r7, sp, #0
 8002284:	4603      	mov	r3, r0
 8002286:	60b9      	str	r1, [r7, #8]
 8002288:	607a      	str	r2, [r7, #4]
 800228a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800228c:	2300      	movs	r3, #0
 800228e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002290:	f7ff ff42 	bl	8002118 <__NVIC_GetPriorityGrouping>
 8002294:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	68b9      	ldr	r1, [r7, #8]
 800229a:	6978      	ldr	r0, [r7, #20]
 800229c:	f7ff ff90 	bl	80021c0 <NVIC_EncodePriority>
 80022a0:	4602      	mov	r2, r0
 80022a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022a6:	4611      	mov	r1, r2
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff ff5f 	bl	800216c <__NVIC_SetPriority>
}
 80022ae:	bf00      	nop
 80022b0:	3718      	adds	r7, #24
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b082      	sub	sp, #8
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	4603      	mov	r3, r0
 80022be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff ff35 	bl	8002134 <__NVIC_EnableIRQ>
}
 80022ca:	bf00      	nop
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b082      	sub	sp, #8
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f7ff ffa2 	bl	8002224 <SysTick_Config>
 80022e0:	4603      	mov	r3, r0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
	...

080022ec <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e059      	b.n	80023b6 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	461a      	mov	r2, r3
 8002308:	4b2d      	ldr	r3, [pc, #180]	; (80023c0 <HAL_DMA_Init+0xd4>)
 800230a:	429a      	cmp	r2, r3
 800230c:	d80f      	bhi.n	800232e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	461a      	mov	r2, r3
 8002314:	4b2b      	ldr	r3, [pc, #172]	; (80023c4 <HAL_DMA_Init+0xd8>)
 8002316:	4413      	add	r3, r2
 8002318:	4a2b      	ldr	r2, [pc, #172]	; (80023c8 <HAL_DMA_Init+0xdc>)
 800231a:	fba2 2303 	umull	r2, r3, r2, r3
 800231e:	091b      	lsrs	r3, r3, #4
 8002320:	009a      	lsls	r2, r3, #2
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a28      	ldr	r2, [pc, #160]	; (80023cc <HAL_DMA_Init+0xe0>)
 800232a:	63da      	str	r2, [r3, #60]	; 0x3c
 800232c:	e00e      	b.n	800234c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	461a      	mov	r2, r3
 8002334:	4b26      	ldr	r3, [pc, #152]	; (80023d0 <HAL_DMA_Init+0xe4>)
 8002336:	4413      	add	r3, r2
 8002338:	4a23      	ldr	r2, [pc, #140]	; (80023c8 <HAL_DMA_Init+0xdc>)
 800233a:	fba2 2303 	umull	r2, r3, r2, r3
 800233e:	091b      	lsrs	r3, r3, #4
 8002340:	009a      	lsls	r2, r3, #2
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a22      	ldr	r2, [pc, #136]	; (80023d4 <HAL_DMA_Init+0xe8>)
 800234a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2202      	movs	r2, #2
 8002350:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002362:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002366:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002370:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800237c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002388:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002390:	68fa      	ldr	r2, [r7, #12]
 8002392:	4313      	orrs	r3, r2
 8002394:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	68fa      	ldr	r2, [r7, #12]
 800239c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3714      	adds	r7, #20
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr
 80023c0:	40020407 	.word	0x40020407
 80023c4:	bffdfff8 	.word	0xbffdfff8
 80023c8:	cccccccd 	.word	0xcccccccd
 80023cc:	40020000 	.word	0x40020000
 80023d0:	bffdfbf8 	.word	0xbffdfbf8
 80023d4:	40020400 	.word	0x40020400

080023d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
 80023e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023e6:	2300      	movs	r3, #0
 80023e8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d101      	bne.n	80023f8 <HAL_DMA_Start_IT+0x20>
 80023f4:	2302      	movs	r3, #2
 80023f6:	e04a      	b.n	800248e <HAL_DMA_Start_IT+0xb6>
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002406:	2b01      	cmp	r3, #1
 8002408:	d13a      	bne.n	8002480 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2202      	movs	r2, #2
 800240e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2200      	movs	r2, #0
 8002416:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f022 0201 	bic.w	r2, r2, #1
 8002426:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	68b9      	ldr	r1, [r7, #8]
 800242e:	68f8      	ldr	r0, [r7, #12]
 8002430:	f000 fb76 	bl	8002b20 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002438:	2b00      	cmp	r3, #0
 800243a:	d008      	beq.n	800244e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f042 020e 	orr.w	r2, r2, #14
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	e00f      	b.n	800246e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 0204 	bic.w	r2, r2, #4
 800245c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f042 020a 	orr.w	r2, r2, #10
 800246c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f042 0201 	orr.w	r2, r2, #1
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	e005      	b.n	800248c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002488:	2302      	movs	r3, #2
 800248a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800248c:	7dfb      	ldrb	r3, [r7, #23]
}
 800248e:	4618      	mov	r0, r3
 8002490:	3718      	adds	r7, #24
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024a0:	2300      	movs	r3, #0
 80024a2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d005      	beq.n	80024ba <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2204      	movs	r2, #4
 80024b2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	73fb      	strb	r3, [r7, #15]
 80024b8:	e0d6      	b.n	8002668 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 020e 	bic.w	r2, r2, #14
 80024c8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 0201 	bic.w	r2, r2, #1
 80024d8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	461a      	mov	r2, r3
 80024e0:	4b64      	ldr	r3, [pc, #400]	; (8002674 <HAL_DMA_Abort_IT+0x1dc>)
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d958      	bls.n	8002598 <HAL_DMA_Abort_IT+0x100>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a63      	ldr	r2, [pc, #396]	; (8002678 <HAL_DMA_Abort_IT+0x1e0>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d04f      	beq.n	8002590 <HAL_DMA_Abort_IT+0xf8>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a61      	ldr	r2, [pc, #388]	; (800267c <HAL_DMA_Abort_IT+0x1e4>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d048      	beq.n	800258c <HAL_DMA_Abort_IT+0xf4>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a60      	ldr	r2, [pc, #384]	; (8002680 <HAL_DMA_Abort_IT+0x1e8>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d040      	beq.n	8002586 <HAL_DMA_Abort_IT+0xee>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a5e      	ldr	r2, [pc, #376]	; (8002684 <HAL_DMA_Abort_IT+0x1ec>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d038      	beq.n	8002580 <HAL_DMA_Abort_IT+0xe8>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a5d      	ldr	r2, [pc, #372]	; (8002688 <HAL_DMA_Abort_IT+0x1f0>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d030      	beq.n	800257a <HAL_DMA_Abort_IT+0xe2>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a5b      	ldr	r2, [pc, #364]	; (800268c <HAL_DMA_Abort_IT+0x1f4>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d028      	beq.n	8002574 <HAL_DMA_Abort_IT+0xdc>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a53      	ldr	r2, [pc, #332]	; (8002674 <HAL_DMA_Abort_IT+0x1dc>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d020      	beq.n	800256e <HAL_DMA_Abort_IT+0xd6>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a57      	ldr	r2, [pc, #348]	; (8002690 <HAL_DMA_Abort_IT+0x1f8>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d019      	beq.n	800256a <HAL_DMA_Abort_IT+0xd2>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a56      	ldr	r2, [pc, #344]	; (8002694 <HAL_DMA_Abort_IT+0x1fc>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d012      	beq.n	8002566 <HAL_DMA_Abort_IT+0xce>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a54      	ldr	r2, [pc, #336]	; (8002698 <HAL_DMA_Abort_IT+0x200>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d00a      	beq.n	8002560 <HAL_DMA_Abort_IT+0xc8>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a53      	ldr	r2, [pc, #332]	; (800269c <HAL_DMA_Abort_IT+0x204>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d102      	bne.n	800255a <HAL_DMA_Abort_IT+0xc2>
 8002554:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002558:	e01b      	b.n	8002592 <HAL_DMA_Abort_IT+0xfa>
 800255a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800255e:	e018      	b.n	8002592 <HAL_DMA_Abort_IT+0xfa>
 8002560:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002564:	e015      	b.n	8002592 <HAL_DMA_Abort_IT+0xfa>
 8002566:	2310      	movs	r3, #16
 8002568:	e013      	b.n	8002592 <HAL_DMA_Abort_IT+0xfa>
 800256a:	2301      	movs	r3, #1
 800256c:	e011      	b.n	8002592 <HAL_DMA_Abort_IT+0xfa>
 800256e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002572:	e00e      	b.n	8002592 <HAL_DMA_Abort_IT+0xfa>
 8002574:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002578:	e00b      	b.n	8002592 <HAL_DMA_Abort_IT+0xfa>
 800257a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800257e:	e008      	b.n	8002592 <HAL_DMA_Abort_IT+0xfa>
 8002580:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002584:	e005      	b.n	8002592 <HAL_DMA_Abort_IT+0xfa>
 8002586:	f44f 7380 	mov.w	r3, #256	; 0x100
 800258a:	e002      	b.n	8002592 <HAL_DMA_Abort_IT+0xfa>
 800258c:	2310      	movs	r3, #16
 800258e:	e000      	b.n	8002592 <HAL_DMA_Abort_IT+0xfa>
 8002590:	2301      	movs	r3, #1
 8002592:	4a43      	ldr	r2, [pc, #268]	; (80026a0 <HAL_DMA_Abort_IT+0x208>)
 8002594:	6053      	str	r3, [r2, #4]
 8002596:	e057      	b.n	8002648 <HAL_DMA_Abort_IT+0x1b0>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a36      	ldr	r2, [pc, #216]	; (8002678 <HAL_DMA_Abort_IT+0x1e0>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d04f      	beq.n	8002642 <HAL_DMA_Abort_IT+0x1aa>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a35      	ldr	r2, [pc, #212]	; (800267c <HAL_DMA_Abort_IT+0x1e4>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d048      	beq.n	800263e <HAL_DMA_Abort_IT+0x1a6>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a33      	ldr	r2, [pc, #204]	; (8002680 <HAL_DMA_Abort_IT+0x1e8>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d040      	beq.n	8002638 <HAL_DMA_Abort_IT+0x1a0>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a32      	ldr	r2, [pc, #200]	; (8002684 <HAL_DMA_Abort_IT+0x1ec>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d038      	beq.n	8002632 <HAL_DMA_Abort_IT+0x19a>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a30      	ldr	r2, [pc, #192]	; (8002688 <HAL_DMA_Abort_IT+0x1f0>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d030      	beq.n	800262c <HAL_DMA_Abort_IT+0x194>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a2f      	ldr	r2, [pc, #188]	; (800268c <HAL_DMA_Abort_IT+0x1f4>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d028      	beq.n	8002626 <HAL_DMA_Abort_IT+0x18e>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a26      	ldr	r2, [pc, #152]	; (8002674 <HAL_DMA_Abort_IT+0x1dc>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d020      	beq.n	8002620 <HAL_DMA_Abort_IT+0x188>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a2b      	ldr	r2, [pc, #172]	; (8002690 <HAL_DMA_Abort_IT+0x1f8>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d019      	beq.n	800261c <HAL_DMA_Abort_IT+0x184>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a29      	ldr	r2, [pc, #164]	; (8002694 <HAL_DMA_Abort_IT+0x1fc>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d012      	beq.n	8002618 <HAL_DMA_Abort_IT+0x180>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a28      	ldr	r2, [pc, #160]	; (8002698 <HAL_DMA_Abort_IT+0x200>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d00a      	beq.n	8002612 <HAL_DMA_Abort_IT+0x17a>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a26      	ldr	r2, [pc, #152]	; (800269c <HAL_DMA_Abort_IT+0x204>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d102      	bne.n	800260c <HAL_DMA_Abort_IT+0x174>
 8002606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800260a:	e01b      	b.n	8002644 <HAL_DMA_Abort_IT+0x1ac>
 800260c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002610:	e018      	b.n	8002644 <HAL_DMA_Abort_IT+0x1ac>
 8002612:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002616:	e015      	b.n	8002644 <HAL_DMA_Abort_IT+0x1ac>
 8002618:	2310      	movs	r3, #16
 800261a:	e013      	b.n	8002644 <HAL_DMA_Abort_IT+0x1ac>
 800261c:	2301      	movs	r3, #1
 800261e:	e011      	b.n	8002644 <HAL_DMA_Abort_IT+0x1ac>
 8002620:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002624:	e00e      	b.n	8002644 <HAL_DMA_Abort_IT+0x1ac>
 8002626:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800262a:	e00b      	b.n	8002644 <HAL_DMA_Abort_IT+0x1ac>
 800262c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002630:	e008      	b.n	8002644 <HAL_DMA_Abort_IT+0x1ac>
 8002632:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002636:	e005      	b.n	8002644 <HAL_DMA_Abort_IT+0x1ac>
 8002638:	f44f 7380 	mov.w	r3, #256	; 0x100
 800263c:	e002      	b.n	8002644 <HAL_DMA_Abort_IT+0x1ac>
 800263e:	2310      	movs	r3, #16
 8002640:	e000      	b.n	8002644 <HAL_DMA_Abort_IT+0x1ac>
 8002642:	2301      	movs	r3, #1
 8002644:	4a17      	ldr	r2, [pc, #92]	; (80026a4 <HAL_DMA_Abort_IT+0x20c>)
 8002646:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800265c:	2b00      	cmp	r3, #0
 800265e:	d003      	beq.n	8002668 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	4798      	blx	r3
    } 
  }
  return status;
 8002668:	7bfb      	ldrb	r3, [r7, #15]
}
 800266a:	4618      	mov	r0, r3
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	40020080 	.word	0x40020080
 8002678:	40020008 	.word	0x40020008
 800267c:	4002001c 	.word	0x4002001c
 8002680:	40020030 	.word	0x40020030
 8002684:	40020044 	.word	0x40020044
 8002688:	40020058 	.word	0x40020058
 800268c:	4002006c 	.word	0x4002006c
 8002690:	40020408 	.word	0x40020408
 8002694:	4002041c 	.word	0x4002041c
 8002698:	40020430 	.word	0x40020430
 800269c:	40020444 	.word	0x40020444
 80026a0:	40020400 	.word	0x40020400
 80026a4:	40020000 	.word	0x40020000

080026a8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c4:	2204      	movs	r2, #4
 80026c6:	409a      	lsls	r2, r3
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4013      	ands	r3, r2
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f000 80f1 	beq.w	80028b4 <HAL_DMA_IRQHandler+0x20c>
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f000 80eb 	beq.w	80028b4 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0320 	and.w	r3, r3, #32
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d107      	bne.n	80026fc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f022 0204 	bic.w	r2, r2, #4
 80026fa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	461a      	mov	r2, r3
 8002702:	4b5f      	ldr	r3, [pc, #380]	; (8002880 <HAL_DMA_IRQHandler+0x1d8>)
 8002704:	429a      	cmp	r2, r3
 8002706:	d958      	bls.n	80027ba <HAL_DMA_IRQHandler+0x112>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a5d      	ldr	r2, [pc, #372]	; (8002884 <HAL_DMA_IRQHandler+0x1dc>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d04f      	beq.n	80027b2 <HAL_DMA_IRQHandler+0x10a>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a5c      	ldr	r2, [pc, #368]	; (8002888 <HAL_DMA_IRQHandler+0x1e0>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d048      	beq.n	80027ae <HAL_DMA_IRQHandler+0x106>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a5a      	ldr	r2, [pc, #360]	; (800288c <HAL_DMA_IRQHandler+0x1e4>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d040      	beq.n	80027a8 <HAL_DMA_IRQHandler+0x100>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a59      	ldr	r2, [pc, #356]	; (8002890 <HAL_DMA_IRQHandler+0x1e8>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d038      	beq.n	80027a2 <HAL_DMA_IRQHandler+0xfa>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a57      	ldr	r2, [pc, #348]	; (8002894 <HAL_DMA_IRQHandler+0x1ec>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d030      	beq.n	800279c <HAL_DMA_IRQHandler+0xf4>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a56      	ldr	r2, [pc, #344]	; (8002898 <HAL_DMA_IRQHandler+0x1f0>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d028      	beq.n	8002796 <HAL_DMA_IRQHandler+0xee>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a4d      	ldr	r2, [pc, #308]	; (8002880 <HAL_DMA_IRQHandler+0x1d8>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d020      	beq.n	8002790 <HAL_DMA_IRQHandler+0xe8>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a52      	ldr	r2, [pc, #328]	; (800289c <HAL_DMA_IRQHandler+0x1f4>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d019      	beq.n	800278c <HAL_DMA_IRQHandler+0xe4>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a50      	ldr	r2, [pc, #320]	; (80028a0 <HAL_DMA_IRQHandler+0x1f8>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d012      	beq.n	8002788 <HAL_DMA_IRQHandler+0xe0>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a4f      	ldr	r2, [pc, #316]	; (80028a4 <HAL_DMA_IRQHandler+0x1fc>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d00a      	beq.n	8002782 <HAL_DMA_IRQHandler+0xda>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a4d      	ldr	r2, [pc, #308]	; (80028a8 <HAL_DMA_IRQHandler+0x200>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d102      	bne.n	800277c <HAL_DMA_IRQHandler+0xd4>
 8002776:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800277a:	e01b      	b.n	80027b4 <HAL_DMA_IRQHandler+0x10c>
 800277c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002780:	e018      	b.n	80027b4 <HAL_DMA_IRQHandler+0x10c>
 8002782:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002786:	e015      	b.n	80027b4 <HAL_DMA_IRQHandler+0x10c>
 8002788:	2340      	movs	r3, #64	; 0x40
 800278a:	e013      	b.n	80027b4 <HAL_DMA_IRQHandler+0x10c>
 800278c:	2304      	movs	r3, #4
 800278e:	e011      	b.n	80027b4 <HAL_DMA_IRQHandler+0x10c>
 8002790:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002794:	e00e      	b.n	80027b4 <HAL_DMA_IRQHandler+0x10c>
 8002796:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800279a:	e00b      	b.n	80027b4 <HAL_DMA_IRQHandler+0x10c>
 800279c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80027a0:	e008      	b.n	80027b4 <HAL_DMA_IRQHandler+0x10c>
 80027a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027a6:	e005      	b.n	80027b4 <HAL_DMA_IRQHandler+0x10c>
 80027a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027ac:	e002      	b.n	80027b4 <HAL_DMA_IRQHandler+0x10c>
 80027ae:	2340      	movs	r3, #64	; 0x40
 80027b0:	e000      	b.n	80027b4 <HAL_DMA_IRQHandler+0x10c>
 80027b2:	2304      	movs	r3, #4
 80027b4:	4a3d      	ldr	r2, [pc, #244]	; (80028ac <HAL_DMA_IRQHandler+0x204>)
 80027b6:	6053      	str	r3, [r2, #4]
 80027b8:	e057      	b.n	800286a <HAL_DMA_IRQHandler+0x1c2>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a31      	ldr	r2, [pc, #196]	; (8002884 <HAL_DMA_IRQHandler+0x1dc>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d04f      	beq.n	8002864 <HAL_DMA_IRQHandler+0x1bc>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a2f      	ldr	r2, [pc, #188]	; (8002888 <HAL_DMA_IRQHandler+0x1e0>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d048      	beq.n	8002860 <HAL_DMA_IRQHandler+0x1b8>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a2e      	ldr	r2, [pc, #184]	; (800288c <HAL_DMA_IRQHandler+0x1e4>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d040      	beq.n	800285a <HAL_DMA_IRQHandler+0x1b2>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a2c      	ldr	r2, [pc, #176]	; (8002890 <HAL_DMA_IRQHandler+0x1e8>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d038      	beq.n	8002854 <HAL_DMA_IRQHandler+0x1ac>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a2b      	ldr	r2, [pc, #172]	; (8002894 <HAL_DMA_IRQHandler+0x1ec>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d030      	beq.n	800284e <HAL_DMA_IRQHandler+0x1a6>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a29      	ldr	r2, [pc, #164]	; (8002898 <HAL_DMA_IRQHandler+0x1f0>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d028      	beq.n	8002848 <HAL_DMA_IRQHandler+0x1a0>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a21      	ldr	r2, [pc, #132]	; (8002880 <HAL_DMA_IRQHandler+0x1d8>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d020      	beq.n	8002842 <HAL_DMA_IRQHandler+0x19a>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a25      	ldr	r2, [pc, #148]	; (800289c <HAL_DMA_IRQHandler+0x1f4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d019      	beq.n	800283e <HAL_DMA_IRQHandler+0x196>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a24      	ldr	r2, [pc, #144]	; (80028a0 <HAL_DMA_IRQHandler+0x1f8>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d012      	beq.n	800283a <HAL_DMA_IRQHandler+0x192>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a22      	ldr	r2, [pc, #136]	; (80028a4 <HAL_DMA_IRQHandler+0x1fc>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d00a      	beq.n	8002834 <HAL_DMA_IRQHandler+0x18c>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a21      	ldr	r2, [pc, #132]	; (80028a8 <HAL_DMA_IRQHandler+0x200>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d102      	bne.n	800282e <HAL_DMA_IRQHandler+0x186>
 8002828:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800282c:	e01b      	b.n	8002866 <HAL_DMA_IRQHandler+0x1be>
 800282e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002832:	e018      	b.n	8002866 <HAL_DMA_IRQHandler+0x1be>
 8002834:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002838:	e015      	b.n	8002866 <HAL_DMA_IRQHandler+0x1be>
 800283a:	2340      	movs	r3, #64	; 0x40
 800283c:	e013      	b.n	8002866 <HAL_DMA_IRQHandler+0x1be>
 800283e:	2304      	movs	r3, #4
 8002840:	e011      	b.n	8002866 <HAL_DMA_IRQHandler+0x1be>
 8002842:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002846:	e00e      	b.n	8002866 <HAL_DMA_IRQHandler+0x1be>
 8002848:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800284c:	e00b      	b.n	8002866 <HAL_DMA_IRQHandler+0x1be>
 800284e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002852:	e008      	b.n	8002866 <HAL_DMA_IRQHandler+0x1be>
 8002854:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002858:	e005      	b.n	8002866 <HAL_DMA_IRQHandler+0x1be>
 800285a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800285e:	e002      	b.n	8002866 <HAL_DMA_IRQHandler+0x1be>
 8002860:	2340      	movs	r3, #64	; 0x40
 8002862:	e000      	b.n	8002866 <HAL_DMA_IRQHandler+0x1be>
 8002864:	2304      	movs	r3, #4
 8002866:	4a12      	ldr	r2, [pc, #72]	; (80028b0 <HAL_DMA_IRQHandler+0x208>)
 8002868:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286e:	2b00      	cmp	r3, #0
 8002870:	f000 8136 	beq.w	8002ae0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800287c:	e130      	b.n	8002ae0 <HAL_DMA_IRQHandler+0x438>
 800287e:	bf00      	nop
 8002880:	40020080 	.word	0x40020080
 8002884:	40020008 	.word	0x40020008
 8002888:	4002001c 	.word	0x4002001c
 800288c:	40020030 	.word	0x40020030
 8002890:	40020044 	.word	0x40020044
 8002894:	40020058 	.word	0x40020058
 8002898:	4002006c 	.word	0x4002006c
 800289c:	40020408 	.word	0x40020408
 80028a0:	4002041c 	.word	0x4002041c
 80028a4:	40020430 	.word	0x40020430
 80028a8:	40020444 	.word	0x40020444
 80028ac:	40020400 	.word	0x40020400
 80028b0:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b8:	2202      	movs	r2, #2
 80028ba:	409a      	lsls	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	4013      	ands	r3, r2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 80dd 	beq.w	8002a80 <HAL_DMA_IRQHandler+0x3d8>
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	f000 80d7 	beq.w	8002a80 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0320 	and.w	r3, r3, #32
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d10b      	bne.n	80028f8 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f022 020a 	bic.w	r2, r2, #10
 80028ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	461a      	mov	r2, r3
 80028fe:	4b7b      	ldr	r3, [pc, #492]	; (8002aec <HAL_DMA_IRQHandler+0x444>)
 8002900:	429a      	cmp	r2, r3
 8002902:	d958      	bls.n	80029b6 <HAL_DMA_IRQHandler+0x30e>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a79      	ldr	r2, [pc, #484]	; (8002af0 <HAL_DMA_IRQHandler+0x448>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d04f      	beq.n	80029ae <HAL_DMA_IRQHandler+0x306>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a78      	ldr	r2, [pc, #480]	; (8002af4 <HAL_DMA_IRQHandler+0x44c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d048      	beq.n	80029aa <HAL_DMA_IRQHandler+0x302>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a76      	ldr	r2, [pc, #472]	; (8002af8 <HAL_DMA_IRQHandler+0x450>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d040      	beq.n	80029a4 <HAL_DMA_IRQHandler+0x2fc>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a75      	ldr	r2, [pc, #468]	; (8002afc <HAL_DMA_IRQHandler+0x454>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d038      	beq.n	800299e <HAL_DMA_IRQHandler+0x2f6>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a73      	ldr	r2, [pc, #460]	; (8002b00 <HAL_DMA_IRQHandler+0x458>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d030      	beq.n	8002998 <HAL_DMA_IRQHandler+0x2f0>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a72      	ldr	r2, [pc, #456]	; (8002b04 <HAL_DMA_IRQHandler+0x45c>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d028      	beq.n	8002992 <HAL_DMA_IRQHandler+0x2ea>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a69      	ldr	r2, [pc, #420]	; (8002aec <HAL_DMA_IRQHandler+0x444>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d020      	beq.n	800298c <HAL_DMA_IRQHandler+0x2e4>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a6e      	ldr	r2, [pc, #440]	; (8002b08 <HAL_DMA_IRQHandler+0x460>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d019      	beq.n	8002988 <HAL_DMA_IRQHandler+0x2e0>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a6c      	ldr	r2, [pc, #432]	; (8002b0c <HAL_DMA_IRQHandler+0x464>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d012      	beq.n	8002984 <HAL_DMA_IRQHandler+0x2dc>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a6b      	ldr	r2, [pc, #428]	; (8002b10 <HAL_DMA_IRQHandler+0x468>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d00a      	beq.n	800297e <HAL_DMA_IRQHandler+0x2d6>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a69      	ldr	r2, [pc, #420]	; (8002b14 <HAL_DMA_IRQHandler+0x46c>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d102      	bne.n	8002978 <HAL_DMA_IRQHandler+0x2d0>
 8002972:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002976:	e01b      	b.n	80029b0 <HAL_DMA_IRQHandler+0x308>
 8002978:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800297c:	e018      	b.n	80029b0 <HAL_DMA_IRQHandler+0x308>
 800297e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002982:	e015      	b.n	80029b0 <HAL_DMA_IRQHandler+0x308>
 8002984:	2320      	movs	r3, #32
 8002986:	e013      	b.n	80029b0 <HAL_DMA_IRQHandler+0x308>
 8002988:	2302      	movs	r3, #2
 800298a:	e011      	b.n	80029b0 <HAL_DMA_IRQHandler+0x308>
 800298c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002990:	e00e      	b.n	80029b0 <HAL_DMA_IRQHandler+0x308>
 8002992:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002996:	e00b      	b.n	80029b0 <HAL_DMA_IRQHandler+0x308>
 8002998:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800299c:	e008      	b.n	80029b0 <HAL_DMA_IRQHandler+0x308>
 800299e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029a2:	e005      	b.n	80029b0 <HAL_DMA_IRQHandler+0x308>
 80029a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029a8:	e002      	b.n	80029b0 <HAL_DMA_IRQHandler+0x308>
 80029aa:	2320      	movs	r3, #32
 80029ac:	e000      	b.n	80029b0 <HAL_DMA_IRQHandler+0x308>
 80029ae:	2302      	movs	r3, #2
 80029b0:	4a59      	ldr	r2, [pc, #356]	; (8002b18 <HAL_DMA_IRQHandler+0x470>)
 80029b2:	6053      	str	r3, [r2, #4]
 80029b4:	e057      	b.n	8002a66 <HAL_DMA_IRQHandler+0x3be>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a4d      	ldr	r2, [pc, #308]	; (8002af0 <HAL_DMA_IRQHandler+0x448>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d04f      	beq.n	8002a60 <HAL_DMA_IRQHandler+0x3b8>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a4b      	ldr	r2, [pc, #300]	; (8002af4 <HAL_DMA_IRQHandler+0x44c>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d048      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x3b4>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a4a      	ldr	r2, [pc, #296]	; (8002af8 <HAL_DMA_IRQHandler+0x450>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d040      	beq.n	8002a56 <HAL_DMA_IRQHandler+0x3ae>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a48      	ldr	r2, [pc, #288]	; (8002afc <HAL_DMA_IRQHandler+0x454>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d038      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x3a8>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a47      	ldr	r2, [pc, #284]	; (8002b00 <HAL_DMA_IRQHandler+0x458>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d030      	beq.n	8002a4a <HAL_DMA_IRQHandler+0x3a2>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a45      	ldr	r2, [pc, #276]	; (8002b04 <HAL_DMA_IRQHandler+0x45c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d028      	beq.n	8002a44 <HAL_DMA_IRQHandler+0x39c>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a3d      	ldr	r2, [pc, #244]	; (8002aec <HAL_DMA_IRQHandler+0x444>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d020      	beq.n	8002a3e <HAL_DMA_IRQHandler+0x396>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a41      	ldr	r2, [pc, #260]	; (8002b08 <HAL_DMA_IRQHandler+0x460>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d019      	beq.n	8002a3a <HAL_DMA_IRQHandler+0x392>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a40      	ldr	r2, [pc, #256]	; (8002b0c <HAL_DMA_IRQHandler+0x464>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d012      	beq.n	8002a36 <HAL_DMA_IRQHandler+0x38e>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a3e      	ldr	r2, [pc, #248]	; (8002b10 <HAL_DMA_IRQHandler+0x468>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00a      	beq.n	8002a30 <HAL_DMA_IRQHandler+0x388>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a3d      	ldr	r2, [pc, #244]	; (8002b14 <HAL_DMA_IRQHandler+0x46c>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d102      	bne.n	8002a2a <HAL_DMA_IRQHandler+0x382>
 8002a24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a28:	e01b      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3ba>
 8002a2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a2e:	e018      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3ba>
 8002a30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a34:	e015      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3ba>
 8002a36:	2320      	movs	r3, #32
 8002a38:	e013      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3ba>
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	e011      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3ba>
 8002a3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a42:	e00e      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3ba>
 8002a44:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002a48:	e00b      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3ba>
 8002a4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a4e:	e008      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3ba>
 8002a50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a54:	e005      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3ba>
 8002a56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a5a:	e002      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3ba>
 8002a5c:	2320      	movs	r3, #32
 8002a5e:	e000      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3ba>
 8002a60:	2302      	movs	r3, #2
 8002a62:	4a2e      	ldr	r2, [pc, #184]	; (8002b1c <HAL_DMA_IRQHandler+0x474>)
 8002a64:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d034      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a7e:	e02f      	b.n	8002ae0 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	2208      	movs	r2, #8
 8002a86:	409a      	lsls	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d028      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0x43a>
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d023      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 020e 	bic.w	r2, r2, #14
 8002aa8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2201      	movs	r2, #1
 8002abe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d004      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	4798      	blx	r3
    }
  }
  return;
 8002ae0:	bf00      	nop
 8002ae2:	bf00      	nop
}
 8002ae4:	3710      	adds	r7, #16
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	40020080 	.word	0x40020080
 8002af0:	40020008 	.word	0x40020008
 8002af4:	4002001c 	.word	0x4002001c
 8002af8:	40020030 	.word	0x40020030
 8002afc:	40020044 	.word	0x40020044
 8002b00:	40020058 	.word	0x40020058
 8002b04:	4002006c 	.word	0x4002006c
 8002b08:	40020408 	.word	0x40020408
 8002b0c:	4002041c 	.word	0x4002041c
 8002b10:	40020430 	.word	0x40020430
 8002b14:	40020444 	.word	0x40020444
 8002b18:	40020400 	.word	0x40020400
 8002b1c:	40020000 	.word	0x40020000

08002b20 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
 8002b2c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b36:	2101      	movs	r1, #1
 8002b38:	fa01 f202 	lsl.w	r2, r1, r2
 8002b3c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2b10      	cmp	r3, #16
 8002b4c:	d108      	bne.n	8002b60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68ba      	ldr	r2, [r7, #8]
 8002b5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b5e:	e007      	b.n	8002b70 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68ba      	ldr	r2, [r7, #8]
 8002b66:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	60da      	str	r2, [r3, #12]
}
 8002b70:	bf00      	nop
 8002b72:	3714      	adds	r7, #20
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bc80      	pop	{r7}
 8002b78:	4770      	bx	lr
	...

08002b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b08b      	sub	sp, #44	; 0x2c
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b86:	2300      	movs	r3, #0
 8002b88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b8e:	e179      	b.n	8002e84 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b90:	2201      	movs	r2, #1
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	69fa      	ldr	r2, [r7, #28]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	f040 8168 	bne.w	8002e7e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	4a96      	ldr	r2, [pc, #600]	; (8002e0c <HAL_GPIO_Init+0x290>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d05e      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
 8002bb8:	4a94      	ldr	r2, [pc, #592]	; (8002e0c <HAL_GPIO_Init+0x290>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d875      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002bbe:	4a94      	ldr	r2, [pc, #592]	; (8002e10 <HAL_GPIO_Init+0x294>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d058      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
 8002bc4:	4a92      	ldr	r2, [pc, #584]	; (8002e10 <HAL_GPIO_Init+0x294>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d86f      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002bca:	4a92      	ldr	r2, [pc, #584]	; (8002e14 <HAL_GPIO_Init+0x298>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d052      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
 8002bd0:	4a90      	ldr	r2, [pc, #576]	; (8002e14 <HAL_GPIO_Init+0x298>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d869      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002bd6:	4a90      	ldr	r2, [pc, #576]	; (8002e18 <HAL_GPIO_Init+0x29c>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d04c      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
 8002bdc:	4a8e      	ldr	r2, [pc, #568]	; (8002e18 <HAL_GPIO_Init+0x29c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d863      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002be2:	4a8e      	ldr	r2, [pc, #568]	; (8002e1c <HAL_GPIO_Init+0x2a0>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d046      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
 8002be8:	4a8c      	ldr	r2, [pc, #560]	; (8002e1c <HAL_GPIO_Init+0x2a0>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d85d      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002bee:	2b12      	cmp	r3, #18
 8002bf0:	d82a      	bhi.n	8002c48 <HAL_GPIO_Init+0xcc>
 8002bf2:	2b12      	cmp	r3, #18
 8002bf4:	d859      	bhi.n	8002caa <HAL_GPIO_Init+0x12e>
 8002bf6:	a201      	add	r2, pc, #4	; (adr r2, 8002bfc <HAL_GPIO_Init+0x80>)
 8002bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bfc:	08002c77 	.word	0x08002c77
 8002c00:	08002c51 	.word	0x08002c51
 8002c04:	08002c63 	.word	0x08002c63
 8002c08:	08002ca5 	.word	0x08002ca5
 8002c0c:	08002cab 	.word	0x08002cab
 8002c10:	08002cab 	.word	0x08002cab
 8002c14:	08002cab 	.word	0x08002cab
 8002c18:	08002cab 	.word	0x08002cab
 8002c1c:	08002cab 	.word	0x08002cab
 8002c20:	08002cab 	.word	0x08002cab
 8002c24:	08002cab 	.word	0x08002cab
 8002c28:	08002cab 	.word	0x08002cab
 8002c2c:	08002cab 	.word	0x08002cab
 8002c30:	08002cab 	.word	0x08002cab
 8002c34:	08002cab 	.word	0x08002cab
 8002c38:	08002cab 	.word	0x08002cab
 8002c3c:	08002cab 	.word	0x08002cab
 8002c40:	08002c59 	.word	0x08002c59
 8002c44:	08002c6d 	.word	0x08002c6d
 8002c48:	4a75      	ldr	r2, [pc, #468]	; (8002e20 <HAL_GPIO_Init+0x2a4>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d013      	beq.n	8002c76 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c4e:	e02c      	b.n	8002caa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	623b      	str	r3, [r7, #32]
          break;
 8002c56:	e029      	b.n	8002cac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	3304      	adds	r3, #4
 8002c5e:	623b      	str	r3, [r7, #32]
          break;
 8002c60:	e024      	b.n	8002cac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	3308      	adds	r3, #8
 8002c68:	623b      	str	r3, [r7, #32]
          break;
 8002c6a:	e01f      	b.n	8002cac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	330c      	adds	r3, #12
 8002c72:	623b      	str	r3, [r7, #32]
          break;
 8002c74:	e01a      	b.n	8002cac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d102      	bne.n	8002c84 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c7e:	2304      	movs	r3, #4
 8002c80:	623b      	str	r3, [r7, #32]
          break;
 8002c82:	e013      	b.n	8002cac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d105      	bne.n	8002c98 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c8c:	2308      	movs	r3, #8
 8002c8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	69fa      	ldr	r2, [r7, #28]
 8002c94:	611a      	str	r2, [r3, #16]
          break;
 8002c96:	e009      	b.n	8002cac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c98:	2308      	movs	r3, #8
 8002c9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	69fa      	ldr	r2, [r7, #28]
 8002ca0:	615a      	str	r2, [r3, #20]
          break;
 8002ca2:	e003      	b.n	8002cac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	623b      	str	r3, [r7, #32]
          break;
 8002ca8:	e000      	b.n	8002cac <HAL_GPIO_Init+0x130>
          break;
 8002caa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	2bff      	cmp	r3, #255	; 0xff
 8002cb0:	d801      	bhi.n	8002cb6 <HAL_GPIO_Init+0x13a>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	e001      	b.n	8002cba <HAL_GPIO_Init+0x13e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	3304      	adds	r3, #4
 8002cba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	2bff      	cmp	r3, #255	; 0xff
 8002cc0:	d802      	bhi.n	8002cc8 <HAL_GPIO_Init+0x14c>
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	e002      	b.n	8002cce <HAL_GPIO_Init+0x152>
 8002cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cca:	3b08      	subs	r3, #8
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	210f      	movs	r1, #15
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	401a      	ands	r2, r3
 8002ce0:	6a39      	ldr	r1, [r7, #32]
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce8:	431a      	orrs	r2, r3
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f000 80c1 	beq.w	8002e7e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cfc:	4b49      	ldr	r3, [pc, #292]	; (8002e24 <HAL_GPIO_Init+0x2a8>)
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	4a48      	ldr	r2, [pc, #288]	; (8002e24 <HAL_GPIO_Init+0x2a8>)
 8002d02:	f043 0301 	orr.w	r3, r3, #1
 8002d06:	6193      	str	r3, [r2, #24]
 8002d08:	4b46      	ldr	r3, [pc, #280]	; (8002e24 <HAL_GPIO_Init+0x2a8>)
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	60bb      	str	r3, [r7, #8]
 8002d12:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d14:	4a44      	ldr	r2, [pc, #272]	; (8002e28 <HAL_GPIO_Init+0x2ac>)
 8002d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d18:	089b      	lsrs	r3, r3, #2
 8002d1a:	3302      	adds	r3, #2
 8002d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d20:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d24:	f003 0303 	and.w	r3, r3, #3
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	220f      	movs	r2, #15
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	4013      	ands	r3, r2
 8002d36:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a3c      	ldr	r2, [pc, #240]	; (8002e2c <HAL_GPIO_Init+0x2b0>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d01f      	beq.n	8002d80 <HAL_GPIO_Init+0x204>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a3b      	ldr	r2, [pc, #236]	; (8002e30 <HAL_GPIO_Init+0x2b4>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d019      	beq.n	8002d7c <HAL_GPIO_Init+0x200>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a3a      	ldr	r2, [pc, #232]	; (8002e34 <HAL_GPIO_Init+0x2b8>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d013      	beq.n	8002d78 <HAL_GPIO_Init+0x1fc>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a39      	ldr	r2, [pc, #228]	; (8002e38 <HAL_GPIO_Init+0x2bc>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d00d      	beq.n	8002d74 <HAL_GPIO_Init+0x1f8>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4a38      	ldr	r2, [pc, #224]	; (8002e3c <HAL_GPIO_Init+0x2c0>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d007      	beq.n	8002d70 <HAL_GPIO_Init+0x1f4>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a37      	ldr	r2, [pc, #220]	; (8002e40 <HAL_GPIO_Init+0x2c4>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d101      	bne.n	8002d6c <HAL_GPIO_Init+0x1f0>
 8002d68:	2305      	movs	r3, #5
 8002d6a:	e00a      	b.n	8002d82 <HAL_GPIO_Init+0x206>
 8002d6c:	2306      	movs	r3, #6
 8002d6e:	e008      	b.n	8002d82 <HAL_GPIO_Init+0x206>
 8002d70:	2304      	movs	r3, #4
 8002d72:	e006      	b.n	8002d82 <HAL_GPIO_Init+0x206>
 8002d74:	2303      	movs	r3, #3
 8002d76:	e004      	b.n	8002d82 <HAL_GPIO_Init+0x206>
 8002d78:	2302      	movs	r3, #2
 8002d7a:	e002      	b.n	8002d82 <HAL_GPIO_Init+0x206>
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e000      	b.n	8002d82 <HAL_GPIO_Init+0x206>
 8002d80:	2300      	movs	r3, #0
 8002d82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d84:	f002 0203 	and.w	r2, r2, #3
 8002d88:	0092      	lsls	r2, r2, #2
 8002d8a:	4093      	lsls	r3, r2
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d92:	4925      	ldr	r1, [pc, #148]	; (8002e28 <HAL_GPIO_Init+0x2ac>)
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	089b      	lsrs	r3, r3, #2
 8002d98:	3302      	adds	r3, #2
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d006      	beq.n	8002dba <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002dac:	4b25      	ldr	r3, [pc, #148]	; (8002e44 <HAL_GPIO_Init+0x2c8>)
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	4924      	ldr	r1, [pc, #144]	; (8002e44 <HAL_GPIO_Init+0x2c8>)
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	600b      	str	r3, [r1, #0]
 8002db8:	e006      	b.n	8002dc8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002dba:	4b22      	ldr	r3, [pc, #136]	; (8002e44 <HAL_GPIO_Init+0x2c8>)
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	4920      	ldr	r1, [pc, #128]	; (8002e44 <HAL_GPIO_Init+0x2c8>)
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d006      	beq.n	8002de2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002dd4:	4b1b      	ldr	r3, [pc, #108]	; (8002e44 <HAL_GPIO_Init+0x2c8>)
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	491a      	ldr	r1, [pc, #104]	; (8002e44 <HAL_GPIO_Init+0x2c8>)
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	604b      	str	r3, [r1, #4]
 8002de0:	e006      	b.n	8002df0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002de2:	4b18      	ldr	r3, [pc, #96]	; (8002e44 <HAL_GPIO_Init+0x2c8>)
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	43db      	mvns	r3, r3
 8002dea:	4916      	ldr	r1, [pc, #88]	; (8002e44 <HAL_GPIO_Init+0x2c8>)
 8002dec:	4013      	ands	r3, r2
 8002dee:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d025      	beq.n	8002e48 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002dfc:	4b11      	ldr	r3, [pc, #68]	; (8002e44 <HAL_GPIO_Init+0x2c8>)
 8002dfe:	689a      	ldr	r2, [r3, #8]
 8002e00:	4910      	ldr	r1, [pc, #64]	; (8002e44 <HAL_GPIO_Init+0x2c8>)
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	608b      	str	r3, [r1, #8]
 8002e08:	e025      	b.n	8002e56 <HAL_GPIO_Init+0x2da>
 8002e0a:	bf00      	nop
 8002e0c:	10320000 	.word	0x10320000
 8002e10:	10310000 	.word	0x10310000
 8002e14:	10220000 	.word	0x10220000
 8002e18:	10210000 	.word	0x10210000
 8002e1c:	10120000 	.word	0x10120000
 8002e20:	10110000 	.word	0x10110000
 8002e24:	40021000 	.word	0x40021000
 8002e28:	40010000 	.word	0x40010000
 8002e2c:	40010800 	.word	0x40010800
 8002e30:	40010c00 	.word	0x40010c00
 8002e34:	40011000 	.word	0x40011000
 8002e38:	40011400 	.word	0x40011400
 8002e3c:	40011800 	.word	0x40011800
 8002e40:	40011c00 	.word	0x40011c00
 8002e44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e48:	4b15      	ldr	r3, [pc, #84]	; (8002ea0 <HAL_GPIO_Init+0x324>)
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	4913      	ldr	r1, [pc, #76]	; (8002ea0 <HAL_GPIO_Init+0x324>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d006      	beq.n	8002e70 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e62:	4b0f      	ldr	r3, [pc, #60]	; (8002ea0 <HAL_GPIO_Init+0x324>)
 8002e64:	68da      	ldr	r2, [r3, #12]
 8002e66:	490e      	ldr	r1, [pc, #56]	; (8002ea0 <HAL_GPIO_Init+0x324>)
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60cb      	str	r3, [r1, #12]
 8002e6e:	e006      	b.n	8002e7e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e70:	4b0b      	ldr	r3, [pc, #44]	; (8002ea0 <HAL_GPIO_Init+0x324>)
 8002e72:	68da      	ldr	r2, [r3, #12]
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	43db      	mvns	r3, r3
 8002e78:	4909      	ldr	r1, [pc, #36]	; (8002ea0 <HAL_GPIO_Init+0x324>)
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e80:	3301      	adds	r3, #1
 8002e82:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f47f ae7e 	bne.w	8002b90 <HAL_GPIO_Init+0x14>
  }
}
 8002e94:	bf00      	nop
 8002e96:	bf00      	nop
 8002e98:	372c      	adds	r7, #44	; 0x2c
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr
 8002ea0:	40010400 	.word	0x40010400

08002ea4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b085      	sub	sp, #20
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	460b      	mov	r3, r1
 8002eae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689a      	ldr	r2, [r3, #8]
 8002eb4:	887b      	ldrh	r3, [r7, #2]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d002      	beq.n	8002ec2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	73fb      	strb	r3, [r7, #15]
 8002ec0:	e001      	b.n	8002ec6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3714      	adds	r7, #20
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bc80      	pop	{r7}
 8002ed0:	4770      	bx	lr

08002ed2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ed2:	b480      	push	{r7}
 8002ed4:	b083      	sub	sp, #12
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]
 8002eda:	460b      	mov	r3, r1
 8002edc:	807b      	strh	r3, [r7, #2]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ee2:	787b      	ldrb	r3, [r7, #1]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d003      	beq.n	8002ef0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ee8:	887a      	ldrh	r2, [r7, #2]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002eee:	e003      	b.n	8002ef8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ef0:	887b      	ldrh	r3, [r7, #2]
 8002ef2:	041a      	lsls	r2, r3, #16
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	611a      	str	r2, [r3, #16]
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bc80      	pop	{r7}
 8002f00:	4770      	bx	lr

08002f02 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002f02:	b480      	push	{r7}
 8002f04:	b083      	sub	sp, #12
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	4603      	mov	r3, r0
 8002f0a:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bc80      	pop	{r7}
 8002f14:	4770      	bx	lr
	...

08002f18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b086      	sub	sp, #24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d101      	bne.n	8002f2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e272      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f000 8087 	beq.w	8003046 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f38:	4b92      	ldr	r3, [pc, #584]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f003 030c 	and.w	r3, r3, #12
 8002f40:	2b04      	cmp	r3, #4
 8002f42:	d00c      	beq.n	8002f5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f44:	4b8f      	ldr	r3, [pc, #572]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f003 030c 	and.w	r3, r3, #12
 8002f4c:	2b08      	cmp	r3, #8
 8002f4e:	d112      	bne.n	8002f76 <HAL_RCC_OscConfig+0x5e>
 8002f50:	4b8c      	ldr	r3, [pc, #560]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f5c:	d10b      	bne.n	8002f76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f5e:	4b89      	ldr	r3, [pc, #548]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d06c      	beq.n	8003044 <HAL_RCC_OscConfig+0x12c>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d168      	bne.n	8003044 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e24c      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f7e:	d106      	bne.n	8002f8e <HAL_RCC_OscConfig+0x76>
 8002f80:	4b80      	ldr	r3, [pc, #512]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a7f      	ldr	r2, [pc, #508]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002f86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f8a:	6013      	str	r3, [r2, #0]
 8002f8c:	e02e      	b.n	8002fec <HAL_RCC_OscConfig+0xd4>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10c      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x98>
 8002f96:	4b7b      	ldr	r3, [pc, #492]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a7a      	ldr	r2, [pc, #488]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002f9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	4b78      	ldr	r3, [pc, #480]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a77      	ldr	r2, [pc, #476]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002fa8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fac:	6013      	str	r3, [r2, #0]
 8002fae:	e01d      	b.n	8002fec <HAL_RCC_OscConfig+0xd4>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fb8:	d10c      	bne.n	8002fd4 <HAL_RCC_OscConfig+0xbc>
 8002fba:	4b72      	ldr	r3, [pc, #456]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a71      	ldr	r2, [pc, #452]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002fc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	4b6f      	ldr	r3, [pc, #444]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a6e      	ldr	r2, [pc, #440]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002fcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fd0:	6013      	str	r3, [r2, #0]
 8002fd2:	e00b      	b.n	8002fec <HAL_RCC_OscConfig+0xd4>
 8002fd4:	4b6b      	ldr	r3, [pc, #428]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a6a      	ldr	r2, [pc, #424]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002fda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fde:	6013      	str	r3, [r2, #0]
 8002fe0:	4b68      	ldr	r3, [pc, #416]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a67      	ldr	r2, [pc, #412]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8002fe6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d013      	beq.n	800301c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff4:	f7ff f83e 	bl	8002074 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ffa:	e008      	b.n	800300e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ffc:	f7ff f83a 	bl	8002074 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b64      	cmp	r3, #100	; 0x64
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e200      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800300e:	4b5d      	ldr	r3, [pc, #372]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0f0      	beq.n	8002ffc <HAL_RCC_OscConfig+0xe4>
 800301a:	e014      	b.n	8003046 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800301c:	f7ff f82a 	bl	8002074 <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003024:	f7ff f826 	bl	8002074 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b64      	cmp	r3, #100	; 0x64
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e1ec      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003036:	4b53      	ldr	r3, [pc, #332]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1f0      	bne.n	8003024 <HAL_RCC_OscConfig+0x10c>
 8003042:	e000      	b.n	8003046 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003044:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d063      	beq.n	800311a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003052:	4b4c      	ldr	r3, [pc, #304]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f003 030c 	and.w	r3, r3, #12
 800305a:	2b00      	cmp	r3, #0
 800305c:	d00b      	beq.n	8003076 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800305e:	4b49      	ldr	r3, [pc, #292]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f003 030c 	and.w	r3, r3, #12
 8003066:	2b08      	cmp	r3, #8
 8003068:	d11c      	bne.n	80030a4 <HAL_RCC_OscConfig+0x18c>
 800306a:	4b46      	ldr	r3, [pc, #280]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d116      	bne.n	80030a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003076:	4b43      	ldr	r3, [pc, #268]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d005      	beq.n	800308e <HAL_RCC_OscConfig+0x176>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d001      	beq.n	800308e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e1c0      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800308e:	4b3d      	ldr	r3, [pc, #244]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	00db      	lsls	r3, r3, #3
 800309c:	4939      	ldr	r1, [pc, #228]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 800309e:	4313      	orrs	r3, r2
 80030a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030a2:	e03a      	b.n	800311a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d020      	beq.n	80030ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030ac:	4b36      	ldr	r3, [pc, #216]	; (8003188 <HAL_RCC_OscConfig+0x270>)
 80030ae:	2201      	movs	r2, #1
 80030b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b2:	f7fe ffdf 	bl	8002074 <HAL_GetTick>
 80030b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b8:	e008      	b.n	80030cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030ba:	f7fe ffdb 	bl	8002074 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d901      	bls.n	80030cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e1a1      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030cc:	4b2d      	ldr	r3, [pc, #180]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0302 	and.w	r3, r3, #2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d0f0      	beq.n	80030ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030d8:	4b2a      	ldr	r3, [pc, #168]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	695b      	ldr	r3, [r3, #20]
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	4927      	ldr	r1, [pc, #156]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	600b      	str	r3, [r1, #0]
 80030ec:	e015      	b.n	800311a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ee:	4b26      	ldr	r3, [pc, #152]	; (8003188 <HAL_RCC_OscConfig+0x270>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f4:	f7fe ffbe 	bl	8002074 <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030fa:	e008      	b.n	800310e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030fc:	f7fe ffba 	bl	8002074 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b02      	cmp	r3, #2
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e180      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800310e:	4b1d      	ldr	r3, [pc, #116]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1f0      	bne.n	80030fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0308 	and.w	r3, r3, #8
 8003122:	2b00      	cmp	r3, #0
 8003124:	d03a      	beq.n	800319c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d019      	beq.n	8003162 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800312e:	4b17      	ldr	r3, [pc, #92]	; (800318c <HAL_RCC_OscConfig+0x274>)
 8003130:	2201      	movs	r2, #1
 8003132:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003134:	f7fe ff9e 	bl	8002074 <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800313c:	f7fe ff9a 	bl	8002074 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e160      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800314e:	4b0d      	ldr	r3, [pc, #52]	; (8003184 <HAL_RCC_OscConfig+0x26c>)
 8003150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0f0      	beq.n	800313c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800315a:	2001      	movs	r0, #1
 800315c:	f000 faa6 	bl	80036ac <RCC_Delay>
 8003160:	e01c      	b.n	800319c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003162:	4b0a      	ldr	r3, [pc, #40]	; (800318c <HAL_RCC_OscConfig+0x274>)
 8003164:	2200      	movs	r2, #0
 8003166:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003168:	f7fe ff84 	bl	8002074 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800316e:	e00f      	b.n	8003190 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003170:	f7fe ff80 	bl	8002074 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d908      	bls.n	8003190 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e146      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
 8003182:	bf00      	nop
 8003184:	40021000 	.word	0x40021000
 8003188:	42420000 	.word	0x42420000
 800318c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003190:	4b92      	ldr	r3, [pc, #584]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1e9      	bne.n	8003170 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0304 	and.w	r3, r3, #4
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f000 80a6 	beq.w	80032f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031aa:	2300      	movs	r3, #0
 80031ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031ae:	4b8b      	ldr	r3, [pc, #556]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10d      	bne.n	80031d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031ba:	4b88      	ldr	r3, [pc, #544]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	4a87      	ldr	r2, [pc, #540]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 80031c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031c4:	61d3      	str	r3, [r2, #28]
 80031c6:	4b85      	ldr	r3, [pc, #532]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 80031c8:	69db      	ldr	r3, [r3, #28]
 80031ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ce:	60bb      	str	r3, [r7, #8]
 80031d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031d2:	2301      	movs	r3, #1
 80031d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d6:	4b82      	ldr	r3, [pc, #520]	; (80033e0 <HAL_RCC_OscConfig+0x4c8>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d118      	bne.n	8003214 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031e2:	4b7f      	ldr	r3, [pc, #508]	; (80033e0 <HAL_RCC_OscConfig+0x4c8>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a7e      	ldr	r2, [pc, #504]	; (80033e0 <HAL_RCC_OscConfig+0x4c8>)
 80031e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031ee:	f7fe ff41 	bl	8002074 <HAL_GetTick>
 80031f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f4:	e008      	b.n	8003208 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031f6:	f7fe ff3d 	bl	8002074 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b64      	cmp	r3, #100	; 0x64
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e103      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003208:	4b75      	ldr	r3, [pc, #468]	; (80033e0 <HAL_RCC_OscConfig+0x4c8>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003210:	2b00      	cmp	r3, #0
 8003212:	d0f0      	beq.n	80031f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	2b01      	cmp	r3, #1
 800321a:	d106      	bne.n	800322a <HAL_RCC_OscConfig+0x312>
 800321c:	4b6f      	ldr	r3, [pc, #444]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 800321e:	6a1b      	ldr	r3, [r3, #32]
 8003220:	4a6e      	ldr	r2, [pc, #440]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003222:	f043 0301 	orr.w	r3, r3, #1
 8003226:	6213      	str	r3, [r2, #32]
 8003228:	e02d      	b.n	8003286 <HAL_RCC_OscConfig+0x36e>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d10c      	bne.n	800324c <HAL_RCC_OscConfig+0x334>
 8003232:	4b6a      	ldr	r3, [pc, #424]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	4a69      	ldr	r2, [pc, #420]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003238:	f023 0301 	bic.w	r3, r3, #1
 800323c:	6213      	str	r3, [r2, #32]
 800323e:	4b67      	ldr	r3, [pc, #412]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003240:	6a1b      	ldr	r3, [r3, #32]
 8003242:	4a66      	ldr	r2, [pc, #408]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003244:	f023 0304 	bic.w	r3, r3, #4
 8003248:	6213      	str	r3, [r2, #32]
 800324a:	e01c      	b.n	8003286 <HAL_RCC_OscConfig+0x36e>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	2b05      	cmp	r3, #5
 8003252:	d10c      	bne.n	800326e <HAL_RCC_OscConfig+0x356>
 8003254:	4b61      	ldr	r3, [pc, #388]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	4a60      	ldr	r2, [pc, #384]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 800325a:	f043 0304 	orr.w	r3, r3, #4
 800325e:	6213      	str	r3, [r2, #32]
 8003260:	4b5e      	ldr	r3, [pc, #376]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003262:	6a1b      	ldr	r3, [r3, #32]
 8003264:	4a5d      	ldr	r2, [pc, #372]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003266:	f043 0301 	orr.w	r3, r3, #1
 800326a:	6213      	str	r3, [r2, #32]
 800326c:	e00b      	b.n	8003286 <HAL_RCC_OscConfig+0x36e>
 800326e:	4b5b      	ldr	r3, [pc, #364]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	4a5a      	ldr	r2, [pc, #360]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003274:	f023 0301 	bic.w	r3, r3, #1
 8003278:	6213      	str	r3, [r2, #32]
 800327a:	4b58      	ldr	r3, [pc, #352]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 800327c:	6a1b      	ldr	r3, [r3, #32]
 800327e:	4a57      	ldr	r2, [pc, #348]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003280:	f023 0304 	bic.w	r3, r3, #4
 8003284:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d015      	beq.n	80032ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800328e:	f7fe fef1 	bl	8002074 <HAL_GetTick>
 8003292:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003294:	e00a      	b.n	80032ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003296:	f7fe feed 	bl	8002074 <HAL_GetTick>
 800329a:	4602      	mov	r2, r0
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d901      	bls.n	80032ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e0b1      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ac:	4b4b      	ldr	r3, [pc, #300]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d0ee      	beq.n	8003296 <HAL_RCC_OscConfig+0x37e>
 80032b8:	e014      	b.n	80032e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032ba:	f7fe fedb 	bl	8002074 <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032c0:	e00a      	b.n	80032d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032c2:	f7fe fed7 	bl	8002074 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d901      	bls.n	80032d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e09b      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032d8:	4b40      	ldr	r3, [pc, #256]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 80032da:	6a1b      	ldr	r3, [r3, #32]
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1ee      	bne.n	80032c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032e4:	7dfb      	ldrb	r3, [r7, #23]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d105      	bne.n	80032f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ea:	4b3c      	ldr	r3, [pc, #240]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 80032ec:	69db      	ldr	r3, [r3, #28]
 80032ee:	4a3b      	ldr	r2, [pc, #236]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 80032f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	69db      	ldr	r3, [r3, #28]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f000 8087 	beq.w	800340e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003300:	4b36      	ldr	r3, [pc, #216]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f003 030c 	and.w	r3, r3, #12
 8003308:	2b08      	cmp	r3, #8
 800330a:	d061      	beq.n	80033d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	69db      	ldr	r3, [r3, #28]
 8003310:	2b02      	cmp	r3, #2
 8003312:	d146      	bne.n	80033a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003314:	4b33      	ldr	r3, [pc, #204]	; (80033e4 <HAL_RCC_OscConfig+0x4cc>)
 8003316:	2200      	movs	r2, #0
 8003318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800331a:	f7fe feab 	bl	8002074 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003322:	f7fe fea7 	bl	8002074 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e06d      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003334:	4b29      	ldr	r3, [pc, #164]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d1f0      	bne.n	8003322 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003348:	d108      	bne.n	800335c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800334a:	4b24      	ldr	r3, [pc, #144]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	4921      	ldr	r1, [pc, #132]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003358:	4313      	orrs	r3, r2
 800335a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800335c:	4b1f      	ldr	r3, [pc, #124]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a19      	ldr	r1, [r3, #32]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336c:	430b      	orrs	r3, r1
 800336e:	491b      	ldr	r1, [pc, #108]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003370:	4313      	orrs	r3, r2
 8003372:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003374:	4b1b      	ldr	r3, [pc, #108]	; (80033e4 <HAL_RCC_OscConfig+0x4cc>)
 8003376:	2201      	movs	r2, #1
 8003378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800337a:	f7fe fe7b 	bl	8002074 <HAL_GetTick>
 800337e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003380:	e008      	b.n	8003394 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003382:	f7fe fe77 	bl	8002074 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e03d      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003394:	4b11      	ldr	r3, [pc, #68]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d0f0      	beq.n	8003382 <HAL_RCC_OscConfig+0x46a>
 80033a0:	e035      	b.n	800340e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033a2:	4b10      	ldr	r3, [pc, #64]	; (80033e4 <HAL_RCC_OscConfig+0x4cc>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a8:	f7fe fe64 	bl	8002074 <HAL_GetTick>
 80033ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ae:	e008      	b.n	80033c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033b0:	f7fe fe60 	bl	8002074 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d901      	bls.n	80033c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e026      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033c2:	4b06      	ldr	r3, [pc, #24]	; (80033dc <HAL_RCC_OscConfig+0x4c4>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1f0      	bne.n	80033b0 <HAL_RCC_OscConfig+0x498>
 80033ce:	e01e      	b.n	800340e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	69db      	ldr	r3, [r3, #28]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d107      	bne.n	80033e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e019      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
 80033dc:	40021000 	.word	0x40021000
 80033e0:	40007000 	.word	0x40007000
 80033e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033e8:	4b0b      	ldr	r3, [pc, #44]	; (8003418 <HAL_RCC_OscConfig+0x500>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d106      	bne.n	800340a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003406:	429a      	cmp	r2, r3
 8003408:	d001      	beq.n	800340e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	3718      	adds	r7, #24
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	40021000 	.word	0x40021000

0800341c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d101      	bne.n	8003430 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e0d0      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003430:	4b6a      	ldr	r3, [pc, #424]	; (80035dc <HAL_RCC_ClockConfig+0x1c0>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0307 	and.w	r3, r3, #7
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	429a      	cmp	r2, r3
 800343c:	d910      	bls.n	8003460 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800343e:	4b67      	ldr	r3, [pc, #412]	; (80035dc <HAL_RCC_ClockConfig+0x1c0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f023 0207 	bic.w	r2, r3, #7
 8003446:	4965      	ldr	r1, [pc, #404]	; (80035dc <HAL_RCC_ClockConfig+0x1c0>)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	4313      	orrs	r3, r2
 800344c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800344e:	4b63      	ldr	r3, [pc, #396]	; (80035dc <HAL_RCC_ClockConfig+0x1c0>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	683a      	ldr	r2, [r7, #0]
 8003458:	429a      	cmp	r2, r3
 800345a:	d001      	beq.n	8003460 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e0b8      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d020      	beq.n	80034ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0304 	and.w	r3, r3, #4
 8003474:	2b00      	cmp	r3, #0
 8003476:	d005      	beq.n	8003484 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003478:	4b59      	ldr	r3, [pc, #356]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	4a58      	ldr	r2, [pc, #352]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 800347e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003482:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0308 	and.w	r3, r3, #8
 800348c:	2b00      	cmp	r3, #0
 800348e:	d005      	beq.n	800349c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003490:	4b53      	ldr	r3, [pc, #332]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	4a52      	ldr	r2, [pc, #328]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003496:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800349a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800349c:	4b50      	ldr	r3, [pc, #320]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	494d      	ldr	r1, [pc, #308]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d040      	beq.n	800353c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d107      	bne.n	80034d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034c2:	4b47      	ldr	r3, [pc, #284]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d115      	bne.n	80034fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e07f      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d107      	bne.n	80034ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034da:	4b41      	ldr	r3, [pc, #260]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d109      	bne.n	80034fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e073      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ea:	4b3d      	ldr	r3, [pc, #244]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d101      	bne.n	80034fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e06b      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034fa:	4b39      	ldr	r3, [pc, #228]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f023 0203 	bic.w	r2, r3, #3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	4936      	ldr	r1, [pc, #216]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003508:	4313      	orrs	r3, r2
 800350a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800350c:	f7fe fdb2 	bl	8002074 <HAL_GetTick>
 8003510:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003512:	e00a      	b.n	800352a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003514:	f7fe fdae 	bl	8002074 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003522:	4293      	cmp	r3, r2
 8003524:	d901      	bls.n	800352a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e053      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800352a:	4b2d      	ldr	r3, [pc, #180]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f003 020c 	and.w	r2, r3, #12
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	429a      	cmp	r2, r3
 800353a:	d1eb      	bne.n	8003514 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800353c:	4b27      	ldr	r3, [pc, #156]	; (80035dc <HAL_RCC_ClockConfig+0x1c0>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0307 	and.w	r3, r3, #7
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	429a      	cmp	r2, r3
 8003548:	d210      	bcs.n	800356c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800354a:	4b24      	ldr	r3, [pc, #144]	; (80035dc <HAL_RCC_ClockConfig+0x1c0>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f023 0207 	bic.w	r2, r3, #7
 8003552:	4922      	ldr	r1, [pc, #136]	; (80035dc <HAL_RCC_ClockConfig+0x1c0>)
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	4313      	orrs	r3, r2
 8003558:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800355a:	4b20      	ldr	r3, [pc, #128]	; (80035dc <HAL_RCC_ClockConfig+0x1c0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0307 	and.w	r3, r3, #7
 8003562:	683a      	ldr	r2, [r7, #0]
 8003564:	429a      	cmp	r2, r3
 8003566:	d001      	beq.n	800356c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e032      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0304 	and.w	r3, r3, #4
 8003574:	2b00      	cmp	r3, #0
 8003576:	d008      	beq.n	800358a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003578:	4b19      	ldr	r3, [pc, #100]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	4916      	ldr	r1, [pc, #88]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003586:	4313      	orrs	r3, r2
 8003588:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0308 	and.w	r3, r3, #8
 8003592:	2b00      	cmp	r3, #0
 8003594:	d009      	beq.n	80035aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003596:	4b12      	ldr	r3, [pc, #72]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	490e      	ldr	r1, [pc, #56]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035aa:	f000 f821 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 80035ae:	4602      	mov	r2, r0
 80035b0:	4b0b      	ldr	r3, [pc, #44]	; (80035e0 <HAL_RCC_ClockConfig+0x1c4>)
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	091b      	lsrs	r3, r3, #4
 80035b6:	f003 030f 	and.w	r3, r3, #15
 80035ba:	490a      	ldr	r1, [pc, #40]	; (80035e4 <HAL_RCC_ClockConfig+0x1c8>)
 80035bc:	5ccb      	ldrb	r3, [r1, r3]
 80035be:	fa22 f303 	lsr.w	r3, r2, r3
 80035c2:	4a09      	ldr	r2, [pc, #36]	; (80035e8 <HAL_RCC_ClockConfig+0x1cc>)
 80035c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035c6:	4b09      	ldr	r3, [pc, #36]	; (80035ec <HAL_RCC_ClockConfig+0x1d0>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fe fd10 	bl	8001ff0 <HAL_InitTick>

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3710      	adds	r7, #16
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	40022000 	.word	0x40022000
 80035e0:	40021000 	.word	0x40021000
 80035e4:	0800633c 	.word	0x0800633c
 80035e8:	20000000 	.word	0x20000000
 80035ec:	20000004 	.word	0x20000004

080035f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035f0:	b490      	push	{r4, r7}
 80035f2:	b08a      	sub	sp, #40	; 0x28
 80035f4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80035f6:	4b29      	ldr	r3, [pc, #164]	; (800369c <HAL_RCC_GetSysClockFreq+0xac>)
 80035f8:	1d3c      	adds	r4, r7, #4
 80035fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003600:	f240 2301 	movw	r3, #513	; 0x201
 8003604:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003606:	2300      	movs	r3, #0
 8003608:	61fb      	str	r3, [r7, #28]
 800360a:	2300      	movs	r3, #0
 800360c:	61bb      	str	r3, [r7, #24]
 800360e:	2300      	movs	r3, #0
 8003610:	627b      	str	r3, [r7, #36]	; 0x24
 8003612:	2300      	movs	r3, #0
 8003614:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003616:	2300      	movs	r3, #0
 8003618:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800361a:	4b21      	ldr	r3, [pc, #132]	; (80036a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	f003 030c 	and.w	r3, r3, #12
 8003626:	2b04      	cmp	r3, #4
 8003628:	d002      	beq.n	8003630 <HAL_RCC_GetSysClockFreq+0x40>
 800362a:	2b08      	cmp	r3, #8
 800362c:	d003      	beq.n	8003636 <HAL_RCC_GetSysClockFreq+0x46>
 800362e:	e02b      	b.n	8003688 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003630:	4b1c      	ldr	r3, [pc, #112]	; (80036a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003632:	623b      	str	r3, [r7, #32]
      break;
 8003634:	e02b      	b.n	800368e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	0c9b      	lsrs	r3, r3, #18
 800363a:	f003 030f 	and.w	r3, r3, #15
 800363e:	3328      	adds	r3, #40	; 0x28
 8003640:	443b      	add	r3, r7
 8003642:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003646:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d012      	beq.n	8003678 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003652:	4b13      	ldr	r3, [pc, #76]	; (80036a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	0c5b      	lsrs	r3, r3, #17
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	3328      	adds	r3, #40	; 0x28
 800365e:	443b      	add	r3, r7
 8003660:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003664:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	4a0e      	ldr	r2, [pc, #56]	; (80036a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800366a:	fb03 f202 	mul.w	r2, r3, r2
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	fbb2 f3f3 	udiv	r3, r2, r3
 8003674:	627b      	str	r3, [r7, #36]	; 0x24
 8003676:	e004      	b.n	8003682 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	4a0b      	ldr	r2, [pc, #44]	; (80036a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800367c:	fb02 f303 	mul.w	r3, r2, r3
 8003680:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003684:	623b      	str	r3, [r7, #32]
      break;
 8003686:	e002      	b.n	800368e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003688:	4b06      	ldr	r3, [pc, #24]	; (80036a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800368a:	623b      	str	r3, [r7, #32]
      break;
 800368c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800368e:	6a3b      	ldr	r3, [r7, #32]
}
 8003690:	4618      	mov	r0, r3
 8003692:	3728      	adds	r7, #40	; 0x28
 8003694:	46bd      	mov	sp, r7
 8003696:	bc90      	pop	{r4, r7}
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	08005d3c 	.word	0x08005d3c
 80036a0:	40021000 	.word	0x40021000
 80036a4:	007a1200 	.word	0x007a1200
 80036a8:	003d0900 	.word	0x003d0900

080036ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036b4:	4b0a      	ldr	r3, [pc, #40]	; (80036e0 <RCC_Delay+0x34>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a0a      	ldr	r2, [pc, #40]	; (80036e4 <RCC_Delay+0x38>)
 80036ba:	fba2 2303 	umull	r2, r3, r2, r3
 80036be:	0a5b      	lsrs	r3, r3, #9
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	fb02 f303 	mul.w	r3, r2, r3
 80036c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036c8:	bf00      	nop
  }
  while (Delay --);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	1e5a      	subs	r2, r3, #1
 80036ce:	60fa      	str	r2, [r7, #12]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1f9      	bne.n	80036c8 <RCC_Delay+0x1c>
}
 80036d4:	bf00      	nop
 80036d6:	bf00      	nop
 80036d8:	3714      	adds	r7, #20
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr
 80036e0:	20000000 	.word	0x20000000
 80036e4:	10624dd3 	.word	0x10624dd3

080036e8 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d004      	beq.n	8003704 <HAL_SRAM_Init+0x1c>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003702:	d101      	bne.n	8003708 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e038      	b.n	800377a <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	d106      	bne.n	8003722 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f7fe fb77 	bl	8001e10 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	3308      	adds	r3, #8
 800372a:	4619      	mov	r1, r3
 800372c:	4610      	mov	r0, r2
 800372e:	f001 f94f 	bl	80049d0 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6818      	ldr	r0, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	461a      	mov	r2, r3
 800373c:	68b9      	ldr	r1, [r7, #8]
 800373e:	f001 f9b1 	bl	8004aa4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6858      	ldr	r0, [r3, #4]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374e:	6879      	ldr	r1, [r7, #4]
 8003750:	f001 f9dc 	bl	8004b0c <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68fa      	ldr	r2, [r7, #12]
 800375a:	6892      	ldr	r2, [r2, #8]
 800375c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	6892      	ldr	r2, [r2, #8]
 8003768:	f041 0101 	orr.w	r1, r1, #1
 800376c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b082      	sub	sp, #8
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d101      	bne.n	8003794 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e041      	b.n	8003818 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	d106      	bne.n	80037ae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7fe fa6f 	bl	8001c8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2202      	movs	r2, #2
 80037b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	3304      	adds	r3, #4
 80037be:	4619      	mov	r1, r3
 80037c0:	4610      	mov	r0, r2
 80037c2:	f000 fd67 	bl	8004294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2201      	movs	r2, #1
 80037fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2201      	movs	r2, #1
 8003802:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2201      	movs	r2, #1
 800380a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3708      	adds	r7, #8
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e041      	b.n	80038b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d106      	bne.n	800384c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 f839 	bl	80038be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2202      	movs	r2, #2
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3304      	adds	r3, #4
 800385c:	4619      	mov	r1, r3
 800385e:	4610      	mov	r0, r2
 8003860:	f000 fd18 	bl	8004294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3708      	adds	r7, #8
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038be:	b480      	push	{r7}
 80038c0:	b083      	sub	sp, #12
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bc80      	pop	{r7}
 80038ce:	4770      	bx	lr

080038d0 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b086      	sub	sp, #24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
 80038dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d109      	bne.n	80038f8 <HAL_TIM_PWM_Start_DMA+0x28>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	bf0c      	ite	eq
 80038f0:	2301      	moveq	r3, #1
 80038f2:	2300      	movne	r3, #0
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	e022      	b.n	800393e <HAL_TIM_PWM_Start_DMA+0x6e>
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	d109      	bne.n	8003912 <HAL_TIM_PWM_Start_DMA+0x42>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b02      	cmp	r3, #2
 8003908:	bf0c      	ite	eq
 800390a:	2301      	moveq	r3, #1
 800390c:	2300      	movne	r3, #0
 800390e:	b2db      	uxtb	r3, r3
 8003910:	e015      	b.n	800393e <HAL_TIM_PWM_Start_DMA+0x6e>
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	2b08      	cmp	r3, #8
 8003916:	d109      	bne.n	800392c <HAL_TIM_PWM_Start_DMA+0x5c>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800391e:	b2db      	uxtb	r3, r3
 8003920:	2b02      	cmp	r3, #2
 8003922:	bf0c      	ite	eq
 8003924:	2301      	moveq	r3, #1
 8003926:	2300      	movne	r3, #0
 8003928:	b2db      	uxtb	r3, r3
 800392a:	e008      	b.n	800393e <HAL_TIM_PWM_Start_DMA+0x6e>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003932:	b2db      	uxtb	r3, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	bf0c      	ite	eq
 8003938:	2301      	moveq	r3, #1
 800393a:	2300      	movne	r3, #0
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d001      	beq.n	8003946 <HAL_TIM_PWM_Start_DMA+0x76>
  {
    return HAL_BUSY;
 8003942:	2302      	movs	r3, #2
 8003944:	e162      	b.n	8003c0c <HAL_TIM_PWM_Start_DMA+0x33c>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d109      	bne.n	8003960 <HAL_TIM_PWM_Start_DMA+0x90>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b01      	cmp	r3, #1
 8003956:	bf0c      	ite	eq
 8003958:	2301      	moveq	r3, #1
 800395a:	2300      	movne	r3, #0
 800395c:	b2db      	uxtb	r3, r3
 800395e:	e022      	b.n	80039a6 <HAL_TIM_PWM_Start_DMA+0xd6>
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	2b04      	cmp	r3, #4
 8003964:	d109      	bne.n	800397a <HAL_TIM_PWM_Start_DMA+0xaa>
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b01      	cmp	r3, #1
 8003970:	bf0c      	ite	eq
 8003972:	2301      	moveq	r3, #1
 8003974:	2300      	movne	r3, #0
 8003976:	b2db      	uxtb	r3, r3
 8003978:	e015      	b.n	80039a6 <HAL_TIM_PWM_Start_DMA+0xd6>
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	2b08      	cmp	r3, #8
 800397e:	d109      	bne.n	8003994 <HAL_TIM_PWM_Start_DMA+0xc4>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003986:	b2db      	uxtb	r3, r3
 8003988:	2b01      	cmp	r3, #1
 800398a:	bf0c      	ite	eq
 800398c:	2301      	moveq	r3, #1
 800398e:	2300      	movne	r3, #0
 8003990:	b2db      	uxtb	r3, r3
 8003992:	e008      	b.n	80039a6 <HAL_TIM_PWM_Start_DMA+0xd6>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b01      	cmp	r3, #1
 800399e:	bf0c      	ite	eq
 80039a0:	2301      	moveq	r3, #1
 80039a2:	2300      	movne	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d024      	beq.n	80039f4 <HAL_TIM_PWM_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d104      	bne.n	80039ba <HAL_TIM_PWM_Start_DMA+0xea>
 80039b0:	887b      	ldrh	r3, [r7, #2]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <HAL_TIM_PWM_Start_DMA+0xea>
    {
      return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e128      	b.n	8003c0c <HAL_TIM_PWM_Start_DMA+0x33c>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d104      	bne.n	80039ca <HAL_TIM_PWM_Start_DMA+0xfa>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039c8:	e016      	b.n	80039f8 <HAL_TIM_PWM_Start_DMA+0x128>
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	2b04      	cmp	r3, #4
 80039ce:	d104      	bne.n	80039da <HAL_TIM_PWM_Start_DMA+0x10a>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2202      	movs	r2, #2
 80039d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039d8:	e00e      	b.n	80039f8 <HAL_TIM_PWM_Start_DMA+0x128>
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d104      	bne.n	80039ea <HAL_TIM_PWM_Start_DMA+0x11a>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2202      	movs	r2, #2
 80039e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039e8:	e006      	b.n	80039f8 <HAL_TIM_PWM_Start_DMA+0x128>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2202      	movs	r2, #2
 80039ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80039f2:	e001      	b.n	80039f8 <HAL_TIM_PWM_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e109      	b.n	8003c0c <HAL_TIM_PWM_Start_DMA+0x33c>
  }

  switch (Channel)
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2b0c      	cmp	r3, #12
 80039fc:	f200 80ae 	bhi.w	8003b5c <HAL_TIM_PWM_Start_DMA+0x28c>
 8003a00:	a201      	add	r2, pc, #4	; (adr r2, 8003a08 <HAL_TIM_PWM_Start_DMA+0x138>)
 8003a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a06:	bf00      	nop
 8003a08:	08003a3d 	.word	0x08003a3d
 8003a0c:	08003b5d 	.word	0x08003b5d
 8003a10:	08003b5d 	.word	0x08003b5d
 8003a14:	08003b5d 	.word	0x08003b5d
 8003a18:	08003a85 	.word	0x08003a85
 8003a1c:	08003b5d 	.word	0x08003b5d
 8003a20:	08003b5d 	.word	0x08003b5d
 8003a24:	08003b5d 	.word	0x08003b5d
 8003a28:	08003acd 	.word	0x08003acd
 8003a2c:	08003b5d 	.word	0x08003b5d
 8003a30:	08003b5d 	.word	0x08003b5d
 8003a34:	08003b5d 	.word	0x08003b5d
 8003a38:	08003b15 	.word	0x08003b15
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a40:	4a74      	ldr	r2, [pc, #464]	; (8003c14 <HAL_TIM_PWM_Start_DMA+0x344>)
 8003a42:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a48:	4a73      	ldr	r2, [pc, #460]	; (8003c18 <HAL_TIM_PWM_Start_DMA+0x348>)
 8003a4a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a50:	4a72      	ldr	r2, [pc, #456]	; (8003c1c <HAL_TIM_PWM_Start_DMA+0x34c>)
 8003a52:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003a58:	6879      	ldr	r1, [r7, #4]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3334      	adds	r3, #52	; 0x34
 8003a60:	461a      	mov	r2, r3
 8003a62:	887b      	ldrh	r3, [r7, #2]
 8003a64:	f7fe fcb8 	bl	80023d8 <HAL_DMA_Start_IT>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <HAL_TIM_PWM_Start_DMA+0x1a2>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e0cc      	b.n	8003c0c <HAL_TIM_PWM_Start_DMA+0x33c>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	68da      	ldr	r2, [r3, #12]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a80:	60da      	str	r2, [r3, #12]
      break;
 8003a82:	e06c      	b.n	8003b5e <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a88:	4a62      	ldr	r2, [pc, #392]	; (8003c14 <HAL_TIM_PWM_Start_DMA+0x344>)
 8003a8a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a90:	4a61      	ldr	r2, [pc, #388]	; (8003c18 <HAL_TIM_PWM_Start_DMA+0x348>)
 8003a92:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a98:	4a60      	ldr	r2, [pc, #384]	; (8003c1c <HAL_TIM_PWM_Start_DMA+0x34c>)
 8003a9a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003aa0:	6879      	ldr	r1, [r7, #4]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	3338      	adds	r3, #56	; 0x38
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	887b      	ldrh	r3, [r7, #2]
 8003aac:	f7fe fc94 	bl	80023d8 <HAL_DMA_Start_IT>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <HAL_TIM_PWM_Start_DMA+0x1ea>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e0a8      	b.n	8003c0c <HAL_TIM_PWM_Start_DMA+0x33c>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68da      	ldr	r2, [r3, #12]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ac8:	60da      	str	r2, [r3, #12]
      break;
 8003aca:	e048      	b.n	8003b5e <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad0:	4a50      	ldr	r2, [pc, #320]	; (8003c14 <HAL_TIM_PWM_Start_DMA+0x344>)
 8003ad2:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad8:	4a4f      	ldr	r2, [pc, #316]	; (8003c18 <HAL_TIM_PWM_Start_DMA+0x348>)
 8003ada:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae0:	4a4e      	ldr	r2, [pc, #312]	; (8003c1c <HAL_TIM_PWM_Start_DMA+0x34c>)
 8003ae2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003ae8:	6879      	ldr	r1, [r7, #4]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	333c      	adds	r3, #60	; 0x3c
 8003af0:	461a      	mov	r2, r3
 8003af2:	887b      	ldrh	r3, [r7, #2]
 8003af4:	f7fe fc70 	bl	80023d8 <HAL_DMA_Start_IT>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <HAL_TIM_PWM_Start_DMA+0x232>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e084      	b.n	8003c0c <HAL_TIM_PWM_Start_DMA+0x33c>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	68da      	ldr	r2, [r3, #12]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b10:	60da      	str	r2, [r3, #12]
      break;
 8003b12:	e024      	b.n	8003b5e <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b18:	4a3e      	ldr	r2, [pc, #248]	; (8003c14 <HAL_TIM_PWM_Start_DMA+0x344>)
 8003b1a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b20:	4a3d      	ldr	r2, [pc, #244]	; (8003c18 <HAL_TIM_PWM_Start_DMA+0x348>)
 8003b22:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b28:	4a3c      	ldr	r2, [pc, #240]	; (8003c1c <HAL_TIM_PWM_Start_DMA+0x34c>)
 8003b2a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003b30:	6879      	ldr	r1, [r7, #4]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	3340      	adds	r3, #64	; 0x40
 8003b38:	461a      	mov	r2, r3
 8003b3a:	887b      	ldrh	r3, [r7, #2]
 8003b3c:	f7fe fc4c 	bl	80023d8 <HAL_DMA_Start_IT>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <HAL_TIM_PWM_Start_DMA+0x27a>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e060      	b.n	8003c0c <HAL_TIM_PWM_Start_DMA+0x33c>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68da      	ldr	r2, [r3, #12]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b58:	60da      	str	r2, [r3, #12]
      break;
 8003b5a:	e000      	b.n	8003b5e <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    default:
      break;
 8003b5c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2201      	movs	r2, #1
 8003b64:	68b9      	ldr	r1, [r7, #8]
 8003b66:	4618      	mov	r0, r3
 8003b68:	f000 fe50 	bl	800480c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a2b      	ldr	r2, [pc, #172]	; (8003c20 <HAL_TIM_PWM_Start_DMA+0x350>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d004      	beq.n	8003b80 <HAL_TIM_PWM_Start_DMA+0x2b0>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a2a      	ldr	r2, [pc, #168]	; (8003c24 <HAL_TIM_PWM_Start_DMA+0x354>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d101      	bne.n	8003b84 <HAL_TIM_PWM_Start_DMA+0x2b4>
 8003b80:	2301      	movs	r3, #1
 8003b82:	e000      	b.n	8003b86 <HAL_TIM_PWM_Start_DMA+0x2b6>
 8003b84:	2300      	movs	r3, #0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d007      	beq.n	8003b9a <HAL_TIM_PWM_Start_DMA+0x2ca>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b98:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a20      	ldr	r2, [pc, #128]	; (8003c20 <HAL_TIM_PWM_Start_DMA+0x350>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d018      	beq.n	8003bd6 <HAL_TIM_PWM_Start_DMA+0x306>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a1e      	ldr	r2, [pc, #120]	; (8003c24 <HAL_TIM_PWM_Start_DMA+0x354>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d013      	beq.n	8003bd6 <HAL_TIM_PWM_Start_DMA+0x306>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bb6:	d00e      	beq.n	8003bd6 <HAL_TIM_PWM_Start_DMA+0x306>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a1a      	ldr	r2, [pc, #104]	; (8003c28 <HAL_TIM_PWM_Start_DMA+0x358>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d009      	beq.n	8003bd6 <HAL_TIM_PWM_Start_DMA+0x306>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a19      	ldr	r2, [pc, #100]	; (8003c2c <HAL_TIM_PWM_Start_DMA+0x35c>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d004      	beq.n	8003bd6 <HAL_TIM_PWM_Start_DMA+0x306>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a17      	ldr	r2, [pc, #92]	; (8003c30 <HAL_TIM_PWM_Start_DMA+0x360>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d111      	bne.n	8003bfa <HAL_TIM_PWM_Start_DMA+0x32a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	2b06      	cmp	r3, #6
 8003be6:	d010      	beq.n	8003c0a <HAL_TIM_PWM_Start_DMA+0x33a>
    {
      __HAL_TIM_ENABLE(htim);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f042 0201 	orr.w	r2, r2, #1
 8003bf6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bf8:	e007      	b.n	8003c0a <HAL_TIM_PWM_Start_DMA+0x33a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f042 0201 	orr.w	r2, r2, #1
 8003c08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c0a:	2300      	movs	r3, #0
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3718      	adds	r7, #24
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	08004183 	.word	0x08004183
 8003c18:	0800422b 	.word	0x0800422b
 8003c1c:	080040f1 	.word	0x080040f1
 8003c20:	40012c00 	.word	0x40012c00
 8003c24:	40013400 	.word	0x40013400
 8003c28:	40000400 	.word	0x40000400
 8003c2c:	40000800 	.word	0x40000800
 8003c30:	40000c00 	.word	0x40000c00

08003c34 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b0c      	cmp	r3, #12
 8003c42:	d855      	bhi.n	8003cf0 <HAL_TIM_PWM_Stop_DMA+0xbc>
 8003c44:	a201      	add	r2, pc, #4	; (adr r2, 8003c4c <HAL_TIM_PWM_Stop_DMA+0x18>)
 8003c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c4a:	bf00      	nop
 8003c4c:	08003c81 	.word	0x08003c81
 8003c50:	08003cf1 	.word	0x08003cf1
 8003c54:	08003cf1 	.word	0x08003cf1
 8003c58:	08003cf1 	.word	0x08003cf1
 8003c5c:	08003c9d 	.word	0x08003c9d
 8003c60:	08003cf1 	.word	0x08003cf1
 8003c64:	08003cf1 	.word	0x08003cf1
 8003c68:	08003cf1 	.word	0x08003cf1
 8003c6c:	08003cb9 	.word	0x08003cb9
 8003c70:	08003cf1 	.word	0x08003cf1
 8003c74:	08003cf1 	.word	0x08003cf1
 8003c78:	08003cf1 	.word	0x08003cf1
 8003c7c:	08003cd5 	.word	0x08003cd5
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68da      	ldr	r2, [r3, #12]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003c8e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fe fbff 	bl	8002498 <HAL_DMA_Abort_IT>
      break;
 8003c9a:	e02a      	b.n	8003cf2 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	68da      	ldr	r2, [r3, #12]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003caa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fe fbf1 	bl	8002498 <HAL_DMA_Abort_IT>
      break;
 8003cb6:	e01c      	b.n	8003cf2 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68da      	ldr	r2, [r3, #12]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cc6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7fe fbe3 	bl	8002498 <HAL_DMA_Abort_IT>
      break;
 8003cd2:	e00e      	b.n	8003cf2 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68da      	ldr	r2, [r3, #12]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ce2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7fe fbd5 	bl	8002498 <HAL_DMA_Abort_IT>
      break;
 8003cee:	e000      	b.n	8003cf2 <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 8003cf0:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	6839      	ldr	r1, [r7, #0]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f000 fd86 	bl	800480c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a2e      	ldr	r2, [pc, #184]	; (8003dc0 <HAL_TIM_PWM_Stop_DMA+0x18c>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d004      	beq.n	8003d14 <HAL_TIM_PWM_Stop_DMA+0xe0>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a2d      	ldr	r2, [pc, #180]	; (8003dc4 <HAL_TIM_PWM_Stop_DMA+0x190>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d101      	bne.n	8003d18 <HAL_TIM_PWM_Stop_DMA+0xe4>
 8003d14:	2301      	movs	r3, #1
 8003d16:	e000      	b.n	8003d1a <HAL_TIM_PWM_Stop_DMA+0xe6>
 8003d18:	2300      	movs	r3, #0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d017      	beq.n	8003d4e <HAL_TIM_PWM_Stop_DMA+0x11a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6a1a      	ldr	r2, [r3, #32]
 8003d24:	f241 1311 	movw	r3, #4369	; 0x1111
 8003d28:	4013      	ands	r3, r2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d10f      	bne.n	8003d4e <HAL_TIM_PWM_Stop_DMA+0x11a>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	6a1a      	ldr	r2, [r3, #32]
 8003d34:	f240 4344 	movw	r3, #1092	; 0x444
 8003d38:	4013      	ands	r3, r2
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d107      	bne.n	8003d4e <HAL_TIM_PWM_Stop_DMA+0x11a>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	6a1a      	ldr	r2, [r3, #32]
 8003d54:	f241 1311 	movw	r3, #4369	; 0x1111
 8003d58:	4013      	ands	r3, r2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d10f      	bne.n	8003d7e <HAL_TIM_PWM_Stop_DMA+0x14a>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	6a1a      	ldr	r2, [r3, #32]
 8003d64:	f240 4344 	movw	r3, #1092	; 0x444
 8003d68:	4013      	ands	r3, r2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d107      	bne.n	8003d7e <HAL_TIM_PWM_Stop_DMA+0x14a>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0201 	bic.w	r2, r2, #1
 8003d7c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d104      	bne.n	8003d8e <HAL_TIM_PWM_Stop_DMA+0x15a>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d8c:	e013      	b.n	8003db6 <HAL_TIM_PWM_Stop_DMA+0x182>
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	2b04      	cmp	r3, #4
 8003d92:	d104      	bne.n	8003d9e <HAL_TIM_PWM_Stop_DMA+0x16a>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d9c:	e00b      	b.n	8003db6 <HAL_TIM_PWM_Stop_DMA+0x182>
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	2b08      	cmp	r3, #8
 8003da2:	d104      	bne.n	8003dae <HAL_TIM_PWM_Stop_DMA+0x17a>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dac:	e003      	b.n	8003db6 <HAL_TIM_PWM_Stop_DMA+0x182>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3708      	adds	r7, #8
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	40012c00 	.word	0x40012c00
 8003dc4:	40013400 	.word	0x40013400

08003dc8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d101      	bne.n	8003de2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003dde:	2302      	movs	r3, #2
 8003de0:	e0ac      	b.n	8003f3c <HAL_TIM_PWM_ConfigChannel+0x174>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2b0c      	cmp	r3, #12
 8003dee:	f200 809f 	bhi.w	8003f30 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003df2:	a201      	add	r2, pc, #4	; (adr r2, 8003df8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df8:	08003e2d 	.word	0x08003e2d
 8003dfc:	08003f31 	.word	0x08003f31
 8003e00:	08003f31 	.word	0x08003f31
 8003e04:	08003f31 	.word	0x08003f31
 8003e08:	08003e6d 	.word	0x08003e6d
 8003e0c:	08003f31 	.word	0x08003f31
 8003e10:	08003f31 	.word	0x08003f31
 8003e14:	08003f31 	.word	0x08003f31
 8003e18:	08003eaf 	.word	0x08003eaf
 8003e1c:	08003f31 	.word	0x08003f31
 8003e20:	08003f31 	.word	0x08003f31
 8003e24:	08003f31 	.word	0x08003f31
 8003e28:	08003eef 	.word	0x08003eef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68b9      	ldr	r1, [r7, #8]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 faa8 	bl	8004388 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	699a      	ldr	r2, [r3, #24]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f042 0208 	orr.w	r2, r2, #8
 8003e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699a      	ldr	r2, [r3, #24]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f022 0204 	bic.w	r2, r2, #4
 8003e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6999      	ldr	r1, [r3, #24]
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	691a      	ldr	r2, [r3, #16]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	430a      	orrs	r2, r1
 8003e68:	619a      	str	r2, [r3, #24]
      break;
 8003e6a:	e062      	b.n	8003f32 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68b9      	ldr	r1, [r7, #8]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 faf8 	bl	8004468 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	699a      	ldr	r2, [r3, #24]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	699a      	ldr	r2, [r3, #24]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6999      	ldr	r1, [r3, #24]
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	021a      	lsls	r2, r3, #8
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	619a      	str	r2, [r3, #24]
      break;
 8003eac:	e041      	b.n	8003f32 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68b9      	ldr	r1, [r7, #8]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 fb4b 	bl	8004550 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	69da      	ldr	r2, [r3, #28]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f042 0208 	orr.w	r2, r2, #8
 8003ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	69da      	ldr	r2, [r3, #28]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 0204 	bic.w	r2, r2, #4
 8003ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69d9      	ldr	r1, [r3, #28]
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	691a      	ldr	r2, [r3, #16]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	61da      	str	r2, [r3, #28]
      break;
 8003eec:	e021      	b.n	8003f32 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68b9      	ldr	r1, [r7, #8]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f000 fb9f 	bl	8004638 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	69da      	ldr	r2, [r3, #28]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	69da      	ldr	r2, [r3, #28]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	69d9      	ldr	r1, [r3, #28]
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	021a      	lsls	r2, r3, #8
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	61da      	str	r2, [r3, #28]
      break;
 8003f2e:	e000      	b.n	8003f32 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003f30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d101      	bne.n	8003f5c <HAL_TIM_ConfigClockSource+0x18>
 8003f58:	2302      	movs	r3, #2
 8003f5a:	e0b3      	b.n	80040c4 <HAL_TIM_ConfigClockSource+0x180>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2202      	movs	r2, #2
 8003f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f7a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f82:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f94:	d03e      	beq.n	8004014 <HAL_TIM_ConfigClockSource+0xd0>
 8003f96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f9a:	f200 8087 	bhi.w	80040ac <HAL_TIM_ConfigClockSource+0x168>
 8003f9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fa2:	f000 8085 	beq.w	80040b0 <HAL_TIM_ConfigClockSource+0x16c>
 8003fa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003faa:	d87f      	bhi.n	80040ac <HAL_TIM_ConfigClockSource+0x168>
 8003fac:	2b70      	cmp	r3, #112	; 0x70
 8003fae:	d01a      	beq.n	8003fe6 <HAL_TIM_ConfigClockSource+0xa2>
 8003fb0:	2b70      	cmp	r3, #112	; 0x70
 8003fb2:	d87b      	bhi.n	80040ac <HAL_TIM_ConfigClockSource+0x168>
 8003fb4:	2b60      	cmp	r3, #96	; 0x60
 8003fb6:	d050      	beq.n	800405a <HAL_TIM_ConfigClockSource+0x116>
 8003fb8:	2b60      	cmp	r3, #96	; 0x60
 8003fba:	d877      	bhi.n	80040ac <HAL_TIM_ConfigClockSource+0x168>
 8003fbc:	2b50      	cmp	r3, #80	; 0x50
 8003fbe:	d03c      	beq.n	800403a <HAL_TIM_ConfigClockSource+0xf6>
 8003fc0:	2b50      	cmp	r3, #80	; 0x50
 8003fc2:	d873      	bhi.n	80040ac <HAL_TIM_ConfigClockSource+0x168>
 8003fc4:	2b40      	cmp	r3, #64	; 0x40
 8003fc6:	d058      	beq.n	800407a <HAL_TIM_ConfigClockSource+0x136>
 8003fc8:	2b40      	cmp	r3, #64	; 0x40
 8003fca:	d86f      	bhi.n	80040ac <HAL_TIM_ConfigClockSource+0x168>
 8003fcc:	2b30      	cmp	r3, #48	; 0x30
 8003fce:	d064      	beq.n	800409a <HAL_TIM_ConfigClockSource+0x156>
 8003fd0:	2b30      	cmp	r3, #48	; 0x30
 8003fd2:	d86b      	bhi.n	80040ac <HAL_TIM_ConfigClockSource+0x168>
 8003fd4:	2b20      	cmp	r3, #32
 8003fd6:	d060      	beq.n	800409a <HAL_TIM_ConfigClockSource+0x156>
 8003fd8:	2b20      	cmp	r3, #32
 8003fda:	d867      	bhi.n	80040ac <HAL_TIM_ConfigClockSource+0x168>
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d05c      	beq.n	800409a <HAL_TIM_ConfigClockSource+0x156>
 8003fe0:	2b10      	cmp	r3, #16
 8003fe2:	d05a      	beq.n	800409a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003fe4:	e062      	b.n	80040ac <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6818      	ldr	r0, [r3, #0]
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	6899      	ldr	r1, [r3, #8]
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	685a      	ldr	r2, [r3, #4]
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	f000 fbea 	bl	80047ce <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004008:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68fa      	ldr	r2, [r7, #12]
 8004010:	609a      	str	r2, [r3, #8]
      break;
 8004012:	e04e      	b.n	80040b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6818      	ldr	r0, [r3, #0]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	6899      	ldr	r1, [r3, #8]
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685a      	ldr	r2, [r3, #4]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	f000 fbd3 	bl	80047ce <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	689a      	ldr	r2, [r3, #8]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004036:	609a      	str	r2, [r3, #8]
      break;
 8004038:	e03b      	b.n	80040b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6818      	ldr	r0, [r3, #0]
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	6859      	ldr	r1, [r3, #4]
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	461a      	mov	r2, r3
 8004048:	f000 fb4a 	bl	80046e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2150      	movs	r1, #80	; 0x50
 8004052:	4618      	mov	r0, r3
 8004054:	f000 fba1 	bl	800479a <TIM_ITRx_SetConfig>
      break;
 8004058:	e02b      	b.n	80040b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6818      	ldr	r0, [r3, #0]
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	6859      	ldr	r1, [r3, #4]
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	461a      	mov	r2, r3
 8004068:	f000 fb68 	bl	800473c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2160      	movs	r1, #96	; 0x60
 8004072:	4618      	mov	r0, r3
 8004074:	f000 fb91 	bl	800479a <TIM_ITRx_SetConfig>
      break;
 8004078:	e01b      	b.n	80040b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6818      	ldr	r0, [r3, #0]
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	6859      	ldr	r1, [r3, #4]
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	461a      	mov	r2, r3
 8004088:	f000 fb2a 	bl	80046e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2140      	movs	r1, #64	; 0x40
 8004092:	4618      	mov	r0, r3
 8004094:	f000 fb81 	bl	800479a <TIM_ITRx_SetConfig>
      break;
 8004098:	e00b      	b.n	80040b2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4619      	mov	r1, r3
 80040a4:	4610      	mov	r0, r2
 80040a6:	f000 fb78 	bl	800479a <TIM_ITRx_SetConfig>
        break;
 80040aa:	e002      	b.n	80040b2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80040ac:	bf00      	nop
 80040ae:	e000      	b.n	80040b2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80040b0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	bc80      	pop	{r7}
 80040dc:	4770      	bx	lr

080040de <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80040de:	b480      	push	{r7}
 80040e0:	b083      	sub	sp, #12
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80040e6:	bf00      	nop
 80040e8:	370c      	adds	r7, #12
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bc80      	pop	{r7}
 80040ee:	4770      	bx	lr

080040f0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	429a      	cmp	r2, r3
 8004106:	d107      	bne.n	8004118 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2201      	movs	r2, #1
 800410c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004116:	e02a      	b.n	800416e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	429a      	cmp	r2, r3
 8004120:	d107      	bne.n	8004132 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2202      	movs	r2, #2
 8004126:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004130:	e01d      	b.n	800416e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	429a      	cmp	r2, r3
 800413a:	d107      	bne.n	800414c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2204      	movs	r2, #4
 8004140:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800414a:	e010      	b.n	800416e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	429a      	cmp	r2, r3
 8004154:	d107      	bne.n	8004166 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2208      	movs	r2, #8
 800415a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004164:	e003      	b.n	800416e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2201      	movs	r2, #1
 800416a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f7ff ffb5 	bl	80040de <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	771a      	strb	r2, [r3, #28]
}
 800417a:	bf00      	nop
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004182:	b580      	push	{r7, lr}
 8004184:	b084      	sub	sp, #16
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	429a      	cmp	r2, r3
 8004198:	d10b      	bne.n	80041b2 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2201      	movs	r2, #1
 800419e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d136      	bne.n	8004216 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041b0:	e031      	b.n	8004216 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d10b      	bne.n	80041d4 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2202      	movs	r2, #2
 80041c0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d125      	bne.n	8004216 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041d2:	e020      	b.n	8004216 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d10b      	bne.n	80041f6 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2204      	movs	r2, #4
 80041e2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d114      	bne.n	8004216 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041f4:	e00f      	b.n	8004216 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d10a      	bne.n	8004216 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2208      	movs	r2, #8
 8004204:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d103      	bne.n	8004216 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2201      	movs	r2, #1
 8004212:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f7fd f93a 	bl	8001490 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	771a      	strb	r2, [r3, #28]
}
 8004222:	bf00      	nop
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}

0800422a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b084      	sub	sp, #16
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004236:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	429a      	cmp	r2, r3
 8004240:	d103      	bne.n	800424a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2201      	movs	r2, #1
 8004246:	771a      	strb	r2, [r3, #28]
 8004248:	e019      	b.n	800427e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	429a      	cmp	r2, r3
 8004252:	d103      	bne.n	800425c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2202      	movs	r2, #2
 8004258:	771a      	strb	r2, [r3, #28]
 800425a:	e010      	b.n	800427e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	429a      	cmp	r2, r3
 8004264:	d103      	bne.n	800426e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2204      	movs	r2, #4
 800426a:	771a      	strb	r2, [r3, #28]
 800426c:	e007      	b.n	800427e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	429a      	cmp	r2, r3
 8004276:	d102      	bne.n	800427e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2208      	movs	r2, #8
 800427c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f7ff ff24 	bl	80040cc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	771a      	strb	r2, [r3, #28]
}
 800428a:	bf00      	nop
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
	...

08004294 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a33      	ldr	r2, [pc, #204]	; (8004374 <TIM_Base_SetConfig+0xe0>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d013      	beq.n	80042d4 <TIM_Base_SetConfig+0x40>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a32      	ldr	r2, [pc, #200]	; (8004378 <TIM_Base_SetConfig+0xe4>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d00f      	beq.n	80042d4 <TIM_Base_SetConfig+0x40>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ba:	d00b      	beq.n	80042d4 <TIM_Base_SetConfig+0x40>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a2f      	ldr	r2, [pc, #188]	; (800437c <TIM_Base_SetConfig+0xe8>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d007      	beq.n	80042d4 <TIM_Base_SetConfig+0x40>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a2e      	ldr	r2, [pc, #184]	; (8004380 <TIM_Base_SetConfig+0xec>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d003      	beq.n	80042d4 <TIM_Base_SetConfig+0x40>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a2d      	ldr	r2, [pc, #180]	; (8004384 <TIM_Base_SetConfig+0xf0>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d108      	bne.n	80042e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a22      	ldr	r2, [pc, #136]	; (8004374 <TIM_Base_SetConfig+0xe0>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d013      	beq.n	8004316 <TIM_Base_SetConfig+0x82>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a21      	ldr	r2, [pc, #132]	; (8004378 <TIM_Base_SetConfig+0xe4>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d00f      	beq.n	8004316 <TIM_Base_SetConfig+0x82>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042fc:	d00b      	beq.n	8004316 <TIM_Base_SetConfig+0x82>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a1e      	ldr	r2, [pc, #120]	; (800437c <TIM_Base_SetConfig+0xe8>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d007      	beq.n	8004316 <TIM_Base_SetConfig+0x82>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a1d      	ldr	r2, [pc, #116]	; (8004380 <TIM_Base_SetConfig+0xec>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d003      	beq.n	8004316 <TIM_Base_SetConfig+0x82>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a1c      	ldr	r2, [pc, #112]	; (8004384 <TIM_Base_SetConfig+0xf0>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d108      	bne.n	8004328 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800431c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	4313      	orrs	r3, r2
 8004326:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	4313      	orrs	r3, r2
 8004334:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	68fa      	ldr	r2, [r7, #12]
 800433a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	689a      	ldr	r2, [r3, #8]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a09      	ldr	r2, [pc, #36]	; (8004374 <TIM_Base_SetConfig+0xe0>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d003      	beq.n	800435c <TIM_Base_SetConfig+0xc8>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a08      	ldr	r2, [pc, #32]	; (8004378 <TIM_Base_SetConfig+0xe4>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d103      	bne.n	8004364 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	691a      	ldr	r2, [r3, #16]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	615a      	str	r2, [r3, #20]
}
 800436a:	bf00      	nop
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr
 8004374:	40012c00 	.word	0x40012c00
 8004378:	40013400 	.word	0x40013400
 800437c:	40000400 	.word	0x40000400
 8004380:	40000800 	.word	0x40000800
 8004384:	40000c00 	.word	0x40000c00

08004388 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004388:	b480      	push	{r7}
 800438a:	b087      	sub	sp, #28
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	f023 0201 	bic.w	r2, r3, #1
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	699b      	ldr	r3, [r3, #24]
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f023 0303 	bic.w	r3, r3, #3
 80043be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	f023 0302 	bic.w	r3, r3, #2
 80043d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	4313      	orrs	r3, r2
 80043da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4a20      	ldr	r2, [pc, #128]	; (8004460 <TIM_OC1_SetConfig+0xd8>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d003      	beq.n	80043ec <TIM_OC1_SetConfig+0x64>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a1f      	ldr	r2, [pc, #124]	; (8004464 <TIM_OC1_SetConfig+0xdc>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d10c      	bne.n	8004406 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	f023 0308 	bic.w	r3, r3, #8
 80043f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	697a      	ldr	r2, [r7, #20]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	f023 0304 	bic.w	r3, r3, #4
 8004404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a15      	ldr	r2, [pc, #84]	; (8004460 <TIM_OC1_SetConfig+0xd8>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d003      	beq.n	8004416 <TIM_OC1_SetConfig+0x8e>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a14      	ldr	r2, [pc, #80]	; (8004464 <TIM_OC1_SetConfig+0xdc>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d111      	bne.n	800443a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800441c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004424:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	4313      	orrs	r3, r2
 800442e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	4313      	orrs	r3, r2
 8004438:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685a      	ldr	r2, [r3, #4]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	621a      	str	r2, [r3, #32]
}
 8004454:	bf00      	nop
 8004456:	371c      	adds	r7, #28
 8004458:	46bd      	mov	sp, r7
 800445a:	bc80      	pop	{r7}
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	40012c00 	.word	0x40012c00
 8004464:	40013400 	.word	0x40013400

08004468 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004468:	b480      	push	{r7}
 800446a:	b087      	sub	sp, #28
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a1b      	ldr	r3, [r3, #32]
 8004476:	f023 0210 	bic.w	r2, r3, #16
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a1b      	ldr	r3, [r3, #32]
 8004482:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800449e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	f023 0320 	bic.w	r3, r3, #32
 80044b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	011b      	lsls	r3, r3, #4
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	4313      	orrs	r3, r2
 80044be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a21      	ldr	r2, [pc, #132]	; (8004548 <TIM_OC2_SetConfig+0xe0>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d003      	beq.n	80044d0 <TIM_OC2_SetConfig+0x68>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a20      	ldr	r2, [pc, #128]	; (800454c <TIM_OC2_SetConfig+0xe4>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d10d      	bne.n	80044ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	011b      	lsls	r3, r3, #4
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a16      	ldr	r2, [pc, #88]	; (8004548 <TIM_OC2_SetConfig+0xe0>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d003      	beq.n	80044fc <TIM_OC2_SetConfig+0x94>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a15      	ldr	r2, [pc, #84]	; (800454c <TIM_OC2_SetConfig+0xe4>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d113      	bne.n	8004524 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004502:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800450a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	4313      	orrs	r3, r2
 8004516:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	4313      	orrs	r3, r2
 8004522:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685a      	ldr	r2, [r3, #4]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	621a      	str	r2, [r3, #32]
}
 800453e:	bf00      	nop
 8004540:	371c      	adds	r7, #28
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr
 8004548:	40012c00 	.word	0x40012c00
 800454c:	40013400 	.word	0x40013400

08004550 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004550:	b480      	push	{r7}
 8004552:	b087      	sub	sp, #28
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800457e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f023 0303 	bic.w	r3, r3, #3
 8004586:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68fa      	ldr	r2, [r7, #12]
 800458e:	4313      	orrs	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004598:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	021b      	lsls	r3, r3, #8
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a21      	ldr	r2, [pc, #132]	; (8004630 <TIM_OC3_SetConfig+0xe0>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d003      	beq.n	80045b6 <TIM_OC3_SetConfig+0x66>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a20      	ldr	r2, [pc, #128]	; (8004634 <TIM_OC3_SetConfig+0xe4>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d10d      	bne.n	80045d2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	021b      	lsls	r3, r3, #8
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a16      	ldr	r2, [pc, #88]	; (8004630 <TIM_OC3_SetConfig+0xe0>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d003      	beq.n	80045e2 <TIM_OC3_SetConfig+0x92>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a15      	ldr	r2, [pc, #84]	; (8004634 <TIM_OC3_SetConfig+0xe4>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d113      	bne.n	800460a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	011b      	lsls	r3, r3, #4
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	011b      	lsls	r3, r3, #4
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4313      	orrs	r3, r2
 8004608:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	685a      	ldr	r2, [r3, #4]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	697a      	ldr	r2, [r7, #20]
 8004622:	621a      	str	r2, [r3, #32]
}
 8004624:	bf00      	nop
 8004626:	371c      	adds	r7, #28
 8004628:	46bd      	mov	sp, r7
 800462a:	bc80      	pop	{r7}
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop
 8004630:	40012c00 	.word	0x40012c00
 8004634:	40013400 	.word	0x40013400

08004638 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004638:	b480      	push	{r7}
 800463a:	b087      	sub	sp, #28
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a1b      	ldr	r3, [r3, #32]
 8004652:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69db      	ldr	r3, [r3, #28]
 800465e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800466e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	021b      	lsls	r3, r3, #8
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	4313      	orrs	r3, r2
 800467a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004682:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	031b      	lsls	r3, r3, #12
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	4313      	orrs	r3, r2
 800468e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a11      	ldr	r2, [pc, #68]	; (80046d8 <TIM_OC4_SetConfig+0xa0>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d003      	beq.n	80046a0 <TIM_OC4_SetConfig+0x68>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a10      	ldr	r2, [pc, #64]	; (80046dc <TIM_OC4_SetConfig+0xa4>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d109      	bne.n	80046b4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	695b      	ldr	r3, [r3, #20]
 80046ac:	019b      	lsls	r3, r3, #6
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	621a      	str	r2, [r3, #32]
}
 80046ce:	bf00      	nop
 80046d0:	371c      	adds	r7, #28
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr
 80046d8:	40012c00 	.word	0x40012c00
 80046dc:	40013400 	.word	0x40013400

080046e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6a1b      	ldr	r3, [r3, #32]
 80046f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	f023 0201 	bic.w	r2, r3, #1
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800470a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	011b      	lsls	r3, r3, #4
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	4313      	orrs	r3, r2
 8004714:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	f023 030a 	bic.w	r3, r3, #10
 800471c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800471e:	697a      	ldr	r2, [r7, #20]
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	4313      	orrs	r3, r2
 8004724:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	621a      	str	r2, [r3, #32]
}
 8004732:	bf00      	nop
 8004734:	371c      	adds	r7, #28
 8004736:	46bd      	mov	sp, r7
 8004738:	bc80      	pop	{r7}
 800473a:	4770      	bx	lr

0800473c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800473c:	b480      	push	{r7}
 800473e:	b087      	sub	sp, #28
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6a1b      	ldr	r3, [r3, #32]
 800474c:	f023 0210 	bic.w	r2, r3, #16
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004766:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	031b      	lsls	r3, r3, #12
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	4313      	orrs	r3, r2
 8004770:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004778:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	011b      	lsls	r3, r3, #4
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	621a      	str	r2, [r3, #32]
}
 8004790:	bf00      	nop
 8004792:	371c      	adds	r7, #28
 8004794:	46bd      	mov	sp, r7
 8004796:	bc80      	pop	{r7}
 8004798:	4770      	bx	lr

0800479a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800479a:	b480      	push	{r7}
 800479c:	b085      	sub	sp, #20
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]
 80047a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	f043 0307 	orr.w	r3, r3, #7
 80047bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	609a      	str	r2, [r3, #8]
}
 80047c4:	bf00      	nop
 80047c6:	3714      	adds	r7, #20
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bc80      	pop	{r7}
 80047cc:	4770      	bx	lr

080047ce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b087      	sub	sp, #28
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	60f8      	str	r0, [r7, #12]
 80047d6:	60b9      	str	r1, [r7, #8]
 80047d8:	607a      	str	r2, [r7, #4]
 80047da:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047e8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	021a      	lsls	r2, r3, #8
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	431a      	orrs	r2, r3
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	609a      	str	r2, [r3, #8]
}
 8004802:	bf00      	nop
 8004804:	371c      	adds	r7, #28
 8004806:	46bd      	mov	sp, r7
 8004808:	bc80      	pop	{r7}
 800480a:	4770      	bx	lr

0800480c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800480c:	b480      	push	{r7}
 800480e:	b087      	sub	sp, #28
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f003 031f 	and.w	r3, r3, #31
 800481e:	2201      	movs	r2, #1
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6a1a      	ldr	r2, [r3, #32]
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	43db      	mvns	r3, r3
 800482e:	401a      	ands	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6a1a      	ldr	r2, [r3, #32]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f003 031f 	and.w	r3, r3, #31
 800483e:	6879      	ldr	r1, [r7, #4]
 8004840:	fa01 f303 	lsl.w	r3, r1, r3
 8004844:	431a      	orrs	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	621a      	str	r2, [r3, #32]
}
 800484a:	bf00      	nop
 800484c:	371c      	adds	r7, #28
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr

08004854 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004864:	2b01      	cmp	r3, #1
 8004866:	d101      	bne.n	800486c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004868:	2302      	movs	r3, #2
 800486a:	e050      	b.n	800490e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004892:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a1b      	ldr	r2, [pc, #108]	; (8004918 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d018      	beq.n	80048e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a19      	ldr	r2, [pc, #100]	; (800491c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d013      	beq.n	80048e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048c2:	d00e      	beq.n	80048e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a15      	ldr	r2, [pc, #84]	; (8004920 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d009      	beq.n	80048e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a14      	ldr	r2, [pc, #80]	; (8004924 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d004      	beq.n	80048e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a12      	ldr	r2, [pc, #72]	; (8004928 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d10c      	bne.n	80048fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3714      	adds	r7, #20
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr
 8004918:	40012c00 	.word	0x40012c00
 800491c:	40013400 	.word	0x40013400
 8004920:	40000400 	.word	0x40000400
 8004924:	40000800 	.word	0x40000800
 8004928:	40000c00 	.word	0x40000c00

0800492c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800492c:	b480      	push	{r7}
 800492e:	b085      	sub	sp, #20
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004936:	2300      	movs	r3, #0
 8004938:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004940:	2b01      	cmp	r3, #1
 8004942:	d101      	bne.n	8004948 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004944:	2302      	movs	r3, #2
 8004946:	e03d      	b.n	80049c4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	4313      	orrs	r3, r2
 800495c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	4313      	orrs	r3, r2
 800496a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	4313      	orrs	r3, r2
 8004978:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4313      	orrs	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	695b      	ldr	r3, [r3, #20]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	69db      	ldr	r3, [r3, #28]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3714      	adds	r7, #20
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bc80      	pop	{r7}
 80049cc:	4770      	bx	lr
	...

080049d0 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b087      	sub	sp, #28
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	6812      	ldr	r2, [r2, #0]
 80049e8:	f023 0101 	bic.w	r1, r3, #1
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	2b08      	cmp	r3, #8
 80049f8:	d102      	bne.n	8004a00 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80049fa:	2340      	movs	r3, #64	; 0x40
 80049fc:	617b      	str	r3, [r7, #20]
 80049fe:	e001      	b.n	8004a04 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8004a00:	2300      	movs	r3, #0
 8004a02:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8004a10:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8004a16:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8004a1c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8004a22:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8004a28:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8004a2e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8004a34:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8004a3a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8004a40:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8004a46:	4313      	orrs	r3, r2
 8004a48:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	699b      	ldr	r3, [r3, #24]
 8004a4e:	693a      	ldr	r2, [r7, #16]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8004a5e:	4b10      	ldr	r3, [pc, #64]	; (8004aa0 <FSMC_NORSRAM_Init+0xd0>)
 8004a60:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a68:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8004a70:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	43db      	mvns	r3, r3
 8004a80:	ea02 0103 	and.w	r1, r2, r3
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	4319      	orrs	r1, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	371c      	adds	r7, #28
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bc80      	pop	{r7}
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	0008fb7f 	.word	0x0008fb7f

08004aa4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	1c5a      	adds	r2, r3, #1
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004aba:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	431a      	orrs	r2, r3
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	021b      	lsls	r3, r3, #8
 8004ad0:	431a      	orrs	r2, r3
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	041b      	lsls	r3, r3, #16
 8004ad8:	431a      	orrs	r2, r3
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	051b      	lsls	r3, r3, #20
 8004ae2:	431a      	orrs	r2, r3
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	3b02      	subs	r3, #2
 8004aea:	061b      	lsls	r3, r3, #24
 8004aec:	431a      	orrs	r2, r3
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	3201      	adds	r2, #1
 8004af8:	4319      	orrs	r1, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr

08004b0c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	607a      	str	r2, [r7, #4]
 8004b18:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b20:	d11d      	bne.n	8004b5e <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004b2a:	4b13      	ldr	r3, [pc, #76]	; (8004b78 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	6811      	ldr	r1, [r2, #0]
 8004b32:	68ba      	ldr	r2, [r7, #8]
 8004b34:	6852      	ldr	r2, [r2, #4]
 8004b36:	0112      	lsls	r2, r2, #4
 8004b38:	4311      	orrs	r1, r2
 8004b3a:	68ba      	ldr	r2, [r7, #8]
 8004b3c:	6892      	ldr	r2, [r2, #8]
 8004b3e:	0212      	lsls	r2, r2, #8
 8004b40:	4311      	orrs	r1, r2
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	6992      	ldr	r2, [r2, #24]
 8004b46:	4311      	orrs	r1, r2
 8004b48:	68ba      	ldr	r2, [r7, #8]
 8004b4a:	68d2      	ldr	r2, [r2, #12]
 8004b4c:	0412      	lsls	r2, r2, #16
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	ea43 0102 	orr.w	r1, r3, r2
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004b5c:	e005      	b.n	8004b6a <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8004b66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8004b6a:	2300      	movs	r3, #0
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3714      	adds	r7, #20
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bc80      	pop	{r7}
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	cff00000 	.word	0xcff00000

08004b7c <tan>:
 8004b7c:	b530      	push	{r4, r5, lr}
 8004b7e:	4a12      	ldr	r2, [pc, #72]	; (8004bc8 <tan+0x4c>)
 8004b80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004b84:	4293      	cmp	r3, r2
 8004b86:	b087      	sub	sp, #28
 8004b88:	dc06      	bgt.n	8004b98 <tan+0x1c>
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	9300      	str	r3, [sp, #0]
 8004b90:	2300      	movs	r3, #0
 8004b92:	f000 fd59 	bl	8005648 <__kernel_tan>
 8004b96:	e006      	b.n	8004ba6 <tan+0x2a>
 8004b98:	4a0c      	ldr	r2, [pc, #48]	; (8004bcc <tan+0x50>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	dd05      	ble.n	8004baa <tan+0x2e>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	f7fb fb45 	bl	8000230 <__aeabi_dsub>
 8004ba6:	b007      	add	sp, #28
 8004ba8:	bd30      	pop	{r4, r5, pc}
 8004baa:	aa02      	add	r2, sp, #8
 8004bac:	f000 f810 	bl	8004bd0 <__ieee754_rem_pio2>
 8004bb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bb4:	0040      	lsls	r0, r0, #1
 8004bb6:	f000 0002 	and.w	r0, r0, #2
 8004bba:	f1c0 0001 	rsb	r0, r0, #1
 8004bbe:	9000      	str	r0, [sp, #0]
 8004bc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bc4:	e7e5      	b.n	8004b92 <tan+0x16>
 8004bc6:	bf00      	nop
 8004bc8:	3fe921fb 	.word	0x3fe921fb
 8004bcc:	7fefffff 	.word	0x7fefffff

08004bd0 <__ieee754_rem_pio2>:
 8004bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bd4:	4614      	mov	r4, r2
 8004bd6:	4ac4      	ldr	r2, [pc, #784]	; (8004ee8 <__ieee754_rem_pio2+0x318>)
 8004bd8:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8004bdc:	b08d      	sub	sp, #52	; 0x34
 8004bde:	4592      	cmp	sl, r2
 8004be0:	9104      	str	r1, [sp, #16]
 8004be2:	dc07      	bgt.n	8004bf4 <__ieee754_rem_pio2+0x24>
 8004be4:	2200      	movs	r2, #0
 8004be6:	2300      	movs	r3, #0
 8004be8:	e9c4 0100 	strd	r0, r1, [r4]
 8004bec:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8004bf0:	2500      	movs	r5, #0
 8004bf2:	e024      	b.n	8004c3e <__ieee754_rem_pio2+0x6e>
 8004bf4:	4abd      	ldr	r2, [pc, #756]	; (8004eec <__ieee754_rem_pio2+0x31c>)
 8004bf6:	4592      	cmp	sl, r2
 8004bf8:	dc72      	bgt.n	8004ce0 <__ieee754_rem_pio2+0x110>
 8004bfa:	9b04      	ldr	r3, [sp, #16]
 8004bfc:	4dbc      	ldr	r5, [pc, #752]	; (8004ef0 <__ieee754_rem_pio2+0x320>)
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	a3ab      	add	r3, pc, #684	; (adr r3, 8004eb0 <__ieee754_rem_pio2+0x2e0>)
 8004c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c06:	dd36      	ble.n	8004c76 <__ieee754_rem_pio2+0xa6>
 8004c08:	f7fb fb12 	bl	8000230 <__aeabi_dsub>
 8004c0c:	45aa      	cmp	sl, r5
 8004c0e:	4606      	mov	r6, r0
 8004c10:	460f      	mov	r7, r1
 8004c12:	d018      	beq.n	8004c46 <__ieee754_rem_pio2+0x76>
 8004c14:	a3a8      	add	r3, pc, #672	; (adr r3, 8004eb8 <__ieee754_rem_pio2+0x2e8>)
 8004c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1a:	f7fb fb09 	bl	8000230 <__aeabi_dsub>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	460b      	mov	r3, r1
 8004c22:	4630      	mov	r0, r6
 8004c24:	e9c4 2300 	strd	r2, r3, [r4]
 8004c28:	4639      	mov	r1, r7
 8004c2a:	f7fb fb01 	bl	8000230 <__aeabi_dsub>
 8004c2e:	a3a2      	add	r3, pc, #648	; (adr r3, 8004eb8 <__ieee754_rem_pio2+0x2e8>)
 8004c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c34:	f7fb fafc 	bl	8000230 <__aeabi_dsub>
 8004c38:	2501      	movs	r5, #1
 8004c3a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004c3e:	4628      	mov	r0, r5
 8004c40:	b00d      	add	sp, #52	; 0x34
 8004c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c46:	a39e      	add	r3, pc, #632	; (adr r3, 8004ec0 <__ieee754_rem_pio2+0x2f0>)
 8004c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c4c:	f7fb faf0 	bl	8000230 <__aeabi_dsub>
 8004c50:	a39d      	add	r3, pc, #628	; (adr r3, 8004ec8 <__ieee754_rem_pio2+0x2f8>)
 8004c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c56:	4606      	mov	r6, r0
 8004c58:	460f      	mov	r7, r1
 8004c5a:	f7fb fae9 	bl	8000230 <__aeabi_dsub>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	460b      	mov	r3, r1
 8004c62:	4630      	mov	r0, r6
 8004c64:	e9c4 2300 	strd	r2, r3, [r4]
 8004c68:	4639      	mov	r1, r7
 8004c6a:	f7fb fae1 	bl	8000230 <__aeabi_dsub>
 8004c6e:	a396      	add	r3, pc, #600	; (adr r3, 8004ec8 <__ieee754_rem_pio2+0x2f8>)
 8004c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c74:	e7de      	b.n	8004c34 <__ieee754_rem_pio2+0x64>
 8004c76:	f7fb fadd 	bl	8000234 <__adddf3>
 8004c7a:	45aa      	cmp	sl, r5
 8004c7c:	4606      	mov	r6, r0
 8004c7e:	460f      	mov	r7, r1
 8004c80:	d016      	beq.n	8004cb0 <__ieee754_rem_pio2+0xe0>
 8004c82:	a38d      	add	r3, pc, #564	; (adr r3, 8004eb8 <__ieee754_rem_pio2+0x2e8>)
 8004c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c88:	f7fb fad4 	bl	8000234 <__adddf3>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	460b      	mov	r3, r1
 8004c90:	4630      	mov	r0, r6
 8004c92:	e9c4 2300 	strd	r2, r3, [r4]
 8004c96:	4639      	mov	r1, r7
 8004c98:	f7fb faca 	bl	8000230 <__aeabi_dsub>
 8004c9c:	a386      	add	r3, pc, #536	; (adr r3, 8004eb8 <__ieee754_rem_pio2+0x2e8>)
 8004c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca2:	f7fb fac7 	bl	8000234 <__adddf3>
 8004ca6:	f04f 35ff 	mov.w	r5, #4294967295
 8004caa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004cae:	e7c6      	b.n	8004c3e <__ieee754_rem_pio2+0x6e>
 8004cb0:	a383      	add	r3, pc, #524	; (adr r3, 8004ec0 <__ieee754_rem_pio2+0x2f0>)
 8004cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb6:	f7fb fabd 	bl	8000234 <__adddf3>
 8004cba:	a383      	add	r3, pc, #524	; (adr r3, 8004ec8 <__ieee754_rem_pio2+0x2f8>)
 8004cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc0:	4606      	mov	r6, r0
 8004cc2:	460f      	mov	r7, r1
 8004cc4:	f7fb fab6 	bl	8000234 <__adddf3>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4630      	mov	r0, r6
 8004cce:	e9c4 2300 	strd	r2, r3, [r4]
 8004cd2:	4639      	mov	r1, r7
 8004cd4:	f7fb faac 	bl	8000230 <__aeabi_dsub>
 8004cd8:	a37b      	add	r3, pc, #492	; (adr r3, 8004ec8 <__ieee754_rem_pio2+0x2f8>)
 8004cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cde:	e7e0      	b.n	8004ca2 <__ieee754_rem_pio2+0xd2>
 8004ce0:	4a84      	ldr	r2, [pc, #528]	; (8004ef4 <__ieee754_rem_pio2+0x324>)
 8004ce2:	4592      	cmp	sl, r2
 8004ce4:	f300 80d5 	bgt.w	8004e92 <__ieee754_rem_pio2+0x2c2>
 8004ce8:	f000 feaa 	bl	8005a40 <fabs>
 8004cec:	a378      	add	r3, pc, #480	; (adr r3, 8004ed0 <__ieee754_rem_pio2+0x300>)
 8004cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf2:	4606      	mov	r6, r0
 8004cf4:	460f      	mov	r7, r1
 8004cf6:	f7fb fc53 	bl	80005a0 <__aeabi_dmul>
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	4b7e      	ldr	r3, [pc, #504]	; (8004ef8 <__ieee754_rem_pio2+0x328>)
 8004cfe:	f7fb fa99 	bl	8000234 <__adddf3>
 8004d02:	f7fb fee7 	bl	8000ad4 <__aeabi_d2iz>
 8004d06:	4605      	mov	r5, r0
 8004d08:	f7fb fbe0 	bl	80004cc <__aeabi_i2d>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	460b      	mov	r3, r1
 8004d10:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004d14:	a366      	add	r3, pc, #408	; (adr r3, 8004eb0 <__ieee754_rem_pio2+0x2e0>)
 8004d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1a:	f7fb fc41 	bl	80005a0 <__aeabi_dmul>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	460b      	mov	r3, r1
 8004d22:	4630      	mov	r0, r6
 8004d24:	4639      	mov	r1, r7
 8004d26:	f7fb fa83 	bl	8000230 <__aeabi_dsub>
 8004d2a:	a363      	add	r3, pc, #396	; (adr r3, 8004eb8 <__ieee754_rem_pio2+0x2e8>)
 8004d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d30:	4680      	mov	r8, r0
 8004d32:	4689      	mov	r9, r1
 8004d34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d38:	f7fb fc32 	bl	80005a0 <__aeabi_dmul>
 8004d3c:	2d1f      	cmp	r5, #31
 8004d3e:	4606      	mov	r6, r0
 8004d40:	460f      	mov	r7, r1
 8004d42:	dc0e      	bgt.n	8004d62 <__ieee754_rem_pio2+0x192>
 8004d44:	4b6d      	ldr	r3, [pc, #436]	; (8004efc <__ieee754_rem_pio2+0x32c>)
 8004d46:	1e6a      	subs	r2, r5, #1
 8004d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d4c:	4553      	cmp	r3, sl
 8004d4e:	d008      	beq.n	8004d62 <__ieee754_rem_pio2+0x192>
 8004d50:	4632      	mov	r2, r6
 8004d52:	463b      	mov	r3, r7
 8004d54:	4640      	mov	r0, r8
 8004d56:	4649      	mov	r1, r9
 8004d58:	f7fb fa6a 	bl	8000230 <__aeabi_dsub>
 8004d5c:	e9c4 0100 	strd	r0, r1, [r4]
 8004d60:	e013      	b.n	8004d8a <__ieee754_rem_pio2+0x1ba>
 8004d62:	463b      	mov	r3, r7
 8004d64:	4632      	mov	r2, r6
 8004d66:	4640      	mov	r0, r8
 8004d68:	4649      	mov	r1, r9
 8004d6a:	f7fb fa61 	bl	8000230 <__aeabi_dsub>
 8004d6e:	ea4f 532a 	mov.w	r3, sl, asr #20
 8004d72:	9305      	str	r3, [sp, #20]
 8004d74:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004d78:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 8004d7c:	f1ba 0f10 	cmp.w	sl, #16
 8004d80:	dc1f      	bgt.n	8004dc2 <__ieee754_rem_pio2+0x1f2>
 8004d82:	4602      	mov	r2, r0
 8004d84:	460b      	mov	r3, r1
 8004d86:	e9c4 2300 	strd	r2, r3, [r4]
 8004d8a:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8004d8e:	4640      	mov	r0, r8
 8004d90:	4653      	mov	r3, sl
 8004d92:	4649      	mov	r1, r9
 8004d94:	f7fb fa4c 	bl	8000230 <__aeabi_dsub>
 8004d98:	4632      	mov	r2, r6
 8004d9a:	463b      	mov	r3, r7
 8004d9c:	f7fb fa48 	bl	8000230 <__aeabi_dsub>
 8004da0:	460b      	mov	r3, r1
 8004da2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004da6:	9904      	ldr	r1, [sp, #16]
 8004da8:	4602      	mov	r2, r0
 8004daa:	2900      	cmp	r1, #0
 8004dac:	f6bf af47 	bge.w	8004c3e <__ieee754_rem_pio2+0x6e>
 8004db0:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 8004db4:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8004db8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004dbc:	60e3      	str	r3, [r4, #12]
 8004dbe:	426d      	negs	r5, r5
 8004dc0:	e73d      	b.n	8004c3e <__ieee754_rem_pio2+0x6e>
 8004dc2:	a33f      	add	r3, pc, #252	; (adr r3, 8004ec0 <__ieee754_rem_pio2+0x2f0>)
 8004dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004dcc:	f7fb fbe8 	bl	80005a0 <__aeabi_dmul>
 8004dd0:	4606      	mov	r6, r0
 8004dd2:	460f      	mov	r7, r1
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	4640      	mov	r0, r8
 8004dda:	4649      	mov	r1, r9
 8004ddc:	f7fb fa28 	bl	8000230 <__aeabi_dsub>
 8004de0:	4602      	mov	r2, r0
 8004de2:	460b      	mov	r3, r1
 8004de4:	4682      	mov	sl, r0
 8004de6:	468b      	mov	fp, r1
 8004de8:	4640      	mov	r0, r8
 8004dea:	4649      	mov	r1, r9
 8004dec:	f7fb fa20 	bl	8000230 <__aeabi_dsub>
 8004df0:	4632      	mov	r2, r6
 8004df2:	463b      	mov	r3, r7
 8004df4:	f7fb fa1c 	bl	8000230 <__aeabi_dsub>
 8004df8:	a333      	add	r3, pc, #204	; (adr r3, 8004ec8 <__ieee754_rem_pio2+0x2f8>)
 8004dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfe:	4606      	mov	r6, r0
 8004e00:	460f      	mov	r7, r1
 8004e02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e06:	f7fb fbcb 	bl	80005a0 <__aeabi_dmul>
 8004e0a:	4632      	mov	r2, r6
 8004e0c:	463b      	mov	r3, r7
 8004e0e:	f7fb fa0f 	bl	8000230 <__aeabi_dsub>
 8004e12:	4602      	mov	r2, r0
 8004e14:	460b      	mov	r3, r1
 8004e16:	4606      	mov	r6, r0
 8004e18:	460f      	mov	r7, r1
 8004e1a:	4650      	mov	r0, sl
 8004e1c:	4659      	mov	r1, fp
 8004e1e:	f7fb fa07 	bl	8000230 <__aeabi_dsub>
 8004e22:	9a05      	ldr	r2, [sp, #20]
 8004e24:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	2b31      	cmp	r3, #49	; 0x31
 8004e2c:	dc06      	bgt.n	8004e3c <__ieee754_rem_pio2+0x26c>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	460b      	mov	r3, r1
 8004e32:	46d0      	mov	r8, sl
 8004e34:	46d9      	mov	r9, fp
 8004e36:	e9c4 2300 	strd	r2, r3, [r4]
 8004e3a:	e7a6      	b.n	8004d8a <__ieee754_rem_pio2+0x1ba>
 8004e3c:	a326      	add	r3, pc, #152	; (adr r3, 8004ed8 <__ieee754_rem_pio2+0x308>)
 8004e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e46:	f7fb fbab 	bl	80005a0 <__aeabi_dmul>
 8004e4a:	4606      	mov	r6, r0
 8004e4c:	460f      	mov	r7, r1
 8004e4e:	4602      	mov	r2, r0
 8004e50:	460b      	mov	r3, r1
 8004e52:	4650      	mov	r0, sl
 8004e54:	4659      	mov	r1, fp
 8004e56:	f7fb f9eb 	bl	8000230 <__aeabi_dsub>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	4680      	mov	r8, r0
 8004e60:	4689      	mov	r9, r1
 8004e62:	4650      	mov	r0, sl
 8004e64:	4659      	mov	r1, fp
 8004e66:	f7fb f9e3 	bl	8000230 <__aeabi_dsub>
 8004e6a:	4632      	mov	r2, r6
 8004e6c:	463b      	mov	r3, r7
 8004e6e:	f7fb f9df 	bl	8000230 <__aeabi_dsub>
 8004e72:	a31b      	add	r3, pc, #108	; (adr r3, 8004ee0 <__ieee754_rem_pio2+0x310>)
 8004e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e78:	4606      	mov	r6, r0
 8004e7a:	460f      	mov	r7, r1
 8004e7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e80:	f7fb fb8e 	bl	80005a0 <__aeabi_dmul>
 8004e84:	4632      	mov	r2, r6
 8004e86:	463b      	mov	r3, r7
 8004e88:	f7fb f9d2 	bl	8000230 <__aeabi_dsub>
 8004e8c:	4606      	mov	r6, r0
 8004e8e:	460f      	mov	r7, r1
 8004e90:	e75e      	b.n	8004d50 <__ieee754_rem_pio2+0x180>
 8004e92:	4a1b      	ldr	r2, [pc, #108]	; (8004f00 <__ieee754_rem_pio2+0x330>)
 8004e94:	4592      	cmp	sl, r2
 8004e96:	dd35      	ble.n	8004f04 <__ieee754_rem_pio2+0x334>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	f7fb f9c8 	bl	8000230 <__aeabi_dsub>
 8004ea0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004ea4:	e9c4 0100 	strd	r0, r1, [r4]
 8004ea8:	e6a2      	b.n	8004bf0 <__ieee754_rem_pio2+0x20>
 8004eaa:	bf00      	nop
 8004eac:	f3af 8000 	nop.w
 8004eb0:	54400000 	.word	0x54400000
 8004eb4:	3ff921fb 	.word	0x3ff921fb
 8004eb8:	1a626331 	.word	0x1a626331
 8004ebc:	3dd0b461 	.word	0x3dd0b461
 8004ec0:	1a600000 	.word	0x1a600000
 8004ec4:	3dd0b461 	.word	0x3dd0b461
 8004ec8:	2e037073 	.word	0x2e037073
 8004ecc:	3ba3198a 	.word	0x3ba3198a
 8004ed0:	6dc9c883 	.word	0x6dc9c883
 8004ed4:	3fe45f30 	.word	0x3fe45f30
 8004ed8:	2e000000 	.word	0x2e000000
 8004edc:	3ba3198a 	.word	0x3ba3198a
 8004ee0:	252049c1 	.word	0x252049c1
 8004ee4:	397b839a 	.word	0x397b839a
 8004ee8:	3fe921fb 	.word	0x3fe921fb
 8004eec:	4002d97b 	.word	0x4002d97b
 8004ef0:	3ff921fb 	.word	0x3ff921fb
 8004ef4:	413921fb 	.word	0x413921fb
 8004ef8:	3fe00000 	.word	0x3fe00000
 8004efc:	0800634c 	.word	0x0800634c
 8004f00:	7fefffff 	.word	0x7fefffff
 8004f04:	ea4f 552a 	mov.w	r5, sl, asr #20
 8004f08:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8004f0c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8004f10:	460f      	mov	r7, r1
 8004f12:	4606      	mov	r6, r0
 8004f14:	f7fb fdde 	bl	8000ad4 <__aeabi_d2iz>
 8004f18:	f7fb fad8 	bl	80004cc <__aeabi_i2d>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	460b      	mov	r3, r1
 8004f20:	4630      	mov	r0, r6
 8004f22:	4639      	mov	r1, r7
 8004f24:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004f28:	f7fb f982 	bl	8000230 <__aeabi_dsub>
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	4b22      	ldr	r3, [pc, #136]	; (8004fb8 <__ieee754_rem_pio2+0x3e8>)
 8004f30:	f7fb fb36 	bl	80005a0 <__aeabi_dmul>
 8004f34:	460f      	mov	r7, r1
 8004f36:	4606      	mov	r6, r0
 8004f38:	f7fb fdcc 	bl	8000ad4 <__aeabi_d2iz>
 8004f3c:	f7fb fac6 	bl	80004cc <__aeabi_i2d>
 8004f40:	4602      	mov	r2, r0
 8004f42:	460b      	mov	r3, r1
 8004f44:	4630      	mov	r0, r6
 8004f46:	4639      	mov	r1, r7
 8004f48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004f4c:	f7fb f970 	bl	8000230 <__aeabi_dsub>
 8004f50:	2200      	movs	r2, #0
 8004f52:	4b19      	ldr	r3, [pc, #100]	; (8004fb8 <__ieee754_rem_pio2+0x3e8>)
 8004f54:	f7fb fb24 	bl	80005a0 <__aeabi_dmul>
 8004f58:	f04f 0803 	mov.w	r8, #3
 8004f5c:	2600      	movs	r6, #0
 8004f5e:	2700      	movs	r7, #0
 8004f60:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004f64:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8004f68:	4632      	mov	r2, r6
 8004f6a:	e879 0102 	ldrd	r0, r1, [r9], #-8
 8004f6e:	463b      	mov	r3, r7
 8004f70:	46c2      	mov	sl, r8
 8004f72:	f108 38ff 	add.w	r8, r8, #4294967295
 8004f76:	f7fb fd7b 	bl	8000a70 <__aeabi_dcmpeq>
 8004f7a:	2800      	cmp	r0, #0
 8004f7c:	d1f4      	bne.n	8004f68 <__ieee754_rem_pio2+0x398>
 8004f7e:	4b0f      	ldr	r3, [pc, #60]	; (8004fbc <__ieee754_rem_pio2+0x3ec>)
 8004f80:	462a      	mov	r2, r5
 8004f82:	9301      	str	r3, [sp, #4]
 8004f84:	2302      	movs	r3, #2
 8004f86:	4621      	mov	r1, r4
 8004f88:	9300      	str	r3, [sp, #0]
 8004f8a:	a806      	add	r0, sp, #24
 8004f8c:	4653      	mov	r3, sl
 8004f8e:	f000 f817 	bl	8004fc0 <__kernel_rem_pio2>
 8004f92:	9b04      	ldr	r3, [sp, #16]
 8004f94:	4605      	mov	r5, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	f6bf ae51 	bge.w	8004c3e <__ieee754_rem_pio2+0x6e>
 8004f9c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8004fa0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004fa4:	e9c4 2300 	strd	r2, r3, [r4]
 8004fa8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8004fac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004fb0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8004fb4:	e703      	b.n	8004dbe <__ieee754_rem_pio2+0x1ee>
 8004fb6:	bf00      	nop
 8004fb8:	41700000 	.word	0x41700000
 8004fbc:	080063cc 	.word	0x080063cc

08004fc0 <__kernel_rem_pio2>:
 8004fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc4:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8004fc8:	9308      	str	r3, [sp, #32]
 8004fca:	9106      	str	r1, [sp, #24]
 8004fcc:	4bb6      	ldr	r3, [pc, #728]	; (80052a8 <__kernel_rem_pio2+0x2e8>)
 8004fce:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8004fd0:	f112 0f14 	cmn.w	r2, #20
 8004fd4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004fd8:	bfa8      	it	ge
 8004fda:	1ed4      	subge	r4, r2, #3
 8004fdc:	9302      	str	r3, [sp, #8]
 8004fde:	9b08      	ldr	r3, [sp, #32]
 8004fe0:	bfb8      	it	lt
 8004fe2:	2400      	movlt	r4, #0
 8004fe4:	f103 33ff 	add.w	r3, r3, #4294967295
 8004fe8:	9307      	str	r3, [sp, #28]
 8004fea:	bfa4      	itt	ge
 8004fec:	2318      	movge	r3, #24
 8004fee:	fb94 f4f3 	sdivge	r4, r4, r3
 8004ff2:	f06f 0317 	mvn.w	r3, #23
 8004ff6:	fb04 3303 	mla	r3, r4, r3, r3
 8004ffa:	eb03 0b02 	add.w	fp, r3, r2
 8004ffe:	9a07      	ldr	r2, [sp, #28]
 8005000:	9b02      	ldr	r3, [sp, #8]
 8005002:	1aa7      	subs	r7, r4, r2
 8005004:	eb03 0802 	add.w	r8, r3, r2
 8005008:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800500a:	2500      	movs	r5, #0
 800500c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005010:	2200      	movs	r2, #0
 8005012:	2300      	movs	r3, #0
 8005014:	9009      	str	r0, [sp, #36]	; 0x24
 8005016:	ae20      	add	r6, sp, #128	; 0x80
 8005018:	4545      	cmp	r5, r8
 800501a:	dd14      	ble.n	8005046 <__kernel_rem_pio2+0x86>
 800501c:	f04f 0800 	mov.w	r8, #0
 8005020:	9a08      	ldr	r2, [sp, #32]
 8005022:	ab20      	add	r3, sp, #128	; 0x80
 8005024:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8005028:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 800502c:	9b02      	ldr	r3, [sp, #8]
 800502e:	4598      	cmp	r8, r3
 8005030:	dc35      	bgt.n	800509e <__kernel_rem_pio2+0xde>
 8005032:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005034:	2200      	movs	r2, #0
 8005036:	f1a3 0908 	sub.w	r9, r3, #8
 800503a:	2300      	movs	r3, #0
 800503c:	462f      	mov	r7, r5
 800503e:	2600      	movs	r6, #0
 8005040:	e9cd 2300 	strd	r2, r3, [sp]
 8005044:	e01f      	b.n	8005086 <__kernel_rem_pio2+0xc6>
 8005046:	42ef      	cmn	r7, r5
 8005048:	d40b      	bmi.n	8005062 <__kernel_rem_pio2+0xa2>
 800504a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800504e:	e9cd 2300 	strd	r2, r3, [sp]
 8005052:	f7fb fa3b 	bl	80004cc <__aeabi_i2d>
 8005056:	e9dd 2300 	ldrd	r2, r3, [sp]
 800505a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800505e:	3501      	adds	r5, #1
 8005060:	e7da      	b.n	8005018 <__kernel_rem_pio2+0x58>
 8005062:	4610      	mov	r0, r2
 8005064:	4619      	mov	r1, r3
 8005066:	e7f8      	b.n	800505a <__kernel_rem_pio2+0x9a>
 8005068:	e9d7 2300 	ldrd	r2, r3, [r7]
 800506c:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8005070:	f7fb fa96 	bl	80005a0 <__aeabi_dmul>
 8005074:	4602      	mov	r2, r0
 8005076:	460b      	mov	r3, r1
 8005078:	e9dd 0100 	ldrd	r0, r1, [sp]
 800507c:	f7fb f8da 	bl	8000234 <__adddf3>
 8005080:	e9cd 0100 	strd	r0, r1, [sp]
 8005084:	3601      	adds	r6, #1
 8005086:	9b07      	ldr	r3, [sp, #28]
 8005088:	3f08      	subs	r7, #8
 800508a:	429e      	cmp	r6, r3
 800508c:	ddec      	ble.n	8005068 <__kernel_rem_pio2+0xa8>
 800508e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005092:	f108 0801 	add.w	r8, r8, #1
 8005096:	e8ea 2302 	strd	r2, r3, [sl], #8
 800509a:	3508      	adds	r5, #8
 800509c:	e7c6      	b.n	800502c <__kernel_rem_pio2+0x6c>
 800509e:	9b02      	ldr	r3, [sp, #8]
 80050a0:	aa0c      	add	r2, sp, #48	; 0x30
 80050a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80050a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80050a8:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80050aa:	9e02      	ldr	r6, [sp, #8]
 80050ac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80050b0:	930a      	str	r3, [sp, #40]	; 0x28
 80050b2:	ab98      	add	r3, sp, #608	; 0x260
 80050b4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80050b8:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 80050bc:	ab70      	add	r3, sp, #448	; 0x1c0
 80050be:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 80050c2:	46d0      	mov	r8, sl
 80050c4:	46b1      	mov	r9, r6
 80050c6:	af0c      	add	r7, sp, #48	; 0x30
 80050c8:	9700      	str	r7, [sp, #0]
 80050ca:	f1b9 0f00 	cmp.w	r9, #0
 80050ce:	f1a8 0808 	sub.w	r8, r8, #8
 80050d2:	dc71      	bgt.n	80051b8 <__kernel_rem_pio2+0x1f8>
 80050d4:	465a      	mov	r2, fp
 80050d6:	4620      	mov	r0, r4
 80050d8:	4629      	mov	r1, r5
 80050da:	f000 fd35 	bl	8005b48 <scalbn>
 80050de:	2200      	movs	r2, #0
 80050e0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80050e4:	4604      	mov	r4, r0
 80050e6:	460d      	mov	r5, r1
 80050e8:	f7fb fa5a 	bl	80005a0 <__aeabi_dmul>
 80050ec:	f000 fcac 	bl	8005a48 <floor>
 80050f0:	2200      	movs	r2, #0
 80050f2:	4b6e      	ldr	r3, [pc, #440]	; (80052ac <__kernel_rem_pio2+0x2ec>)
 80050f4:	f7fb fa54 	bl	80005a0 <__aeabi_dmul>
 80050f8:	4602      	mov	r2, r0
 80050fa:	460b      	mov	r3, r1
 80050fc:	4620      	mov	r0, r4
 80050fe:	4629      	mov	r1, r5
 8005100:	f7fb f896 	bl	8000230 <__aeabi_dsub>
 8005104:	460d      	mov	r5, r1
 8005106:	4604      	mov	r4, r0
 8005108:	f7fb fce4 	bl	8000ad4 <__aeabi_d2iz>
 800510c:	9004      	str	r0, [sp, #16]
 800510e:	f7fb f9dd 	bl	80004cc <__aeabi_i2d>
 8005112:	4602      	mov	r2, r0
 8005114:	460b      	mov	r3, r1
 8005116:	4620      	mov	r0, r4
 8005118:	4629      	mov	r1, r5
 800511a:	f7fb f889 	bl	8000230 <__aeabi_dsub>
 800511e:	f1bb 0f00 	cmp.w	fp, #0
 8005122:	4680      	mov	r8, r0
 8005124:	4689      	mov	r9, r1
 8005126:	dd70      	ble.n	800520a <__kernel_rem_pio2+0x24a>
 8005128:	1e72      	subs	r2, r6, #1
 800512a:	ab0c      	add	r3, sp, #48	; 0x30
 800512c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005130:	9c04      	ldr	r4, [sp, #16]
 8005132:	f1cb 0118 	rsb	r1, fp, #24
 8005136:	fa40 f301 	asr.w	r3, r0, r1
 800513a:	441c      	add	r4, r3
 800513c:	408b      	lsls	r3, r1
 800513e:	1ac0      	subs	r0, r0, r3
 8005140:	ab0c      	add	r3, sp, #48	; 0x30
 8005142:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005146:	f1cb 0317 	rsb	r3, fp, #23
 800514a:	9404      	str	r4, [sp, #16]
 800514c:	fa40 f303 	asr.w	r3, r0, r3
 8005150:	9300      	str	r3, [sp, #0]
 8005152:	9b00      	ldr	r3, [sp, #0]
 8005154:	2b00      	cmp	r3, #0
 8005156:	dd66      	ble.n	8005226 <__kernel_rem_pio2+0x266>
 8005158:	2200      	movs	r2, #0
 800515a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800515e:	4614      	mov	r4, r2
 8005160:	9b04      	ldr	r3, [sp, #16]
 8005162:	3301      	adds	r3, #1
 8005164:	9304      	str	r3, [sp, #16]
 8005166:	4296      	cmp	r6, r2
 8005168:	f300 80ac 	bgt.w	80052c4 <__kernel_rem_pio2+0x304>
 800516c:	f1bb 0f00 	cmp.w	fp, #0
 8005170:	dd07      	ble.n	8005182 <__kernel_rem_pio2+0x1c2>
 8005172:	f1bb 0f01 	cmp.w	fp, #1
 8005176:	f000 80b4 	beq.w	80052e2 <__kernel_rem_pio2+0x322>
 800517a:	f1bb 0f02 	cmp.w	fp, #2
 800517e:	f000 80ba 	beq.w	80052f6 <__kernel_rem_pio2+0x336>
 8005182:	9b00      	ldr	r3, [sp, #0]
 8005184:	2b02      	cmp	r3, #2
 8005186:	d14e      	bne.n	8005226 <__kernel_rem_pio2+0x266>
 8005188:	4642      	mov	r2, r8
 800518a:	464b      	mov	r3, r9
 800518c:	2000      	movs	r0, #0
 800518e:	4948      	ldr	r1, [pc, #288]	; (80052b0 <__kernel_rem_pio2+0x2f0>)
 8005190:	f7fb f84e 	bl	8000230 <__aeabi_dsub>
 8005194:	4680      	mov	r8, r0
 8005196:	4689      	mov	r9, r1
 8005198:	2c00      	cmp	r4, #0
 800519a:	d044      	beq.n	8005226 <__kernel_rem_pio2+0x266>
 800519c:	465a      	mov	r2, fp
 800519e:	2000      	movs	r0, #0
 80051a0:	4943      	ldr	r1, [pc, #268]	; (80052b0 <__kernel_rem_pio2+0x2f0>)
 80051a2:	f000 fcd1 	bl	8005b48 <scalbn>
 80051a6:	4602      	mov	r2, r0
 80051a8:	460b      	mov	r3, r1
 80051aa:	4640      	mov	r0, r8
 80051ac:	4649      	mov	r1, r9
 80051ae:	f7fb f83f 	bl	8000230 <__aeabi_dsub>
 80051b2:	4680      	mov	r8, r0
 80051b4:	4689      	mov	r9, r1
 80051b6:	e036      	b.n	8005226 <__kernel_rem_pio2+0x266>
 80051b8:	2200      	movs	r2, #0
 80051ba:	4b3e      	ldr	r3, [pc, #248]	; (80052b4 <__kernel_rem_pio2+0x2f4>)
 80051bc:	4620      	mov	r0, r4
 80051be:	4629      	mov	r1, r5
 80051c0:	f7fb f9ee 	bl	80005a0 <__aeabi_dmul>
 80051c4:	f7fb fc86 	bl	8000ad4 <__aeabi_d2iz>
 80051c8:	f7fb f980 	bl	80004cc <__aeabi_i2d>
 80051cc:	4602      	mov	r2, r0
 80051ce:	460b      	mov	r3, r1
 80051d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80051d4:	2200      	movs	r2, #0
 80051d6:	4b38      	ldr	r3, [pc, #224]	; (80052b8 <__kernel_rem_pio2+0x2f8>)
 80051d8:	f7fb f9e2 	bl	80005a0 <__aeabi_dmul>
 80051dc:	4602      	mov	r2, r0
 80051de:	460b      	mov	r3, r1
 80051e0:	4620      	mov	r0, r4
 80051e2:	4629      	mov	r1, r5
 80051e4:	f7fb f824 	bl	8000230 <__aeabi_dsub>
 80051e8:	f7fb fc74 	bl	8000ad4 <__aeabi_d2iz>
 80051ec:	9b00      	ldr	r3, [sp, #0]
 80051ee:	f109 39ff 	add.w	r9, r9, #4294967295
 80051f2:	f843 0b04 	str.w	r0, [r3], #4
 80051f6:	9300      	str	r3, [sp, #0]
 80051f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051fc:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005200:	f7fb f818 	bl	8000234 <__adddf3>
 8005204:	4604      	mov	r4, r0
 8005206:	460d      	mov	r5, r1
 8005208:	e75f      	b.n	80050ca <__kernel_rem_pio2+0x10a>
 800520a:	d105      	bne.n	8005218 <__kernel_rem_pio2+0x258>
 800520c:	1e73      	subs	r3, r6, #1
 800520e:	aa0c      	add	r2, sp, #48	; 0x30
 8005210:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005214:	15c3      	asrs	r3, r0, #23
 8005216:	e79b      	b.n	8005150 <__kernel_rem_pio2+0x190>
 8005218:	2200      	movs	r2, #0
 800521a:	4b28      	ldr	r3, [pc, #160]	; (80052bc <__kernel_rem_pio2+0x2fc>)
 800521c:	f7fb fc46 	bl	8000aac <__aeabi_dcmpge>
 8005220:	2800      	cmp	r0, #0
 8005222:	d13e      	bne.n	80052a2 <__kernel_rem_pio2+0x2e2>
 8005224:	9000      	str	r0, [sp, #0]
 8005226:	2200      	movs	r2, #0
 8005228:	2300      	movs	r3, #0
 800522a:	4640      	mov	r0, r8
 800522c:	4649      	mov	r1, r9
 800522e:	f7fb fc1f 	bl	8000a70 <__aeabi_dcmpeq>
 8005232:	2800      	cmp	r0, #0
 8005234:	f000 80b1 	beq.w	800539a <__kernel_rem_pio2+0x3da>
 8005238:	1e74      	subs	r4, r6, #1
 800523a:	4623      	mov	r3, r4
 800523c:	2200      	movs	r2, #0
 800523e:	9902      	ldr	r1, [sp, #8]
 8005240:	428b      	cmp	r3, r1
 8005242:	da5f      	bge.n	8005304 <__kernel_rem_pio2+0x344>
 8005244:	2a00      	cmp	r2, #0
 8005246:	d074      	beq.n	8005332 <__kernel_rem_pio2+0x372>
 8005248:	ab0c      	add	r3, sp, #48	; 0x30
 800524a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800524e:	f1ab 0b18 	sub.w	fp, fp, #24
 8005252:	2b00      	cmp	r3, #0
 8005254:	f000 809f 	beq.w	8005396 <__kernel_rem_pio2+0x3d6>
 8005258:	465a      	mov	r2, fp
 800525a:	2000      	movs	r0, #0
 800525c:	4914      	ldr	r1, [pc, #80]	; (80052b0 <__kernel_rem_pio2+0x2f0>)
 800525e:	f000 fc73 	bl	8005b48 <scalbn>
 8005262:	46a2      	mov	sl, r4
 8005264:	4606      	mov	r6, r0
 8005266:	460f      	mov	r7, r1
 8005268:	f04f 0800 	mov.w	r8, #0
 800526c:	ab70      	add	r3, sp, #448	; 0x1c0
 800526e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80052b4 <__kernel_rem_pio2+0x2f4>
 8005272:	00e5      	lsls	r5, r4, #3
 8005274:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8005278:	f1ba 0f00 	cmp.w	sl, #0
 800527c:	f280 80c3 	bge.w	8005406 <__kernel_rem_pio2+0x446>
 8005280:	4626      	mov	r6, r4
 8005282:	2e00      	cmp	r6, #0
 8005284:	f2c0 80f5 	blt.w	8005472 <__kernel_rem_pio2+0x4b2>
 8005288:	4b0d      	ldr	r3, [pc, #52]	; (80052c0 <__kernel_rem_pio2+0x300>)
 800528a:	f04f 0a00 	mov.w	sl, #0
 800528e:	9307      	str	r3, [sp, #28]
 8005290:	ab70      	add	r3, sp, #448	; 0x1c0
 8005292:	f04f 0b00 	mov.w	fp, #0
 8005296:	f04f 0800 	mov.w	r8, #0
 800529a:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800529e:	1ba7      	subs	r7, r4, r6
 80052a0:	e0db      	b.n	800545a <__kernel_rem_pio2+0x49a>
 80052a2:	2302      	movs	r3, #2
 80052a4:	9300      	str	r3, [sp, #0]
 80052a6:	e757      	b.n	8005158 <__kernel_rem_pio2+0x198>
 80052a8:	08006518 	.word	0x08006518
 80052ac:	40200000 	.word	0x40200000
 80052b0:	3ff00000 	.word	0x3ff00000
 80052b4:	3e700000 	.word	0x3e700000
 80052b8:	41700000 	.word	0x41700000
 80052bc:	3fe00000 	.word	0x3fe00000
 80052c0:	080064d8 	.word	0x080064d8
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	b944      	cbnz	r4, 80052da <__kernel_rem_pio2+0x31a>
 80052c8:	b11b      	cbz	r3, 80052d2 <__kernel_rem_pio2+0x312>
 80052ca:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80052ce:	603b      	str	r3, [r7, #0]
 80052d0:	2301      	movs	r3, #1
 80052d2:	461c      	mov	r4, r3
 80052d4:	3201      	adds	r2, #1
 80052d6:	3704      	adds	r7, #4
 80052d8:	e745      	b.n	8005166 <__kernel_rem_pio2+0x1a6>
 80052da:	1acb      	subs	r3, r1, r3
 80052dc:	603b      	str	r3, [r7, #0]
 80052de:	4623      	mov	r3, r4
 80052e0:	e7f7      	b.n	80052d2 <__kernel_rem_pio2+0x312>
 80052e2:	1e72      	subs	r2, r6, #1
 80052e4:	ab0c      	add	r3, sp, #48	; 0x30
 80052e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052ea:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80052ee:	a90c      	add	r1, sp, #48	; 0x30
 80052f0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80052f4:	e745      	b.n	8005182 <__kernel_rem_pio2+0x1c2>
 80052f6:	1e72      	subs	r2, r6, #1
 80052f8:	ab0c      	add	r3, sp, #48	; 0x30
 80052fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052fe:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005302:	e7f4      	b.n	80052ee <__kernel_rem_pio2+0x32e>
 8005304:	a90c      	add	r1, sp, #48	; 0x30
 8005306:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800530a:	3b01      	subs	r3, #1
 800530c:	430a      	orrs	r2, r1
 800530e:	e796      	b.n	800523e <__kernel_rem_pio2+0x27e>
 8005310:	3401      	adds	r4, #1
 8005312:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005316:	2a00      	cmp	r2, #0
 8005318:	d0fa      	beq.n	8005310 <__kernel_rem_pio2+0x350>
 800531a:	9b08      	ldr	r3, [sp, #32]
 800531c:	f106 0801 	add.w	r8, r6, #1
 8005320:	18f5      	adds	r5, r6, r3
 8005322:	ab20      	add	r3, sp, #128	; 0x80
 8005324:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005328:	4434      	add	r4, r6
 800532a:	4544      	cmp	r4, r8
 800532c:	da04      	bge.n	8005338 <__kernel_rem_pio2+0x378>
 800532e:	4626      	mov	r6, r4
 8005330:	e6bf      	b.n	80050b2 <__kernel_rem_pio2+0xf2>
 8005332:	2401      	movs	r4, #1
 8005334:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005336:	e7ec      	b.n	8005312 <__kernel_rem_pio2+0x352>
 8005338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800533a:	f04f 0900 	mov.w	r9, #0
 800533e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005342:	f7fb f8c3 	bl	80004cc <__aeabi_i2d>
 8005346:	2600      	movs	r6, #0
 8005348:	2700      	movs	r7, #0
 800534a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800534c:	e9c5 0100 	strd	r0, r1, [r5]
 8005350:	3b08      	subs	r3, #8
 8005352:	9300      	str	r3, [sp, #0]
 8005354:	9504      	str	r5, [sp, #16]
 8005356:	9b07      	ldr	r3, [sp, #28]
 8005358:	4599      	cmp	r9, r3
 800535a:	dd05      	ble.n	8005368 <__kernel_rem_pio2+0x3a8>
 800535c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 8005360:	f108 0801 	add.w	r8, r8, #1
 8005364:	3508      	adds	r5, #8
 8005366:	e7e0      	b.n	800532a <__kernel_rem_pio2+0x36a>
 8005368:	f8dd c010 	ldr.w	ip, [sp, #16]
 800536c:	9900      	ldr	r1, [sp, #0]
 800536e:	f109 0901 	add.w	r9, r9, #1
 8005372:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8005376:	9100      	str	r1, [sp, #0]
 8005378:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 800537c:	f8cd c010 	str.w	ip, [sp, #16]
 8005380:	f7fb f90e 	bl	80005a0 <__aeabi_dmul>
 8005384:	4602      	mov	r2, r0
 8005386:	460b      	mov	r3, r1
 8005388:	4630      	mov	r0, r6
 800538a:	4639      	mov	r1, r7
 800538c:	f7fa ff52 	bl	8000234 <__adddf3>
 8005390:	4606      	mov	r6, r0
 8005392:	460f      	mov	r7, r1
 8005394:	e7df      	b.n	8005356 <__kernel_rem_pio2+0x396>
 8005396:	3c01      	subs	r4, #1
 8005398:	e756      	b.n	8005248 <__kernel_rem_pio2+0x288>
 800539a:	f1cb 0200 	rsb	r2, fp, #0
 800539e:	4640      	mov	r0, r8
 80053a0:	4649      	mov	r1, r9
 80053a2:	f000 fbd1 	bl	8005b48 <scalbn>
 80053a6:	2200      	movs	r2, #0
 80053a8:	4ba4      	ldr	r3, [pc, #656]	; (800563c <__kernel_rem_pio2+0x67c>)
 80053aa:	4604      	mov	r4, r0
 80053ac:	460d      	mov	r5, r1
 80053ae:	f7fb fb7d 	bl	8000aac <__aeabi_dcmpge>
 80053b2:	b1f8      	cbz	r0, 80053f4 <__kernel_rem_pio2+0x434>
 80053b4:	2200      	movs	r2, #0
 80053b6:	4ba2      	ldr	r3, [pc, #648]	; (8005640 <__kernel_rem_pio2+0x680>)
 80053b8:	4620      	mov	r0, r4
 80053ba:	4629      	mov	r1, r5
 80053bc:	f7fb f8f0 	bl	80005a0 <__aeabi_dmul>
 80053c0:	f7fb fb88 	bl	8000ad4 <__aeabi_d2iz>
 80053c4:	4607      	mov	r7, r0
 80053c6:	f7fb f881 	bl	80004cc <__aeabi_i2d>
 80053ca:	2200      	movs	r2, #0
 80053cc:	4b9b      	ldr	r3, [pc, #620]	; (800563c <__kernel_rem_pio2+0x67c>)
 80053ce:	f7fb f8e7 	bl	80005a0 <__aeabi_dmul>
 80053d2:	460b      	mov	r3, r1
 80053d4:	4602      	mov	r2, r0
 80053d6:	4629      	mov	r1, r5
 80053d8:	4620      	mov	r0, r4
 80053da:	f7fa ff29 	bl	8000230 <__aeabi_dsub>
 80053de:	f7fb fb79 	bl	8000ad4 <__aeabi_d2iz>
 80053e2:	1c74      	adds	r4, r6, #1
 80053e4:	ab0c      	add	r3, sp, #48	; 0x30
 80053e6:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80053ea:	f10b 0b18 	add.w	fp, fp, #24
 80053ee:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 80053f2:	e731      	b.n	8005258 <__kernel_rem_pio2+0x298>
 80053f4:	4620      	mov	r0, r4
 80053f6:	4629      	mov	r1, r5
 80053f8:	f7fb fb6c 	bl	8000ad4 <__aeabi_d2iz>
 80053fc:	ab0c      	add	r3, sp, #48	; 0x30
 80053fe:	4634      	mov	r4, r6
 8005400:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8005404:	e728      	b.n	8005258 <__kernel_rem_pio2+0x298>
 8005406:	ab0c      	add	r3, sp, #48	; 0x30
 8005408:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800540c:	f7fb f85e 	bl	80004cc <__aeabi_i2d>
 8005410:	4632      	mov	r2, r6
 8005412:	463b      	mov	r3, r7
 8005414:	f7fb f8c4 	bl	80005a0 <__aeabi_dmul>
 8005418:	4642      	mov	r2, r8
 800541a:	e86b 0102 	strd	r0, r1, [fp], #-8
 800541e:	464b      	mov	r3, r9
 8005420:	4630      	mov	r0, r6
 8005422:	4639      	mov	r1, r7
 8005424:	f7fb f8bc 	bl	80005a0 <__aeabi_dmul>
 8005428:	f10a 3aff 	add.w	sl, sl, #4294967295
 800542c:	4606      	mov	r6, r0
 800542e:	460f      	mov	r7, r1
 8005430:	e722      	b.n	8005278 <__kernel_rem_pio2+0x2b8>
 8005432:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8005436:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800543a:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 800543e:	f8cd c01c 	str.w	ip, [sp, #28]
 8005442:	f7fb f8ad 	bl	80005a0 <__aeabi_dmul>
 8005446:	4602      	mov	r2, r0
 8005448:	460b      	mov	r3, r1
 800544a:	4650      	mov	r0, sl
 800544c:	4659      	mov	r1, fp
 800544e:	f7fa fef1 	bl	8000234 <__adddf3>
 8005452:	4682      	mov	sl, r0
 8005454:	468b      	mov	fp, r1
 8005456:	f108 0801 	add.w	r8, r8, #1
 800545a:	9b02      	ldr	r3, [sp, #8]
 800545c:	4598      	cmp	r8, r3
 800545e:	dc01      	bgt.n	8005464 <__kernel_rem_pio2+0x4a4>
 8005460:	45b8      	cmp	r8, r7
 8005462:	dde6      	ble.n	8005432 <__kernel_rem_pio2+0x472>
 8005464:	ab48      	add	r3, sp, #288	; 0x120
 8005466:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800546a:	e9c7 ab00 	strd	sl, fp, [r7]
 800546e:	3e01      	subs	r6, #1
 8005470:	e707      	b.n	8005282 <__kernel_rem_pio2+0x2c2>
 8005472:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8005474:	2b02      	cmp	r3, #2
 8005476:	dc09      	bgt.n	800548c <__kernel_rem_pio2+0x4cc>
 8005478:	2b00      	cmp	r3, #0
 800547a:	dc32      	bgt.n	80054e2 <__kernel_rem_pio2+0x522>
 800547c:	d05a      	beq.n	8005534 <__kernel_rem_pio2+0x574>
 800547e:	9b04      	ldr	r3, [sp, #16]
 8005480:	f003 0007 	and.w	r0, r3, #7
 8005484:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8005488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800548c:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800548e:	2b03      	cmp	r3, #3
 8005490:	d1f5      	bne.n	800547e <__kernel_rem_pio2+0x4be>
 8005492:	ab48      	add	r3, sp, #288	; 0x120
 8005494:	441d      	add	r5, r3
 8005496:	46aa      	mov	sl, r5
 8005498:	46a3      	mov	fp, r4
 800549a:	f1bb 0f00 	cmp.w	fp, #0
 800549e:	dc76      	bgt.n	800558e <__kernel_rem_pio2+0x5ce>
 80054a0:	46aa      	mov	sl, r5
 80054a2:	46a3      	mov	fp, r4
 80054a4:	f1bb 0f01 	cmp.w	fp, #1
 80054a8:	f300 8090 	bgt.w	80055cc <__kernel_rem_pio2+0x60c>
 80054ac:	2700      	movs	r7, #0
 80054ae:	463e      	mov	r6, r7
 80054b0:	2c01      	cmp	r4, #1
 80054b2:	f300 80aa 	bgt.w	800560a <__kernel_rem_pio2+0x64a>
 80054b6:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 80054ba:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 80054be:	9b00      	ldr	r3, [sp, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f040 80ac 	bne.w	800561e <__kernel_rem_pio2+0x65e>
 80054c6:	4603      	mov	r3, r0
 80054c8:	462a      	mov	r2, r5
 80054ca:	9806      	ldr	r0, [sp, #24]
 80054cc:	e9c0 2300 	strd	r2, r3, [r0]
 80054d0:	4622      	mov	r2, r4
 80054d2:	460b      	mov	r3, r1
 80054d4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80054d8:	463a      	mov	r2, r7
 80054da:	4633      	mov	r3, r6
 80054dc:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80054e0:	e7cd      	b.n	800547e <__kernel_rem_pio2+0x4be>
 80054e2:	2000      	movs	r0, #0
 80054e4:	46a0      	mov	r8, r4
 80054e6:	4601      	mov	r1, r0
 80054e8:	ab48      	add	r3, sp, #288	; 0x120
 80054ea:	441d      	add	r5, r3
 80054ec:	f1b8 0f00 	cmp.w	r8, #0
 80054f0:	da3a      	bge.n	8005568 <__kernel_rem_pio2+0x5a8>
 80054f2:	9b00      	ldr	r3, [sp, #0]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d03e      	beq.n	8005576 <__kernel_rem_pio2+0x5b6>
 80054f8:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 80054fc:	4602      	mov	r2, r0
 80054fe:	462b      	mov	r3, r5
 8005500:	9d06      	ldr	r5, [sp, #24]
 8005502:	2601      	movs	r6, #1
 8005504:	e9c5 2300 	strd	r2, r3, [r5]
 8005508:	460b      	mov	r3, r1
 800550a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800550e:	f7fa fe8f 	bl	8000230 <__aeabi_dsub>
 8005512:	4684      	mov	ip, r0
 8005514:	460f      	mov	r7, r1
 8005516:	ad48      	add	r5, sp, #288	; 0x120
 8005518:	42b4      	cmp	r4, r6
 800551a:	f105 0508 	add.w	r5, r5, #8
 800551e:	da2c      	bge.n	800557a <__kernel_rem_pio2+0x5ba>
 8005520:	9b00      	ldr	r3, [sp, #0]
 8005522:	b10b      	cbz	r3, 8005528 <__kernel_rem_pio2+0x568>
 8005524:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8005528:	4662      	mov	r2, ip
 800552a:	463b      	mov	r3, r7
 800552c:	9906      	ldr	r1, [sp, #24]
 800552e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8005532:	e7a4      	b.n	800547e <__kernel_rem_pio2+0x4be>
 8005534:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 8005536:	ab48      	add	r3, sp, #288	; 0x120
 8005538:	4637      	mov	r7, r6
 800553a:	441d      	add	r5, r3
 800553c:	2c00      	cmp	r4, #0
 800553e:	da09      	bge.n	8005554 <__kernel_rem_pio2+0x594>
 8005540:	9b00      	ldr	r3, [sp, #0]
 8005542:	b10b      	cbz	r3, 8005548 <__kernel_rem_pio2+0x588>
 8005544:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8005548:	4632      	mov	r2, r6
 800554a:	463b      	mov	r3, r7
 800554c:	9906      	ldr	r1, [sp, #24]
 800554e:	e9c1 2300 	strd	r2, r3, [r1]
 8005552:	e794      	b.n	800547e <__kernel_rem_pio2+0x4be>
 8005554:	4630      	mov	r0, r6
 8005556:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800555a:	4639      	mov	r1, r7
 800555c:	f7fa fe6a 	bl	8000234 <__adddf3>
 8005560:	3c01      	subs	r4, #1
 8005562:	4606      	mov	r6, r0
 8005564:	460f      	mov	r7, r1
 8005566:	e7e9      	b.n	800553c <__kernel_rem_pio2+0x57c>
 8005568:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800556c:	f7fa fe62 	bl	8000234 <__adddf3>
 8005570:	f108 38ff 	add.w	r8, r8, #4294967295
 8005574:	e7ba      	b.n	80054ec <__kernel_rem_pio2+0x52c>
 8005576:	460d      	mov	r5, r1
 8005578:	e7c0      	b.n	80054fc <__kernel_rem_pio2+0x53c>
 800557a:	4660      	mov	r0, ip
 800557c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005580:	4639      	mov	r1, r7
 8005582:	f7fa fe57 	bl	8000234 <__adddf3>
 8005586:	3601      	adds	r6, #1
 8005588:	4684      	mov	ip, r0
 800558a:	460f      	mov	r7, r1
 800558c:	e7c4      	b.n	8005518 <__kernel_rem_pio2+0x558>
 800558e:	e9da 6700 	ldrd	r6, r7, [sl]
 8005592:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8005596:	4632      	mov	r2, r6
 8005598:	463b      	mov	r3, r7
 800559a:	4640      	mov	r0, r8
 800559c:	4649      	mov	r1, r9
 800559e:	f7fa fe49 	bl	8000234 <__adddf3>
 80055a2:	4602      	mov	r2, r0
 80055a4:	460b      	mov	r3, r1
 80055a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055aa:	4640      	mov	r0, r8
 80055ac:	4649      	mov	r1, r9
 80055ae:	f7fa fe3f 	bl	8000230 <__aeabi_dsub>
 80055b2:	4632      	mov	r2, r6
 80055b4:	463b      	mov	r3, r7
 80055b6:	f7fa fe3d 	bl	8000234 <__adddf3>
 80055ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055be:	e86a 0102 	strd	r0, r1, [sl], #-8
 80055c2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80055c6:	e9ca 2300 	strd	r2, r3, [sl]
 80055ca:	e766      	b.n	800549a <__kernel_rem_pio2+0x4da>
 80055cc:	e9da 8900 	ldrd	r8, r9, [sl]
 80055d0:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 80055d4:	4642      	mov	r2, r8
 80055d6:	464b      	mov	r3, r9
 80055d8:	4630      	mov	r0, r6
 80055da:	4639      	mov	r1, r7
 80055dc:	f7fa fe2a 	bl	8000234 <__adddf3>
 80055e0:	4602      	mov	r2, r0
 80055e2:	460b      	mov	r3, r1
 80055e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055e8:	4630      	mov	r0, r6
 80055ea:	4639      	mov	r1, r7
 80055ec:	f7fa fe20 	bl	8000230 <__aeabi_dsub>
 80055f0:	4642      	mov	r2, r8
 80055f2:	464b      	mov	r3, r9
 80055f4:	f7fa fe1e 	bl	8000234 <__adddf3>
 80055f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055fc:	e86a 0102 	strd	r0, r1, [sl], #-8
 8005600:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005604:	e9ca 2300 	strd	r2, r3, [sl]
 8005608:	e74c      	b.n	80054a4 <__kernel_rem_pio2+0x4e4>
 800560a:	4638      	mov	r0, r7
 800560c:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8005610:	4631      	mov	r1, r6
 8005612:	f7fa fe0f 	bl	8000234 <__adddf3>
 8005616:	3c01      	subs	r4, #1
 8005618:	4607      	mov	r7, r0
 800561a:	460e      	mov	r6, r1
 800561c:	e748      	b.n	80054b0 <__kernel_rem_pio2+0x4f0>
 800561e:	9b06      	ldr	r3, [sp, #24]
 8005620:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005624:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8005628:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800562c:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8005630:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8005634:	601d      	str	r5, [r3, #0]
 8005636:	615e      	str	r6, [r3, #20]
 8005638:	e721      	b.n	800547e <__kernel_rem_pio2+0x4be>
 800563a:	bf00      	nop
 800563c:	41700000 	.word	0x41700000
 8005640:	3e700000 	.word	0x3e700000
 8005644:	00000000 	.word	0x00000000

08005648 <__kernel_tan>:
 8005648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800564c:	b08b      	sub	sp, #44	; 0x2c
 800564e:	9300      	str	r3, [sp, #0]
 8005650:	4bd9      	ldr	r3, [pc, #868]	; (80059b8 <__kernel_tan+0x370>)
 8005652:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005656:	429e      	cmp	r6, r3
 8005658:	4604      	mov	r4, r0
 800565a:	460d      	mov	r5, r1
 800565c:	4682      	mov	sl, r0
 800565e:	468b      	mov	fp, r1
 8005660:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005662:	9202      	str	r2, [sp, #8]
 8005664:	9107      	str	r1, [sp, #28]
 8005666:	dc58      	bgt.n	800571a <__kernel_tan+0xd2>
 8005668:	f7fb fa34 	bl	8000ad4 <__aeabi_d2iz>
 800566c:	4605      	mov	r5, r0
 800566e:	2800      	cmp	r0, #0
 8005670:	d178      	bne.n	8005764 <__kernel_tan+0x11c>
 8005672:	1c7b      	adds	r3, r7, #1
 8005674:	4323      	orrs	r3, r4
 8005676:	4333      	orrs	r3, r6
 8005678:	d110      	bne.n	800569c <__kernel_tan+0x54>
 800567a:	4620      	mov	r0, r4
 800567c:	4659      	mov	r1, fp
 800567e:	f000 f9df 	bl	8005a40 <fabs>
 8005682:	4602      	mov	r2, r0
 8005684:	460b      	mov	r3, r1
 8005686:	2000      	movs	r0, #0
 8005688:	49cc      	ldr	r1, [pc, #816]	; (80059bc <__kernel_tan+0x374>)
 800568a:	f7fb f8b3 	bl	80007f4 <__aeabi_ddiv>
 800568e:	4682      	mov	sl, r0
 8005690:	468b      	mov	fp, r1
 8005692:	4650      	mov	r0, sl
 8005694:	4659      	mov	r1, fp
 8005696:	b00b      	add	sp, #44	; 0x2c
 8005698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800569c:	2f01      	cmp	r7, #1
 800569e:	d0f8      	beq.n	8005692 <__kernel_tan+0x4a>
 80056a0:	4620      	mov	r0, r4
 80056a2:	4659      	mov	r1, fp
 80056a4:	9a02      	ldr	r2, [sp, #8]
 80056a6:	9b00      	ldr	r3, [sp, #0]
 80056a8:	f7fa fdc4 	bl	8000234 <__adddf3>
 80056ac:	4602      	mov	r2, r0
 80056ae:	460b      	mov	r3, r1
 80056b0:	460f      	mov	r7, r1
 80056b2:	2000      	movs	r0, #0
 80056b4:	49c2      	ldr	r1, [pc, #776]	; (80059c0 <__kernel_tan+0x378>)
 80056b6:	f7fb f89d 	bl	80007f4 <__aeabi_ddiv>
 80056ba:	462e      	mov	r6, r5
 80056bc:	4689      	mov	r9, r1
 80056be:	4652      	mov	r2, sl
 80056c0:	465b      	mov	r3, fp
 80056c2:	4680      	mov	r8, r0
 80056c4:	462c      	mov	r4, r5
 80056c6:	4630      	mov	r0, r6
 80056c8:	460d      	mov	r5, r1
 80056ca:	4639      	mov	r1, r7
 80056cc:	f7fa fdb0 	bl	8000230 <__aeabi_dsub>
 80056d0:	4602      	mov	r2, r0
 80056d2:	460b      	mov	r3, r1
 80056d4:	9802      	ldr	r0, [sp, #8]
 80056d6:	9900      	ldr	r1, [sp, #0]
 80056d8:	f7fa fdaa 	bl	8000230 <__aeabi_dsub>
 80056dc:	4632      	mov	r2, r6
 80056de:	464b      	mov	r3, r9
 80056e0:	f7fa ff5e 	bl	80005a0 <__aeabi_dmul>
 80056e4:	4632      	mov	r2, r6
 80056e6:	4682      	mov	sl, r0
 80056e8:	468b      	mov	fp, r1
 80056ea:	464b      	mov	r3, r9
 80056ec:	4630      	mov	r0, r6
 80056ee:	4639      	mov	r1, r7
 80056f0:	f7fa ff56 	bl	80005a0 <__aeabi_dmul>
 80056f4:	2200      	movs	r2, #0
 80056f6:	4bb1      	ldr	r3, [pc, #708]	; (80059bc <__kernel_tan+0x374>)
 80056f8:	f7fa fd9c 	bl	8000234 <__adddf3>
 80056fc:	4602      	mov	r2, r0
 80056fe:	460b      	mov	r3, r1
 8005700:	4650      	mov	r0, sl
 8005702:	4659      	mov	r1, fp
 8005704:	f7fa fd96 	bl	8000234 <__adddf3>
 8005708:	4642      	mov	r2, r8
 800570a:	464b      	mov	r3, r9
 800570c:	f7fa ff48 	bl	80005a0 <__aeabi_dmul>
 8005710:	4622      	mov	r2, r4
 8005712:	462b      	mov	r3, r5
 8005714:	f7fa fd8e 	bl	8000234 <__adddf3>
 8005718:	e7b9      	b.n	800568e <__kernel_tan+0x46>
 800571a:	4baa      	ldr	r3, [pc, #680]	; (80059c4 <__kernel_tan+0x37c>)
 800571c:	429e      	cmp	r6, r3
 800571e:	dd21      	ble.n	8005764 <__kernel_tan+0x11c>
 8005720:	2900      	cmp	r1, #0
 8005722:	da06      	bge.n	8005732 <__kernel_tan+0xea>
 8005724:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005728:	469b      	mov	fp, r3
 800572a:	9b00      	ldr	r3, [sp, #0]
 800572c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	4652      	mov	r2, sl
 8005734:	a182      	add	r1, pc, #520	; (adr r1, 8005940 <__kernel_tan+0x2f8>)
 8005736:	e9d1 0100 	ldrd	r0, r1, [r1]
 800573a:	465b      	mov	r3, fp
 800573c:	f7fa fd78 	bl	8000230 <__aeabi_dsub>
 8005740:	4604      	mov	r4, r0
 8005742:	460d      	mov	r5, r1
 8005744:	a180      	add	r1, pc, #512	; (adr r1, 8005948 <__kernel_tan+0x300>)
 8005746:	e9d1 0100 	ldrd	r0, r1, [r1]
 800574a:	9a02      	ldr	r2, [sp, #8]
 800574c:	9b00      	ldr	r3, [sp, #0]
 800574e:	f7fa fd6f 	bl	8000230 <__aeabi_dsub>
 8005752:	462b      	mov	r3, r5
 8005754:	4622      	mov	r2, r4
 8005756:	f7fa fd6d 	bl	8000234 <__adddf3>
 800575a:	2300      	movs	r3, #0
 800575c:	4682      	mov	sl, r0
 800575e:	468b      	mov	fp, r1
 8005760:	9302      	str	r3, [sp, #8]
 8005762:	9300      	str	r3, [sp, #0]
 8005764:	4652      	mov	r2, sl
 8005766:	465b      	mov	r3, fp
 8005768:	4650      	mov	r0, sl
 800576a:	4659      	mov	r1, fp
 800576c:	f7fa ff18 	bl	80005a0 <__aeabi_dmul>
 8005770:	4602      	mov	r2, r0
 8005772:	460b      	mov	r3, r1
 8005774:	4680      	mov	r8, r0
 8005776:	4689      	mov	r9, r1
 8005778:	f7fa ff12 	bl	80005a0 <__aeabi_dmul>
 800577c:	4642      	mov	r2, r8
 800577e:	4604      	mov	r4, r0
 8005780:	460d      	mov	r5, r1
 8005782:	464b      	mov	r3, r9
 8005784:	4650      	mov	r0, sl
 8005786:	4659      	mov	r1, fp
 8005788:	f7fa ff0a 	bl	80005a0 <__aeabi_dmul>
 800578c:	a370      	add	r3, pc, #448	; (adr r3, 8005950 <__kernel_tan+0x308>)
 800578e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005792:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005796:	4620      	mov	r0, r4
 8005798:	4629      	mov	r1, r5
 800579a:	f7fa ff01 	bl	80005a0 <__aeabi_dmul>
 800579e:	a36e      	add	r3, pc, #440	; (adr r3, 8005958 <__kernel_tan+0x310>)
 80057a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a4:	f7fa fd46 	bl	8000234 <__adddf3>
 80057a8:	4622      	mov	r2, r4
 80057aa:	462b      	mov	r3, r5
 80057ac:	f7fa fef8 	bl	80005a0 <__aeabi_dmul>
 80057b0:	a36b      	add	r3, pc, #428	; (adr r3, 8005960 <__kernel_tan+0x318>)
 80057b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b6:	f7fa fd3d 	bl	8000234 <__adddf3>
 80057ba:	4622      	mov	r2, r4
 80057bc:	462b      	mov	r3, r5
 80057be:	f7fa feef 	bl	80005a0 <__aeabi_dmul>
 80057c2:	a369      	add	r3, pc, #420	; (adr r3, 8005968 <__kernel_tan+0x320>)
 80057c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c8:	f7fa fd34 	bl	8000234 <__adddf3>
 80057cc:	4622      	mov	r2, r4
 80057ce:	462b      	mov	r3, r5
 80057d0:	f7fa fee6 	bl	80005a0 <__aeabi_dmul>
 80057d4:	a366      	add	r3, pc, #408	; (adr r3, 8005970 <__kernel_tan+0x328>)
 80057d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057da:	f7fa fd2b 	bl	8000234 <__adddf3>
 80057de:	4622      	mov	r2, r4
 80057e0:	462b      	mov	r3, r5
 80057e2:	f7fa fedd 	bl	80005a0 <__aeabi_dmul>
 80057e6:	a364      	add	r3, pc, #400	; (adr r3, 8005978 <__kernel_tan+0x330>)
 80057e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ec:	f7fa fd22 	bl	8000234 <__adddf3>
 80057f0:	4642      	mov	r2, r8
 80057f2:	464b      	mov	r3, r9
 80057f4:	f7fa fed4 	bl	80005a0 <__aeabi_dmul>
 80057f8:	a361      	add	r3, pc, #388	; (adr r3, 8005980 <__kernel_tan+0x338>)
 80057fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005802:	4620      	mov	r0, r4
 8005804:	4629      	mov	r1, r5
 8005806:	f7fa fecb 	bl	80005a0 <__aeabi_dmul>
 800580a:	a35f      	add	r3, pc, #380	; (adr r3, 8005988 <__kernel_tan+0x340>)
 800580c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005810:	f7fa fd10 	bl	8000234 <__adddf3>
 8005814:	4622      	mov	r2, r4
 8005816:	462b      	mov	r3, r5
 8005818:	f7fa fec2 	bl	80005a0 <__aeabi_dmul>
 800581c:	a35c      	add	r3, pc, #368	; (adr r3, 8005990 <__kernel_tan+0x348>)
 800581e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005822:	f7fa fd07 	bl	8000234 <__adddf3>
 8005826:	4622      	mov	r2, r4
 8005828:	462b      	mov	r3, r5
 800582a:	f7fa feb9 	bl	80005a0 <__aeabi_dmul>
 800582e:	a35a      	add	r3, pc, #360	; (adr r3, 8005998 <__kernel_tan+0x350>)
 8005830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005834:	f7fa fcfe 	bl	8000234 <__adddf3>
 8005838:	4622      	mov	r2, r4
 800583a:	462b      	mov	r3, r5
 800583c:	f7fa feb0 	bl	80005a0 <__aeabi_dmul>
 8005840:	a357      	add	r3, pc, #348	; (adr r3, 80059a0 <__kernel_tan+0x358>)
 8005842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005846:	f7fa fcf5 	bl	8000234 <__adddf3>
 800584a:	4622      	mov	r2, r4
 800584c:	462b      	mov	r3, r5
 800584e:	f7fa fea7 	bl	80005a0 <__aeabi_dmul>
 8005852:	a355      	add	r3, pc, #340	; (adr r3, 80059a8 <__kernel_tan+0x360>)
 8005854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005858:	f7fa fcec 	bl	8000234 <__adddf3>
 800585c:	4602      	mov	r2, r0
 800585e:	460b      	mov	r3, r1
 8005860:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005864:	f7fa fce6 	bl	8000234 <__adddf3>
 8005868:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800586c:	f7fa fe98 	bl	80005a0 <__aeabi_dmul>
 8005870:	9a02      	ldr	r2, [sp, #8]
 8005872:	9b00      	ldr	r3, [sp, #0]
 8005874:	f7fa fcde 	bl	8000234 <__adddf3>
 8005878:	4642      	mov	r2, r8
 800587a:	464b      	mov	r3, r9
 800587c:	f7fa fe90 	bl	80005a0 <__aeabi_dmul>
 8005880:	9a02      	ldr	r2, [sp, #8]
 8005882:	9b00      	ldr	r3, [sp, #0]
 8005884:	f7fa fcd6 	bl	8000234 <__adddf3>
 8005888:	a349      	add	r3, pc, #292	; (adr r3, 80059b0 <__kernel_tan+0x368>)
 800588a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588e:	4604      	mov	r4, r0
 8005890:	460d      	mov	r5, r1
 8005892:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005896:	f7fa fe83 	bl	80005a0 <__aeabi_dmul>
 800589a:	4622      	mov	r2, r4
 800589c:	462b      	mov	r3, r5
 800589e:	f7fa fcc9 	bl	8000234 <__adddf3>
 80058a2:	460b      	mov	r3, r1
 80058a4:	e9cd 0100 	strd	r0, r1, [sp]
 80058a8:	4602      	mov	r2, r0
 80058aa:	4659      	mov	r1, fp
 80058ac:	4650      	mov	r0, sl
 80058ae:	f7fa fcc1 	bl	8000234 <__adddf3>
 80058b2:	4b44      	ldr	r3, [pc, #272]	; (80059c4 <__kernel_tan+0x37c>)
 80058b4:	4604      	mov	r4, r0
 80058b6:	429e      	cmp	r6, r3
 80058b8:	460d      	mov	r5, r1
 80058ba:	f340 8085 	ble.w	80059c8 <__kernel_tan+0x380>
 80058be:	4638      	mov	r0, r7
 80058c0:	f7fa fe04 	bl	80004cc <__aeabi_i2d>
 80058c4:	4622      	mov	r2, r4
 80058c6:	4680      	mov	r8, r0
 80058c8:	4689      	mov	r9, r1
 80058ca:	462b      	mov	r3, r5
 80058cc:	4620      	mov	r0, r4
 80058ce:	4629      	mov	r1, r5
 80058d0:	f7fa fe66 	bl	80005a0 <__aeabi_dmul>
 80058d4:	4642      	mov	r2, r8
 80058d6:	4606      	mov	r6, r0
 80058d8:	460f      	mov	r7, r1
 80058da:	464b      	mov	r3, r9
 80058dc:	4620      	mov	r0, r4
 80058de:	4629      	mov	r1, r5
 80058e0:	f7fa fca8 	bl	8000234 <__adddf3>
 80058e4:	4602      	mov	r2, r0
 80058e6:	460b      	mov	r3, r1
 80058e8:	4630      	mov	r0, r6
 80058ea:	4639      	mov	r1, r7
 80058ec:	f7fa ff82 	bl	80007f4 <__aeabi_ddiv>
 80058f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058f4:	f7fa fc9c 	bl	8000230 <__aeabi_dsub>
 80058f8:	4602      	mov	r2, r0
 80058fa:	460b      	mov	r3, r1
 80058fc:	4650      	mov	r0, sl
 80058fe:	4659      	mov	r1, fp
 8005900:	f7fa fc96 	bl	8000230 <__aeabi_dsub>
 8005904:	4602      	mov	r2, r0
 8005906:	460b      	mov	r3, r1
 8005908:	f7fa fc94 	bl	8000234 <__adddf3>
 800590c:	4602      	mov	r2, r0
 800590e:	460b      	mov	r3, r1
 8005910:	4640      	mov	r0, r8
 8005912:	4649      	mov	r1, r9
 8005914:	f7fa fc8c 	bl	8000230 <__aeabi_dsub>
 8005918:	9b07      	ldr	r3, [sp, #28]
 800591a:	4604      	mov	r4, r0
 800591c:	179b      	asrs	r3, r3, #30
 800591e:	f003 0302 	and.w	r3, r3, #2
 8005922:	f1c3 0001 	rsb	r0, r3, #1
 8005926:	460d      	mov	r5, r1
 8005928:	f7fa fdd0 	bl	80004cc <__aeabi_i2d>
 800592c:	4602      	mov	r2, r0
 800592e:	460b      	mov	r3, r1
 8005930:	4620      	mov	r0, r4
 8005932:	4629      	mov	r1, r5
 8005934:	f7fa fe34 	bl	80005a0 <__aeabi_dmul>
 8005938:	e6a9      	b.n	800568e <__kernel_tan+0x46>
 800593a:	bf00      	nop
 800593c:	f3af 8000 	nop.w
 8005940:	54442d18 	.word	0x54442d18
 8005944:	3fe921fb 	.word	0x3fe921fb
 8005948:	33145c07 	.word	0x33145c07
 800594c:	3c81a626 	.word	0x3c81a626
 8005950:	74bf7ad4 	.word	0x74bf7ad4
 8005954:	3efb2a70 	.word	0x3efb2a70
 8005958:	32f0a7e9 	.word	0x32f0a7e9
 800595c:	3f12b80f 	.word	0x3f12b80f
 8005960:	1a8d1068 	.word	0x1a8d1068
 8005964:	3f3026f7 	.word	0x3f3026f7
 8005968:	fee08315 	.word	0xfee08315
 800596c:	3f57dbc8 	.word	0x3f57dbc8
 8005970:	e96e8493 	.word	0xe96e8493
 8005974:	3f8226e3 	.word	0x3f8226e3
 8005978:	1bb341fe 	.word	0x1bb341fe
 800597c:	3faba1ba 	.word	0x3faba1ba
 8005980:	db605373 	.word	0xdb605373
 8005984:	bef375cb 	.word	0xbef375cb
 8005988:	a03792a6 	.word	0xa03792a6
 800598c:	3f147e88 	.word	0x3f147e88
 8005990:	f2f26501 	.word	0xf2f26501
 8005994:	3f4344d8 	.word	0x3f4344d8
 8005998:	c9560328 	.word	0xc9560328
 800599c:	3f6d6d22 	.word	0x3f6d6d22
 80059a0:	8406d637 	.word	0x8406d637
 80059a4:	3f9664f4 	.word	0x3f9664f4
 80059a8:	1110fe7a 	.word	0x1110fe7a
 80059ac:	3fc11111 	.word	0x3fc11111
 80059b0:	55555563 	.word	0x55555563
 80059b4:	3fd55555 	.word	0x3fd55555
 80059b8:	3e2fffff 	.word	0x3e2fffff
 80059bc:	3ff00000 	.word	0x3ff00000
 80059c0:	bff00000 	.word	0xbff00000
 80059c4:	3fe59427 	.word	0x3fe59427
 80059c8:	2f01      	cmp	r7, #1
 80059ca:	d031      	beq.n	8005a30 <__kernel_tan+0x3e8>
 80059cc:	460f      	mov	r7, r1
 80059ce:	4602      	mov	r2, r0
 80059d0:	460b      	mov	r3, r1
 80059d2:	2000      	movs	r0, #0
 80059d4:	4918      	ldr	r1, [pc, #96]	; (8005a38 <__kernel_tan+0x3f0>)
 80059d6:	f7fa ff0d 	bl	80007f4 <__aeabi_ddiv>
 80059da:	2600      	movs	r6, #0
 80059dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059e0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80059e4:	4652      	mov	r2, sl
 80059e6:	465b      	mov	r3, fp
 80059e8:	4630      	mov	r0, r6
 80059ea:	4639      	mov	r1, r7
 80059ec:	f7fa fc20 	bl	8000230 <__aeabi_dsub>
 80059f0:	4602      	mov	r2, r0
 80059f2:	460b      	mov	r3, r1
 80059f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80059f8:	f7fa fc1a 	bl	8000230 <__aeabi_dsub>
 80059fc:	4632      	mov	r2, r6
 80059fe:	462b      	mov	r3, r5
 8005a00:	f7fa fdce 	bl	80005a0 <__aeabi_dmul>
 8005a04:	4632      	mov	r2, r6
 8005a06:	4682      	mov	sl, r0
 8005a08:	468b      	mov	fp, r1
 8005a0a:	462b      	mov	r3, r5
 8005a0c:	4630      	mov	r0, r6
 8005a0e:	4639      	mov	r1, r7
 8005a10:	f7fa fdc6 	bl	80005a0 <__aeabi_dmul>
 8005a14:	2200      	movs	r2, #0
 8005a16:	4b09      	ldr	r3, [pc, #36]	; (8005a3c <__kernel_tan+0x3f4>)
 8005a18:	f7fa fc0c 	bl	8000234 <__adddf3>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	460b      	mov	r3, r1
 8005a20:	4650      	mov	r0, sl
 8005a22:	4659      	mov	r1, fp
 8005a24:	f7fa fc06 	bl	8000234 <__adddf3>
 8005a28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a2c:	4634      	mov	r4, r6
 8005a2e:	e66d      	b.n	800570c <__kernel_tan+0xc4>
 8005a30:	4682      	mov	sl, r0
 8005a32:	468b      	mov	fp, r1
 8005a34:	e62d      	b.n	8005692 <__kernel_tan+0x4a>
 8005a36:	bf00      	nop
 8005a38:	bff00000 	.word	0xbff00000
 8005a3c:	3ff00000 	.word	0x3ff00000

08005a40 <fabs>:
 8005a40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005a44:	4770      	bx	lr
	...

08005a48 <floor>:
 8005a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a4c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8005a50:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8005a54:	2e13      	cmp	r6, #19
 8005a56:	4602      	mov	r2, r0
 8005a58:	460b      	mov	r3, r1
 8005a5a:	4607      	mov	r7, r0
 8005a5c:	460c      	mov	r4, r1
 8005a5e:	4605      	mov	r5, r0
 8005a60:	dc33      	bgt.n	8005aca <floor+0x82>
 8005a62:	2e00      	cmp	r6, #0
 8005a64:	da14      	bge.n	8005a90 <floor+0x48>
 8005a66:	a334      	add	r3, pc, #208	; (adr r3, 8005b38 <floor+0xf0>)
 8005a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6c:	f7fa fbe2 	bl	8000234 <__adddf3>
 8005a70:	2200      	movs	r2, #0
 8005a72:	2300      	movs	r3, #0
 8005a74:	f7fb f824 	bl	8000ac0 <__aeabi_dcmpgt>
 8005a78:	b138      	cbz	r0, 8005a8a <floor+0x42>
 8005a7a:	2c00      	cmp	r4, #0
 8005a7c:	da58      	bge.n	8005b30 <floor+0xe8>
 8005a7e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005a82:	431d      	orrs	r5, r3
 8005a84:	d001      	beq.n	8005a8a <floor+0x42>
 8005a86:	2500      	movs	r5, #0
 8005a88:	4c2d      	ldr	r4, [pc, #180]	; (8005b40 <floor+0xf8>)
 8005a8a:	4623      	mov	r3, r4
 8005a8c:	462f      	mov	r7, r5
 8005a8e:	e025      	b.n	8005adc <floor+0x94>
 8005a90:	4a2c      	ldr	r2, [pc, #176]	; (8005b44 <floor+0xfc>)
 8005a92:	fa42 f806 	asr.w	r8, r2, r6
 8005a96:	ea01 0208 	and.w	r2, r1, r8
 8005a9a:	4302      	orrs	r2, r0
 8005a9c:	d01e      	beq.n	8005adc <floor+0x94>
 8005a9e:	a326      	add	r3, pc, #152	; (adr r3, 8005b38 <floor+0xf0>)
 8005aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa4:	f7fa fbc6 	bl	8000234 <__adddf3>
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	2300      	movs	r3, #0
 8005aac:	f7fb f808 	bl	8000ac0 <__aeabi_dcmpgt>
 8005ab0:	2800      	cmp	r0, #0
 8005ab2:	d0ea      	beq.n	8005a8a <floor+0x42>
 8005ab4:	2c00      	cmp	r4, #0
 8005ab6:	bfbe      	ittt	lt
 8005ab8:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005abc:	fa43 f606 	asrlt.w	r6, r3, r6
 8005ac0:	19a4      	addlt	r4, r4, r6
 8005ac2:	2500      	movs	r5, #0
 8005ac4:	ea24 0408 	bic.w	r4, r4, r8
 8005ac8:	e7df      	b.n	8005a8a <floor+0x42>
 8005aca:	2e33      	cmp	r6, #51	; 0x33
 8005acc:	dd0a      	ble.n	8005ae4 <floor+0x9c>
 8005ace:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005ad2:	d103      	bne.n	8005adc <floor+0x94>
 8005ad4:	f7fa fbae 	bl	8000234 <__adddf3>
 8005ad8:	4607      	mov	r7, r0
 8005ada:	460b      	mov	r3, r1
 8005adc:	4638      	mov	r0, r7
 8005ade:	4619      	mov	r1, r3
 8005ae0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ae8:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8005aec:	fa22 f808 	lsr.w	r8, r2, r8
 8005af0:	ea18 0f00 	tst.w	r8, r0
 8005af4:	d0f2      	beq.n	8005adc <floor+0x94>
 8005af6:	a310      	add	r3, pc, #64	; (adr r3, 8005b38 <floor+0xf0>)
 8005af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afc:	f7fa fb9a 	bl	8000234 <__adddf3>
 8005b00:	2200      	movs	r2, #0
 8005b02:	2300      	movs	r3, #0
 8005b04:	f7fa ffdc 	bl	8000ac0 <__aeabi_dcmpgt>
 8005b08:	2800      	cmp	r0, #0
 8005b0a:	d0be      	beq.n	8005a8a <floor+0x42>
 8005b0c:	2c00      	cmp	r4, #0
 8005b0e:	da02      	bge.n	8005b16 <floor+0xce>
 8005b10:	2e14      	cmp	r6, #20
 8005b12:	d103      	bne.n	8005b1c <floor+0xd4>
 8005b14:	3401      	adds	r4, #1
 8005b16:	ea25 0508 	bic.w	r5, r5, r8
 8005b1a:	e7b6      	b.n	8005a8a <floor+0x42>
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005b22:	fa03 f606 	lsl.w	r6, r3, r6
 8005b26:	4435      	add	r5, r6
 8005b28:	42bd      	cmp	r5, r7
 8005b2a:	bf38      	it	cc
 8005b2c:	18e4      	addcc	r4, r4, r3
 8005b2e:	e7f2      	b.n	8005b16 <floor+0xce>
 8005b30:	2500      	movs	r5, #0
 8005b32:	462c      	mov	r4, r5
 8005b34:	e7a9      	b.n	8005a8a <floor+0x42>
 8005b36:	bf00      	nop
 8005b38:	8800759c 	.word	0x8800759c
 8005b3c:	7e37e43c 	.word	0x7e37e43c
 8005b40:	bff00000 	.word	0xbff00000
 8005b44:	000fffff 	.word	0x000fffff

08005b48 <scalbn>:
 8005b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b4a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8005b4e:	4604      	mov	r4, r0
 8005b50:	460d      	mov	r5, r1
 8005b52:	4617      	mov	r7, r2
 8005b54:	460b      	mov	r3, r1
 8005b56:	b996      	cbnz	r6, 8005b7e <scalbn+0x36>
 8005b58:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005b5c:	4303      	orrs	r3, r0
 8005b5e:	d039      	beq.n	8005bd4 <scalbn+0x8c>
 8005b60:	4b33      	ldr	r3, [pc, #204]	; (8005c30 <scalbn+0xe8>)
 8005b62:	2200      	movs	r2, #0
 8005b64:	f7fa fd1c 	bl	80005a0 <__aeabi_dmul>
 8005b68:	4b32      	ldr	r3, [pc, #200]	; (8005c34 <scalbn+0xec>)
 8005b6a:	4604      	mov	r4, r0
 8005b6c:	429f      	cmp	r7, r3
 8005b6e:	460d      	mov	r5, r1
 8005b70:	da0f      	bge.n	8005b92 <scalbn+0x4a>
 8005b72:	a32b      	add	r3, pc, #172	; (adr r3, 8005c20 <scalbn+0xd8>)
 8005b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b78:	f7fa fd12 	bl	80005a0 <__aeabi_dmul>
 8005b7c:	e006      	b.n	8005b8c <scalbn+0x44>
 8005b7e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005b82:	4296      	cmp	r6, r2
 8005b84:	d10a      	bne.n	8005b9c <scalbn+0x54>
 8005b86:	4602      	mov	r2, r0
 8005b88:	f7fa fb54 	bl	8000234 <__adddf3>
 8005b8c:	4604      	mov	r4, r0
 8005b8e:	460d      	mov	r5, r1
 8005b90:	e020      	b.n	8005bd4 <scalbn+0x8c>
 8005b92:	460b      	mov	r3, r1
 8005b94:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005b98:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8005b9c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8005ba0:	19b9      	adds	r1, r7, r6
 8005ba2:	4291      	cmp	r1, r2
 8005ba4:	dd0e      	ble.n	8005bc4 <scalbn+0x7c>
 8005ba6:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8005baa:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8005bae:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8005bb2:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8005bb6:	4820      	ldr	r0, [pc, #128]	; (8005c38 <scalbn+0xf0>)
 8005bb8:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8005bbc:	a31a      	add	r3, pc, #104	; (adr r3, 8005c28 <scalbn+0xe0>)
 8005bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc2:	e7d9      	b.n	8005b78 <scalbn+0x30>
 8005bc4:	2900      	cmp	r1, #0
 8005bc6:	dd08      	ble.n	8005bda <scalbn+0x92>
 8005bc8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005bcc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005bd0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8005bd4:	4620      	mov	r0, r4
 8005bd6:	4629      	mov	r1, r5
 8005bd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bda:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8005bde:	da12      	bge.n	8005c06 <scalbn+0xbe>
 8005be0:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005be4:	429f      	cmp	r7, r3
 8005be6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8005bea:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 8005bee:	dcdc      	bgt.n	8005baa <scalbn+0x62>
 8005bf0:	a30b      	add	r3, pc, #44	; (adr r3, 8005c20 <scalbn+0xd8>)
 8005bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf6:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8005bfa:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8005bfe:	480f      	ldr	r0, [pc, #60]	; (8005c3c <scalbn+0xf4>)
 8005c00:	f041 011f 	orr.w	r1, r1, #31
 8005c04:	e7b8      	b.n	8005b78 <scalbn+0x30>
 8005c06:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005c0a:	3136      	adds	r1, #54	; 0x36
 8005c0c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005c10:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8005c14:	4620      	mov	r0, r4
 8005c16:	4629      	mov	r1, r5
 8005c18:	2200      	movs	r2, #0
 8005c1a:	4b09      	ldr	r3, [pc, #36]	; (8005c40 <scalbn+0xf8>)
 8005c1c:	e7ac      	b.n	8005b78 <scalbn+0x30>
 8005c1e:	bf00      	nop
 8005c20:	c2f8f359 	.word	0xc2f8f359
 8005c24:	01a56e1f 	.word	0x01a56e1f
 8005c28:	8800759c 	.word	0x8800759c
 8005c2c:	7e37e43c 	.word	0x7e37e43c
 8005c30:	43500000 	.word	0x43500000
 8005c34:	ffff3cb0 	.word	0xffff3cb0
 8005c38:	8800759c 	.word	0x8800759c
 8005c3c:	c2f8f359 	.word	0xc2f8f359
 8005c40:	3c900000 	.word	0x3c900000

08005c44 <__libc_init_array>:
 8005c44:	b570      	push	{r4, r5, r6, lr}
 8005c46:	2600      	movs	r6, #0
 8005c48:	4d0c      	ldr	r5, [pc, #48]	; (8005c7c <__libc_init_array+0x38>)
 8005c4a:	4c0d      	ldr	r4, [pc, #52]	; (8005c80 <__libc_init_array+0x3c>)
 8005c4c:	1b64      	subs	r4, r4, r5
 8005c4e:	10a4      	asrs	r4, r4, #2
 8005c50:	42a6      	cmp	r6, r4
 8005c52:	d109      	bne.n	8005c68 <__libc_init_array+0x24>
 8005c54:	f000 f822 	bl	8005c9c <_init>
 8005c58:	2600      	movs	r6, #0
 8005c5a:	4d0a      	ldr	r5, [pc, #40]	; (8005c84 <__libc_init_array+0x40>)
 8005c5c:	4c0a      	ldr	r4, [pc, #40]	; (8005c88 <__libc_init_array+0x44>)
 8005c5e:	1b64      	subs	r4, r4, r5
 8005c60:	10a4      	asrs	r4, r4, #2
 8005c62:	42a6      	cmp	r6, r4
 8005c64:	d105      	bne.n	8005c72 <__libc_init_array+0x2e>
 8005c66:	bd70      	pop	{r4, r5, r6, pc}
 8005c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c6c:	4798      	blx	r3
 8005c6e:	3601      	adds	r6, #1
 8005c70:	e7ee      	b.n	8005c50 <__libc_init_array+0xc>
 8005c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c76:	4798      	blx	r3
 8005c78:	3601      	adds	r6, #1
 8005c7a:	e7f2      	b.n	8005c62 <__libc_init_array+0x1e>
 8005c7c:	08006528 	.word	0x08006528
 8005c80:	08006528 	.word	0x08006528
 8005c84:	08006528 	.word	0x08006528
 8005c88:	08006530 	.word	0x08006530

08005c8c <memset>:
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	4402      	add	r2, r0
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d100      	bne.n	8005c96 <memset+0xa>
 8005c94:	4770      	bx	lr
 8005c96:	f803 1b01 	strb.w	r1, [r3], #1
 8005c9a:	e7f9      	b.n	8005c90 <memset+0x4>

08005c9c <_init>:
 8005c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c9e:	bf00      	nop
 8005ca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ca2:	bc08      	pop	{r3}
 8005ca4:	469e      	mov	lr, r3
 8005ca6:	4770      	bx	lr

08005ca8 <_fini>:
 8005ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005caa:	bf00      	nop
 8005cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cae:	bc08      	pop	{r3}
 8005cb0:	469e      	mov	lr, r3
 8005cb2:	4770      	bx	lr
