$date
	Thu Oct 29 13:00:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! D2 [3:0] $end
$var wire 2 " D1 [1:0] $end
$var wire 1 # D $end
$var reg 1 $ C $end
$var reg 2 % C1 [1:0] $end
$var reg 4 & C2 [3:0] $end
$var reg 1 ' EN $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$scope module A1 $end
$var wire 1 $ C $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 # D $end
$upscope $end
$scope module B1 $end
$var wire 2 * C [1:0] $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 2 + D [1:0] $end
$scope module A1 $end
$var wire 1 , C $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 - D $end
$upscope $end
$scope module A2 $end
$var wire 1 . C $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 / D $end
$upscope $end
$upscope $end
$scope module R1 $end
$var wire 4 0 C [3:0] $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 4 1 D [3:0] $end
$scope module B1 $end
$var wire 2 2 C [1:0] $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 2 3 D [1:0] $end
$scope module A1 $end
$var wire 1 4 C $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 5 D $end
$upscope $end
$scope module A2 $end
$var wire 1 6 C $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 7 D $end
$upscope $end
$upscope $end
$scope module B2 $end
$var wire 2 8 C [1:0] $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 2 9 D [1:0] $end
$scope module A1 $end
$var wire 1 : C $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 ; D $end
$upscope $end
$scope module A2 $end
$var wire 1 < C $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 = D $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x=
x<
x;
x:
bx 9
bx 8
x7
x6
x5
x4
bx 3
bx 2
bx 1
bx 0
x/
x.
x-
x,
bx +
bx *
x)
x(
x'
bx &
bx %
x$
x#
bx "
bx !
$end
#1
0#
0$
1'
0)
x(
#6
0=
b0 9
0;
07
b0 !
b0 1
b0 3
05
0/
b0 "
b0 +
0-
1)
#11
0)
#16
1$
#21
0$
#26
0'
#40
