clk 1 bit bool
rst 1 bit sc_logic
vec_rsc_0_0_wadr 6 bit_vector sc_lv
vec_rsc_0_0_d 64 bit_vector sc_lv
vec_rsc_0_0_we 1 bit sc_logic
vec_rsc_0_0_radr 6 bit_vector sc_lv
vec_rsc_0_0_q 64 bit_vector sc_lv
vec_rsc_triosy_0_0_lz 1 bit sc_logic
vec_rsc_0_1_wadr 6 bit_vector sc_lv
vec_rsc_0_1_d 64 bit_vector sc_lv
vec_rsc_0_1_we 1 bit sc_logic
vec_rsc_0_1_radr 6 bit_vector sc_lv
vec_rsc_0_1_q 64 bit_vector sc_lv
vec_rsc_triosy_0_1_lz 1 bit sc_logic
vec_rsc_0_2_wadr 6 bit_vector sc_lv
vec_rsc_0_2_d 64 bit_vector sc_lv
vec_rsc_0_2_we 1 bit sc_logic
vec_rsc_0_2_radr 6 bit_vector sc_lv
vec_rsc_0_2_q 64 bit_vector sc_lv
vec_rsc_triosy_0_2_lz 1 bit sc_logic
vec_rsc_0_3_wadr 6 bit_vector sc_lv
vec_rsc_0_3_d 64 bit_vector sc_lv
vec_rsc_0_3_we 1 bit sc_logic
vec_rsc_0_3_radr 6 bit_vector sc_lv
vec_rsc_0_3_q 64 bit_vector sc_lv
vec_rsc_triosy_0_3_lz 1 bit sc_logic
vec_rsc_0_4_wadr 6 bit_vector sc_lv
vec_rsc_0_4_d 64 bit_vector sc_lv
vec_rsc_0_4_we 1 bit sc_logic
vec_rsc_0_4_radr 6 bit_vector sc_lv
vec_rsc_0_4_q 64 bit_vector sc_lv
vec_rsc_triosy_0_4_lz 1 bit sc_logic
vec_rsc_0_5_wadr 6 bit_vector sc_lv
vec_rsc_0_5_d 64 bit_vector sc_lv
vec_rsc_0_5_we 1 bit sc_logic
vec_rsc_0_5_radr 6 bit_vector sc_lv
vec_rsc_0_5_q 64 bit_vector sc_lv
vec_rsc_triosy_0_5_lz 1 bit sc_logic
vec_rsc_0_6_wadr 6 bit_vector sc_lv
vec_rsc_0_6_d 64 bit_vector sc_lv
vec_rsc_0_6_we 1 bit sc_logic
vec_rsc_0_6_radr 6 bit_vector sc_lv
vec_rsc_0_6_q 64 bit_vector sc_lv
vec_rsc_triosy_0_6_lz 1 bit sc_logic
vec_rsc_0_7_wadr 6 bit_vector sc_lv
vec_rsc_0_7_d 64 bit_vector sc_lv
vec_rsc_0_7_we 1 bit sc_logic
vec_rsc_0_7_radr 6 bit_vector sc_lv
vec_rsc_0_7_q 64 bit_vector sc_lv
vec_rsc_triosy_0_7_lz 1 bit sc_logic
vec_rsc_0_8_wadr 6 bit_vector sc_lv
vec_rsc_0_8_d 64 bit_vector sc_lv
vec_rsc_0_8_we 1 bit sc_logic
vec_rsc_0_8_radr 6 bit_vector sc_lv
vec_rsc_0_8_q 64 bit_vector sc_lv
vec_rsc_triosy_0_8_lz 1 bit sc_logic
vec_rsc_0_9_wadr 6 bit_vector sc_lv
vec_rsc_0_9_d 64 bit_vector sc_lv
vec_rsc_0_9_we 1 bit sc_logic
vec_rsc_0_9_radr 6 bit_vector sc_lv
vec_rsc_0_9_q 64 bit_vector sc_lv
vec_rsc_triosy_0_9_lz 1 bit sc_logic
vec_rsc_0_10_wadr 6 bit_vector sc_lv
vec_rsc_0_10_d 64 bit_vector sc_lv
vec_rsc_0_10_we 1 bit sc_logic
vec_rsc_0_10_radr 6 bit_vector sc_lv
vec_rsc_0_10_q 64 bit_vector sc_lv
vec_rsc_triosy_0_10_lz 1 bit sc_logic
vec_rsc_0_11_wadr 6 bit_vector sc_lv
vec_rsc_0_11_d 64 bit_vector sc_lv
vec_rsc_0_11_we 1 bit sc_logic
vec_rsc_0_11_radr 6 bit_vector sc_lv
vec_rsc_0_11_q 64 bit_vector sc_lv
vec_rsc_triosy_0_11_lz 1 bit sc_logic
vec_rsc_0_12_wadr 6 bit_vector sc_lv
vec_rsc_0_12_d 64 bit_vector sc_lv
vec_rsc_0_12_we 1 bit sc_logic
vec_rsc_0_12_radr 6 bit_vector sc_lv
vec_rsc_0_12_q 64 bit_vector sc_lv
vec_rsc_triosy_0_12_lz 1 bit sc_logic
vec_rsc_0_13_wadr 6 bit_vector sc_lv
vec_rsc_0_13_d 64 bit_vector sc_lv
vec_rsc_0_13_we 1 bit sc_logic
vec_rsc_0_13_radr 6 bit_vector sc_lv
vec_rsc_0_13_q 64 bit_vector sc_lv
vec_rsc_triosy_0_13_lz 1 bit sc_logic
vec_rsc_0_14_wadr 6 bit_vector sc_lv
vec_rsc_0_14_d 64 bit_vector sc_lv
vec_rsc_0_14_we 1 bit sc_logic
vec_rsc_0_14_radr 6 bit_vector sc_lv
vec_rsc_0_14_q 64 bit_vector sc_lv
vec_rsc_triosy_0_14_lz 1 bit sc_logic
vec_rsc_0_15_wadr 6 bit_vector sc_lv
vec_rsc_0_15_d 64 bit_vector sc_lv
vec_rsc_0_15_we 1 bit sc_logic
vec_rsc_0_15_radr 6 bit_vector sc_lv
vec_rsc_0_15_q 64 bit_vector sc_lv
vec_rsc_triosy_0_15_lz 1 bit sc_logic
p_rsc_dat 64 bit_vector sc_lv
p_rsc_triosy_lz 1 bit sc_logic
r_rsc_dat 64 bit_vector sc_lv
r_rsc_triosy_lz 1 bit sc_logic
