#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jul 28 08:05:00 2025
# Process ID         : 69212
# Current directory  : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1
# Command line       : vivado.exe -log Block_Diagram_UART_Lite_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_Diagram_UART_Lite_wrapper.tcl
# Log file           : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/Block_Diagram_UART_Lite_wrapper.vds
# Journal file       : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1\vivado.jou
# Running On         : LAPTOP-6I567M9C
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 1690 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16936 MB
# Swap memory        : 19327 MB
# Total Virtual      : 36263 MB
# Available Virtual  : 4875 MB
#-----------------------------------------------------------
source Block_Diagram_UART_Lite_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5578] Found utility IPs instantiated in block design C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.srcs/sources_1/bd/Block_Diagram_UART_Lite/Block_Diagram_UART_Lite.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
Command: read_checkpoint -auto_incremental -incremental C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.srcs/utils_1/imports/synth_1/Block_Diagram_UART_Lite_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.srcs/utils_1/imports/synth_1/Block_Diagram_UART_Lite_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Block_Diagram_UART_Lite_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8988
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1108.523 ; gain = 467.707
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_40d4_aroutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_40d4_aroutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_40d4_aroutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_40d4_routsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_40d4_routsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_40d4_routsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_40d4_routsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_40d4_routsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_40d4_routsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_40d4_awoutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_40d4_awoutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_40d4_awoutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_40d4_woutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_40d4_woutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_40d4_woutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_40d4_boutsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_40d4_boutsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_40d4_boutsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_40d4_boutsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_40d4_boutsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_40d4_boutsw_0.sv:88]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_Lite_wrapper' [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/hdl/Block_Diagram_UART_Lite_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_Lite' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:13]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_axi_gpio_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_gpio_0_0/synth/Block_Diagram_UART_Lite_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 2 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1269' bound to instance 'U0' of component 'axi_gpio' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_gpio_0_0/synth/Block_Diagram_UART_Lite_axi_gpio_0_0.vhd:178]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:837]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_axi_gpio_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_gpio_0_0/synth/Block_Diagram_UART_Lite_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_axi_timer_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_timer_0_0/synth/Block_Diagram_UART_Lite_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:2000' bound to instance 'U0' of component 'axi_timer' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_timer_0_0/synth/Block_Diagram_UART_Lite_axi_timer_0_0.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:90755' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'count_module' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:980]
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:990]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1820]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_axi_timer_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_timer_0_0/synth/Block_Diagram_UART_Lite_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-7071] port 'generateout0' of module 'Block_Diagram_UART_Lite_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:193]
WARNING: [Synth 8-7071] port 'generateout1' of module 'Block_Diagram_UART_Lite_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:193]
WARNING: [Synth 8-7071] port 'pwm0' of module 'Block_Diagram_UART_Lite_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:193]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'Block_Diagram_UART_Lite_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:193]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_axi_uartlite_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_uartlite_0_0/synth/Block_Diagram_UART_Lite_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2089' bound to instance 'U0' of component 'axi_uartlite' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_uartlite_0_0/synth/Block_Diagram_UART_Lite_axi_uartlite_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_axi_uartlite_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_uartlite_0_0/synth/Block_Diagram_UART_Lite_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_Lite_clk_wiz_1_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_Lite_clk_wiz_1_0_clk_wiz' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_Lite_clk_wiz_1_0_clk_wiz' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_Lite_clk_wiz_1_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0.v:65]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_mdm_1_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_mdm_1_0/synth/Block_Diagram_UART_Lite_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DEVICE bound to: xc7a100t - type: string 
	Parameter C_REVISION bound to: (null) - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:12684' bound to instance 'U0' of component 'MDM' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_mdm_1_0/synth/Block_Diagram_UART_Lite_mdm_1_0.vhd:1660]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:14368]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:330' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:15985]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:354]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:354]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:1543' bound to instance 'LUT1_I' of component 'MB_LUT1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:16003]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_MB_LUT1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:1557]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:1579]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_MB_LUT1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:1557]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:392' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:16517]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:405]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:415]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:405]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:5803' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:16615]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:7040]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:306' bound to instance 'config_scan_reset_i' of component 'xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:7723]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_xil_scan_reset_control' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:315]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:306' bound to instance 'sel_n_reset_i' of component 'xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:7733]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:306' bound to instance 'shift_n_reset_i' of component 'xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:7743]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3087' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:10434]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3360]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:306' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3669]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:306' bound to instance 'sel_with_scan_reset_i' of component 'xil_scan_reset_control' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3677]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:756' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3734]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:793]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:772]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:815' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3744]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:832]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:855]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:832]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:878' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3938]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_MB_SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:906]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_MB_SRL16E' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:878' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3956]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:878' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:4027]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:878' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:4045]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_27_MB_SRL16E__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:902]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:3360]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:7040]
INFO: [Synth 8-256] done synthesizing module 'MDM' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:14368]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_mdm_1_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_mdm_1_0/synth/Block_Diagram_UART_Lite_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_microblaze_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_0/synth/Block_Diagram_UART_Lite_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_TEMPORAL_DEPTH bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a100tcsg324-1 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: Block_Diagram_UART_Lite_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 8 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/a243/hdl/microblaze_v11_0_vh_rfs.vhd:164914' bound to instance 'U0' of component 'MicroBlaze' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_0/synth/Block_Diagram_UART_Lite_microblaze_0_0.vhd:829]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_microblaze_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_0/synth/Block_Diagram_UART_Lite_microblaze_0_0.vhd:116]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'Block_Diagram_UART_Lite_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:258]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'Block_Diagram_UART_Lite_microblaze_0_0' has 52 connections declared, but only 51 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:258]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_microblaze_0_axi_intc_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0/synth/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: Block_Diagram_UART_Lite_microblaze_0_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111110 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111100 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:3442' bound to instance 'U0' of component 'axi_intc' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0/synth/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:3543]
INFO: [Synth 8-638] synthesizing module 'intc_core' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:786]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:786]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:3543]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_microblaze_0_axi_intc_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0/synth/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_HCGEVK' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:469]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_dlmb_bram_if_cntlr_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_dlmb_bram_if_cntlr_0/synth/Block_Diagram_UART_Lite_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_dlmb_bram_if_cntlr_0/synth/Block_Diagram_UART_Lite_dlmb_bram_if_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_dlmb_bram_if_cntlr_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_dlmb_bram_if_cntlr_0/synth/Block_Diagram_UART_Lite_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_dlmb_v10_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_dlmb_v10_0/synth/Block_Diagram_UART_Lite_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_dlmb_v10_0/synth/Block_Diagram_UART_Lite_dlmb_v10_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311' bound to instance 'POR_FF_I' of component 'FDS' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_dlmb_v10_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_dlmb_v10_0/synth/Block_Diagram_UART_Lite_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'Block_Diagram_UART_Lite_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:594]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'Block_Diagram_UART_Lite_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:594]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_ilmb_bram_if_cntlr_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_ilmb_bram_if_cntlr_0/synth/Block_Diagram_UART_Lite_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_ilmb_bram_if_cntlr_0/synth/Block_Diagram_UART_Lite_ilmb_bram_if_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_ilmb_bram_if_cntlr_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_ilmb_bram_if_cntlr_0/synth/Block_Diagram_UART_Lite_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_ilmb_v10_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_ilmb_v10_0/synth/Block_Diagram_UART_Lite_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_ilmb_v10_0/synth/Block_Diagram_UART_Lite_ilmb_v10_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_ilmb_v10_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_ilmb_v10_0/synth/Block_Diagram_UART_Lite_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'Block_Diagram_UART_Lite_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:640]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'Block_Diagram_UART_Lite_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:640]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_lmb_bram_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_lmb_bram_0/synth/Block_Diagram_UART_Lite_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: Block_Diagram_UART_Lite_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/5ec1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_lmb_bram_0/synth/Block_Diagram_UART_Lite_lmb_bram_0.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_lmb_bram_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_lmb_bram_0/synth/Block_Diagram_UART_Lite_lmb_bram_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'Block_Diagram_UART_Lite_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:665]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'Block_Diagram_UART_Lite_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:665]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'Block_Diagram_UART_Lite_lmb_bram_0' has 16 connections declared, but only 14 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:665]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_HCGEVK' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:469]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_Lite_microblaze_0_xlconcat_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_xlconcat_0/synth/Block_Diagram_UART_Lite_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_Lite_microblaze_0_xlconcat_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_xlconcat_0/synth/Block_Diagram_UART_Lite_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-638] synthesizing module 'Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0/synth/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0/synth/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0/synth/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:358]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:358]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:358]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_Lite_smartconnect_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/synth/Block_Diagram_UART_Lite_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_ME5FRE' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:1806]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_one_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_40d4_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_one_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_40d4_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_40d4_psr_aclk_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_40d4_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_40d4_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_40d4_psr_aclk_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_40d4_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_40d4_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:1856]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_40d4_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:1856]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_40d4_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:1856]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_40d4_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:1856]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_40d4_psr_aclk_0' has 10 connections declared, but only 6 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:1856]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_ME5FRE' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:1806]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1AN70SX' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:2107]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m00e_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_40d4_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m00e_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_40d4_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1AN70SX' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:2107]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1WV0OOT' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:2349]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m00arn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_40d4_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m00arn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_40d4_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m00awn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_40d4_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m00awn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_40d4_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m00bn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_40d4_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m00bn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_40d4_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m00rn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_40d4_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m00rn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_40d4_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m00wn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_40d4_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m00wn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_40d4_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1WV0OOT' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:2349]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m00s2a_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_40d4_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m00s2a_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_40d4_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_1H1UUC1' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:2591]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m01e_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_40d4_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m01e_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_40d4_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_1H1UUC1' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:2591]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_S25XFV' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:2833]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m01arn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_40d4_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m01arn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_40d4_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m01awn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_40d4_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m01awn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_40d4_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m01bn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_40d4_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m01bn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_40d4_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m01rn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_40d4_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m01rn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_40d4_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m01wn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_40d4_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m01wn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_40d4_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_S25XFV' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:2833]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m01s2a_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_40d4_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m01s2a_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_40d4_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_119F5N5' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:3075]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m02e_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_40d4_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m02e_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_40d4_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_119F5N5' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:3075]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_7086KW' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:3317]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m02arn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_40d4_m02arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m02arn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_40d4_m02arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m02awn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_40d4_m02awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m02awn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_40d4_m02awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m02bn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_40d4_m02bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m02bn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_40d4_m02bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m02rn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_40d4_m02rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m02rn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_40d4_m02rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m02wn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_40d4_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m02wn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_40d4_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_7086KW' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:3317]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m02s2a_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_40d4_m02s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m02s2a_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_40d4_m02s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm03_exit_pipeline_imp_14C8K29' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:3559]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m03e_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_40d4_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m03e_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_40d4_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_exit_pipeline_imp_14C8K29' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:3559]
INFO: [Synth 8-6157] synthesizing module 'm03_nodes_imp_10PMBS6' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:3801]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m03arn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_40d4_m03arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m03arn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_40d4_m03arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m03awn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_40d4_m03awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m03awn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_40d4_m03awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m03bn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_40d4_m03bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m03bn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_40d4_m03bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m03rn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_40d4_m03rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m03rn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_40d4_m03rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m03wn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_40d4_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m03wn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_40d4_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_nodes_imp_10PMBS6' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:3801]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_m03s2a_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_40d4_m03s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_m03s2a_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_40d4_m03s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_s00a2s_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_40d4_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_s00a2s_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_40d4_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_BZGUS2' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:4043]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_s00mmu_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_40d4_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_s00mmu_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_40d4_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_s00sic_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_40d4_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_s00sic_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_40d4_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_s00tr_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_40d4_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_s00tr_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_40d4_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_40d4_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:4442]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_40d4_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:4442]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_40d4_s00tr_0' has 82 connections declared, but only 80 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:4442]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_BZGUS2' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:4043]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_HCQG20' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:4525]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_sarn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_40d4_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_sarn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_40d4_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_sawn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_40d4_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_sawn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_40d4_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_sbn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_40d4_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_sbn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_40d4_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_srn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_40d4_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_srn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_40d4_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_swn_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_40d4_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_swn_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_40d4_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_HCQG20' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:4525]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_NPWST8' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:4767]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_arinsw_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_40d4_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_arinsw_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_40d4_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_aroutsw_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_40d4_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_aroutsw_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_40d4_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_awinsw_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_40d4_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_awinsw_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_40d4_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_awoutsw_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_40d4_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_awoutsw_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_40d4_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_binsw_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_40d4_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_binsw_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_40d4_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_boutsw_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_40d4_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_boutsw_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_40d4_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_14BW544' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:1865]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_arni_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_40d4_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_arni_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_40d4_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_awni_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_40d4_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_awni_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_40d4_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_bni_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_40d4_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_bni_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_40d4_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_rni_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_40d4_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_rni_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_40d4_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_wni_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_40d4_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_wni_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_40d4_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_14BW544' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:1865]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_rinsw_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_40d4_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_rinsw_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_40d4_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_routsw_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_40d4_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_routsw_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_40d4_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_winsw_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_40d4_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_winsw_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_40d4_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_40d4_woutsw_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_40d4_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4_woutsw_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_40d4_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_NPWST8' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:4767]
INFO: [Synth 8-6155] done synthesizing module 'bd_40d4' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_Lite_smartconnect_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/synth/Block_Diagram_UART_Lite_smartconnect_0_0.v:53]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'Block_Diagram_UART_Lite_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:367]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'Block_Diagram_UART_Lite_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:367]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'Block_Diagram_UART_Lite_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:367]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'Block_Diagram_UART_Lite_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:367]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'Block_Diagram_UART_Lite_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:367]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'Block_Diagram_UART_Lite_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:367]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'Block_Diagram_UART_Lite_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:367]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'Block_Diagram_UART_Lite_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:367]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'Block_Diagram_UART_Lite_smartconnect_0_0' has 97 connections declared, but only 89 given [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:367]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_Lite_util_vector_logic_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_util_vector_logic_0_0/synth/Block_Diagram_UART_Lite_util_vector_logic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_4_util_vector_logic' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/fd7b/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_4_util_vector_logic' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/fd7b/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_Lite_util_vector_logic_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_util_vector_logic_0_0/synth/Block_Diagram_UART_Lite_util_vector_logic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_Lite_xlconcat_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_xlconcat_0_0/synth/Block_Diagram_UART_Lite_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_6_xlconcat__parameterized0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_6_xlconcat__parameterized0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_Lite_xlconcat_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_xlconcat_0_0/synth/Block_Diagram_UART_Lite_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Block_Diagram_UART_Lite_xlconstant_0_0' [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_xlconstant_0_0/synth/Block_Diagram_UART_Lite_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_Lite_xlconstant_0_0' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_xlconstant_0_0/synth/Block_Diagram_UART_Lite_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_Lite' (0#1) [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/synth/Block_Diagram_UART_Lite.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Block_Diagram_UART_Lite_wrapper' (0#1) [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/hdl/Block_Diagram_UART_Lite_wrapper.v:13]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:660]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:789]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:789]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio2_Data_In_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:922]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-6014] Unused sequential element set_Ext_BRK_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd:4133]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd:2674]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_ME5FRE does not have driver. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/synth/bd_40d4.v:1834]
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1701.598 ; gain = 1060.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1701.598 ; gain = 1060.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1701.598 ; gain = 1060.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1701.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_0/Block_Diagram_UART_Lite_microblaze_0_0.xdc] for cell 'Block_Diagram_UART_Lite_i/microblaze_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_0/Block_Diagram_UART_Lite_microblaze_0_0.xdc] for cell 'Block_Diagram_UART_Lite_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_0/Block_Diagram_UART_Lite_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0.xdc] for cell 'Block_Diagram_UART_Lite_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0.xdc] for cell 'Block_Diagram_UART_Lite_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0_board.xdc] for cell 'Block_Diagram_UART_Lite_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0_board.xdc] for cell 'Block_Diagram_UART_Lite_i/clk_wiz_1/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0.xdc] for cell 'Block_Diagram_UART_Lite_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0.xdc] for cell 'Block_Diagram_UART_Lite_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Block_Diagram_UART_Lite_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Block_Diagram_UART_Lite_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0.xdc] for cell 'Block_Diagram_UART_Lite_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0.xdc] for cell 'Block_Diagram_UART_Lite_i/rst_clk_wiz_1_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0/Block_Diagram_UART_Lite_rst_clk_wiz_1_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_1/bd_40d4_psr_aclk_0_board.xdc] for cell 'Block_Diagram_UART_Lite_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_1/bd_40d4_psr_aclk_0_board.xdc] for cell 'Block_Diagram_UART_Lite_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_1/bd_40d4_psr_aclk_0.xdc] for cell 'Block_Diagram_UART_Lite_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_1/bd_40d4_psr_aclk_0.xdc] for cell 'Block_Diagram_UART_Lite_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_1/bd_40d4_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/smartconnect.xdc] for cell 'Block_Diagram_UART_Lite_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/smartconnect.xdc] for cell 'Block_Diagram_UART_Lite_i/smartconnect_0/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_gpio_0_0/Block_Diagram_UART_Lite_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_UART_Lite_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_gpio_0_0/Block_Diagram_UART_Lite_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_UART_Lite_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_gpio_0_0/Block_Diagram_UART_Lite_axi_gpio_0_0.xdc] for cell 'Block_Diagram_UART_Lite_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_gpio_0_0/Block_Diagram_UART_Lite_axi_gpio_0_0.xdc] for cell 'Block_Diagram_UART_Lite_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_timer_0_0/Block_Diagram_UART_Lite_axi_timer_0_0.xdc] for cell 'Block_Diagram_UART_Lite_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_timer_0_0/Block_Diagram_UART_Lite_axi_timer_0_0.xdc] for cell 'Block_Diagram_UART_Lite_i/axi_timer_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_uartlite_0_0/Block_Diagram_UART_Lite_axi_uartlite_0_0_board.xdc] for cell 'Block_Diagram_UART_Lite_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_uartlite_0_0/Block_Diagram_UART_Lite_axi_uartlite_0_0_board.xdc] for cell 'Block_Diagram_UART_Lite_i/axi_uartlite_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_uartlite_0_0/Block_Diagram_UART_Lite_axi_uartlite_0_0.xdc] for cell 'Block_Diagram_UART_Lite_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_axi_uartlite_0_0/Block_Diagram_UART_Lite_axi_uartlite_0_0.xdc] for cell 'Block_Diagram_UART_Lite_i/axi_uartlite_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Block_Diagram_UART_Lite_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0/Block_Diagram_UART_Lite_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Block_Diagram_UART_Lite_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_mdm_1_0/Block_Diagram_UART_Lite_mdm_1_0.xdc] for cell 'Block_Diagram_UART_Lite_i/mdm_1/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_mdm_1_0/Block_Diagram_UART_Lite_mdm_1_0.xdc] for cell 'Block_Diagram_UART_Lite_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_mdm_1_0/Block_Diagram_UART_Lite_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_Diagram_UART_Lite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 67 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1979.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 519 instances were transformed.
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDE => FDRE: 32 instances
  FDR => FDRE: 79 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 33 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 121 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1979.562 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 1979.562 ; gain = 1338.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 1979.562 ; gain = 1338.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for Block_Diagram_UART_Lite_i/clk_wiz_1/inst. (constraint file  c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0.xdc, line 53).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/microblaze_0/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc, line 229).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/microblaze_0_axi_intc/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc, line 236).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/mdm_1/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc, line 244).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/clk_wiz_1/inst. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc, line 249).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/rst_clk_wiz_1_100M/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc, line 257).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc, line 361).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/axi_gpio_0/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc, line 364).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/axi_timer_0/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc, line 372).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/axi_uartlite_0/U0. (constraint file  C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/dont_touch.xdc, line 377).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Diagram_UART_Lite_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 1979.562 ; gain = 1338.746
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 1979.562 ; gain = 1338.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_ALU_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Reg_Test_Long_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module Block_Diagram_UART_Lite_dlmb_v10_0.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module Block_Diagram_UART_Lite_ilmb_v10_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:06 . Memory (MB): peak = 1979.562 ; gain = 1338.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:16 . Memory (MB): peak = 1979.562 ; gain = 1338.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:20 . Memory (MB): peak = 1979.562 ; gain = 1338.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:24 . Memory (MB): peak = 1979.562 ; gain = 1338.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:02:28 . Memory (MB): peak = 2026.859 ; gain = 1386.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:02:28 . Memory (MB): peak = 2026.859 ; gain = 1386.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:29 . Memory (MB): peak = 2026.859 ; gain = 1386.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:29 . Memory (MB): peak = 2026.859 ; gain = 1386.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:29 . Memory (MB): peak = 2026.859 ; gain = 1386.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:29 . Memory (MB): peak = 2026.859 ; gain = 1386.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MB_DSP48E1__parameterized1 | (PCIN>>17+(A*B)')' | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MB_DSP48E1__parameterized3 | PCIN+(A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MB_DSP48E1                 | (A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     1|
|2     |BUFG       |     3|
|3     |CARRY4     |    16|
|4     |DSP48E1    |     3|
|7     |LUT1       |   212|
|8     |LUT2       |   295|
|9     |LUT3       |   340|
|10    |LUT4       |   437|
|11    |LUT5       |   315|
|12    |LUT6       |   750|
|14    |MMCME2_ADV |     1|
|15    |MULT_AND   |     2|
|16    |MUXCY      |    64|
|17    |MUXCY_L    |   119|
|18    |MUXF7      |    37|
|19    |RAM32X1D   |    64|
|20    |RAMB36E1   |     8|
|21    |SRL16      |     2|
|22    |SRL16E     |   105|
|23    |SRLC16E    |     8|
|24    |XORCY      |    67|
|25    |FD         |    32|
|26    |FDCE       |   238|
|27    |FDC        |     1|
|28    |FDE        |    32|
|29    |FDPE       |     6|
|30    |FDR        |    37|
|31    |FDRE       |  1508|
|33    |FDS        |     3|
|34    |FDSE       |   138|
|35    |IBUF       |     6|
|36    |OBUF       |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:29 . Memory (MB): peak = 2026.859 ; gain = 1386.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:02:08 . Memory (MB): peak = 2026.859 ; gain = 1108.078
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:02:30 . Memory (MB): peak = 2026.859 ; gain = 1386.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 2026.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 632 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2052.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 385 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 68 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDE => FDRE: 32 instances
  FDR => FDRE: 37 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: a157403f
INFO: [Common 17-83] Releasing license: Synthesis
679 Infos, 176 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:41 . Memory (MB): peak = 2052.285 ; gain = 1616.867
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2052.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_UART_Lite/Acquire_UART_Lite.runs/synth_1/Block_Diagram_UART_Lite_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Block_Diagram_UART_Lite_wrapper_utilization_synth.rpt -pb Block_Diagram_UART_Lite_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 28 08:07:56 2025...
