`timescale 1ns / 1ps

module ALU(
    input [2:0] Alu_op,
    input A,
    input B,
    output [31:0] Alu_out
    );
    
    case (Alu_op)
    
    
endmodule
