{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732261509353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 01:45:09 2024 " "Processing started: Fri Nov 22 01:45:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732261509353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261509353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261509354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732261510316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732261510316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "../../proj/src/Alu/alu.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521933 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/Alu/alu.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityModule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityModule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalityModule-dataflow " "Found design unit 1: equalityModule-dataflow" {  } { { "../../proj/src/Alu/equalityModule.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityModule.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521933 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalityModule " "Found entity 1: equalityModule" {  } { { "../../proj/src/Alu/equalityModule.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityModule.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityMuxModule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityMuxModule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalityMuxModule-dataflow " "Found design unit 1: equalityMuxModule-dataflow" {  } { { "../../proj/src/Alu/equalityMuxModule.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityMuxModule.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521934 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalityMuxModule " "Found entity 1: equalityMuxModule" {  } { { "../../proj/src/Alu/equalityMuxModule.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityMuxModule.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/lessThanModule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/lessThanModule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lessThanModule-dataflow " "Found design unit 1: lessThanModule-dataflow" {  } { { "../../proj/src/Alu/lessThanModule.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/lessThanModule.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521934 ""} { "Info" "ISGN_ENTITY_NAME" "1 lessThanModule " "Found entity 1: lessThanModule" {  } { { "../../proj/src/Alu/lessThanModule.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/lessThanModule.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/mux8t1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/mux8t1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8t1_32-structural " "Found design unit 1: mux8t1_32-structural" {  } { { "../../proj/src/Alu/mux8t1_32.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/mux8t1_32.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521934 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8t1_32 " "Found entity 1: mux8t1_32" {  } { { "../../proj/src/Alu/mux8t1_32.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/mux8t1_32.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifter-structural " "Found design unit 1: barrelShifter-structural" {  } { { "../../proj/src/BarrelShifter/barrelShifter.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521935 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifter " "Found entity 1: barrelShifter" {  } { { "../../proj/src/BarrelShifter/barrelShifter.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/vectorReverser_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/vectorReverser_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorReverser_N-dataflow " "Found design unit 1: vectorReverser_N-dataflow" {  } { { "../../proj/src/BarrelShifter/vectorReverser_N.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/vectorReverser_N.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521935 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorReverser_N " "Found entity 1: vectorReverser_N" {  } { { "../../proj/src/BarrelShifter/vectorReverser_N.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/vectorReverser_N.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/BottomLevel/andg2.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521935 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/BottomLevel/andg2.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/BottomLevel/dffg.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521935 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/BottomLevel/dffg.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/BottomLevel/invg.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521936 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/BottomLevel/invg.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/BottomLevel/mux2t1.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521936 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/BottomLevel/mux2t1.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/BottomLevel/mux2t1_N.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521936 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/BottomLevel/mux2t1_N.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/BottomLevel/org2.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521936 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/BottomLevel/org2.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/BottomLevel/xorg2.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521937 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/BottomLevel/xorg2.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carryLookaheadAdder-mixed " "Found design unit 1: carryLookaheadAdder-mixed" {  } { { "../../proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521937 ""} { "Info" "ISGN_ENTITY_NAME" "1 carryLookaheadAdder " "Found entity 1: carryLookaheadAdder" {  } { { "../../proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structure " "Found design unit 1: fullAdder-structure" {  } { { "../../proj/src/CarryLookaheadAdder/fullAdder.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/fullAdder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521937 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../proj/src/CarryLookaheadAdder/fullAdder.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/fullAdder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavioral " "Found design unit 1: controlUnit-behavioral" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521938 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder1bit-structure " "Found design unit 1: adder1bit-structure" {  } { { "../../proj/src/FetchLogic/adder1bit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521938 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder1bit " "Found entity 1: adder1bit" {  } { { "../../proj/src/FetchLogic/adder1bit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_N-structure " "Found design unit 1: adder_N-structure" {  } { { "../../proj/src/FetchLogic/adder_N.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521938 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_N " "Found entity 1: adder_N" {  } { { "../../proj/src/FetchLogic/adder_N.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchLogic-structural " "Found design unit 1: fetchLogic-structural" {  } { { "../../proj/src/FetchLogic/fetchLogic.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521939 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchLogic " "Found entity 1: fetchLogic" {  } { { "../../proj/src/FetchLogic/fetchLogic.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Forwarding/forwardingUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Forwarding/forwardingUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwardingUnit-dataflow " "Found design unit 1: forwardingUnit-dataflow" {  } { { "../../proj/src/Forwarding/forwardingUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Forwarding/forwardingUnit.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521939 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "../../proj/src/Forwarding/forwardingUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Forwarding/forwardingUnit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/hazardDetectionUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/hazardDetectionUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazardDetectionUnit-dataflow " "Found design unit 1: hazardDetectionUnit-dataflow" {  } { { "../../proj/src/HazardDetection/hazardDetectionUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/hazardDetectionUnit.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521939 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazardDetectionUnit " "Found entity 1: hazardDetectionUnit" {  } { { "../../proj/src/HazardDetection/hazardDetectionUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/hazardDetectionUnit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/mux3t1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/mux3t1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3t1_32-structural " "Found design unit 1: mux3t1_32-structural" {  } { { "../../proj/src/HazardDetection/mux3t1_32.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/mux3t1_32.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521940 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3t1_32 " "Found entity 1: mux3t1_32" {  } { { "../../proj/src/HazardDetection/mux3t1_32.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/mux3t1_32.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/MIPS_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp-structure " "Found design unit 1: onesComp-structure" {  } { { "../../proj/src/OnesComp/onesComp.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521940 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp " "Found entity 1: onesComp" {  } { { "../../proj/src/OnesComp/onesComp.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp_N-structural " "Found design unit 1: onesComp_N-structural" {  } { { "../../proj/src/OnesComp/onesComp_N.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521941 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp_N " "Found entity 1: onesComp_N" {  } { { "../../proj/src/OnesComp/onesComp_N.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/dffgNeg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/dffgNeg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffgNeg-mixed " "Found design unit 1: dffgNeg-mixed" {  } { { "../../proj/src/PipelineRegisters/dffgNeg.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/dffgNeg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521941 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffgNeg " "Found entity 1: dffgNeg" {  } { { "../../proj/src/PipelineRegisters/dffgNeg.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/dffgNeg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_EXMEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_EXMEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_EXMEM-structure " "Found design unit 1: reg_EXMEM-structure" {  } { { "../../proj/src/PipelineRegisters/reg_EXMEM.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_EXMEM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521941 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_EXMEM " "Found entity 1: reg_EXMEM" {  } { { "../../proj/src/PipelineRegisters/reg_EXMEM.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_EXMEM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IDEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IDEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_IDEX-structure " "Found design unit 1: reg_IDEX-structure" {  } { { "../../proj/src/PipelineRegisters/reg_IDEX.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IDEX.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521942 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IDEX " "Found entity 1: reg_IDEX" {  } { { "../../proj/src/PipelineRegisters/reg_IDEX.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IDEX.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IFID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IFID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_IFID-structure " "Found design unit 1: reg_IFID-structure" {  } { { "../../proj/src/PipelineRegisters/reg_IFID.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IFID.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521942 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IFID " "Found entity 1: reg_IFID" {  } { { "../../proj/src/PipelineRegisters/reg_IFID.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IFID.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_MEMWB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_MEMWB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_MEMWB-structure " "Found design unit 1: reg_MEMWB-structure" {  } { { "../../proj/src/PipelineRegisters/reg_MEMWB.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_MEMWB.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521942 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_MEMWB " "Found entity 1: reg_MEMWB" {  } { { "../../proj/src/PipelineRegisters/reg_MEMWB.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_MEMWB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/dffgPC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/dffgPC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffgPC-mixed " "Found design unit 1: dffgPC-mixed" {  } { { "../../proj/src/Registers/dffgPC.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/dffgPC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521942 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffgPC " "Found entity 1: dffgPC" {  } { { "../../proj/src/Registers/dffgPC.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/dffgPC.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/regFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/regFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-structure " "Found design unit 1: regFile-structure" {  } { { "../../proj/src/Registers/regFile.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/regFile.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521943 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../../proj/src/Registers/regFile.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/regFile.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N-structure " "Found design unit 1: reg_N-structure" {  } { { "../../proj/src/Registers/reg_N.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/reg_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521943 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "../../proj/src/Registers/reg_N.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/reg_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/reg_NPC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/reg_NPC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_NPC-structure " "Found design unit 1: reg_NPC-structure" {  } { { "../../proj/src/Registers/reg_NPC.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/reg_NPC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521943 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_NPC " "Found entity 1: reg_NPC" {  } { { "../../proj/src/Registers/reg_NPC.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/reg_NPC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/stackPointerRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/stackPointerRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stackPointerRegister-structure " "Found design unit 1: stackPointerRegister-structure" {  } { { "../../proj/src/Registers/stackPointerRegister.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/stackPointerRegister.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521944 ""} { "Info" "ISGN_ENTITY_NAME" "1 stackPointerRegister " "Found entity 1: stackPointerRegister" {  } { { "../../proj/src/Registers/stackPointerRegister.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/stackPointerRegister.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521944 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-dataflow " "Found design unit 1: decoder5t32-dataflow" {  } { { "../../proj/src/TopLevel/decoder5t32.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521945 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../proj/src/TopLevel/decoder5t32.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521945 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mux32t1_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mux32t1_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1_new-mux_arch " "Found design unit 1: mux32t1_new-mux_arch" {  } { { "../../proj/src/TopLevel/mux32t1_new.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mux32t1_new.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521945 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1_new " "Found entity 1: mux32t1_new" {  } { { "../../proj/src/TopLevel/mux32t1_new.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mux32t1_new.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-dataflow " "Found design unit 1: sign_ext-dataflow" {  } { { "../../proj/src/TopLevel/sign_ext.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/sign_ext.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521946 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "../../proj/src/TopLevel/sign_ext.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/sign_ext.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732261521946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261521946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732261522268 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(55) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(58) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_aluCar MIPS_Processor.vhd(373) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(373): object \"s_aluCar\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp MIPS_Processor.vhd(374) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(374): object \"temp\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempt MIPS_Processor.vhd(374) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(374): object \"tempt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "so_Car_PC4 MIPS_Processor.vhd(374) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(374): object \"so_Car_PC4\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_regDstIDEX MIPS_Processor.vhd(392) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(392): object \"s_regDstIDEX\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_PCEXMEM MIPS_Processor.vhd(399) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(399): object \"s_PCEXMEM\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_isJumpRegEXMEM MIPS_Processor.vhd(400) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(400): object \"s_isJumpRegEXMEM\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_AluZeroEXMEM MIPS_Processor.vhd(400) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(400): object \"s_AluZeroEXMEM\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ImmMEMWB MIPS_Processor.vhd(405) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(405): object \"s_ImmMEMWB\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_forwardSelAIDEX MIPS_Processor.vhd(413) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(413): object \"s_forwardSelAIDEX\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_forwardSelBIDEX MIPS_Processor.vhd(413) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(413): object \"s_forwardSelBIDEX\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522269 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_NPC reg_NPC:g_NBITREG_PC " "Elaborating entity \"reg_NPC\" for hierarchy \"reg_NPC:g_NBITREG_PC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_NBITREG_PC" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:0:REGI " "Elaborating entity \"dffg\" for hierarchy \"reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:0:REGI\"" {  } { { "../../proj/src/Registers/reg_NPC.vhd" "\\G_NBit_Reg0:0:REGI" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/reg_NPC.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffgPC reg_NPC:g_NBITREG_PC\|dffgPC:\\G_NBit_Reg1:22:REGI " "Elaborating entity \"dffgPC\" for hierarchy \"reg_NPC:g_NBITREG_PC\|dffgPC:\\G_NBit_Reg1:22:REGI\"" {  } { { "../../proj/src/Registers/reg_NPC.vhd" "\\G_NBit_Reg1:22:REGI" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/reg_NPC.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:g_NBITMUX_PCnextAddr " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:g_NBITMUX_PCnextAddr\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_NBITMUX_PCnextAddr" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/BottomLevel/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_Not " "Elaborating entity \"invg\" for hierarchy \"mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_Not\"" {  } { { "../../proj/src/BottomLevel/mux2t1.vhd" "g_Not" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_And1 " "Elaborating entity \"andg2\" for hierarchy \"mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_And1\"" {  } { { "../../proj/src/BottomLevel/mux2t1.vhd" "g_And1" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_Or " "Elaborating entity \"org2\" for hierarchy \"mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_Or\"" {  } { { "../../proj/src/BottomLevel/mux2t1.vhd" "g_Or" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_N adder_N:g_NBITADDER_PC " "Elaborating entity \"adder_N\" for hierarchy \"adder_N:g_NBITADDER_PC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_NBITADDER_PC" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1bit adder_N:g_NBITADDER_PC\|adder1bit:\\G_NBit_Adder:0:ADDERI " "Elaborating entity \"adder1bit\" for hierarchy \"adder_N:g_NBITADDER_PC\|adder1bit:\\G_NBit_Adder:0:ADDERI\"" {  } { { "../../proj/src/FetchLogic/adder_N.vhd" "\\G_NBit_Adder:0:ADDERI" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 adder_N:g_NBITADDER_PC\|adder1bit:\\G_NBit_Adder:0:ADDERI\|xorg2:g_XOR " "Elaborating entity \"xorg2\" for hierarchy \"adder_N:g_NBITADDER_PC\|adder1bit:\\G_NBit_Adder:0:ADDERI\|xorg2:g_XOR\"" {  } { { "../../proj/src/FetchLogic/adder1bit.vhd" "g_XOR" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IFID reg_IFID:IFID_Pipeline_Reg " "Elaborating entity \"reg_IFID\" for hierarchy \"reg_IFID:IFID_Pipeline_Reg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IFID_Pipeline_Reg" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:g_SIGNEXT " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:g_SIGNEXT\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_SIGNEXT" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:g_REGFILE " "Elaborating entity \"regFile\" for hierarchy \"regFile:g_REGFILE\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_REGFILE" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5t32 regFile:g_REGFILE\|decoder5t32:g_DECODER " "Elaborating entity \"decoder5t32\" for hierarchy \"regFile:g_REGFILE\|decoder5t32:g_DECODER\"" {  } { { "../../proj/src/Registers/regFile.vhd" "g_DECODER" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/regFile.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N regFile:g_REGFILE\|reg_N:\\G_N_Reg_ZERO:0:REGIZERO " "Elaborating entity \"reg_N\" for hierarchy \"regFile:g_REGFILE\|reg_N:\\G_N_Reg_ZERO:0:REGIZERO\"" {  } { { "../../proj/src/Registers/regFile.vhd" "\\G_N_Reg_ZERO:0:REGIZERO" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/regFile.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stackPointerRegister regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER " "Elaborating entity \"stackPointerRegister\" for hierarchy \"regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\"" {  } { { "../../proj/src/Registers/regFile.vhd" "STACK_POINTER" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/regFile.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1_new regFile:g_REGFILE\|mux32t1_new:g_MUX_RS " "Elaborating entity \"mux32t1_new\" for hierarchy \"regFile:g_REGFILE\|mux32t1_new:g_MUX_RS\"" {  } { { "../../proj/src/Registers/regFile.vhd" "g_MUX_RS" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Registers/regFile.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3t1_32 mux3t1_32:forwardBrnch_MUX_A " "Elaborating entity \"mux3t1_32\" for hierarchy \"mux3t1_32:forwardBrnch_MUX_A\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "forwardBrnch_MUX_A" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalityModule equalityModule:e_equalityModule " "Elaborating entity \"equalityModule\" for hierarchy \"equalityModule:e_equalityModule\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "e_equalityModule" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchLogic fetchLogic:g_FETCHLOGIC " "Elaborating entity \"fetchLogic\" for hierarchy \"fetchLogic:g_FETCHLOGIC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_FETCHLOGIC" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "so_Car_I fetchLogic.vhd(61) " "Verilog HDL or VHDL warning at fetchLogic.vhd(61): object \"so_Car_I\" assigned a value but never read" {  } { { "../../proj/src/FetchLogic/fetchLogic.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732261522825 "|MIPS_Processor|fetchLogic:g_FETCHLOGIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:g_CONTRUNIT " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:g_CONTRUNIT\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_CONTRUNIT" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522941 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUControl controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"ALUControl\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "beq controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"beq\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bne controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"bne\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "j controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"j\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jr controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"jr\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sltu controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"sltu\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shiftVariable controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"shiftVariable\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signSel controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"signSel\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "upper_immediate controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"upper_immediate\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UnsignedNoOverflow controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"UnsignedNoOverflow\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522942 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "halt controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"halt\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732261522943 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "halt controlUnit.vhd(58) " "Inferred latch for \"halt\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522943 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UnsignedNoOverflow controlUnit.vhd(58) " "Inferred latch for \"UnsignedNoOverflow\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522943 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upper_immediate controlUnit.vhd(58) " "Inferred latch for \"upper_immediate\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522943 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signSel controlUnit.vhd(58) " "Inferred latch for \"signSel\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftVariable controlUnit.vhd(58) " "Inferred latch for \"shiftVariable\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sltu controlUnit.vhd(58) " "Inferred latch for \"sltu\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jr controlUnit.vhd(58) " "Inferred latch for \"jr\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j controlUnit.vhd(58) " "Inferred latch for \"j\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bne controlUnit.vhd(58) " "Inferred latch for \"bne\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beq controlUnit.vhd(58) " "Inferred latch for \"beq\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] controlUnit.vhd(58) " "Inferred latch for \"ALUControl\[0\]\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] controlUnit.vhd(58) " "Inferred latch for \"ALUControl\[1\]\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] controlUnit.vhd(58) " "Inferred latch for \"ALUControl\[2\]\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] controlUnit.vhd(58) " "Inferred latch for \"ALUControl\[3\]\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite controlUnit.vhd(58) " "Inferred latch for \"MemWrite\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite controlUnit.vhd(58) " "Inferred latch for \"RegWrite\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg controlUnit.vhd(58) " "Inferred latch for \"MemtoReg\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc controlUnit.vhd(58) " "Inferred latch for \"ALUSrc\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst controlUnit.vhd(58) " "Inferred latch for \"RegDst\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261522944 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardDetectionUnit hazardDetectionUnit:hazard_Detection " "Elaborating entity \"hazardDetectionUnit\" for hierarchy \"hazardDetectionUnit:hazard_Detection\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "hazard_Detection" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522952 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_FlushIFID hazardDetectionUnit.vhd(73) " "Can't infer register for \"o_FlushIFID\" at hazardDetectionUnit.vhd(73) because it does not hold its value outside the clock edge" {  } { { "../../proj/src/HazardDetection/hazardDetectionUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/hazardDetectionUnit.vhd" 73 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1732261522952 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_Flush hazardDetectionUnit.vhd(48) " "Can't infer register for \"o_Flush\" at hazardDetectionUnit.vhd(48) because it does not hold its value outside the clock edge" {  } { { "../../proj/src/HazardDetection/hazardDetectionUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/hazardDetectionUnit.vhd" 48 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1732261522952 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "hazardDetectionUnit.vhd(48) " "HDL error at hazardDetectionUnit.vhd(48): couldn't implement registers for assignments on this clock edge" {  } { { "../../proj/src/HazardDetection/hazardDetectionUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/hazardDetectionUnit.vhd" 48 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1732261522952 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "hazardDetectionUnit.vhd(73) " "HDL error at hazardDetectionUnit.vhd(73): couldn't implement registers for assignments on this clock edge" {  } { { "../../proj/src/HazardDetection/hazardDetectionUnit.vhd" "" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/HazardDetection/hazardDetectionUnit.vhd" 73 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1732261522952 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "hazardDetectionUnit:hazard_Detection " "Can't elaborate user hierarchy \"hazardDetectionUnit:hazard_Detection\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "hazard_Detection" { Text "/home/coreybh/cpre381/Project2/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 550 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732261522953 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732261523152 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 22 01:45:23 2024 " "Processing ended: Fri Nov 22 01:45:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732261523152 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732261523152 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732261523152 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732261523152 ""}
