\hypertarget{classWireDelayModel}{\section{Wire\-Delay\-Model Class Reference}
\label{classWireDelayModel}\index{Wire\-Delay\-Model@{Wire\-Delay\-Model}}
}


Describes parasitc elements present in wires in a circuit which cause significant delay and are take into account in static timing analysis.  




{\ttfamily \#include $<$wire\-\_\-delay\-\_\-model.\-h$>$}

Inheritance diagram for Wire\-Delay\-Model\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classWireDelayModel}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classWireDelayModel_a0fd2defb581f6d8bcd67e5c935387d95}{Wire\-Delay\-Model} (const double \&\hyperlink{classWireDelayModel_a05f509843dfa07e17c9b6cc16ba9aaa0}{lumped\-\_\-capacitance})
\begin{DoxyCompactList}\small\item\em \hyperlink{classWireDelayModel}{Wire\-Delay\-Model} default constructor. \end{DoxyCompactList}\item 
\hypertarget{classWireDelayModel_ad9103d46909b96ad4015c818dcd2988c}{virtual \hyperlink{classWireDelayModel_ad9103d46909b96ad4015c818dcd2988c}{$\sim$\-Wire\-Delay\-Model} ()}\label{classWireDelayModel_ad9103d46909b96ad4015c818dcd2988c}

\begin{DoxyCompactList}\small\item\em Empty Wide\-Delay\-Model destructor. \end{DoxyCompactList}\item 
virtual const \hyperlink{classTransitions}{Transitions}$<$ double $>$ \hyperlink{classWireDelayModel_a8375f713365be98c03672dbeb28eb930}{simulate} (const \hyperlink{structLibertyCellInfo}{Liberty\-Cell\-Info} \&cell\-Info, const int input, const \hyperlink{classTransitions}{Transitions}$<$ double $>$ slew, bool is\-\_\-input\-\_\-driver)=0
\item 
virtual const \hyperlink{classTransitions}{Transitions}$<$ double $>$ \hyperlink{classWireDelayModel_a45a83dd192bcbf2a70ee13899256fe0d}{delay\-\_\-at\-\_\-fanout\-\_\-node} (const string fanout\-\_\-node\-\_\-name) const =0
\begin{DoxyCompactList}\small\item\em Returns \hyperlink{classTransitions}{Transitions} with rise and fall delay time values set to zero. \end{DoxyCompactList}\item 
virtual const \hyperlink{classTransitions}{Transitions}$<$ double $>$ \hyperlink{classWireDelayModel_adaf486017e2ad91a900a9bef4e6f9340}{slew\-\_\-at\-\_\-fanout\-\_\-node} (const string fanout\-\_\-node\-\_\-name) const =0
\begin{DoxyCompactList}\small\item\em Returns \hyperlink{classTransitions}{Transitions} with rise and fall slew time values set to zero. \end{DoxyCompactList}\item 
virtual void \hyperlink{classWireDelayModel_a27d557bc1f2ed7e5e9787a8a5d82ecb2}{set\-Fanout\-Pin\-Capacitance} (const string fanout\-Name\-And\-Pin, const double pin\-Capacitance)=0
\begin{DoxyCompactList}\small\item\em Increments lumped capacitance of the wire. \end{DoxyCompactList}\item 
virtual \hyperlink{classTransitions}{Transitions}$<$ double $>$ \hyperlink{classWireDelayModel_a4f4ab93810af8ad90fd9fca0b06de141}{root\-\_\-delay} (int arc\-\_\-number)=0
\begin{DoxyCompactList}\small\item\em not yet implemented$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$ \end{DoxyCompactList}\item 
virtual \hyperlink{classTransitions}{Transitions}$<$ double $>$ \hyperlink{classWireDelayModel_a9e5344c26b73f549a2b5c38fea8af13d}{root\-\_\-slew} (int arc\-\_\-number)=0
\begin{DoxyCompactList}\small\item\em not yet implemented$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$ \end{DoxyCompactList}\item 
virtual void \hyperlink{classWireDelayModel_a74869a3a66deb53507e8bc6f16eff45c}{clear} ()=0
\begin{DoxyCompactList}\small\item\em not yet implemented$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$ \end{DoxyCompactList}\item 
double \hyperlink{classWireDelayModel_a05f509843dfa07e17c9b6cc16ba9aaa0}{lumped\-\_\-capacitance} () const 
\begin{DoxyCompactList}\small\item\em Returns lumped capacitance of the wire. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{classWireDelayModel_ab03b1640710e81c9dcd4cbe9b7fed329}{double {\bfseries \-\_\-lumped\-\_\-capacitance}}\label{classWireDelayModel_ab03b1640710e81c9dcd4cbe9b7fed329}

\end{DoxyCompactItemize}
\subsection*{Static Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{classWireDelayModel_aa8f767316492b902c13ec68651b30247}{static \\*
\hyperlink{classLinearLibertyLookupTableInterpolator}{Linear\-Liberty\-Lookup\-Table\-Interpolator} {\bfseries interpolator}}\label{classWireDelayModel_aa8f767316492b902c13ec68651b30247}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Describes parasitc elements present in wires in a circuit which cause significant delay and are take into account in static timing analysis. 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{classWireDelayModel_a0fd2defb581f6d8bcd67e5c935387d95}{\index{Wire\-Delay\-Model@{Wire\-Delay\-Model}!Wire\-Delay\-Model@{Wire\-Delay\-Model}}
\index{Wire\-Delay\-Model@{Wire\-Delay\-Model}!WireDelayModel@{Wire\-Delay\-Model}}
\subsubsection[{Wire\-Delay\-Model}]{\setlength{\rightskip}{0pt plus 5cm}Wire\-Delay\-Model\-::\-Wire\-Delay\-Model (
\begin{DoxyParamCaption}
\item[{const double \&}]{lumped\-\_\-capacitance}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{classWireDelayModel_a0fd2defb581f6d8bcd67e5c935387d95}


\hyperlink{classWireDelayModel}{Wire\-Delay\-Model} default constructor. 


\begin{DoxyParams}{Parameters}
{\em const} & double \& lumped\-\_\-capacitance \\
\hline
\end{DoxyParams}


\subsection{Member Function Documentation}
\hypertarget{classWireDelayModel_a74869a3a66deb53507e8bc6f16eff45c}{\index{Wire\-Delay\-Model@{Wire\-Delay\-Model}!clear@{clear}}
\index{clear@{clear}!WireDelayModel@{Wire\-Delay\-Model}}
\subsubsection[{clear}]{\setlength{\rightskip}{0pt plus 5cm}virtual void Wire\-Delay\-Model\-::clear (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}}\label{classWireDelayModel_a74869a3a66deb53507e8bc6f16eff45c}


not yet implemented$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$ 

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Implemented in \hyperlink{classRCTreeWireDelayModel_acb14554ad26108d350770391b1923c51}{R\-C\-Tree\-Wire\-Delay\-Model}, and \hyperlink{classLumpedCapacitanceWireDelayModel_acca0415a76729b616be06543262ef441}{Lumped\-Capacitance\-Wire\-Delay\-Model}.

\hypertarget{classWireDelayModel_a45a83dd192bcbf2a70ee13899256fe0d}{\index{Wire\-Delay\-Model@{Wire\-Delay\-Model}!delay\-\_\-at\-\_\-fanout\-\_\-node@{delay\-\_\-at\-\_\-fanout\-\_\-node}}
\index{delay\-\_\-at\-\_\-fanout\-\_\-node@{delay\-\_\-at\-\_\-fanout\-\_\-node}!WireDelayModel@{Wire\-Delay\-Model}}
\subsubsection[{delay\-\_\-at\-\_\-fanout\-\_\-node}]{\setlength{\rightskip}{0pt plus 5cm}virtual const {\bf Transitions}$<$double$>$ Wire\-Delay\-Model\-::delay\-\_\-at\-\_\-fanout\-\_\-node (
\begin{DoxyParamCaption}
\item[{const string}]{fanout\-\_\-node\-\_\-name}
\end{DoxyParamCaption}
) const\hspace{0.3cm}{\ttfamily [pure virtual]}}}\label{classWireDelayModel_a45a83dd192bcbf2a70ee13899256fe0d}


Returns \hyperlink{classTransitions}{Transitions} with rise and fall delay time values set to zero. 


\begin{DoxyParams}{Parameters}
{\em const} & string fanout\-\_\-node\-\_\-name\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
\hyperlink{classTransitions}{Transitions$<$double$>$} 
\end{DoxyReturn}


Implemented in \hyperlink{classRCTreeWireDelayModel_a7c769d54e8a520db1c5d4537d7e8b608}{R\-C\-Tree\-Wire\-Delay\-Model}, and \hyperlink{classLumpedCapacitanceWireDelayModel_a0266cb676908d95bdfcb64d1137898b0}{Lumped\-Capacitance\-Wire\-Delay\-Model}.

\hypertarget{classWireDelayModel_a05f509843dfa07e17c9b6cc16ba9aaa0}{\index{Wire\-Delay\-Model@{Wire\-Delay\-Model}!lumped\-\_\-capacitance@{lumped\-\_\-capacitance}}
\index{lumped\-\_\-capacitance@{lumped\-\_\-capacitance}!WireDelayModel@{Wire\-Delay\-Model}}
\subsubsection[{lumped\-\_\-capacitance}]{\setlength{\rightskip}{0pt plus 5cm}double Wire\-Delay\-Model\-::lumped\-\_\-capacitance (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
) const}}\label{classWireDelayModel_a05f509843dfa07e17c9b6cc16ba9aaa0}


Returns lumped capacitance of the wire. 

\begin{DoxyReturn}{Returns}
double 
\end{DoxyReturn}
\hypertarget{classWireDelayModel_a4f4ab93810af8ad90fd9fca0b06de141}{\index{Wire\-Delay\-Model@{Wire\-Delay\-Model}!root\-\_\-delay@{root\-\_\-delay}}
\index{root\-\_\-delay@{root\-\_\-delay}!WireDelayModel@{Wire\-Delay\-Model}}
\subsubsection[{root\-\_\-delay}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf Transitions}$<$double$>$ Wire\-Delay\-Model\-::root\-\_\-delay (
\begin{DoxyParamCaption}
\item[{int}]{arc\-\_\-number}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}}\label{classWireDelayModel_a4f4ab93810af8ad90fd9fca0b06de141}


not yet implemented$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$ 


\begin{DoxyParams}{Parameters}
{\em int} & arc\-\_\-number\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
\hyperlink{classTransitions}{Transitions$<$double$>$} 
\end{DoxyReturn}


Implemented in \hyperlink{classRCTreeWireDelayModel_a5575e4f4e598047dd87fee0707d135d3}{R\-C\-Tree\-Wire\-Delay\-Model}, and \hyperlink{classLumpedCapacitanceWireDelayModel_ab090355a74a21b5d6008352ff2a7d137}{Lumped\-Capacitance\-Wire\-Delay\-Model}.

\hypertarget{classWireDelayModel_a9e5344c26b73f549a2b5c38fea8af13d}{\index{Wire\-Delay\-Model@{Wire\-Delay\-Model}!root\-\_\-slew@{root\-\_\-slew}}
\index{root\-\_\-slew@{root\-\_\-slew}!WireDelayModel@{Wire\-Delay\-Model}}
\subsubsection[{root\-\_\-slew}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf Transitions}$<$double$>$ Wire\-Delay\-Model\-::root\-\_\-slew (
\begin{DoxyParamCaption}
\item[{int}]{arc\-\_\-number}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}}\label{classWireDelayModel_a9e5344c26b73f549a2b5c38fea8af13d}


not yet implemented$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$$\ast$ 


\begin{DoxyParams}{Parameters}
{\em int} & arc\-\_\-number\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
\hyperlink{classTransitions}{Transitions$<$double$>$} 
\end{DoxyReturn}


Implemented in \hyperlink{classRCTreeWireDelayModel_aa314aa73bf2e25008d330ad19544e210}{R\-C\-Tree\-Wire\-Delay\-Model}, and \hyperlink{classLumpedCapacitanceWireDelayModel_a65e4141bbf97638c2334f71dfbf0ccfd}{Lumped\-Capacitance\-Wire\-Delay\-Model}.

\hypertarget{classWireDelayModel_a27d557bc1f2ed7e5e9787a8a5d82ecb2}{\index{Wire\-Delay\-Model@{Wire\-Delay\-Model}!set\-Fanout\-Pin\-Capacitance@{set\-Fanout\-Pin\-Capacitance}}
\index{set\-Fanout\-Pin\-Capacitance@{set\-Fanout\-Pin\-Capacitance}!WireDelayModel@{Wire\-Delay\-Model}}
\subsubsection[{set\-Fanout\-Pin\-Capacitance}]{\setlength{\rightskip}{0pt plus 5cm}virtual void Wire\-Delay\-Model\-::set\-Fanout\-Pin\-Capacitance (
\begin{DoxyParamCaption}
\item[{const string}]{fanout\-Name\-And\-Pin, }
\item[{const double}]{pin\-Capacitance}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}}\label{classWireDelayModel_a27d557bc1f2ed7e5e9787a8a5d82ecb2}


Increments lumped capacitance of the wire. 


\begin{DoxyParams}{Parameters}
{\em const} & string fanout\-Name\-And\-Pin, const double capacitance\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Implemented in \hyperlink{classRCTreeWireDelayModel_a106079b64e0e6b84327fc5a9b4c29a6a}{R\-C\-Tree\-Wire\-Delay\-Model}, and \hyperlink{classLumpedCapacitanceWireDelayModel_a888f7e6a4951837072b937ae30e93073}{Lumped\-Capacitance\-Wire\-Delay\-Model}.

\hypertarget{classWireDelayModel_a8375f713365be98c03672dbeb28eb930}{\index{Wire\-Delay\-Model@{Wire\-Delay\-Model}!simulate@{simulate}}
\index{simulate@{simulate}!WireDelayModel@{Wire\-Delay\-Model}}
\subsubsection[{simulate}]{\setlength{\rightskip}{0pt plus 5cm}virtual const {\bf Transitions}$<$double$>$ Wire\-Delay\-Model\-::simulate (
\begin{DoxyParamCaption}
\item[{const {\bf Liberty\-Cell\-Info} \&}]{cell\-Info, }
\item[{const int}]{input, }
\item[{const {\bf Transitions}$<$ double $>$}]{slew, }
\item[{bool}]{is\-\_\-input\-\_\-driver}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}}\label{classWireDelayModel_a8375f713365be98c03672dbeb28eb930}

\begin{DoxyParams}{Parameters}
{\em const} & \hyperlink{structLibertyCellInfo}{Liberty\-Cell\-Info} \& cell\-Info, const int input, const \hyperlink{classTransitions}{Transitions$<$double$>$} slew, bool is\-\_\-input\-\_\-driver\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
\hyperlink{classTransitions}{Transitions$<$double$>$} 
\end{DoxyReturn}


Implemented in \hyperlink{classRCTreeWireDelayModel_a06312bef3b98f0903335227fd7ea0f31}{R\-C\-Tree\-Wire\-Delay\-Model}, and \hyperlink{classLumpedCapacitanceWireDelayModel_a1bba0aef3bebe8df97a63e05b307b19a}{Lumped\-Capacitance\-Wire\-Delay\-Model}.

\hypertarget{classWireDelayModel_adaf486017e2ad91a900a9bef4e6f9340}{\index{Wire\-Delay\-Model@{Wire\-Delay\-Model}!slew\-\_\-at\-\_\-fanout\-\_\-node@{slew\-\_\-at\-\_\-fanout\-\_\-node}}
\index{slew\-\_\-at\-\_\-fanout\-\_\-node@{slew\-\_\-at\-\_\-fanout\-\_\-node}!WireDelayModel@{Wire\-Delay\-Model}}
\subsubsection[{slew\-\_\-at\-\_\-fanout\-\_\-node}]{\setlength{\rightskip}{0pt plus 5cm}virtual const {\bf Transitions}$<$double$>$ Wire\-Delay\-Model\-::slew\-\_\-at\-\_\-fanout\-\_\-node (
\begin{DoxyParamCaption}
\item[{const string}]{fanout\-\_\-node\-\_\-name}
\end{DoxyParamCaption}
) const\hspace{0.3cm}{\ttfamily [pure virtual]}}}\label{classWireDelayModel_adaf486017e2ad91a900a9bef4e6f9340}


Returns \hyperlink{classTransitions}{Transitions} with rise and fall slew time values set to zero. 


\begin{DoxyParams}{Parameters}
{\em const} & string fanout\-\_\-node\-\_\-name\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
\hyperlink{classTransitions}{Transitions$<$double$>$} 
\end{DoxyReturn}


Implemented in \hyperlink{classRCTreeWireDelayModel_aea4c7315bdd3715ca0c67707b2c32a8c}{R\-C\-Tree\-Wire\-Delay\-Model}, and \hyperlink{classLumpedCapacitanceWireDelayModel_aaedd69e811e7220e48493c51fb0443ed}{Lumped\-Capacitance\-Wire\-Delay\-Model}.



The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
tcc\-Chrystian/src/include/wire\-\_\-delay\-\_\-model.\-h\end{DoxyCompactItemize}
