#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x59ef77aea600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59ef77ab6200 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x59ef77abcf90 .functor NOT 1, L_0x59ef77b0c7a0, C4<0>, C4<0>, C4<0>;
L_0x59ef77b0c620 .functor XOR 9, L_0x59ef77b0c430, L_0x59ef77b0c580, C4<000000000>, C4<000000000>;
L_0x59ef77b0c730 .functor XOR 9, L_0x59ef77b0c620, L_0x59ef77b0c690, C4<000000000>, C4<000000000>;
v0x59ef77b09f70_0 .net *"_ivl_10", 8 0, L_0x59ef77b0c690;  1 drivers
v0x59ef77b0a070_0 .net *"_ivl_12", 8 0, L_0x59ef77b0c730;  1 drivers
v0x59ef77b0a150_0 .net *"_ivl_2", 8 0, L_0x59ef77b0c2e0;  1 drivers
v0x59ef77b0a210_0 .net *"_ivl_4", 8 0, L_0x59ef77b0c430;  1 drivers
v0x59ef77b0a2f0_0 .net *"_ivl_6", 8 0, L_0x59ef77b0c580;  1 drivers
v0x59ef77b0a420_0 .net *"_ivl_8", 8 0, L_0x59ef77b0c620;  1 drivers
v0x59ef77b0a500_0 .net "a", 7 0, v0x59ef77b06c90_0;  1 drivers
v0x59ef77b0a5c0_0 .net "b", 7 0, v0x59ef77b06d50_0;  1 drivers
v0x59ef77b0a680_0 .var "clk", 0 0;
v0x59ef77b0a7b0_0 .net "overflow_dut", 0 0, L_0x59ef77b0c1e0;  1 drivers
v0x59ef77b0a850_0 .net "overflow_ref", 0 0, L_0x59ef77abd9e0;  1 drivers
v0x59ef77b0a8f0_0 .net "s_dut", 7 0, L_0x59ef77b0c170;  1 drivers
v0x59ef77b0a990_0 .net "s_ref", 7 0, L_0x59ef77b0b230;  1 drivers
v0x59ef77b0aa30_0 .var/2u "stats1", 223 0;
v0x59ef77b0aad0_0 .var/2u "strobe", 0 0;
v0x59ef77b0ab70_0 .net "tb_match", 0 0, L_0x59ef77b0c7a0;  1 drivers
v0x59ef77b0ac30_0 .net "tb_mismatch", 0 0, L_0x59ef77abcf90;  1 drivers
v0x59ef77b0acf0_0 .net "wavedrom_enable", 0 0, v0x59ef77b06e90_0;  1 drivers
v0x59ef77b0ad90_0 .net "wavedrom_title", 511 0, v0x59ef77b06f30_0;  1 drivers
L_0x59ef77b0c2e0 .concat [ 1 8 0 0], L_0x59ef77abd9e0, L_0x59ef77b0b230;
L_0x59ef77b0c430 .concat [ 1 8 0 0], L_0x59ef77abd9e0, L_0x59ef77b0b230;
L_0x59ef77b0c580 .concat [ 1 8 0 0], L_0x59ef77b0c1e0, L_0x59ef77b0c170;
L_0x59ef77b0c690 .concat [ 1 8 0 0], L_0x59ef77abd9e0, L_0x59ef77b0b230;
L_0x59ef77b0c7a0 .cmp/eeq 9, L_0x59ef77b0c2e0, L_0x59ef77b0c730;
S_0x59ef77ae07b0 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x59ef77ab6200;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x59ef77abd300 .functor XOR 1, L_0x59ef77b0b3a0, L_0x59ef77b0b440, C4<0>, C4<0>;
L_0x59ef77abd670 .functor XOR 1, L_0x59ef77b0b6b0, L_0x59ef77b0b7a0, C4<0>, C4<0>;
L_0x59ef77abd9e0 .functor AND 1, L_0x59ef77b0b5c0, L_0x59ef77abd670, C4<1>, C4<1>;
v0x59ef77abc680_0 .net *"_ivl_0", 8 0, L_0x59ef77b0aec0;  1 drivers
v0x59ef77abc9c0_0 .net *"_ivl_13", 0 0, L_0x59ef77b0b3a0;  1 drivers
v0x59ef77abcd30_0 .net *"_ivl_15", 0 0, L_0x59ef77b0b440;  1 drivers
v0x59ef77abd0a0_0 .net *"_ivl_16", 0 0, L_0x59ef77abd300;  1 drivers
v0x59ef77abd410_0 .net *"_ivl_19", 0 0, L_0x59ef77b0b5c0;  1 drivers
v0x59ef77abd780_0 .net *"_ivl_21", 0 0, L_0x59ef77b0b6b0;  1 drivers
v0x59ef77abdaf0_0 .net *"_ivl_23", 0 0, L_0x59ef77b0b7a0;  1 drivers
v0x59ef77b05ce0_0 .net *"_ivl_24", 0 0, L_0x59ef77abd670;  1 drivers
L_0x70a727aaf018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ef77b05da0_0 .net *"_ivl_3", 0 0, L_0x70a727aaf018;  1 drivers
v0x59ef77b05e80_0 .net *"_ivl_4", 8 0, L_0x59ef77b0afc0;  1 drivers
L_0x70a727aaf060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59ef77b05f60_0 .net *"_ivl_7", 0 0, L_0x70a727aaf060;  1 drivers
v0x59ef77b06040_0 .net "a", 7 0, v0x59ef77b06c90_0;  alias, 1 drivers
v0x59ef77b06120_0 .net "b", 7 0, v0x59ef77b06d50_0;  alias, 1 drivers
v0x59ef77b06200_0 .net "overflow", 0 0, L_0x59ef77abd9e0;  alias, 1 drivers
v0x59ef77b062c0_0 .net "s", 7 0, L_0x59ef77b0b230;  alias, 1 drivers
v0x59ef77b063a0_0 .net "sum", 8 0, L_0x59ef77b0b140;  1 drivers
L_0x59ef77b0aec0 .concat [ 8 1 0 0], v0x59ef77b06c90_0, L_0x70a727aaf018;
L_0x59ef77b0afc0 .concat [ 8 1 0 0], v0x59ef77b06d50_0, L_0x70a727aaf060;
L_0x59ef77b0b140 .arith/sum 9, L_0x59ef77b0aec0, L_0x59ef77b0afc0;
L_0x59ef77b0b230 .part L_0x59ef77b0b140, 0, 8;
L_0x59ef77b0b3a0 .part v0x59ef77b06c90_0, 7, 1;
L_0x59ef77b0b440 .part v0x59ef77b06d50_0, 7, 1;
L_0x59ef77b0b5c0 .reduce/nor L_0x59ef77abd300;
L_0x59ef77b0b6b0 .part v0x59ef77b06c90_0, 7, 1;
L_0x59ef77b0b7a0 .part L_0x59ef77b0b230, 7, 1;
S_0x59ef77b06500 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x59ef77ab6200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x59ef77b06c90_0 .var "a", 7 0;
v0x59ef77b06d50_0 .var "b", 7 0;
v0x59ef77b06df0_0 .net "clk", 0 0, v0x59ef77b0a680_0;  1 drivers
v0x59ef77b06e90_0 .var "wavedrom_enable", 0 0;
v0x59ef77b06f30_0 .var "wavedrom_title", 511 0;
E_0x59ef77acb970/0 .event negedge, v0x59ef77b06df0_0;
E_0x59ef77acb970/1 .event posedge, v0x59ef77b06df0_0;
E_0x59ef77acb970 .event/or E_0x59ef77acb970/0, E_0x59ef77acb970/1;
E_0x59ef77acbc00 .event negedge, v0x59ef77b06df0_0;
E_0x59ef77acbe50 .event posedge, v0x59ef77b06df0_0;
S_0x59ef77b06790 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x59ef77b06500;
 .timescale -12 -12;
v0x59ef77b06990_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x59ef77b06a90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x59ef77b06500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x59ef77b07100 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x59ef77ab6200;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x59ef77b0c170 .functor BUFZ 8, L_0x59ef77b0c0b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59ef77b0c1e0 .functor BUFZ 1, L_0x59ef77b0bd80, C4<0>, C4<0>, C4<0>;
L_0x70a727aaf0a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x59ef77b09610_0 .net *"_ivl_7", 6 0, L_0x70a727aaf0a8;  1 drivers
v0x59ef77b09710_0 .net "a", 7 0, v0x59ef77b06c90_0;  alias, 1 drivers
v0x59ef77b09820_0 .net "b", 7 0, v0x59ef77b06d50_0;  alias, 1 drivers
v0x59ef77b09910_0 .net "carry_out", 0 0, L_0x59ef77b0bd80;  1 drivers
v0x59ef77b09a00_0 .net "overflow", 0 0, L_0x59ef77b0c1e0;  alias, 1 drivers
v0x59ef77b09b10_0 .net "s", 7 0, L_0x59ef77b0c170;  alias, 1 drivers
v0x59ef77b09bf0_0 .net "sum", 7 0, L_0x59ef77b0c0b0;  1 drivers
L_0x59ef77b0bf50 .part v0x59ef77b06c90_0, 0, 1;
L_0x59ef77b0c010 .part v0x59ef77b06d50_0, 0, 1;
L_0x59ef77b0c0b0 .concat [ 1 7 0 0], L_0x59ef77b0ba60, L_0x70a727aaf0a8;
S_0x59ef77b072e0 .scope module, "adder" "full_adder" 4 13, 4 25 0, S_0x59ef77b07100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v0x59ef77b08ef0_0 .net "a", 0 0, L_0x59ef77b0bf50;  1 drivers
v0x59ef77b08fe0_0 .net "b", 0 0, L_0x59ef77b0c010;  1 drivers
v0x59ef77b090f0_0 .net "c1", 0 0, L_0x59ef77b0bad0;  1 drivers
v0x59ef77b091e0_0 .net "c2", 0 0, L_0x59ef77b0bc60;  1 drivers
o0x70a727af86d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x59ef77b092d0_0 .net "carry_in", 0 0, o0x70a727af86d8;  0 drivers
v0x59ef77b09410_0 .net "carry_out", 0 0, L_0x59ef77b0bd80;  alias, 1 drivers
v0x59ef77b094b0_0 .net "s1", 0 0, L_0x59ef77ad5d10;  1 drivers
v0x59ef77b09550_0 .net "sum", 0 0, L_0x59ef77b0ba60;  1 drivers
S_0x59ef77b07540 .scope module, "and1" "and_gate" 4 50, 4 78 0, S_0x59ef77b072e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x59ef77b0bad0 .functor AND 1, L_0x59ef77b0bf50, L_0x59ef77b0c010, C4<1>, C4<1>;
v0x59ef77b077b0_0 .net "a", 0 0, L_0x59ef77b0bf50;  alias, 1 drivers
v0x59ef77b07890_0 .net "b", 0 0, L_0x59ef77b0c010;  alias, 1 drivers
v0x59ef77b07950_0 .net "y", 0 0, L_0x59ef77b0bad0;  alias, 1 drivers
S_0x59ef77b07aa0 .scope module, "and2" "and_gate" 4 56, 4 78 0, S_0x59ef77b072e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x59ef77b0bc60 .functor AND 1, L_0x59ef77ad5d10, o0x70a727af86d8, C4<1>, C4<1>;
v0x59ef77b07cd0_0 .net "a", 0 0, L_0x59ef77ad5d10;  alias, 1 drivers
v0x59ef77b07db0_0 .net "b", 0 0, o0x70a727af86d8;  alias, 0 drivers
v0x59ef77b07e70_0 .net "y", 0 0, L_0x59ef77b0bc60;  alias, 1 drivers
S_0x59ef77b07fc0 .scope module, "or1" "or_gate" 4 62, 4 87 0, S_0x59ef77b072e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x59ef77b0bd80 .functor OR 1, L_0x59ef77b0bad0, L_0x59ef77b0bc60, C4<0>, C4<0>;
v0x59ef77b08220_0 .net "a", 0 0, L_0x59ef77b0bad0;  alias, 1 drivers
v0x59ef77b082f0_0 .net "b", 0 0, L_0x59ef77b0bc60;  alias, 1 drivers
v0x59ef77b083c0_0 .net "y", 0 0, L_0x59ef77b0bd80;  alias, 1 drivers
S_0x59ef77b084d0 .scope module, "xor1" "xor_gate" 4 37, 4 69 0, S_0x59ef77b072e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x59ef77ad5d10 .functor XOR 1, L_0x59ef77b0bf50, L_0x59ef77b0c010, C4<0>, C4<0>;
v0x59ef77b08700_0 .net "a", 0 0, L_0x59ef77b0bf50;  alias, 1 drivers
v0x59ef77b087f0_0 .net "b", 0 0, L_0x59ef77b0c010;  alias, 1 drivers
v0x59ef77b088c0_0 .net "y", 0 0, L_0x59ef77ad5d10;  alias, 1 drivers
S_0x59ef77b089c0 .scope module, "xor2" "xor_gate" 4 43, 4 69 0, S_0x59ef77b072e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x59ef77b0ba60 .functor XOR 1, L_0x59ef77ad5d10, o0x70a727af86d8, C4<0>, C4<0>;
v0x59ef77b08c40_0 .net "a", 0 0, L_0x59ef77ad5d10;  alias, 1 drivers
v0x59ef77b08d50_0 .net "b", 0 0, o0x70a727af86d8;  alias, 0 drivers
v0x59ef77b08e10_0 .net "y", 0 0, L_0x59ef77b0ba60;  alias, 1 drivers
S_0x59ef77b09d50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x59ef77ab6200;
 .timescale -12 -12;
E_0x59ef77ab1760 .event anyedge, v0x59ef77b0aad0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x59ef77b0aad0_0;
    %nor/r;
    %assign/vec4 v0x59ef77b0aad0_0, 0;
    %wait E_0x59ef77ab1760;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x59ef77b06500;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x59ef77b06d50_0, 0;
    %assign/vec4 v0x59ef77b06c90_0, 0;
    %wait E_0x59ef77acbc00;
    %wait E_0x59ef77acbe50;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x59ef77b06d50_0, 0;
    %assign/vec4 v0x59ef77b06c90_0, 0;
    %wait E_0x59ef77acbe50;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x59ef77b06d50_0, 0;
    %assign/vec4 v0x59ef77b06c90_0, 0;
    %wait E_0x59ef77acbe50;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x59ef77b06d50_0, 0;
    %assign/vec4 v0x59ef77b06c90_0, 0;
    %wait E_0x59ef77acbe50;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x59ef77b06d50_0, 0;
    %assign/vec4 v0x59ef77b06c90_0, 0;
    %wait E_0x59ef77acbe50;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x59ef77b06d50_0, 0;
    %assign/vec4 v0x59ef77b06c90_0, 0;
    %wait E_0x59ef77acbe50;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x59ef77b06d50_0, 0;
    %assign/vec4 v0x59ef77b06c90_0, 0;
    %wait E_0x59ef77acbe50;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x59ef77b06d50_0, 0;
    %assign/vec4 v0x59ef77b06c90_0, 0;
    %wait E_0x59ef77acbc00;
    %fork TD_tb.stim1.wavedrom_stop, S_0x59ef77b06a90;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59ef77acb970;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x59ef77b06d50_0, 0;
    %assign/vec4 v0x59ef77b06c90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x59ef77ab6200;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59ef77b0a680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59ef77b0aad0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x59ef77ab6200;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x59ef77b0a680_0;
    %inv;
    %store/vec4 v0x59ef77b0a680_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x59ef77ab6200;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x59ef77b06df0_0, v0x59ef77b0ac30_0, v0x59ef77b0a500_0, v0x59ef77b0a5c0_0, v0x59ef77b0a990_0, v0x59ef77b0a8f0_0, v0x59ef77b0a850_0, v0x59ef77b0a7b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x59ef77ab6200;
T_7 ;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x59ef77ab6200;
T_8 ;
    %wait E_0x59ef77acb970;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59ef77b0aa30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59ef77b0aa30_0, 4, 32;
    %load/vec4 v0x59ef77b0ab70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59ef77b0aa30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59ef77b0aa30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59ef77b0aa30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x59ef77b0a990_0;
    %load/vec4 v0x59ef77b0a990_0;
    %load/vec4 v0x59ef77b0a8f0_0;
    %xor;
    %load/vec4 v0x59ef77b0a990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59ef77b0aa30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59ef77b0aa30_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x59ef77b0a850_0;
    %load/vec4 v0x59ef77b0a850_0;
    %load/vec4 v0x59ef77b0a7b0_0;
    %xor;
    %load/vec4 v0x59ef77b0a850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59ef77b0aa30_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x59ef77b0aa30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59ef77b0aa30_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth1/ece241_2014_q1c/iter0/response6/top_module.sv";
