TimeQuest Timing Analyzer report for mips
Thu Mar 27 20:37:11 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Fast Model Setup Summary
 17. Fast Model Hold Summary
 18. Fast Model Recovery Summary
 19. Fast Model Removal Summary
 20. Fast Model Minimum Pulse Width Summary
 21. Fast Model Setup: 'clock'
 22. Fast Model Hold: 'clock'
 23. Fast Model Minimum Pulse Width: 'clock'
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Multicorner Timing Analysis Summary
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Setup Transfers
 30. Hold Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths
 34. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mips                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 343.17 MHz ; 235.07 MHz      ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.914 ; -117.488      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -740.276              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg0  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg1  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a1~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg2  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a2~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg3  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a3~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~porta_datain_reg0  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~porta_datain_reg1  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a5~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~porta_datain_reg2  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a6~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~porta_datain_reg3  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a7~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~porta_datain_reg0  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~porta_datain_reg1  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a9~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~porta_datain_reg2  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a10~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~porta_datain_reg3  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a11~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg0 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg1 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a13~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg2 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a14~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg3 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a15~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~porta_datain_reg0 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~porta_datain_reg1 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a17~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~porta_datain_reg2 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a18~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~porta_datain_reg3 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a19~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~porta_datain_reg0 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~porta_datain_reg1 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a21~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~porta_datain_reg2 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a22~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~porta_datain_reg3 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a23~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~porta_datain_reg0 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~porta_datain_reg1 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a25~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~porta_datain_reg2 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a26~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~porta_datain_reg3 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a27~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~porta_datain_reg0 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~porta_datain_reg1 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a29~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~porta_datain_reg2 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a30~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~porta_datain_reg3 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a31~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.194 ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 2.230      ;
; -1.035 ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 2.071      ;
; -1.001 ; sig_instruction_address[1]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 2.037      ;
; -0.988 ; sig_instruction_address[4]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 2.024      ;
; -0.978 ; sig_instruction_address[1]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; clock        ; clock       ; 1.000        ; 0.108      ; 2.051      ;
; -0.964 ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 2.000      ;
; -0.957 ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.097      ; 2.019      ;
; -0.952 ; sig_instruction_address[8]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg8 ; clock        ; clock       ; 1.000        ; 0.097      ; 2.014      ;
; -0.946 ; sig_instruction_address[3]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg3 ; clock        ; clock       ; 1.000        ; 0.097      ; 2.008      ;
; -0.945 ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.102      ; 2.012      ;
; -0.944 ; sig_instruction_address[6]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg6 ; clock        ; clock       ; 1.000        ; 0.097      ; 2.006      ;
; -0.935 ; sig_instruction_address[5]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg5 ; clock        ; clock       ; 1.000        ; 0.097      ; 1.997      ;
; -0.931 ; sig_instruction_address[2]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg2 ; clock        ; clock       ; 1.000        ; 0.097      ; 1.993      ;
; -0.930 ; sig_instruction_address[2]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.966      ;
; -0.924 ; sig_instruction_address[1]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg1 ; clock        ; clock       ; 1.000        ; 0.097      ; 1.986      ;
; -0.919 ; sig_instruction_address[2]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg2 ; clock        ; clock       ; 1.000        ; 0.102      ; 1.986      ;
; -0.916 ; sig_instruction_address[3]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg3 ; clock        ; clock       ; 1.000        ; 0.108      ; 1.989      ;
; -0.916 ; sig_instruction_address[3]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg3 ; clock        ; clock       ; 1.000        ; 0.102      ; 1.983      ;
; -0.911 ; sig_instruction_address[6]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg6 ; clock        ; clock       ; 1.000        ; 0.102      ; 1.978      ;
; -0.893 ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.929      ;
; -0.891 ; sig_instruction_address[9]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg9 ; clock        ; clock       ; 1.000        ; 0.108      ; 1.964      ;
; -0.881 ; sig_instruction_address[5]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; clock        ; clock       ; 1.000        ; 0.108      ; 1.954      ;
; -0.870 ; sig_instruction_address[3]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.906      ;
; -0.867 ; sig_instruction_address[6]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg6 ; clock        ; clock       ; 1.000        ; 0.108      ; 1.940      ;
; -0.843 ; sig_instruction_address[6]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.879      ;
; -0.842 ; sig_instruction_address[1]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.878      ;
; -0.829 ; sig_instruction_address[4]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.865      ;
; -0.822 ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.858      ;
; -0.771 ; sig_instruction_address[2]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.807      ;
; -0.771 ; sig_instruction_address[1]                                                                                                             ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.807      ;
; -0.762 ; sig_instruction_address[8]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg8  ; clock        ; clock       ; 1.000        ; 0.086      ; 1.813      ;
; -0.758 ; sig_instruction_address[4]                                                                                                             ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.794      ;
; -0.751 ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[4]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.787      ;
; -0.741 ; sig_instruction_address[2]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg2  ; clock        ; clock       ; 1.000        ; 0.092      ; 1.798      ;
; -0.741 ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.102      ; 1.808      ;
; -0.735 ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg4  ; clock        ; clock       ; 1.000        ; 0.104      ; 1.804      ;
; -0.735 ; sig_instruction_address[7]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg7 ; clock        ; clock       ; 1.000        ; 0.097      ; 1.797      ;
; -0.728 ; sig_instruction_address[5]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.764      ;
; -0.714 ; sig_instruction_address[8]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg8 ; clock        ; clock       ; 1.000        ; 0.102      ; 1.781      ;
; -0.711 ; sig_instruction_address[3]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.747      ;
; -0.709 ; sig_instruction_address[9]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg9 ; clock        ; clock       ; 1.000        ; 0.097      ; 1.771      ;
; -0.709 ; sig_instruction_address[8]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; clock        ; clock       ; 1.000        ; 0.108      ; 1.782      ;
; -0.708 ; sig_instruction_address[0]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg0 ; clock        ; clock       ; 1.000        ; 0.102      ; 1.775      ;
; -0.707 ; sig_instruction_address[0]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg0 ; clock        ; clock       ; 1.000        ; 0.097      ; 1.769      ;
; -0.704 ; sig_instruction_address[7]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg7 ; clock        ; clock       ; 1.000        ; 0.102      ; 1.771      ;
; -0.701 ; sig_instruction_address[5]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg5 ; clock        ; clock       ; 1.000        ; 0.102      ; 1.768      ;
; -0.700 ; sig_instruction_address[2]                                                                                                             ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.736      ;
; -0.700 ; sig_instruction_address[1]                                                                                                             ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.736      ;
; -0.698 ; sig_instruction_address[1]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg1 ; clock        ; clock       ; 1.000        ; 0.102      ; 1.765      ;
; -0.696 ; sig_instruction_address[2]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; clock        ; clock       ; 1.000        ; 0.108      ; 1.769      ;
; -0.689 ; sig_instruction_address[6]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg6 ; clock        ; clock       ; 1.000        ; 0.106      ; 1.760      ;
; -0.687 ; sig_instruction_address[4]                                                                                                             ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.723      ;
; -0.684 ; sig_instruction_address[6]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.720      ;
; -0.680 ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[3]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.716      ;
; -0.680 ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.108      ; 1.753      ;
; -0.678 ; sig_instruction_address[7]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; clock        ; clock       ; 1.000        ; 0.108      ; 1.751      ;
; -0.661 ; sig_instruction_address[0]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; clock        ; clock       ; 1.000        ; 0.108      ; 1.734      ;
; -0.644 ; sig_instruction_address[8]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg8 ; clock        ; clock       ; 1.000        ; 0.106      ; 1.715      ;
; -0.640 ; sig_instruction_address[3]                                                                                                             ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.676      ;
; -0.639 ; sig_instruction_address[5]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg5 ; clock        ; clock       ; 1.000        ; 0.106      ; 1.710      ;
; -0.629 ; sig_instruction_address[1]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg1 ; clock        ; clock       ; 1.000        ; 0.106      ; 1.700      ;
; -0.629 ; sig_instruction_address[2]                                                                                                             ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.665      ;
; -0.629 ; sig_instruction_address[1]                                                                                                             ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.665      ;
; -0.618 ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.106      ; 1.689      ;
; -0.616 ; sig_instruction_address[4]                                                                                                             ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.652      ;
; -0.613 ; sig_instruction_address[6]                                                                                                             ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.649      ;
; -0.611 ; sig_instruction_address[7]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.647      ;
; -0.609 ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[2]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.645      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                           ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; sig_instruction_address[0] ; sig_instruction_address[0]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.803 ; sig_instruction_address[1] ; sig_instruction_address[1]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; sig_instruction_address[2] ; sig_instruction_address[2]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.814 ; sig_instruction_address[3] ; sig_instruction_address[3]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; sig_instruction_address[5] ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; sig_instruction_address[8] ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.080      ;
; 0.835 ; sig_instruction_address[9] ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.101      ;
; 0.836 ; sig_instruction_address[7] ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.102      ;
; 0.944 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.282      ;
; 0.953 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.289      ;
; 0.969 ; sig_instruction_address[2] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.305      ;
; 0.991 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.327      ;
; 0.992 ; sig_instruction_address[0] ; sig_instruction_address[1]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.258      ;
; 1.000 ; sig_instruction_address[6] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.266      ;
; 1.003 ; sig_instruction_address[4] ; sig_instruction_address[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.269      ;
; 1.008 ; sig_instruction_address[6] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.344      ;
; 1.011 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.347      ;
; 1.025 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.361      ;
; 1.136 ; sig_instruction_address[2] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.106      ; 1.476      ;
; 1.137 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.106      ; 1.477      ;
; 1.143 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.106      ; 1.483      ;
; 1.151 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.487      ;
; 1.154 ; sig_instruction_address[3] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.106      ; 1.494      ;
; 1.157 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.106      ; 1.497      ;
; 1.173 ; sig_instruction_address[3] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.509      ;
; 1.176 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.512      ;
; 1.181 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.517      ;
; 1.186 ; sig_instruction_address[1] ; sig_instruction_address[2]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.452      ;
; 1.186 ; sig_instruction_address[2] ; sig_instruction_address[3]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.452      ;
; 1.191 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.529      ;
; 1.192 ; sig_instruction_address[3] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg3  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.530      ;
; 1.196 ; sig_instruction_address[6] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg6  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.534      ;
; 1.197 ; sig_instruction_address[5] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.463      ;
; 1.197 ; sig_instruction_address[3] ; sig_instruction_address[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.463      ;
; 1.203 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.541      ;
; 1.222 ; sig_instruction_address[4] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg4  ; clock        ; clock       ; 0.000        ; 0.092      ; 1.548      ;
; 1.222 ; sig_instruction_address[7] ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.488      ;
; 1.223 ; sig_instruction_address[2] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg2  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.561      ;
; 1.226 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.092      ; 1.552      ;
; 1.231 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.569      ;
; 1.231 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.092      ; 1.557      ;
; 1.234 ; sig_instruction_address[3] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg3  ; clock        ; clock       ; 0.000        ; 0.092      ; 1.560      ;
; 1.242 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.092      ; 1.568      ;
; 1.243 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.092      ; 1.569      ;
; 1.246 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.086      ; 1.566      ;
; 1.246 ; sig_instruction_address[3] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg3  ; clock        ; clock       ; 0.000        ; 0.086      ; 1.566      ;
; 1.252 ; sig_instruction_address[4] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg4  ; clock        ; clock       ; 0.000        ; 0.086      ; 1.572      ;
; 1.254 ; sig_instruction_address[6] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg6  ; clock        ; clock       ; 0.000        ; 0.092      ; 1.580      ;
; 1.255 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg8  ; clock        ; clock       ; 0.000        ; 0.092      ; 1.581      ;
; 1.257 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg7  ; clock        ; clock       ; 0.000        ; 0.092      ; 1.583      ;
; 1.257 ; sig_instruction_address[1] ; sig_instruction_address[3]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.523      ;
; 1.257 ; sig_instruction_address[2] ; sig_instruction_address[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.523      ;
; 1.265 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.086      ; 1.585      ;
; 1.266 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg8  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.604      ;
; 1.268 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg7  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.606      ;
; 1.268 ; sig_instruction_address[3] ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.534      ;
; 1.268 ; sig_instruction_address[5] ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.534      ;
; 1.270 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.086      ; 1.590      ;
; 1.274 ; sig_instruction_address[2] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg2  ; clock        ; clock       ; 0.000        ; 0.086      ; 1.594      ;
; 1.276 ; sig_instruction_address[6] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg6  ; clock        ; clock       ; 0.000        ; 0.086      ; 1.596      ;
; 1.278 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg7  ; clock        ; clock       ; 0.000        ; 0.086      ; 1.598      ;
; 1.289 ; sig_instruction_address[8] ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.555      ;
; 1.311 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.086      ; 1.631      ;
; 1.328 ; sig_instruction_address[1] ; sig_instruction_address[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.594      ;
; 1.328 ; sig_instruction_address[2] ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.594      ;
; 1.339 ; sig_instruction_address[3] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.605      ;
; 1.339 ; sig_instruction_address[5] ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.605      ;
; 1.349 ; sig_instruction_address[4] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.106      ; 1.689      ;
; 1.360 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.106      ; 1.700      ;
; 1.370 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.106      ; 1.710      ;
; 1.375 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.106      ; 1.715      ;
; 1.379 ; sig_instruction_address[0] ; sig_instruction_address[2]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.645      ;
; 1.381 ; sig_instruction_address[7] ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.647      ;
; 1.383 ; sig_instruction_address[6] ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.649      ;
; 1.386 ; sig_instruction_address[4] ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.652      ;
; 1.392 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.108      ; 1.734      ;
; 1.399 ; sig_instruction_address[1] ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.665      ;
; 1.399 ; sig_instruction_address[2] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.665      ;
; 1.409 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.108      ; 1.751      ;
; 1.410 ; sig_instruction_address[3] ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.676      ;
; 1.411 ; sig_instruction_address[4] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.108      ; 1.753      ;
; 1.420 ; sig_instruction_address[6] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg6 ; clock        ; clock       ; 0.000        ; 0.106      ; 1.760      ;
; 1.427 ; sig_instruction_address[2] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.108      ; 1.769      ;
; 1.429 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.765      ;
; 1.432 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.768      ;
; 1.435 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.771      ;
; 1.438 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.097      ; 1.769      ;
; 1.439 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.775      ;
; 1.440 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.097      ; 1.771      ;
; 1.440 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.108      ; 1.782      ;
; 1.445 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.781      ;
; 1.450 ; sig_instruction_address[0] ; sig_instruction_address[3]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.716      ;
; 1.454 ; sig_instruction_address[6] ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.720      ;
; 1.457 ; sig_instruction_address[4] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.723      ;
; 1.466 ; sig_instruction_address[4] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg4  ; clock        ; clock       ; 0.000        ; 0.104      ; 1.804      ;
; 1.466 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.097      ; 1.797      ;
; 1.470 ; sig_instruction_address[1] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.736      ;
; 1.470 ; sig_instruction_address[2] ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.736      ;
; 1.472 ; sig_instruction_address[2] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg2  ; clock        ; clock       ; 0.000        ; 0.092      ; 1.798      ;
; 1.472 ; sig_instruction_address[4] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.808      ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg7 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; word_control_out[*]   ; clock      ; 10.230 ; 10.230 ; Rise       ; clock           ;
;  word_control_out[0]  ; clock      ; 9.534  ; 9.534  ; Rise       ; clock           ;
;  word_control_out[1]  ; clock      ; 9.528  ; 9.528  ; Rise       ; clock           ;
;  word_control_out[2]  ; clock      ; 9.487  ; 9.487  ; Rise       ; clock           ;
;  word_control_out[3]  ; clock      ; 9.484  ; 9.484  ; Rise       ; clock           ;
;  word_control_out[4]  ; clock      ; 9.760  ; 9.760  ; Rise       ; clock           ;
;  word_control_out[5]  ; clock      ; 9.314  ; 9.314  ; Rise       ; clock           ;
;  word_control_out[6]  ; clock      ; 9.979  ; 9.979  ; Rise       ; clock           ;
;  word_control_out[7]  ; clock      ; 9.308  ; 9.308  ; Rise       ; clock           ;
;  word_control_out[8]  ; clock      ; 9.608  ; 9.608  ; Rise       ; clock           ;
;  word_control_out[9]  ; clock      ; 9.601  ; 9.601  ; Rise       ; clock           ;
;  word_control_out[10] ; clock      ; 9.525  ; 9.525  ; Rise       ; clock           ;
;  word_control_out[11] ; clock      ; 9.767  ; 9.767  ; Rise       ; clock           ;
;  word_control_out[12] ; clock      ; 9.126  ; 9.126  ; Rise       ; clock           ;
;  word_control_out[13] ; clock      ; 9.171  ; 9.171  ; Rise       ; clock           ;
;  word_control_out[14] ; clock      ; 9.164  ; 9.164  ; Rise       ; clock           ;
;  word_control_out[15] ; clock      ; 9.661  ; 9.661  ; Rise       ; clock           ;
;  word_control_out[16] ; clock      ; 9.504  ; 9.504  ; Rise       ; clock           ;
;  word_control_out[17] ; clock      ; 9.833  ; 9.833  ; Rise       ; clock           ;
;  word_control_out[18] ; clock      ; 10.230 ; 10.230 ; Rise       ; clock           ;
;  word_control_out[19] ; clock      ; 9.328  ; 9.328  ; Rise       ; clock           ;
;  word_control_out[20] ; clock      ; 9.311  ; 9.311  ; Rise       ; clock           ;
;  word_control_out[21] ; clock      ; 9.291  ; 9.291  ; Rise       ; clock           ;
;  word_control_out[22] ; clock      ; 9.304  ; 9.304  ; Rise       ; clock           ;
;  word_control_out[23] ; clock      ; 9.490  ; 9.490  ; Rise       ; clock           ;
;  word_control_out[24] ; clock      ; 9.440  ; 9.440  ; Rise       ; clock           ;
;  word_control_out[25] ; clock      ; 9.318  ; 9.318  ; Rise       ; clock           ;
;  word_control_out[26] ; clock      ; 9.316  ; 9.316  ; Rise       ; clock           ;
;  word_control_out[27] ; clock      ; 9.082  ; 9.082  ; Rise       ; clock           ;
;  word_control_out[28] ; clock      ; 9.514  ; 9.514  ; Rise       ; clock           ;
;  word_control_out[29] ; clock      ; 9.180  ; 9.180  ; Rise       ; clock           ;
;  word_control_out[30] ; clock      ; 9.178  ; 9.178  ; Rise       ; clock           ;
;  word_control_out[31] ; clock      ; 9.067  ; 9.067  ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; word_control_out[*]   ; clock      ; 9.067  ; 9.067  ; Rise       ; clock           ;
;  word_control_out[0]  ; clock      ; 9.534  ; 9.534  ; Rise       ; clock           ;
;  word_control_out[1]  ; clock      ; 9.528  ; 9.528  ; Rise       ; clock           ;
;  word_control_out[2]  ; clock      ; 9.487  ; 9.487  ; Rise       ; clock           ;
;  word_control_out[3]  ; clock      ; 9.484  ; 9.484  ; Rise       ; clock           ;
;  word_control_out[4]  ; clock      ; 9.760  ; 9.760  ; Rise       ; clock           ;
;  word_control_out[5]  ; clock      ; 9.314  ; 9.314  ; Rise       ; clock           ;
;  word_control_out[6]  ; clock      ; 9.979  ; 9.979  ; Rise       ; clock           ;
;  word_control_out[7]  ; clock      ; 9.308  ; 9.308  ; Rise       ; clock           ;
;  word_control_out[8]  ; clock      ; 9.608  ; 9.608  ; Rise       ; clock           ;
;  word_control_out[9]  ; clock      ; 9.601  ; 9.601  ; Rise       ; clock           ;
;  word_control_out[10] ; clock      ; 9.525  ; 9.525  ; Rise       ; clock           ;
;  word_control_out[11] ; clock      ; 9.767  ; 9.767  ; Rise       ; clock           ;
;  word_control_out[12] ; clock      ; 9.126  ; 9.126  ; Rise       ; clock           ;
;  word_control_out[13] ; clock      ; 9.171  ; 9.171  ; Rise       ; clock           ;
;  word_control_out[14] ; clock      ; 9.164  ; 9.164  ; Rise       ; clock           ;
;  word_control_out[15] ; clock      ; 9.661  ; 9.661  ; Rise       ; clock           ;
;  word_control_out[16] ; clock      ; 9.504  ; 9.504  ; Rise       ; clock           ;
;  word_control_out[17] ; clock      ; 9.833  ; 9.833  ; Rise       ; clock           ;
;  word_control_out[18] ; clock      ; 10.230 ; 10.230 ; Rise       ; clock           ;
;  word_control_out[19] ; clock      ; 9.328  ; 9.328  ; Rise       ; clock           ;
;  word_control_out[20] ; clock      ; 9.311  ; 9.311  ; Rise       ; clock           ;
;  word_control_out[21] ; clock      ; 9.291  ; 9.291  ; Rise       ; clock           ;
;  word_control_out[22] ; clock      ; 9.304  ; 9.304  ; Rise       ; clock           ;
;  word_control_out[23] ; clock      ; 9.490  ; 9.490  ; Rise       ; clock           ;
;  word_control_out[24] ; clock      ; 9.440  ; 9.440  ; Rise       ; clock           ;
;  word_control_out[25] ; clock      ; 9.318  ; 9.318  ; Rise       ; clock           ;
;  word_control_out[26] ; clock      ; 9.316  ; 9.316  ; Rise       ; clock           ;
;  word_control_out[27] ; clock      ; 9.082  ; 9.082  ; Rise       ; clock           ;
;  word_control_out[28] ; clock      ; 9.514  ; 9.514  ; Rise       ; clock           ;
;  word_control_out[29] ; clock      ; 9.180  ; 9.180  ; Rise       ; clock           ;
;  word_control_out[30] ; clock      ; 9.178  ; 9.178  ; Rise       ; clock           ;
;  word_control_out[31] ; clock      ; 9.067  ; 9.067  ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.460 ; -46.733       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -740.276              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg0  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg1  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a1~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg2  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a2~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg3  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a3~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~porta_datain_reg0  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~porta_datain_reg1  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a5~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~porta_datain_reg2  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a6~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~porta_datain_reg3  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a7~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~porta_datain_reg0  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~porta_datain_reg1  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a9~porta_memory_reg0   ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~porta_datain_reg2  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a10~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~porta_datain_reg3  ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a11~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg0 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg1 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a13~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg2 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a14~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg3 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a15~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~porta_datain_reg0 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~porta_datain_reg1 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a17~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~porta_datain_reg2 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a18~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~porta_datain_reg3 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a19~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~porta_datain_reg0 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~porta_datain_reg1 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a21~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~porta_datain_reg2 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a22~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~porta_datain_reg3 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a23~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~porta_datain_reg0 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~porta_datain_reg1 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a25~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~porta_datain_reg2 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a26~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~porta_datain_reg3 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a27~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~porta_datain_reg0 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~porta_datain_reg1 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a29~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~porta_datain_reg2 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a30~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~porta_datain_reg3 ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a31~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -0.013 ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 1.045      ;
; 0.080  ; sig_instruction_address[1]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.952      ;
; 0.081  ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.951      ;
; 0.092  ; sig_instruction_address[4]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.940      ;
; 0.098  ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.069      ; 0.970      ;
; 0.099  ; sig_instruction_address[1]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; clock        ; clock       ; 1.000        ; 0.079      ; 0.979      ;
; 0.104  ; sig_instruction_address[8]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg8 ; clock        ; clock       ; 1.000        ; 0.069      ; 0.964      ;
; 0.107  ; sig_instruction_address[6]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg6 ; clock        ; clock       ; 1.000        ; 0.069      ; 0.961      ;
; 0.109  ; sig_instruction_address[3]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg3 ; clock        ; clock       ; 1.000        ; 0.069      ; 0.959      ;
; 0.112  ; sig_instruction_address[5]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg5 ; clock        ; clock       ; 1.000        ; 0.069      ; 0.956      ;
; 0.112  ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.073      ; 0.960      ;
; 0.115  ; sig_instruction_address[2]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.917      ;
; 0.116  ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.916      ;
; 0.116  ; sig_instruction_address[2]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg2 ; clock        ; clock       ; 1.000        ; 0.069      ; 0.952      ;
; 0.116  ; sig_instruction_address[1]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg1 ; clock        ; clock       ; 1.000        ; 0.069      ; 0.952      ;
; 0.128  ; sig_instruction_address[2]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg2 ; clock        ; clock       ; 1.000        ; 0.073      ; 0.944      ;
; 0.129  ; sig_instruction_address[3]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg3 ; clock        ; clock       ; 1.000        ; 0.079      ; 0.949      ;
; 0.130  ; sig_instruction_address[3]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg3 ; clock        ; clock       ; 1.000        ; 0.073      ; 0.942      ;
; 0.131  ; sig_instruction_address[6]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg6 ; clock        ; clock       ; 1.000        ; 0.073      ; 0.941      ;
; 0.145  ; sig_instruction_address[9]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg9 ; clock        ; clock       ; 1.000        ; 0.079      ; 0.933      ;
; 0.145  ; sig_instruction_address[3]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.887      ;
; 0.150  ; sig_instruction_address[5]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; clock        ; clock       ; 1.000        ; 0.079      ; 0.928      ;
; 0.151  ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.881      ;
; 0.156  ; sig_instruction_address[6]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg6 ; clock        ; clock       ; 1.000        ; 0.079      ; 0.922      ;
; 0.162  ; sig_instruction_address[6]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.870      ;
; 0.174  ; sig_instruction_address[1]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.858      ;
; 0.178  ; sig_instruction_address[8]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg8  ; clock        ; clock       ; 1.000        ; 0.061      ; 0.882      ;
; 0.186  ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.846      ;
; 0.186  ; sig_instruction_address[4]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.846      ;
; 0.196  ; sig_instruction_address[7]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg7 ; clock        ; clock       ; 1.000        ; 0.069      ; 0.872      ;
; 0.197  ; sig_instruction_address[2]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg2  ; clock        ; clock       ; 1.000        ; 0.065      ; 0.867      ;
; 0.199  ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.073      ; 0.873      ;
; 0.209  ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg4  ; clock        ; clock       ; 1.000        ; 0.076      ; 0.866      ;
; 0.209  ; sig_instruction_address[2]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.823      ;
; 0.209  ; sig_instruction_address[1]                                                                                                             ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.823      ;
; 0.211  ; sig_instruction_address[9]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg9 ; clock        ; clock       ; 1.000        ; 0.069      ; 0.857      ;
; 0.213  ; sig_instruction_address[0]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg0 ; clock        ; clock       ; 1.000        ; 0.069      ; 0.855      ;
; 0.214  ; sig_instruction_address[8]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; clock        ; clock       ; 1.000        ; 0.079      ; 0.864      ;
; 0.214  ; sig_instruction_address[8]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg8 ; clock        ; clock       ; 1.000        ; 0.073      ; 0.858      ;
; 0.214  ; sig_instruction_address[5]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.818      ;
; 0.217  ; sig_instruction_address[0]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg0 ; clock        ; clock       ; 1.000        ; 0.073      ; 0.855      ;
; 0.218  ; sig_instruction_address[7]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg7 ; clock        ; clock       ; 1.000        ; 0.073      ; 0.854      ;
; 0.220  ; sig_instruction_address[6]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg6 ; clock        ; clock       ; 1.000        ; 0.077      ; 0.856      ;
; 0.221  ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[4]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.811      ;
; 0.221  ; sig_instruction_address[5]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg5 ; clock        ; clock       ; 1.000        ; 0.073      ; 0.851      ;
; 0.221  ; sig_instruction_address[4]                                                                                                             ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.811      ;
; 0.223  ; sig_instruction_address[1]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg1 ; clock        ; clock       ; 1.000        ; 0.073      ; 0.849      ;
; 0.227  ; sig_instruction_address[2]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; clock        ; clock       ; 1.000        ; 0.079      ; 0.851      ;
; 0.233  ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.079      ; 0.845      ;
; 0.236  ; sig_instruction_address[7]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; clock        ; clock       ; 1.000        ; 0.079      ; 0.842      ;
; 0.239  ; sig_instruction_address[3]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.793      ;
; 0.244  ; sig_instruction_address[0]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; clock        ; clock       ; 1.000        ; 0.079      ; 0.834      ;
; 0.244  ; sig_instruction_address[2]                                                                                                             ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.788      ;
; 0.244  ; sig_instruction_address[1]                                                                                                             ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.788      ;
; 0.252  ; sig_instruction_address[8]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg8 ; clock        ; clock       ; 1.000        ; 0.077      ; 0.824      ;
; 0.254  ; sig_instruction_address[5]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg5 ; clock        ; clock       ; 1.000        ; 0.077      ; 0.822      ;
; 0.256  ; sig_instruction_address[0]                                                                                                             ; sig_instruction_address[3]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.776      ;
; 0.256  ; sig_instruction_address[6]                                                                                                             ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.776      ;
; 0.256  ; sig_instruction_address[4]                                                                                                             ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.776      ;
; 0.257  ; sig_instruction_address[5]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg5  ; clock        ; clock       ; 1.000        ; 0.061      ; 0.803      ;
; 0.260  ; sig_instruction_address[1]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg1 ; clock        ; clock       ; 1.000        ; 0.077      ; 0.816      ;
; 0.263  ; sig_instruction_address[4]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg4 ; clock        ; clock       ; 1.000        ; 0.077      ; 0.813      ;
; 0.269  ; sig_instruction_address[7]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg7  ; clock        ; clock       ; 1.000        ; 0.061      ; 0.791      ;
; 0.269  ; sig_instruction_address[2]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg2  ; clock        ; clock       ; 1.000        ; 0.061      ; 0.791      ;
; 0.274  ; sig_instruction_address[3]                                                                                                             ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.758      ;
; 0.276  ; sig_instruction_address[6]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg6  ; clock        ; clock       ; 1.000        ; 0.061      ; 0.784      ;
; 0.276  ; sig_instruction_address[1]                                                                                                             ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg1  ; clock        ; clock       ; 1.000        ; 0.061      ; 0.784      ;
; 0.276  ; sig_instruction_address[7]                                                                                                             ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 1.000        ; 0.000      ; 0.756      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                           ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; sig_instruction_address[0] ; sig_instruction_address[0]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.358 ; sig_instruction_address[2] ; sig_instruction_address[2]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; sig_instruction_address[1] ; sig_instruction_address[1]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; sig_instruction_address[3] ; sig_instruction_address[3]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; sig_instruction_address[5] ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; sig_instruction_address[8] ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.369 ; sig_instruction_address[9] ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; sig_instruction_address[7] ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.428 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.642      ;
; 0.435 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.646      ;
; 0.441 ; sig_instruction_address[2] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.652      ;
; 0.449 ; sig_instruction_address[0] ; sig_instruction_address[1]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.601      ;
; 0.451 ; sig_instruction_address[4] ; sig_instruction_address[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.603      ;
; 0.451 ; sig_instruction_address[6] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.603      ;
; 0.459 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.670      ;
; 0.465 ; sig_instruction_address[6] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.676      ;
; 0.469 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.680      ;
; 0.478 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.689      ;
; 0.496 ; sig_instruction_address[1] ; sig_instruction_address[2]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; sig_instruction_address[2] ; sig_instruction_address[3]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.648      ;
; 0.501 ; sig_instruction_address[3] ; sig_instruction_address[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; sig_instruction_address[5] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; sig_instruction_address[2] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.719      ;
; 0.504 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.719      ;
; 0.508 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.723      ;
; 0.510 ; sig_instruction_address[7] ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.662      ;
; 0.514 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.725      ;
; 0.514 ; sig_instruction_address[3] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.729      ;
; 0.516 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.731      ;
; 0.527 ; sig_instruction_address[3] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg3  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.741      ;
; 0.529 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.743      ;
; 0.531 ; sig_instruction_address[6] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg6  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.745      ;
; 0.531 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.742      ;
; 0.531 ; sig_instruction_address[3] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.742      ;
; 0.531 ; sig_instruction_address[1] ; sig_instruction_address[3]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; sig_instruction_address[2] ; sig_instruction_address[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.683      ;
; 0.535 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.746      ;
; 0.536 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.750      ;
; 0.536 ; sig_instruction_address[3] ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; sig_instruction_address[5] ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.689      ;
; 0.551 ; sig_instruction_address[2] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg2  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.765      ;
; 0.552 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.065      ; 0.755      ;
; 0.553 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.065      ; 0.756      ;
; 0.553 ; sig_instruction_address[4] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg4  ; clock        ; clock       ; 0.000        ; 0.065      ; 0.756      ;
; 0.555 ; sig_instruction_address[3] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg3  ; clock        ; clock       ; 0.000        ; 0.065      ; 0.758      ;
; 0.557 ; sig_instruction_address[8] ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.709      ;
; 0.563 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.065      ; 0.766      ;
; 0.564 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.778      ;
; 0.564 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.065      ; 0.767      ;
; 0.566 ; sig_instruction_address[1] ; sig_instruction_address[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; sig_instruction_address[2] ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; sig_instruction_address[3] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg3  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.766      ;
; 0.568 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.767      ;
; 0.569 ; sig_instruction_address[6] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg6  ; clock        ; clock       ; 0.000        ; 0.065      ; 0.772      ;
; 0.571 ; sig_instruction_address[3] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; sig_instruction_address[5] ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg7  ; clock        ; clock       ; 0.000        ; 0.065      ; 0.776      ;
; 0.574 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg8  ; clock        ; clock       ; 0.000        ; 0.065      ; 0.777      ;
; 0.574 ; sig_instruction_address[4] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg4  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.773      ;
; 0.577 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg7  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.791      ;
; 0.578 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg8  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.792      ;
; 0.582 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.781      ;
; 0.585 ; sig_instruction_address[6] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg6  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.784      ;
; 0.585 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.784      ;
; 0.589 ; sig_instruction_address[0] ; sig_instruction_address[2]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sig_instruction_address[4] ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; sig_instruction_address[6] ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.741      ;
; 0.592 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg7  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.791      ;
; 0.592 ; sig_instruction_address[2] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg2  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.791      ;
; 0.598 ; sig_instruction_address[4] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.813      ;
; 0.601 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.816      ;
; 0.601 ; sig_instruction_address[1] ; sig_instruction_address[5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; sig_instruction_address[2] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.753      ;
; 0.604 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.803      ;
; 0.604 ; sig_instruction_address[7] ; sig_instruction_address[9]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.756      ;
; 0.606 ; sig_instruction_address[3] ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.758      ;
; 0.607 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.822      ;
; 0.609 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.824      ;
; 0.617 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.079      ; 0.834      ;
; 0.624 ; sig_instruction_address[0] ; sig_instruction_address[3]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; sig_instruction_address[4] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; sig_instruction_address[6] ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.776      ;
; 0.625 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.079      ; 0.842      ;
; 0.628 ; sig_instruction_address[4] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.079      ; 0.845      ;
; 0.634 ; sig_instruction_address[2] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.079      ; 0.851      ;
; 0.636 ; sig_instruction_address[1] ; sig_instruction_address[6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.636 ; sig_instruction_address[2] ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.638 ; sig_instruction_address[1] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.849      ;
; 0.640 ; sig_instruction_address[5] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.851      ;
; 0.641 ; sig_instruction_address[6] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg6 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.856      ;
; 0.641 ; sig_instruction_address[3] ; sig_instruction_address[8]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.643 ; sig_instruction_address[7] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.854      ;
; 0.644 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.855      ;
; 0.647 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.079      ; 0.864      ;
; 0.647 ; sig_instruction_address[8] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.073      ; 0.858      ;
; 0.648 ; sig_instruction_address[0] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.069      ; 0.855      ;
; 0.650 ; sig_instruction_address[9] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.069      ; 0.857      ;
; 0.652 ; sig_instruction_address[4] ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg4  ; clock        ; clock       ; 0.000        ; 0.076      ; 0.866      ;
; 0.659 ; sig_instruction_address[0] ; sig_instruction_address[4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.811      ;
; 0.659 ; sig_instruction_address[4] ; sig_instruction_address[7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.811      ;
+-------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; instructions_memory:inst_mem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg7 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; word_control_out[*]   ; clock      ; 5.873 ; 5.873 ; Rise       ; clock           ;
;  word_control_out[0]  ; clock      ; 5.592 ; 5.592 ; Rise       ; clock           ;
;  word_control_out[1]  ; clock      ; 5.588 ; 5.588 ; Rise       ; clock           ;
;  word_control_out[2]  ; clock      ; 5.563 ; 5.563 ; Rise       ; clock           ;
;  word_control_out[3]  ; clock      ; 5.563 ; 5.563 ; Rise       ; clock           ;
;  word_control_out[4]  ; clock      ; 5.684 ; 5.684 ; Rise       ; clock           ;
;  word_control_out[5]  ; clock      ; 5.494 ; 5.494 ; Rise       ; clock           ;
;  word_control_out[6]  ; clock      ; 5.808 ; 5.808 ; Rise       ; clock           ;
;  word_control_out[7]  ; clock      ; 5.488 ; 5.488 ; Rise       ; clock           ;
;  word_control_out[8]  ; clock      ; 5.632 ; 5.632 ; Rise       ; clock           ;
;  word_control_out[9]  ; clock      ; 5.618 ; 5.618 ; Rise       ; clock           ;
;  word_control_out[10] ; clock      ; 5.577 ; 5.577 ; Rise       ; clock           ;
;  word_control_out[11] ; clock      ; 5.690 ; 5.690 ; Rise       ; clock           ;
;  word_control_out[12] ; clock      ; 5.341 ; 5.341 ; Rise       ; clock           ;
;  word_control_out[13] ; clock      ; 5.373 ; 5.373 ; Rise       ; clock           ;
;  word_control_out[14] ; clock      ; 5.369 ; 5.369 ; Rise       ; clock           ;
;  word_control_out[15] ; clock      ; 5.590 ; 5.590 ; Rise       ; clock           ;
;  word_control_out[16] ; clock      ; 5.574 ; 5.574 ; Rise       ; clock           ;
;  word_control_out[17] ; clock      ; 5.745 ; 5.745 ; Rise       ; clock           ;
;  word_control_out[18] ; clock      ; 5.873 ; 5.873 ; Rise       ; clock           ;
;  word_control_out[19] ; clock      ; 5.501 ; 5.501 ; Rise       ; clock           ;
;  word_control_out[20] ; clock      ; 5.497 ; 5.497 ; Rise       ; clock           ;
;  word_control_out[21] ; clock      ; 5.484 ; 5.484 ; Rise       ; clock           ;
;  word_control_out[22] ; clock      ; 5.482 ; 5.482 ; Rise       ; clock           ;
;  word_control_out[23] ; clock      ; 5.571 ; 5.571 ; Rise       ; clock           ;
;  word_control_out[24] ; clock      ; 5.496 ; 5.496 ; Rise       ; clock           ;
;  word_control_out[25] ; clock      ; 5.496 ; 5.496 ; Rise       ; clock           ;
;  word_control_out[26] ; clock      ; 5.496 ; 5.496 ; Rise       ; clock           ;
;  word_control_out[27] ; clock      ; 5.388 ; 5.388 ; Rise       ; clock           ;
;  word_control_out[28] ; clock      ; 5.584 ; 5.584 ; Rise       ; clock           ;
;  word_control_out[29] ; clock      ; 5.381 ; 5.381 ; Rise       ; clock           ;
;  word_control_out[30] ; clock      ; 5.380 ; 5.380 ; Rise       ; clock           ;
;  word_control_out[31] ; clock      ; 5.383 ; 5.383 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; word_control_out[*]   ; clock      ; 5.341 ; 5.341 ; Rise       ; clock           ;
;  word_control_out[0]  ; clock      ; 5.592 ; 5.592 ; Rise       ; clock           ;
;  word_control_out[1]  ; clock      ; 5.588 ; 5.588 ; Rise       ; clock           ;
;  word_control_out[2]  ; clock      ; 5.563 ; 5.563 ; Rise       ; clock           ;
;  word_control_out[3]  ; clock      ; 5.563 ; 5.563 ; Rise       ; clock           ;
;  word_control_out[4]  ; clock      ; 5.684 ; 5.684 ; Rise       ; clock           ;
;  word_control_out[5]  ; clock      ; 5.494 ; 5.494 ; Rise       ; clock           ;
;  word_control_out[6]  ; clock      ; 5.808 ; 5.808 ; Rise       ; clock           ;
;  word_control_out[7]  ; clock      ; 5.488 ; 5.488 ; Rise       ; clock           ;
;  word_control_out[8]  ; clock      ; 5.632 ; 5.632 ; Rise       ; clock           ;
;  word_control_out[9]  ; clock      ; 5.618 ; 5.618 ; Rise       ; clock           ;
;  word_control_out[10] ; clock      ; 5.577 ; 5.577 ; Rise       ; clock           ;
;  word_control_out[11] ; clock      ; 5.690 ; 5.690 ; Rise       ; clock           ;
;  word_control_out[12] ; clock      ; 5.341 ; 5.341 ; Rise       ; clock           ;
;  word_control_out[13] ; clock      ; 5.373 ; 5.373 ; Rise       ; clock           ;
;  word_control_out[14] ; clock      ; 5.369 ; 5.369 ; Rise       ; clock           ;
;  word_control_out[15] ; clock      ; 5.590 ; 5.590 ; Rise       ; clock           ;
;  word_control_out[16] ; clock      ; 5.574 ; 5.574 ; Rise       ; clock           ;
;  word_control_out[17] ; clock      ; 5.745 ; 5.745 ; Rise       ; clock           ;
;  word_control_out[18] ; clock      ; 5.873 ; 5.873 ; Rise       ; clock           ;
;  word_control_out[19] ; clock      ; 5.501 ; 5.501 ; Rise       ; clock           ;
;  word_control_out[20] ; clock      ; 5.497 ; 5.497 ; Rise       ; clock           ;
;  word_control_out[21] ; clock      ; 5.484 ; 5.484 ; Rise       ; clock           ;
;  word_control_out[22] ; clock      ; 5.482 ; 5.482 ; Rise       ; clock           ;
;  word_control_out[23] ; clock      ; 5.571 ; 5.571 ; Rise       ; clock           ;
;  word_control_out[24] ; clock      ; 5.496 ; 5.496 ; Rise       ; clock           ;
;  word_control_out[25] ; clock      ; 5.496 ; 5.496 ; Rise       ; clock           ;
;  word_control_out[26] ; clock      ; 5.496 ; 5.496 ; Rise       ; clock           ;
;  word_control_out[27] ; clock      ; 5.388 ; 5.388 ; Rise       ; clock           ;
;  word_control_out[28] ; clock      ; 5.584 ; 5.584 ; Rise       ; clock           ;
;  word_control_out[29] ; clock      ; 5.381 ; 5.381 ; Rise       ; clock           ;
;  word_control_out[30] ; clock      ; 5.380 ; 5.380 ; Rise       ; clock           ;
;  word_control_out[31] ; clock      ; 5.383 ; 5.383 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.914   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  clock           ; -1.914   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -117.488 ; 0.0   ; 0.0      ; 0.0     ; -740.276            ;
;  clock           ; -117.488 ; 0.000 ; N/A      ; N/A     ; -740.276            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; word_control_out[*]   ; clock      ; 10.230 ; 10.230 ; Rise       ; clock           ;
;  word_control_out[0]  ; clock      ; 9.534  ; 9.534  ; Rise       ; clock           ;
;  word_control_out[1]  ; clock      ; 9.528  ; 9.528  ; Rise       ; clock           ;
;  word_control_out[2]  ; clock      ; 9.487  ; 9.487  ; Rise       ; clock           ;
;  word_control_out[3]  ; clock      ; 9.484  ; 9.484  ; Rise       ; clock           ;
;  word_control_out[4]  ; clock      ; 9.760  ; 9.760  ; Rise       ; clock           ;
;  word_control_out[5]  ; clock      ; 9.314  ; 9.314  ; Rise       ; clock           ;
;  word_control_out[6]  ; clock      ; 9.979  ; 9.979  ; Rise       ; clock           ;
;  word_control_out[7]  ; clock      ; 9.308  ; 9.308  ; Rise       ; clock           ;
;  word_control_out[8]  ; clock      ; 9.608  ; 9.608  ; Rise       ; clock           ;
;  word_control_out[9]  ; clock      ; 9.601  ; 9.601  ; Rise       ; clock           ;
;  word_control_out[10] ; clock      ; 9.525  ; 9.525  ; Rise       ; clock           ;
;  word_control_out[11] ; clock      ; 9.767  ; 9.767  ; Rise       ; clock           ;
;  word_control_out[12] ; clock      ; 9.126  ; 9.126  ; Rise       ; clock           ;
;  word_control_out[13] ; clock      ; 9.171  ; 9.171  ; Rise       ; clock           ;
;  word_control_out[14] ; clock      ; 9.164  ; 9.164  ; Rise       ; clock           ;
;  word_control_out[15] ; clock      ; 9.661  ; 9.661  ; Rise       ; clock           ;
;  word_control_out[16] ; clock      ; 9.504  ; 9.504  ; Rise       ; clock           ;
;  word_control_out[17] ; clock      ; 9.833  ; 9.833  ; Rise       ; clock           ;
;  word_control_out[18] ; clock      ; 10.230 ; 10.230 ; Rise       ; clock           ;
;  word_control_out[19] ; clock      ; 9.328  ; 9.328  ; Rise       ; clock           ;
;  word_control_out[20] ; clock      ; 9.311  ; 9.311  ; Rise       ; clock           ;
;  word_control_out[21] ; clock      ; 9.291  ; 9.291  ; Rise       ; clock           ;
;  word_control_out[22] ; clock      ; 9.304  ; 9.304  ; Rise       ; clock           ;
;  word_control_out[23] ; clock      ; 9.490  ; 9.490  ; Rise       ; clock           ;
;  word_control_out[24] ; clock      ; 9.440  ; 9.440  ; Rise       ; clock           ;
;  word_control_out[25] ; clock      ; 9.318  ; 9.318  ; Rise       ; clock           ;
;  word_control_out[26] ; clock      ; 9.316  ; 9.316  ; Rise       ; clock           ;
;  word_control_out[27] ; clock      ; 9.082  ; 9.082  ; Rise       ; clock           ;
;  word_control_out[28] ; clock      ; 9.514  ; 9.514  ; Rise       ; clock           ;
;  word_control_out[29] ; clock      ; 9.180  ; 9.180  ; Rise       ; clock           ;
;  word_control_out[30] ; clock      ; 9.178  ; 9.178  ; Rise       ; clock           ;
;  word_control_out[31] ; clock      ; 9.067  ; 9.067  ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; word_control_out[*]   ; clock      ; 5.341 ; 5.341 ; Rise       ; clock           ;
;  word_control_out[0]  ; clock      ; 5.592 ; 5.592 ; Rise       ; clock           ;
;  word_control_out[1]  ; clock      ; 5.588 ; 5.588 ; Rise       ; clock           ;
;  word_control_out[2]  ; clock      ; 5.563 ; 5.563 ; Rise       ; clock           ;
;  word_control_out[3]  ; clock      ; 5.563 ; 5.563 ; Rise       ; clock           ;
;  word_control_out[4]  ; clock      ; 5.684 ; 5.684 ; Rise       ; clock           ;
;  word_control_out[5]  ; clock      ; 5.494 ; 5.494 ; Rise       ; clock           ;
;  word_control_out[6]  ; clock      ; 5.808 ; 5.808 ; Rise       ; clock           ;
;  word_control_out[7]  ; clock      ; 5.488 ; 5.488 ; Rise       ; clock           ;
;  word_control_out[8]  ; clock      ; 5.632 ; 5.632 ; Rise       ; clock           ;
;  word_control_out[9]  ; clock      ; 5.618 ; 5.618 ; Rise       ; clock           ;
;  word_control_out[10] ; clock      ; 5.577 ; 5.577 ; Rise       ; clock           ;
;  word_control_out[11] ; clock      ; 5.690 ; 5.690 ; Rise       ; clock           ;
;  word_control_out[12] ; clock      ; 5.341 ; 5.341 ; Rise       ; clock           ;
;  word_control_out[13] ; clock      ; 5.373 ; 5.373 ; Rise       ; clock           ;
;  word_control_out[14] ; clock      ; 5.369 ; 5.369 ; Rise       ; clock           ;
;  word_control_out[15] ; clock      ; 5.590 ; 5.590 ; Rise       ; clock           ;
;  word_control_out[16] ; clock      ; 5.574 ; 5.574 ; Rise       ; clock           ;
;  word_control_out[17] ; clock      ; 5.745 ; 5.745 ; Rise       ; clock           ;
;  word_control_out[18] ; clock      ; 5.873 ; 5.873 ; Rise       ; clock           ;
;  word_control_out[19] ; clock      ; 5.501 ; 5.501 ; Rise       ; clock           ;
;  word_control_out[20] ; clock      ; 5.497 ; 5.497 ; Rise       ; clock           ;
;  word_control_out[21] ; clock      ; 5.484 ; 5.484 ; Rise       ; clock           ;
;  word_control_out[22] ; clock      ; 5.482 ; 5.482 ; Rise       ; clock           ;
;  word_control_out[23] ; clock      ; 5.571 ; 5.571 ; Rise       ; clock           ;
;  word_control_out[24] ; clock      ; 5.496 ; 5.496 ; Rise       ; clock           ;
;  word_control_out[25] ; clock      ; 5.496 ; 5.496 ; Rise       ; clock           ;
;  word_control_out[26] ; clock      ; 5.496 ; 5.496 ; Rise       ; clock           ;
;  word_control_out[27] ; clock      ; 5.388 ; 5.388 ; Rise       ; clock           ;
;  word_control_out[28] ; clock      ; 5.584 ; 5.584 ; Rise       ; clock           ;
;  word_control_out[29] ; clock      ; 5.381 ; 5.381 ; Rise       ; clock           ;
;  word_control_out[30] ; clock      ; 5.380 ; 5.380 ; Rise       ; clock           ;
;  word_control_out[31] ; clock      ; 5.383 ; 5.383 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 167      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 167      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 320   ; 320  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 27 20:37:10 2025
Info: Command: quartus_sta mips -c mips
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.914      -117.488 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -740.276 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -46.733 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -740.276 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4539 megabytes
    Info: Processing ended: Thu Mar 27 20:37:11 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


