module wideexpr_00453(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 2'sb01;
  assign y1 = s0;
  assign y2 = $signed(1'sb0);
  assign y3 = ((s1)>>(((s2)&(2'sb10))+((((2'sb10)>>>(s7))<<<($signed(4'sb0110)))&(((5'sb00011)^(1'sb1))|((s1)-(s3))))))-((ctrl[3]?(ctrl[3]?(2'sb01)^(s0):2'sb11):+($signed(($signed(u5))>>($unsigned(u0))))));
  assign y4 = (-(s1))<<<(|((($signed((s4)>=(6'b010001)))|($signed(4'sb1010)))-(1'sb1)));
  assign y5 = $unsigned($signed(2'sb10));
  assign y6 = -(5'b00100);
  assign y7 = -(($signed(5'sb10000))^~((4'sb0111)<((($signed(s5))<<((4'sb0101)<=(s5)))<<<(+(+(s5))))));
endmodule
