verilog xil_defaultlib --include "../../../../toggle_adc_recorder.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../toggle_adc_recorder.srcs/sources_1/bd/system/ipshared/2d50/hdl" --include "../../../../toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_2" --include "../../../../toggle_adc_recorder.srcs/sources_1/bd/system/ipshared/4fba" --include "../../../../toggle_adc_recorder.srcs/sources_1/bd/system/ipshared/8713/hdl" \
"../../../bd/system/ip/system_Waveform_Offset_Addr_1/sim/system_Waveform_Offset_Addr_1.v" \
"../../../bd/system/ip/system_ps_0_2/sim/system_ps_0_2.v" \
"../../../bd/system/ipshared/edca/src/axis_ram_writer.v" \
"../../../bd/system/ip/system_writer_0_2/sim/system_writer_0_2.v" \
"../../../bd/system/ip/system_writer_0_3/sim/system_writer_0_3.v" \
"../../../bd/system/ip/system_Waveform_Offset_Addr_2/sim/system_Waveform_Offset_Addr_2.v" \
"../../../bd/system/ipshared/fda5/src/axis_red_pitaya_adc.v" \
"../../../bd/system/ip/system_adc_0_0/sim/system_adc_0_0.v" \
"../../../bd/system/ipshared/ab40/src/axis_red_pitaya_dac.v" \
"../../../bd/system/ip/system_axis_red_pitaya_dac_0_0/sim/system_axis_red_pitaya_dac_0_0.v" \
"../../../bd/system/ipshared/b7d1/src/axi_cfg_register.v" \
"../../../bd/system/ip/system_cfg_0_0/sim/system_cfg_0_0.v" \
"../../../bd/system/ip/system_concat_0_0/sim/system_concat_0_0.v" \
"../../../bd/system/ip/system_const_0_0/sim/system_const_0_0.v" \
"../../../bd/system/ip/system_not_0_0/sim/system_not_0_0.v" \
"../../../bd/system/ip/system_pll_0_0/system_pll_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_pll_0_0/system_pll_0_0.v" \
"../../../bd/system/ipshared/8bd6/src/port_slicer.v" \
"../../../bd/system/ip/system_port_slicer_4_0/sim/system_port_slicer_4_0.v" \
"../../../bd/system/ipshared/0f35/pulse_gen.v" \
"../../../bd/system/ip/system_pulse_gen_0_0/sim/system_pulse_gen_0_0.v" \
"../../../bd/system/ipshared/cf81/exp_decay.v" \
"../../../bd/system/ip/system_sig_exp_decay_0_0/sim/system_sig_exp_decay_0_0.v" \
"../../../bd/system/ip/system_slice_2_0/sim/system_slice_2_0.v" \
"../../../bd/system/ip/system_slice_3_0/sim/system_slice_3_0.v" \
"../../../bd/system/ip/system_xlconcat_2_0/sim/system_xlconcat_2_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_port_slicer_0_0/sim/system_port_slicer_0_0.v" \
"../../../bd/system/ip/system_port_slicer_0_1/sim/system_port_slicer_0_1.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_0/hdl/tdata_system_axis_broadcaster_0_0.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_0/hdl/tuser_system_axis_broadcaster_0_0.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_0/hdl/top_system_axis_broadcaster_0_0.v" \
"../../../bd/system/ip/system_axis_broadcaster_0_0/sim/system_axis_broadcaster_0_0.v" \
"../../../bd/system/ip/system_axis_combiner_0_0/sim/system_axis_combiner_0_0.v" \
"../../../bd/system/ip/system_port_slicer_0_2/sim/system_port_slicer_0_2.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
