// Seed: 677845069
module module_0 (
    input  wire id_0,
    input  wor  id_1,
    input  tri1 id_2,
    output tri1 id_3
);
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output logic id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8
);
  wire id_10;
  module_0(
      id_6, id_7, id_4, id_0
  );
  wire id_11;
  always @(*) begin
    if (id_8 - id_4) id_5 <= 1;
  end
endmodule
