0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Raynara Lima/Documents/Capitulo 1/and_Gate/and_Gate.sim/sim_1/impl/timing/st_and_GATE_time_impl.v,1491602973,verilog,,,,and_GATE;glbl,,,,,,,,
C:/Users/Raynara Lima/Documents/Capitulo 1/and_Gate/and_Gate.srcs/sim_1/new/st_and_GATE.vhd,1491345904,vhdl,,,,st_and_gate,,,,,,,,
