$date
	Fri Sep 26 10:52:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " Clock $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % Resetn $end
$scope module FF $end
$var wire 1 " Clock $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % Resetn $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
1#
0"
x!
$end
#10
0%
#20
1!
1"
#40
0"
#60
1"
#80
0"
#90
1$
0#
#100
0!
1"
#120
0"
#130
1#
#140
1!
1"
#160
0"
#170
0$
0#
#180
1"
#190
