Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,12
design__inferred_latch__count,0
design__instance__count,12491
design__instance__area,109989
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,24
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,102
design__max_cap_violation__count__corner:nom_tt_025C_1v80,14
power__internal__total,0.005500774830579758
power__switching__total,0.003911993466317654
power__leakage__total,1.2871727506080788E-7
power__total,0.009412896819412708
clock__skew__worst_hold__corner:nom_tt_025C_1v80,4.064541707138923
clock__skew__worst_setup__corner:nom_tt_025C_1v80,4.064541707138923
timing__hold__ws__corner:nom_tt_025C_1v80,0.32424097657884543
timing__setup__ws__corner:nom_tt_025C_1v80,11.222090241372484
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1248
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,102
design__max_cap_violation__count__corner:nom_ss_100C_1v60,14
clock__skew__worst_hold__corner:nom_ss_100C_1v60,4.093836496784405
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.093836496784405
timing__hold__ws__corner:nom_ss_100C_1v60,0.6013065771057129
timing__setup__ws__corner:nom_ss_100C_1v60,6.802150146788142
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,102
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,14
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,4.057858164341656
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.057858164341656
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11517942481341868
timing__setup__ws__corner:nom_ff_n40C_1v95,12.87868603769052
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1465
design__max_fanout_violation__count,102
design__max_cap_violation__count,24
clock__skew__worst_hold,4.119002144839922
clock__skew__worst_setup,4.0464539531101735
timing__hold__ws,0.11218926105662815
timing__setup__ws,6.5400930966441395
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,2.76 2.72 1375.4 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,311133
design__core__area,302420
design__instance__count__stdcell,12491
design__instance__area__stdcell,109989
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.363697
design__instance__utilization__stdcell,0.363697
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,516220
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,321
antenna__violating__nets,82
antenna__violating__pins,102
route__antenna_violation__count,82
route__net,8024
route__net__special,2
route__drc_errors__iter:1,16028
route__wirelength__iter:1,636607
route__drc_errors__iter:2,6298
route__wirelength__iter:2,630969
route__drc_errors__iter:3,5880
route__wirelength__iter:3,627836
route__drc_errors__iter:4,1824
route__wirelength__iter:4,628365
route__drc_errors__iter:5,571
route__wirelength__iter:5,628267
route__drc_errors__iter:6,283
route__wirelength__iter:6,628226
route__drc_errors__iter:7,134
route__wirelength__iter:7,628200
route__drc_errors__iter:8,115
route__wirelength__iter:8,628136
route__drc_errors__iter:9,37
route__wirelength__iter:9,628126
route__drc_errors__iter:10,0
route__wirelength__iter:10,628119
route__drc_errors,0
route__wirelength,628119
route__vias,87461
route__vias__singlecut,87461
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,1322.35
timing__unannotated_net__count__corner:nom_tt_025C_1v80,106
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,106
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,106
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,9
design__max_fanout_violation__count__corner:min_tt_025C_1v80,102
design__max_cap_violation__count__corner:min_tt_025C_1v80,7
clock__skew__worst_hold__corner:min_tt_025C_1v80,4.054950712202539
clock__skew__worst_setup__corner:min_tt_025C_1v80,4.054950712202539
timing__hold__ws__corner:min_tt_025C_1v80,0.3186632159453788
timing__setup__ws__corner:min_tt_025C_1v80,11.395075427999314
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,106
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,867
design__max_fanout_violation__count__corner:min_ss_100C_1v60,102
design__max_cap_violation__count__corner:min_ss_100C_1v60,6
clock__skew__worst_hold__corner:min_ss_100C_1v60,4.073067332030746
clock__skew__worst_setup__corner:min_ss_100C_1v60,4.073067332030746
timing__hold__ws__corner:min_ss_100C_1v60,0.8048597571786745
timing__setup__ws__corner:min_ss_100C_1v60,7.10639922577485
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,106
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,102
design__max_cap_violation__count__corner:min_ff_n40C_1v95,7
clock__skew__worst_hold__corner:min_ff_n40C_1v95,4.0464539531101735
clock__skew__worst_setup__corner:min_ff_n40C_1v95,4.0464539531101735
timing__hold__ws__corner:min_ff_n40C_1v95,0.11218926105662815
timing__setup__ws__corner:min_ff_n40C_1v95,12.998533284320686
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,106
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,115
design__max_fanout_violation__count__corner:max_tt_025C_1v80,102
design__max_cap_violation__count__corner:max_tt_025C_1v80,23
clock__skew__worst_hold__corner:max_tt_025C_1v80,4.0847784089149135
clock__skew__worst_setup__corner:max_tt_025C_1v80,4.0847784089149135
timing__hold__ws__corner:max_tt_025C_1v80,0.3306156553219264
timing__setup__ws__corner:max_tt_025C_1v80,11.069161900386568
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,106
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1465
design__max_fanout_violation__count__corner:max_ss_100C_1v60,102
design__max_cap_violation__count__corner:max_ss_100C_1v60,24
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.119002144839922
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.119002144839922
timing__hold__ws__corner:max_ss_100C_1v60,0.4302500699718081
timing__setup__ws__corner:max_ss_100C_1v60,6.5400930966441395
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,106
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,102
design__max_cap_violation__count__corner:max_ff_n40C_1v95,23
clock__skew__worst_hold__corner:max_ff_n40C_1v95,4.073023367197727
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.073023367197727
timing__hold__ws__corner:max_ff_n40C_1v95,0.1183227993519406
timing__setup__ws__corner:max_ff_n40C_1v95,12.769941909799039
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,106
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,106
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000113164
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000102566
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000807024
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000102566
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007960000000000000020959796398489771718232077546417713165283203125
ir__drop__worst,0.000112999999999999995521811346765872485775616951286792755126953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
