0.7
2020.2
Nov 18 2020
09:20:35
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/AESL_axi_s_a.v,1723132331,systemVerilog,,,,AESL_axi_s_a,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/AESL_axi_s_b.v,1723132331,systemVerilog,,,,AESL_axi_s_b,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/AESL_axi_s_out_r.v,1723132331,systemVerilog,,,,AESL_axi_s_out_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/AESL_axi_slave_control.v,1723132331,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/AESL_fifo.v,1723132331,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/am_accel.autotb.v,1723132332,systemVerilog,,,/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/fifo_para.vh,apatb_am_accel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/am_accel.v,1723132290,systemVerilog,,,,am_accel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/am_accel_control_s_axi.v,1723132291,systemVerilog,,,,am_accel_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/am_accel_mul_32s_32s_32_1_1.v,1723132291,systemVerilog,,,,am_accel_mul_32s_32s_32_1_1;am_accel_mul_32s_32s_32_1_1_Multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/am_accel_regslice_both.v,1723132291,systemVerilog,,,,am_accel_regslice_both;am_accel_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/csv_file_dump.sv,1723132332,systemVerilog,,,/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/dataflow_monitor.sv,1723132332,systemVerilog,/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_process_interface.sv;/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/nodf_module_interface.sv,,/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/sample_manager.sv;/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/csv_file_dump.sv;/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_fifo_monitor.sv;/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_process_monitor.sv;/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_fifo_interface.sv,1723132332,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_fifo_monitor.sv,1723132332,systemVerilog,,,/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/sample_agent.sv;/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/dump_file_agent.sv;/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_process_interface.sv,1723132332,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_process_monitor.sv,1723132332,systemVerilog,,,/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/sample_agent.sv;/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/dump_file_agent.sv;/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/dump_file_agent.sv,1723132332,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/fifo_para.vh,1723132332,verilog,,,,,,,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/nodf_module_interface.sv,1723132332,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/nodf_module_monitor.sv,1723132332,systemVerilog,,,/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/sample_agent.sv;/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/dump_file_agent.sv;/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/sample_agent.sv,1723132332,systemVerilog,,,/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/sample_manager.sv,1723132332,systemVerilog,,,/home/danishkb8/Projects/build/am/ip/am_ip/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
