$date
	Tue Apr 22 14:27:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_RegisterFile $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd [4:0] $end
$var reg 5 % rs1 [4:0] $end
$var reg 5 & rs2 [4:0] $end
$var reg 32 ' wd [31:0] $end
$var reg 1 ( we $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 ) rd [4:0] $end
$var wire 5 * rs1 [4:0] $end
$var wire 5 + rs2 [4:0] $end
$var wire 32 , wd [31:0] $end
$var wire 1 ( we $end
$var wire 32 - rd2 [31:0] $end
$var wire 32 . rd1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5
1#
#10
0#
b11011110101011011011111011101111 '
b11011110101011011011111011101111 ,
b1 $
b1 )
1(
#15
1#
#20
b11011110101011011011111011101111 "
b11011110101011011011111011101111 .
0#
b1 %
b1 *
0(
#25
1#
#30
0#
b11111111111111111111111111111111 '
b11111111111111111111111111111111 ,
b0 $
b0 )
1(
#35
1#
#40
b0 "
b0 .
0#
b0 %
b0 *
0(
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
