

================================================================
== Vivado HLS Report for 'match_511_s'
================================================================
* Date:           Wed Dec  5 18:31:13 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.691|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    2|  34207875|    2|  34207875|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+----------+-----------+-----------+-----------+---------+----------+
        |                 |     Latency    | Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |    max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+----------+-----------+-----------+-----------+---------+----------+
        |- Loop 1         |    0|  34207873| 2 ~ 66943 |          -|          -| 0 ~ 511 |    no    |
        | + Loop 1.1      |    0|     66941|        131|          -|          -| 0 ~ 511 |    no    |
        |  ++ Loop 1.1.1  |  128|       128|          2|          1|          1|      128|    yes   |
        |- Loop 2         |    0|  34207873| 2 ~ 66943 |          -|          -| 0 ~ 511 |    no    |
        | + Loop 2.1      |    0|     66941|        131|          -|          -| 0 ~ 511 |    no    |
        |  ++ Loop 2.1.1  |  128|       128|          2|          1|          1|      128|    yes   |
        +-----------------+-----+----------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	7  / (tmp)
2 --> 
	3  / (tmp_119)
	12  / (!tmp_119)
3 --> 
	4  / (tmp_121)
	2  / (!tmp_121)
4 --> 
	6  / (exitcond7)
	5  / (!exitcond7)
5 --> 
	4  / true
6 --> 
	3  / true
7 --> 
	8  / (tmp_s)
	12  / (!tmp_s)
8 --> 
	9  / (tmp_120)
	7  / (!tmp_120)
9 --> 
	11  / (exitcond)
	10  / (!exitcond)
10 --> 
	9  / true
11 --> 
	8  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%matches_length_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %matches_length_read)"   --->   Operation 13 'read' 'matches_length_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%thresh_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %thresh_V)"   --->   Operation 14 'read' 'thresh_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%descriptors1_length_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %descriptors1_length_read)"   --->   Operation 15 'read' 'descriptors1_length_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%descriptors0_length_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %descriptors0_length_read)"   --->   Operation 16 'read' 'descriptors0_length_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%matches_length_read_s = zext i1 %matches_length_read_1 to i32"   --->   Operation 17 'zext' 'matches_length_read_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.31ns)   --->   "%tmp = icmp sgt i32 %descriptors0_length_s, %descriptors1_length_s" [./sift.h:626]   --->   Operation 18 'icmp' 'tmp' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %thresh_V_read to i64" [./sift.h:698]   --->   Operation 19 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vector_length_read_a_1 = alloca i32"   --->   Operation 20 'alloca' 'vector_length_read_a_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "store i32 %matches_length_read_s, i32* %vector_length_read_a_1"   --->   Operation 21 'store' <Predicate = true> <Delay = 1.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge73.preheader, label %._crit_edge.preheader" [./sift.h:626]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.97ns)   --->   "br label %._crit_edge" [./type.h:117->./sift.h:662]   --->   Operation 23 'br' <Predicate = (!tmp)> <Delay = 0.97>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "br label %._crit_edge73" [./type.h:117->./sift.h:702]   --->   Operation 24 'br' <Predicate = (tmp)> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i31 [ %i_3, %._crit_edge.backedge ], [ 0, %._crit_edge.preheader ]"   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%vector_length_read_a = load i32* %vector_length_read_a_1" [./type.h:117->./sift.h:662]   --->   Operation 26 'load' 'vector_length_read_a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [./sift.h:633]   --->   Operation 27 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.31ns)   --->   "%tmp_119 = icmp slt i32 %i_cast, %descriptors0_length_s" [./sift.h:633]   --->   Operation 28 'icmp' 'tmp_119' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)"   --->   Operation 29 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.55ns)   --->   "%i_3 = add i31 %i, 1" [./sift.h:633]   --->   Operation 30 'add' 'i_3' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_119, label %1, label %.loopexit.loopexit6" [./sift.h:633]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i31 %i to i10" [./sift.h:633]   --->   Operation 32 'trunc' 'tmp_155' <Predicate = (tmp_119)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_126_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_155, i7 0)" [./sift.h:638]   --->   Operation 33 'bitconcatenate' 'tmp_126_cast' <Predicate = (tmp_119)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "br label %2" [./sift.h:638]   --->   Operation 34 'br' <Predicate = (tmp_119)> <Delay = 0.97>
ST_2 : Operation 35 [1/1] (0.97ns)   --->   "br label %.loopexit"   --->   Operation 35 'br' <Predicate = (!tmp_119)> <Delay = 0.97>

State 3 <SV = 2> <Delay = 6.35>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%min_dist1 = phi i32 [ 2147483647, %1 ], [ %min_dist0_1, %_ifconv ]" [./sift.h:648]   --->   Operation 36 'phi' 'min_dist1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i32 [ 2147483647, %1 ], [ %min_dist1_2, %_ifconv ]" [./sift.h:648]   --->   Operation 37 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%min_idx1 = phi i32 [ 0, %1 ], [ %min_idx_1, %_ifconv ]" [./sift.h:648]   --->   Operation 38 'phi' 'min_idx1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%min_idx_2 = phi i31 [ 0, %1 ], [ %j_1, %_ifconv ]"   --->   Operation 39 'phi' 'min_idx_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%min_idx_2_cast = zext i31 %min_idx_2 to i32" [./sift.h:651]   --->   Operation 40 'zext' 'min_idx_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.31ns)   --->   "%tmp_121 = icmp slt i32 %min_idx_2_cast, %descriptors1_length_s" [./sift.h:638]   --->   Operation 41 'icmp' 'tmp_121' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)"   --->   Operation 42 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.55ns)   --->   "%j_1 = add i31 %min_idx_2, 1" [./sift.h:638]   --->   Operation 43 'add' 'j_1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_121, label %3, label %6" [./sift.h:638]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_157 = trunc i31 %min_idx_2 to i10" [./sift.h:638]   --->   Operation 45 'trunc' 'tmp_157' <Predicate = (tmp_121)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_134_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_157, i7 0)" [./sift.h:642]   --->   Operation 46 'bitconcatenate' 'tmp_134_cast' <Predicate = (tmp_121)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.97ns)   --->   "br label %4" [./sift.h:642]   --->   Operation 47 'br' <Predicate = (tmp_121)> <Delay = 0.97>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i32 %i_op_assign_2 to i64" [./sift.h:658]   --->   Operation 48 'sext' 'OP2_V_6' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (5.02ns)   --->   "%r_V_2 = mul nsw i64 %OP1_V, %OP2_V_6" [./sift.h:658]   --->   Operation 49 'mul' 'r_V_2' <Predicate = (!tmp_121)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_125 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %min_dist1, i16 0)" [./sift.h:658]   --->   Operation 50 'bitconcatenate' 'tmp_125' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_126 = sext i48 %tmp_125 to i64" [./sift.h:658]   --->   Operation 51 'sext' 'tmp_126' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.33ns)   --->   "%tmp_127 = icmp slt i64 %tmp_126, %r_V_2" [./sift.h:658]   --->   Operation 52 'icmp' 'tmp_127' <Predicate = (!tmp_121)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_127, label %7, label %._crit_edge.backedge" [./sift.h:658]   --->   Operation 53 'br' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_match_idx0_1 = trunc i31 %i to i16" [./sift.h:660]   --->   Operation 54 'trunc' 'p_match_idx0_1' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_match_idx1_1 = trunc i32 %min_idx1 to i16" [./sift.h:661]   --->   Operation 55 'trunc' 'p_match_idx1_1' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.57ns)   --->   "%vector_length_write_s = add nsw i32 1, %vector_length_read_a" [./type.h:117->./sift.h:662]   --->   Operation 56 'add' 'vector_length_write_s' <Predicate = (!tmp_121 & tmp_127)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_i = sext i32 %vector_length_read_a to i64" [./type.h:117->./sift.h:662]   --->   Operation 57 'sext' 'tmp_i' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%matches_val_idx0_add = getelementptr [511 x i16]* %matches_val_idx0, i64 0, i64 %tmp_i" [./type.h:117->./sift.h:662]   --->   Operation 58 'getelementptr' 'matches_val_idx0_add' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.99ns)   --->   "store i16 %p_match_idx0_1, i16* %matches_val_idx0_add, align 2" [./type.h:117->./sift.h:662]   --->   Operation 59 'store' <Predicate = (!tmp_121 & tmp_127)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%matches_val_idx1_add = getelementptr [511 x i16]* %matches_val_idx1, i64 0, i64 %tmp_i" [./type.h:117->./sift.h:662]   --->   Operation 60 'getelementptr' 'matches_val_idx1_add' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.99ns)   --->   "store i16 %p_match_idx1_1, i16* %matches_val_idx1_add, align 2" [./type.h:117->./sift.h:662]   --->   Operation 61 'store' <Predicate = (!tmp_121 & tmp_127)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_3 : Operation 62 [1/1] (1.00ns)   --->   "store i32 %vector_length_write_s, i32* %vector_length_read_a_1" [./type.h:91->./sift.h:662]   --->   Operation 62 'store' <Predicate = (!tmp_121 & tmp_127)> <Delay = 1.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [./sift.h:663]   --->   Operation 63 'br' <Predicate = (!tmp_121 & tmp_127)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 64 'br' <Predicate = (!tmp_121)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%min_dist1_3 = phi i24 [ 0, %3 ], [ %dist_1, %5 ]"   --->   Operation 65 'phi' 'min_dist1_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%k = phi i8 [ 0, %3 ], [ %k_3, %5 ]"   --->   Operation 66 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.98ns)   --->   "%exitcond7 = icmp eq i8 %k, -128" [./sift.h:642]   --->   Operation 67 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 68 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.28ns)   --->   "%k_3 = add i8 %k, 1" [./sift.h:642]   --->   Operation 69 'add' 'k_3' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %_ifconv, label %5" [./sift.h:642]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_148_cast = zext i8 %k to i17" [./sift.h:645]   --->   Operation 71 'zext' 'tmp_148_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.26ns)   --->   "%tmp_137 = add i17 %tmp_126_cast, %tmp_148_cast" [./sift.h:645]   --->   Operation 72 'add' 'tmp_137' <Predicate = (!exitcond7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_149_cast = zext i17 %tmp_137 to i64" [./sift.h:645]   --->   Operation 73 'zext' 'tmp_149_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%descriptors0_val_val_1 = getelementptr [65408 x i8]* %descriptors0_val_val, i64 0, i64 %tmp_149_cast" [./sift.h:645]   --->   Operation 74 'getelementptr' 'descriptors0_val_val_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.26ns)   --->   "%tmp_138 = add i17 %tmp_134_cast, %tmp_148_cast" [./sift.h:645]   --->   Operation 75 'add' 'tmp_138' <Predicate = (!exitcond7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_150_cast = zext i17 %tmp_138 to i64" [./sift.h:645]   --->   Operation 76 'zext' 'tmp_150_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%descriptors1_val_val_1 = getelementptr [65408 x i8]* %descriptors1_val_val, i64 0, i64 %tmp_150_cast" [./sift.h:645]   --->   Operation 77 'getelementptr' 'descriptors1_val_val_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (1.99ns)   --->   "%descriptors0_val_val_2 = load i8* %descriptors0_val_val_1, align 1" [./sift.h:645]   --->   Operation 78 'load' 'descriptors0_val_val_2' <Predicate = (!exitcond7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_4 : Operation 79 [2/2] (1.99ns)   --->   "%descriptors1_val_val_2 = load i8* %descriptors1_val_val_1, align 1" [./sift.h:645]   --->   Operation 79 'load' 'descriptors1_val_val_2' <Predicate = (!exitcond7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>

State 5 <SV = 4> <Delay = 7.69>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_136 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [./sift.h:642]   --->   Operation 80 'specregionbegin' 'tmp_136' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:644]   --->   Operation 81 'specpipeline' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (1.99ns)   --->   "%descriptors0_val_val_2 = load i8* %descriptors0_val_val_1, align 1" [./sift.h:645]   --->   Operation 82 'load' 'descriptors0_val_val_2' <Predicate = (!exitcond7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_250_cast = zext i8 %descriptors0_val_val_2 to i9" [./sift.h:645]   --->   Operation 83 'zext' 'tmp_250_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 84 [1/2] (1.99ns)   --->   "%descriptors1_val_val_2 = load i8* %descriptors1_val_val_1, align 1" [./sift.h:645]   --->   Operation 84 'load' 'descriptors1_val_val_2' <Predicate = (!exitcond7)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_251_cast = zext i8 %descriptors1_val_val_2 to i9" [./sift.h:645]   --->   Operation 85 'zext' 'tmp_251_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.28ns)   --->   "%delta_1 = sub i9 %tmp_250_cast, %tmp_251_cast" [./sift.h:645]   --->   Operation 86 'sub' 'delta_1' <Predicate = (!exitcond7)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%delta_1_cast = sext i9 %delta_1 to i18" [./sift.h:645]   --->   Operation 87 'sext' 'delta_1_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.08ns)   --->   "%tmp_139 = mul i18 %delta_1_cast, %delta_1_cast" [./sift.h:646]   --->   Operation 88 'mul' 'tmp_139' <Predicate = (!exitcond7)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_252_cast = sext i18 %tmp_139 to i24" [./sift.h:646]   --->   Operation 89 'sext' 'tmp_252_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.33ns)   --->   "%dist_1 = add i24 %min_dist1_3, %tmp_252_cast" [./sift.h:646]   --->   Operation 90 'add' 'dist_1' <Predicate = (!exitcond7)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_136)" [./sift.h:647]   --->   Operation 91 'specregionend' 'empty' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %4" [./sift.h:642]   --->   Operation 92 'br' <Predicate = (!exitcond7)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%min_dist1_3_cast = sext i24 %min_dist1_3 to i32" [./sift.h:654]   --->   Operation 93 'sext' 'min_dist1_3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.31ns)   --->   "%tmp_134 = icmp slt i32 %min_dist1_3_cast, %min_dist1" [./sift.h:648]   --->   Operation 94 'icmp' 'tmp_134' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.31ns)   --->   "%tmp_135 = icmp slt i32 %min_dist1_3_cast, %i_op_assign_2" [./sift.h:653]   --->   Operation 95 'icmp' 'tmp_135' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node min_dist1_2)   --->   "%dist_0_s = select i1 %tmp_135, i32 %min_dist1_3_cast, i32 %i_op_assign_2" [./sift.h:653]   --->   Operation 96 'select' 'dist_0_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.45ns)   --->   "%min_dist0_1 = select i1 %tmp_134, i32 %min_dist1_3_cast, i32 %min_dist1" [./sift.h:648]   --->   Operation 97 'select' 'min_dist0_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.45ns) (out node of the LUT)   --->   "%min_dist1_2 = select i1 %tmp_134, i32 %min_dist1, i32 %dist_0_s" [./sift.h:648]   --->   Operation 98 'select' 'min_dist1_2' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.45ns)   --->   "%min_idx_1 = select i1 %tmp_134, i32 %min_idx_2_cast, i32 %min_idx1" [./sift.h:648]   --->   Operation 99 'select' 'min_idx_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br label %2" [./sift.h:638]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 1> <Delay = 1.55>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%i5 = phi i31 [ %i_2, %._crit_edge73.backedge ], [ 0, %._crit_edge73.preheader ]"   --->   Operation 101 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%vector_length_read_a_2 = load i32* %vector_length_read_a_1" [./type.h:117->./sift.h:702]   --->   Operation 102 'load' 'vector_length_read_a_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%i5_cast = zext i31 %i5 to i32" [./sift.h:673]   --->   Operation 103 'zext' 'i5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.31ns)   --->   "%tmp_s = icmp slt i32 %i5_cast, %descriptors1_length_s" [./sift.h:673]   --->   Operation 104 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)"   --->   Operation 105 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.55ns)   --->   "%i_2 = add i31 %i5, 1" [./sift.h:673]   --->   Operation 106 'add' 'i_2' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %8, label %.loopexit.loopexit" [./sift.h:673]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i31 %i5 to i10" [./sift.h:673]   --->   Operation 108 'trunc' 'tmp_154' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_124_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_154, i7 0)" [./sift.h:678]   --->   Operation 109 'bitconcatenate' 'tmp_124_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.97ns)   --->   "br label %9" [./sift.h:678]   --->   Operation 110 'br' <Predicate = (tmp_s)> <Delay = 0.97>
ST_7 : Operation 111 [1/1] (0.97ns)   --->   "br label %.loopexit"   --->   Operation 111 'br' <Predicate = (!tmp_s)> <Delay = 0.97>

State 8 <SV = 2> <Delay = 6.35>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%min_dist1_4 = phi i32 [ 2147483647, %8 ], [ %min_dist07_1, %_ifconv1 ]" [./sift.h:688]   --->   Operation 112 'phi' 'min_dist1_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ 2147483647, %8 ], [ %min_dist18_2, %_ifconv1 ]" [./sift.h:688]   --->   Operation 113 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%min_idx9 = phi i32 [ 0, %8 ], [ %min_idx9_1, %_ifconv1 ]" [./sift.h:688]   --->   Operation 114 'phi' 'min_idx9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%min_idx = phi i31 [ 0, %8 ], [ %j, %_ifconv1 ]"   --->   Operation 115 'phi' 'min_idx' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%min_idx_cast = zext i31 %min_idx to i32" [./sift.h:691]   --->   Operation 116 'zext' 'min_idx_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.31ns)   --->   "%tmp_120 = icmp slt i32 %min_idx_cast, %descriptors0_length_s" [./sift.h:678]   --->   Operation 117 'icmp' 'tmp_120' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 511, i64 0)"   --->   Operation 118 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.55ns)   --->   "%j = add i31 %min_idx, 1" [./sift.h:678]   --->   Operation 119 'add' 'j' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %tmp_120, label %10, label %13" [./sift.h:678]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_156 = trunc i31 %min_idx to i10" [./sift.h:678]   --->   Operation 121 'trunc' 'tmp_156' <Predicate = (tmp_120)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_129_cast = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_156, i7 0)" [./sift.h:682]   --->   Operation 122 'bitconcatenate' 'tmp_129_cast' <Predicate = (tmp_120)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.97ns)   --->   "br label %11" [./sift.h:682]   --->   Operation 123 'br' <Predicate = (tmp_120)> <Delay = 0.97>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %i_op_assign to i64" [./sift.h:698]   --->   Operation 124 'sext' 'OP2_V' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (5.02ns)   --->   "%r_V = mul nsw i64 %OP1_V, %OP2_V" [./sift.h:698]   --->   Operation 125 'mul' 'r_V' <Predicate = (!tmp_120)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_122 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %min_dist1_4, i16 0)" [./sift.h:698]   --->   Operation 126 'bitconcatenate' 'tmp_122' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_123 = sext i48 %tmp_122 to i64" [./sift.h:698]   --->   Operation 127 'sext' 'tmp_123' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.33ns)   --->   "%tmp_124 = icmp slt i64 %tmp_123, %r_V" [./sift.h:698]   --->   Operation 128 'icmp' 'tmp_124' <Predicate = (!tmp_120)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_124, label %14, label %._crit_edge73.backedge" [./sift.h:698]   --->   Operation 129 'br' <Predicate = (!tmp_120)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%p_match_idx1 = trunc i31 %i5 to i16" [./sift.h:700]   --->   Operation 130 'trunc' 'p_match_idx1' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%p_match_idx0 = trunc i32 %min_idx9 to i16" [./sift.h:701]   --->   Operation 131 'trunc' 'p_match_idx0' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (1.57ns)   --->   "%vector_length_write_1 = add nsw i32 1, %vector_length_read_a_2" [./type.h:117->./sift.h:702]   --->   Operation 132 'add' 'vector_length_write_1' <Predicate = (!tmp_120 & tmp_124)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_i8 = sext i32 %vector_length_read_a_2 to i64" [./type.h:117->./sift.h:702]   --->   Operation 133 'sext' 'tmp_i8' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%matches_val_idx0_add_1 = getelementptr [511 x i16]* %matches_val_idx0, i64 0, i64 %tmp_i8" [./type.h:117->./sift.h:702]   --->   Operation 134 'getelementptr' 'matches_val_idx0_add_1' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (1.99ns)   --->   "store i16 %p_match_idx0, i16* %matches_val_idx0_add_1, align 2" [./type.h:117->./sift.h:702]   --->   Operation 135 'store' <Predicate = (!tmp_120 & tmp_124)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%matches_val_idx1_add_1 = getelementptr [511 x i16]* %matches_val_idx1, i64 0, i64 %tmp_i8" [./type.h:117->./sift.h:702]   --->   Operation 136 'getelementptr' 'matches_val_idx1_add_1' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (1.99ns)   --->   "store i16 %p_match_idx1, i16* %matches_val_idx1_add_1, align 2" [./type.h:117->./sift.h:702]   --->   Operation 137 'store' <Predicate = (!tmp_120 & tmp_124)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_8 : Operation 138 [1/1] (1.00ns)   --->   "store i32 %vector_length_write_1, i32* %vector_length_read_a_1" [./type.h:91->./sift.h:702]   --->   Operation 138 'store' <Predicate = (!tmp_120 & tmp_124)> <Delay = 1.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "br label %._crit_edge73.backedge" [./sift.h:703]   --->   Operation 139 'br' <Predicate = (!tmp_120 & tmp_124)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "br label %._crit_edge73"   --->   Operation 140 'br' <Predicate = (!tmp_120)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 3.26>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%min_dist1_5 = phi i24 [ 0, %10 ], [ %dist, %12 ]"   --->   Operation 141 'phi' 'min_dist1_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%k2 = phi i8 [ 0, %10 ], [ %k_2, %12 ]"   --->   Operation 142 'phi' 'k2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.98ns)   --->   "%exitcond = icmp eq i8 %k2, -128" [./sift.h:682]   --->   Operation 143 'icmp' 'exitcond' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 144 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.28ns)   --->   "%k_2 = add i8 %k2, 1" [./sift.h:682]   --->   Operation 145 'add' 'k_2' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ifconv1, label %12" [./sift.h:682]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_141_cast = zext i8 %k2 to i17" [./sift.h:685]   --->   Operation 147 'zext' 'tmp_141_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (1.26ns)   --->   "%tmp_131 = add i17 %tmp_129_cast, %tmp_141_cast" [./sift.h:685]   --->   Operation 148 'add' 'tmp_131' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_142_cast = zext i17 %tmp_131 to i64" [./sift.h:685]   --->   Operation 149 'zext' 'tmp_142_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%descriptors0_val_val_3 = getelementptr [65408 x i8]* %descriptors0_val_val, i64 0, i64 %tmp_142_cast" [./sift.h:685]   --->   Operation 150 'getelementptr' 'descriptors0_val_val_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (1.26ns)   --->   "%tmp_132 = add i17 %tmp_124_cast, %tmp_141_cast" [./sift.h:685]   --->   Operation 151 'add' 'tmp_132' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_143_cast = zext i17 %tmp_132 to i64" [./sift.h:685]   --->   Operation 152 'zext' 'tmp_143_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%descriptors1_val_val_3 = getelementptr [65408 x i8]* %descriptors1_val_val, i64 0, i64 %tmp_143_cast" [./sift.h:685]   --->   Operation 153 'getelementptr' 'descriptors1_val_val_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 154 [2/2] (1.99ns)   --->   "%descriptors1_val_val_4 = load i8* %descriptors1_val_val_3, align 1" [./sift.h:685]   --->   Operation 154 'load' 'descriptors1_val_val_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_9 : Operation 155 [2/2] (1.99ns)   --->   "%descriptors0_val_val_4 = load i8* %descriptors0_val_val_3, align 1" [./sift.h:685]   --->   Operation 155 'load' 'descriptors0_val_val_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>

State 10 <SV = 4> <Delay = 7.69>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [./sift.h:682]   --->   Operation 156 'specregionbegin' 'tmp_130' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./sift.h:684]   --->   Operation 157 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 158 [1/2] (1.99ns)   --->   "%descriptors1_val_val_4 = load i8* %descriptors1_val_val_3, align 1" [./sift.h:685]   --->   Operation 158 'load' 'descriptors1_val_val_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_245_cast = zext i8 %descriptors1_val_val_4 to i9" [./sift.h:685]   --->   Operation 159 'zext' 'tmp_245_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 160 [1/2] (1.99ns)   --->   "%descriptors0_val_val_4 = load i8* %descriptors0_val_val_3, align 1" [./sift.h:685]   --->   Operation 160 'load' 'descriptors0_val_val_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 511> <RAM>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_246_cast = zext i8 %descriptors0_val_val_4 to i9" [./sift.h:685]   --->   Operation 161 'zext' 'tmp_246_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (1.28ns)   --->   "%delta = sub i9 %tmp_245_cast, %tmp_246_cast" [./sift.h:685]   --->   Operation 162 'sub' 'delta' <Predicate = (!exitcond)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%delta_cast = sext i9 %delta to i18" [./sift.h:685]   --->   Operation 163 'sext' 'delta_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (2.08ns)   --->   "%tmp_133 = mul i18 %delta_cast, %delta_cast" [./sift.h:686]   --->   Operation 164 'mul' 'tmp_133' <Predicate = (!exitcond)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_247_cast = sext i18 %tmp_133 to i24" [./sift.h:686]   --->   Operation 165 'sext' 'tmp_247_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (2.33ns)   --->   "%dist = add i24 %min_dist1_5, %tmp_247_cast" [./sift.h:686]   --->   Operation 166 'add' 'dist' <Predicate = (!exitcond)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_130)" [./sift.h:687]   --->   Operation 167 'specregionend' 'empty_197' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "br label %11" [./sift.h:682]   --->   Operation 168 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 1.76>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%min_dist1_5_cast = sext i24 %min_dist1_5 to i32" [./sift.h:694]   --->   Operation 169 'sext' 'min_dist1_5_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (1.31ns)   --->   "%tmp_128 = icmp slt i32 %min_dist1_5_cast, %min_dist1_4" [./sift.h:688]   --->   Operation 170 'icmp' 'tmp_128' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (1.31ns)   --->   "%tmp_129 = icmp slt i32 %min_dist1_5_cast, %i_op_assign" [./sift.h:693]   --->   Operation 171 'icmp' 'tmp_129' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node min_dist18_2)   --->   "%dist12_0_s = select i1 %tmp_129, i32 %min_dist1_5_cast, i32 %i_op_assign" [./sift.h:693]   --->   Operation 172 'select' 'dist12_0_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.45ns)   --->   "%min_dist07_1 = select i1 %tmp_128, i32 %min_dist1_5_cast, i32 %min_dist1_4" [./sift.h:688]   --->   Operation 173 'select' 'min_dist07_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.45ns) (out node of the LUT)   --->   "%min_dist18_2 = select i1 %tmp_128, i32 %min_dist1_4, i32 %dist12_0_s" [./sift.h:688]   --->   Operation 174 'select' 'min_dist18_2' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.45ns)   --->   "%min_idx9_1 = select i1 %tmp_128, i32 %min_idx_cast, i32 %min_idx9" [./sift.h:688]   --->   Operation 175 'select' 'min_idx9_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "br label %9" [./sift.h:678]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%matches_length_4 = phi i32 [ %vector_length_read_a_2, %.loopexit.loopexit ], [ %vector_length_read_a, %.loopexit.loopexit6 ]" [./type.h:117->./sift.h:702]   --->   Operation 177 'phi' 'matches_length_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "ret i32 %matches_length_4" [./sift.h:706]   --->   Operation 178 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ descriptors0_val_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ descriptors0_length_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ descriptors1_val_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ descriptors1_length_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ thresh_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matches_val_idx0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ matches_val_idx1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ matches_length_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
matches_length_read_1  (read             ) [ 0000000000000]
thresh_V_read          (read             ) [ 0000000000000]
descriptors1_length_s  (read             ) [ 0011111111110]
descriptors0_length_s  (read             ) [ 0011111111110]
matches_length_read_s  (zext             ) [ 0000000000000]
tmp                    (icmp             ) [ 0100000000000]
OP1_V                  (sext             ) [ 0011111111110]
vector_length_read_a_1 (alloca           ) [ 0111111111110]
StgValue_21            (store            ) [ 0000000000000]
StgValue_22            (br               ) [ 0000000000000]
StgValue_23            (br               ) [ 0111111000000]
StgValue_24            (br               ) [ 0100000111110]
i                      (phi              ) [ 0011111000000]
vector_length_read_a   (load             ) [ 0011111100001]
i_cast                 (zext             ) [ 0000000000000]
tmp_119                (icmp             ) [ 0011111000000]
StgValue_29            (speclooptripcount) [ 0000000000000]
i_3                    (add              ) [ 0111111000000]
StgValue_31            (br               ) [ 0000000000000]
tmp_155                (trunc            ) [ 0000000000000]
tmp_126_cast           (bitconcatenate   ) [ 0001111000000]
StgValue_34            (br               ) [ 0011111000000]
StgValue_35            (br               ) [ 0011111100001]
min_dist1              (phi              ) [ 0001111000000]
i_op_assign_2          (phi              ) [ 0001111000000]
min_idx1               (phi              ) [ 0001111000000]
min_idx_2              (phi              ) [ 0001000000000]
min_idx_2_cast         (zext             ) [ 0000111000000]
tmp_121                (icmp             ) [ 0011111000000]
StgValue_42            (speclooptripcount) [ 0000000000000]
j_1                    (add              ) [ 0011111000000]
StgValue_44            (br               ) [ 0000000000000]
tmp_157                (trunc            ) [ 0000000000000]
tmp_134_cast           (bitconcatenate   ) [ 0000110000000]
StgValue_47            (br               ) [ 0011111000000]
OP2_V_6                (sext             ) [ 0000000000000]
r_V_2                  (mul              ) [ 0000000000000]
tmp_125                (bitconcatenate   ) [ 0000000000000]
tmp_126                (sext             ) [ 0000000000000]
tmp_127                (icmp             ) [ 0011111000000]
StgValue_53            (br               ) [ 0000000000000]
p_match_idx0_1         (trunc            ) [ 0000000000000]
p_match_idx1_1         (trunc            ) [ 0000000000000]
vector_length_write_s  (add              ) [ 0000000000000]
tmp_i                  (sext             ) [ 0000000000000]
matches_val_idx0_add   (getelementptr    ) [ 0000000000000]
StgValue_59            (store            ) [ 0000000000000]
matches_val_idx1_add   (getelementptr    ) [ 0000000000000]
StgValue_61            (store            ) [ 0000000000000]
StgValue_62            (store            ) [ 0000000000000]
StgValue_63            (br               ) [ 0000000000000]
StgValue_64            (br               ) [ 0111111000000]
min_dist1_3            (phi              ) [ 0000111000000]
k                      (phi              ) [ 0000100000000]
exitcond7              (icmp             ) [ 0011111000000]
StgValue_68            (speclooptripcount) [ 0000000000000]
k_3                    (add              ) [ 0011111000000]
StgValue_70            (br               ) [ 0000000000000]
tmp_148_cast           (zext             ) [ 0000000000000]
tmp_137                (add              ) [ 0000000000000]
tmp_149_cast           (zext             ) [ 0000000000000]
descriptors0_val_val_1 (getelementptr    ) [ 0000110000000]
tmp_138                (add              ) [ 0000000000000]
tmp_150_cast           (zext             ) [ 0000000000000]
descriptors1_val_val_1 (getelementptr    ) [ 0000110000000]
tmp_136                (specregionbegin  ) [ 0000000000000]
StgValue_81            (specpipeline     ) [ 0000000000000]
descriptors0_val_val_2 (load             ) [ 0000000000000]
tmp_250_cast           (zext             ) [ 0000000000000]
descriptors1_val_val_2 (load             ) [ 0000000000000]
tmp_251_cast           (zext             ) [ 0000000000000]
delta_1                (sub              ) [ 0000000000000]
delta_1_cast           (sext             ) [ 0000000000000]
tmp_139                (mul              ) [ 0000000000000]
tmp_252_cast           (sext             ) [ 0000000000000]
dist_1                 (add              ) [ 0011111000000]
empty                  (specregionend    ) [ 0000000000000]
StgValue_92            (br               ) [ 0011111000000]
min_dist1_3_cast       (sext             ) [ 0000000000000]
tmp_134                (icmp             ) [ 0000000000000]
tmp_135                (icmp             ) [ 0000000000000]
dist_0_s               (select           ) [ 0000000000000]
min_dist0_1            (select           ) [ 0011111000000]
min_dist1_2            (select           ) [ 0011111000000]
min_idx_1              (select           ) [ 0011111000000]
StgValue_100           (br               ) [ 0011111000000]
i5                     (phi              ) [ 0000000111110]
vector_length_read_a_2 (load             ) [ 0010000111111]
i5_cast                (zext             ) [ 0000000000000]
tmp_s                  (icmp             ) [ 0000000111110]
StgValue_105           (speclooptripcount) [ 0000000000000]
i_2                    (add              ) [ 0100000111110]
StgValue_107           (br               ) [ 0000000000000]
tmp_154                (trunc            ) [ 0000000000000]
tmp_124_cast           (bitconcatenate   ) [ 0000000011110]
StgValue_110           (br               ) [ 0000000111110]
StgValue_111           (br               ) [ 0010000111111]
min_dist1_4            (phi              ) [ 0000000011110]
i_op_assign            (phi              ) [ 0000000011110]
min_idx9               (phi              ) [ 0000000011110]
min_idx                (phi              ) [ 0000000010000]
min_idx_cast           (zext             ) [ 0000000001110]
tmp_120                (icmp             ) [ 0000000111110]
StgValue_118           (speclooptripcount) [ 0000000000000]
j                      (add              ) [ 0000000111110]
StgValue_120           (br               ) [ 0000000000000]
tmp_156                (trunc            ) [ 0000000000000]
tmp_129_cast           (bitconcatenate   ) [ 0000000001100]
StgValue_123           (br               ) [ 0000000111110]
OP2_V                  (sext             ) [ 0000000000000]
r_V                    (mul              ) [ 0000000000000]
tmp_122                (bitconcatenate   ) [ 0000000000000]
tmp_123                (sext             ) [ 0000000000000]
tmp_124                (icmp             ) [ 0000000111110]
StgValue_129           (br               ) [ 0000000000000]
p_match_idx1           (trunc            ) [ 0000000000000]
p_match_idx0           (trunc            ) [ 0000000000000]
vector_length_write_1  (add              ) [ 0000000000000]
tmp_i8                 (sext             ) [ 0000000000000]
matches_val_idx0_add_1 (getelementptr    ) [ 0000000000000]
StgValue_135           (store            ) [ 0000000000000]
matches_val_idx1_add_1 (getelementptr    ) [ 0000000000000]
StgValue_137           (store            ) [ 0000000000000]
StgValue_138           (store            ) [ 0000000000000]
StgValue_139           (br               ) [ 0000000000000]
StgValue_140           (br               ) [ 0100000111110]
min_dist1_5            (phi              ) [ 0000000001110]
k2                     (phi              ) [ 0000000001000]
exitcond               (icmp             ) [ 0000000111110]
StgValue_144           (speclooptripcount) [ 0000000000000]
k_2                    (add              ) [ 0000000111110]
StgValue_146           (br               ) [ 0000000000000]
tmp_141_cast           (zext             ) [ 0000000000000]
tmp_131                (add              ) [ 0000000000000]
tmp_142_cast           (zext             ) [ 0000000000000]
descriptors0_val_val_3 (getelementptr    ) [ 0000000001100]
tmp_132                (add              ) [ 0000000000000]
tmp_143_cast           (zext             ) [ 0000000000000]
descriptors1_val_val_3 (getelementptr    ) [ 0000000001100]
tmp_130                (specregionbegin  ) [ 0000000000000]
StgValue_157           (specpipeline     ) [ 0000000000000]
descriptors1_val_val_4 (load             ) [ 0000000000000]
tmp_245_cast           (zext             ) [ 0000000000000]
descriptors0_val_val_4 (load             ) [ 0000000000000]
tmp_246_cast           (zext             ) [ 0000000000000]
delta                  (sub              ) [ 0000000000000]
delta_cast             (sext             ) [ 0000000000000]
tmp_133                (mul              ) [ 0000000000000]
tmp_247_cast           (sext             ) [ 0000000000000]
dist                   (add              ) [ 0000000111110]
empty_197              (specregionend    ) [ 0000000000000]
StgValue_168           (br               ) [ 0000000111110]
min_dist1_5_cast       (sext             ) [ 0000000000000]
tmp_128                (icmp             ) [ 0000000000000]
tmp_129                (icmp             ) [ 0000000000000]
dist12_0_s             (select           ) [ 0000000000000]
min_dist07_1           (select           ) [ 0000000111110]
min_dist18_2           (select           ) [ 0000000111110]
min_idx9_1             (select           ) [ 0000000111110]
StgValue_176           (br               ) [ 0000000111110]
matches_length_4       (phi              ) [ 0000000000001]
StgValue_178           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="descriptors0_val_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descriptors0_val_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="descriptors0_length_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descriptors0_length_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="descriptors1_val_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descriptors1_val_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="descriptors1_length_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descriptors1_length_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="thresh_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="matches_val_idx0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matches_val_idx0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="matches_val_idx1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matches_val_idx1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="matches_length_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matches_length_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="vector_length_read_a_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vector_length_read_a_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="matches_length_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matches_length_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="thresh_V_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="thresh_V_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="descriptors1_length_s_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="descriptors1_length_s/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="descriptors0_length_s_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="descriptors0_length_s/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="matches_val_idx0_add_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matches_val_idx0_add/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/3 StgValue_135/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="matches_val_idx1_add_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matches_val_idx1_add/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/3 StgValue_137/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="descriptors0_val_val_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="17" slack="0"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descriptors0_val_val_1/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="descriptors1_val_val_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="17" slack="0"/>
<pin id="131" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descriptors1_val_val_1/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descriptors0_val_val_2/4 descriptors0_val_val_4/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descriptors1_val_val_2/4 descriptors1_val_val_4/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="matches_val_idx0_add_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matches_val_idx0_add_1/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="matches_val_idx1_add_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matches_val_idx1_add_1/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="descriptors0_val_val_3_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="17" slack="0"/>
<pin id="166" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descriptors0_val_val_3/9 "/>
</bind>
</comp>

<comp id="169" class="1004" name="descriptors1_val_val_3_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="17" slack="0"/>
<pin id="173" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descriptors1_val_val_3/9 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="31" slack="1"/>
<pin id="180" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="min_dist1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_dist1 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="min_dist1_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_dist1/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_op_assign_2_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_op_assign_2_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="32" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/3 "/>
</bind>
</comp>

<comp id="214" class="1005" name="min_idx1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_idx1 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="min_idx1_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_idx1/3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="min_idx_2_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="1"/>
<pin id="228" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="min_idx_2 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="min_idx_2_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="31" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_idx_2/3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="min_dist1_3_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="24" slack="1"/>
<pin id="239" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="min_dist1_3 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="min_dist1_3_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="24" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_dist1_3/4 "/>
</bind>
</comp>

<comp id="249" class="1005" name="k_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="1"/>
<pin id="251" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="k_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i5_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="31" slack="1"/>
<pin id="262" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="i5_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/7 "/>
</bind>
</comp>

<comp id="272" class="1005" name="min_dist1_4_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_dist1_4 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="min_dist1_4_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="32" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_dist1_4/8 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_op_assign_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_op_assign_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="32" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/8 "/>
</bind>
</comp>

<comp id="296" class="1005" name="min_idx9_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_idx9 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="min_idx9_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="32" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_idx9/8 "/>
</bind>
</comp>

<comp id="308" class="1005" name="min_idx_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="31" slack="1"/>
<pin id="310" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="min_idx (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="min_idx_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="31" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_idx/8 "/>
</bind>
</comp>

<comp id="319" class="1005" name="min_dist1_5_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="24" slack="1"/>
<pin id="321" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="min_dist1_5 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="min_dist1_5_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="24" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_dist1_5/9 "/>
</bind>
</comp>

<comp id="331" class="1005" name="k2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k2 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="k2_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k2/9 "/>
</bind>
</comp>

<comp id="342" class="1005" name="matches_length_4_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="matches_length_4 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="matches_length_4_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="32" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="matches_length_4/12 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vector_length_read_a/2 vector_length_read_a_2/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="matches_length_read_s_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="matches_length_read_s/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="OP1_V_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="StgValue_21_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_119_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="1"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_119/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="i_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="31" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_155_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="31" slack="0"/>
<pin id="390" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_155/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_126_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="17" slack="0"/>
<pin id="394" dir="0" index="1" bw="10" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_126_cast/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="min_idx_2_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="min_idx_2_cast/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_121_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="31" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="2"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_121/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="j_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="31" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_157_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="31" slack="0"/>
<pin id="417" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_157/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_134_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="17" slack="0"/>
<pin id="421" dir="0" index="1" bw="10" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_134_cast/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="OP2_V_6_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_6/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="r_V_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_125_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="48" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_125/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_126_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="48" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_126/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_127_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="48" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_127/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_match_idx0_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="31" slack="1"/>
<pin id="456" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_match_idx0_1/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_match_idx1_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_match_idx1_1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="vector_length_write_s_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="1"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vector_length_write_s/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_i_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="StgValue_62_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="2"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="exitcond7_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="k_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_148_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_148_cast/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_137_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="17" slack="2"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_137/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_149_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="17" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_149_cast/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_138_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="17" slack="1"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_138/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_150_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="17" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_150_cast/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_250_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_250_cast/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_251_cast_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_251_cast/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="delta_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="delta_1/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="delta_1_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="0"/>
<pin id="531" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="delta_1_cast/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="min_dist1_3_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="24" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="min_dist1_3_cast/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_134_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="24" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="2"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_134/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_135_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="24" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="2"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_135/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="dist_0_s_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="24" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="2"/>
<pin id="553" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dist_0_s/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="min_dist0_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="24" slack="0"/>
<pin id="560" dir="0" index="2" bw="32" slack="2"/>
<pin id="561" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_dist0_1/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="min_dist1_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="2"/>
<pin id="568" dir="0" index="2" bw="32" slack="0"/>
<pin id="569" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_dist1_2/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="min_idx_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="31" slack="2"/>
<pin id="576" dir="0" index="2" bw="32" slack="2"/>
<pin id="577" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_idx_1/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="i5_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="31" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i5_cast/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_s_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="31" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="1"/>
<pin id="587" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="i_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="31" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_154_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="31" slack="0"/>
<pin id="597" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_154/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_124_cast_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="17" slack="0"/>
<pin id="601" dir="0" index="1" bw="10" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_124_cast/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="min_idx_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="31" slack="0"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="min_idx_cast/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_120_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="31" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="2"/>
<pin id="614" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_120/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="j_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="31" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_156_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="0"/>
<pin id="624" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_156/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_129_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="17" slack="0"/>
<pin id="628" dir="0" index="1" bw="10" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_129_cast/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="OP2_V_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="r_V_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="2"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_122_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="48" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_122/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_123_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="48" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_123/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_124_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="48" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_124/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="p_match_idx1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="31" slack="1"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_match_idx1/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_match_idx0_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_match_idx0/8 "/>
</bind>
</comp>

<comp id="671" class="1004" name="vector_length_write_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="1"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vector_length_write_1/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_i8_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i8/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="StgValue_138_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="2"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="exitcond_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="0" index="1" bw="8" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="k_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_141_cast_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_141_cast/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_131_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="17" slack="1"/>
<pin id="704" dir="0" index="1" bw="8" slack="0"/>
<pin id="705" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_131/9 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_142_cast_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="17" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_142_cast/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_132_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="17" slack="2"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_132/9 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_143_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="17" slack="0"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_143_cast/9 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_245_cast_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_245_cast/10 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_246_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_246_cast/10 "/>
</bind>
</comp>

<comp id="730" class="1004" name="delta_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="delta/10 "/>
</bind>
</comp>

<comp id="736" class="1004" name="delta_cast_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="0"/>
<pin id="738" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="delta_cast/10 "/>
</bind>
</comp>

<comp id="740" class="1004" name="min_dist1_5_cast_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="24" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="min_dist1_5_cast/11 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_128_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="24" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="2"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128/11 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_129_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="24" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="2"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_129/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="dist12_0_s_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="24" slack="0"/>
<pin id="759" dir="0" index="2" bw="32" slack="2"/>
<pin id="760" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dist12_0_s/11 "/>
</bind>
</comp>

<comp id="764" class="1004" name="min_dist07_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="24" slack="0"/>
<pin id="767" dir="0" index="2" bw="32" slack="2"/>
<pin id="768" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_dist07_1/11 "/>
</bind>
</comp>

<comp id="772" class="1004" name="min_dist18_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="2"/>
<pin id="775" dir="0" index="2" bw="32" slack="0"/>
<pin id="776" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_dist18_2/11 "/>
</bind>
</comp>

<comp id="780" class="1004" name="min_idx9_1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="31" slack="2"/>
<pin id="783" dir="0" index="2" bw="32" slack="2"/>
<pin id="784" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_idx9_1/11 "/>
</bind>
</comp>

<comp id="787" class="1007" name="grp_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="0"/>
<pin id="789" dir="0" index="1" bw="9" slack="0"/>
<pin id="790" dir="0" index="2" bw="24" slack="1"/>
<pin id="791" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_139/5 tmp_252_cast/5 dist_1/5 "/>
</bind>
</comp>

<comp id="795" class="1007" name="grp_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="9" slack="0"/>
<pin id="797" dir="0" index="1" bw="9" slack="0"/>
<pin id="798" dir="0" index="2" bw="24" slack="1"/>
<pin id="799" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_133/10 tmp_247_cast/10 dist/10 "/>
</bind>
</comp>

<comp id="803" class="1005" name="descriptors1_length_s_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="descriptors1_length_s "/>
</bind>
</comp>

<comp id="809" class="1005" name="descriptors0_length_s_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="descriptors0_length_s "/>
</bind>
</comp>

<comp id="818" class="1005" name="OP1_V_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="2"/>
<pin id="820" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="824" class="1005" name="vector_length_read_a_1_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="vector_length_read_a_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="vector_length_read_a_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vector_length_read_a "/>
</bind>
</comp>

<comp id="842" class="1005" name="i_3_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="31" slack="0"/>
<pin id="844" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_126_cast_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="17" slack="2"/>
<pin id="849" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_126_cast "/>
</bind>
</comp>

<comp id="852" class="1005" name="min_idx_2_cast_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="2"/>
<pin id="854" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="min_idx_2_cast "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_121_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="861" class="1005" name="j_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="31" slack="0"/>
<pin id="863" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="tmp_134_cast_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="17" slack="1"/>
<pin id="868" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_134_cast "/>
</bind>
</comp>

<comp id="874" class="1005" name="exitcond7_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="878" class="1005" name="k_3_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="883" class="1005" name="descriptors0_val_val_1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="1"/>
<pin id="885" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descriptors0_val_val_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="descriptors1_val_val_1_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="1"/>
<pin id="890" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descriptors1_val_val_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="dist_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="24" slack="1"/>
<pin id="895" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="dist_1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="min_dist0_1_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_dist0_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="min_dist1_2_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_dist1_2 "/>
</bind>
</comp>

<comp id="908" class="1005" name="min_idx_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_idx_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="vector_length_read_a_2_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vector_length_read_a_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="i_2_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="31" slack="0"/>
<pin id="925" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_124_cast_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="17" slack="2"/>
<pin id="930" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_124_cast "/>
</bind>
</comp>

<comp id="933" class="1005" name="min_idx_cast_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="2"/>
<pin id="935" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="min_idx_cast "/>
</bind>
</comp>

<comp id="938" class="1005" name="tmp_120_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="942" class="1005" name="j_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="31" slack="0"/>
<pin id="944" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp_129_cast_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="17" slack="1"/>
<pin id="949" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_129_cast "/>
</bind>
</comp>

<comp id="955" class="1005" name="exitcond_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="1"/>
<pin id="957" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="959" class="1005" name="k_2_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="964" class="1005" name="descriptors0_val_val_3_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="1"/>
<pin id="966" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descriptors0_val_val_3 "/>
</bind>
</comp>

<comp id="969" class="1005" name="descriptors1_val_val_3_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="16" slack="1"/>
<pin id="971" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descriptors1_val_val_3 "/>
</bind>
</comp>

<comp id="974" class="1005" name="dist_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="24" slack="1"/>
<pin id="976" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="dist "/>
</bind>
</comp>

<comp id="979" class="1005" name="min_dist07_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_dist07_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="min_dist18_2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_dist18_2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="min_idx9_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_idx9_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="120" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="127" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="177"><net_src comp="162" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="357"><net_src comp="70" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="88" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="82" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="76" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="354" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="182" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="182" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="30" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="182" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="32" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="230" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="230" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="30" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="230" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="32" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="34" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="206" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="40" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="194" pin="4"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="42" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="431" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="178" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="462"><net_src comp="218" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="468"><net_src comp="20" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="469" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="478"><net_src comp="464" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="253" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="48" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="253" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="52" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="253" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="509"><net_src comp="491" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="518"><net_src comp="134" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="140" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="515" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="237" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="190" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="533" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="202" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="533" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="202" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="537" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="533" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="190" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="537" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="190" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="549" pin="3"/><net_sink comp="565" pin=2"/></net>

<net id="578"><net_src comp="537" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="214" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="264" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="264" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="30" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="264" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="32" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="34" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="312" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="312" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="30" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="312" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="32" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="34" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="637"><net_src comp="288" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="40" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="276" pin="4"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="42" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="654"><net_src comp="643" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="651" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="638" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="260" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="669"><net_src comp="300" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="675"><net_src comp="20" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="685"><net_src comp="671" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="335" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="48" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="335" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="52" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="335" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="698" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="716"><net_src comp="698" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="712" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="725"><net_src comp="140" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="134" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="722" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="726" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="319" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="740" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="272" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="740" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="284" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="740" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="284" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="769"><net_src comp="744" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="740" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="272" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="777"><net_src comp="744" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="272" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="756" pin="3"/><net_sink comp="772" pin=2"/></net>

<net id="785"><net_src comp="744" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="296" pin="1"/><net_sink comp="780" pin=2"/></net>

<net id="792"><net_src comp="529" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="529" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="237" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="800"><net_src comp="736" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="736" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="319" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="806"><net_src comp="82" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="812"><net_src comp="88" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="821"><net_src comp="364" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="827"><net_src comp="66" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="835"><net_src comp="351" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="845"><net_src comp="382" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="850"><net_src comp="392" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="855"><net_src comp="400" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="860"><net_src comp="404" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="409" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="869"><net_src comp="419" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="877"><net_src comp="479" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="485" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="886"><net_src comp="120" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="891"><net_src comp="127" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="896"><net_src comp="787" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="901"><net_src comp="557" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="906"><net_src comp="565" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="911"><net_src comp="573" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="916"><net_src comp="351" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="926"><net_src comp="589" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="931"><net_src comp="599" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="936"><net_src comp="607" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="941"><net_src comp="611" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="616" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="950"><net_src comp="626" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="958"><net_src comp="686" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="692" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="967"><net_src comp="162" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="972"><net_src comp="169" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="977"><net_src comp="795" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="982"><net_src comp="764" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="987"><net_src comp="772" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="992"><net_src comp="780" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="300" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: matches_val_idx0 | {3 8 }
	Port: matches_val_idx1 | {3 8 }
 - Input state : 
	Port: match<511> : descriptors0_val_val | {4 5 9 10 }
	Port: match<511> : descriptors0_length_read | {1 }
	Port: match<511> : descriptors1_val_val | {4 5 9 10 }
	Port: match<511> : descriptors1_length_read | {1 }
	Port: match<511> : thresh_V | {1 }
	Port: match<511> : matches_length_read | {1 }
  - Chain level:
	State 1
		StgValue_21 : 1
		StgValue_22 : 1
	State 2
		i_cast : 1
		tmp_119 : 2
		i_3 : 1
		StgValue_31 : 3
		tmp_155 : 1
		tmp_126_cast : 2
	State 3
		min_idx_2_cast : 1
		tmp_121 : 2
		j_1 : 1
		StgValue_44 : 3
		tmp_157 : 1
		tmp_134_cast : 2
		OP2_V_6 : 1
		r_V_2 : 2
		tmp_125 : 1
		tmp_126 : 2
		tmp_127 : 3
		StgValue_53 : 4
		p_match_idx1_1 : 1
		matches_val_idx0_add : 1
		StgValue_59 : 2
		matches_val_idx1_add : 1
		StgValue_61 : 2
		StgValue_62 : 1
	State 4
		exitcond7 : 1
		k_3 : 1
		StgValue_70 : 2
		tmp_148_cast : 1
		tmp_137 : 2
		tmp_149_cast : 3
		descriptors0_val_val_1 : 4
		tmp_138 : 2
		tmp_150_cast : 3
		descriptors1_val_val_1 : 4
		descriptors0_val_val_2 : 5
		descriptors1_val_val_2 : 5
	State 5
		tmp_250_cast : 1
		tmp_251_cast : 1
		delta_1 : 2
		delta_1_cast : 3
		tmp_139 : 4
		tmp_252_cast : 5
		dist_1 : 6
		empty : 1
	State 6
		tmp_134 : 1
		tmp_135 : 1
		dist_0_s : 2
		min_dist0_1 : 2
		min_dist1_2 : 3
		min_idx_1 : 2
	State 7
		i5_cast : 1
		tmp_s : 2
		i_2 : 1
		StgValue_107 : 3
		tmp_154 : 1
		tmp_124_cast : 2
	State 8
		min_idx_cast : 1
		tmp_120 : 2
		j : 1
		StgValue_120 : 3
		tmp_156 : 1
		tmp_129_cast : 2
		OP2_V : 1
		r_V : 2
		tmp_122 : 1
		tmp_123 : 2
		tmp_124 : 3
		StgValue_129 : 4
		p_match_idx0 : 1
		matches_val_idx0_add_1 : 1
		StgValue_135 : 2
		matches_val_idx1_add_1 : 1
		StgValue_137 : 2
		StgValue_138 : 1
	State 9
		exitcond : 1
		k_2 : 1
		StgValue_146 : 2
		tmp_141_cast : 1
		tmp_131 : 2
		tmp_142_cast : 3
		descriptors0_val_val_3 : 4
		tmp_132 : 2
		tmp_143_cast : 3
		descriptors1_val_val_3 : 4
		descriptors1_val_val_4 : 5
		descriptors0_val_val_4 : 5
	State 10
		tmp_245_cast : 1
		tmp_246_cast : 1
		delta : 2
		delta_cast : 3
		tmp_133 : 4
		tmp_247_cast : 5
		dist : 6
		empty_197 : 1
	State 11
		tmp_128 : 1
		tmp_129 : 1
		dist12_0_s : 2
		min_dist07_1 : 2
		min_dist18_2 : 3
		min_idx9_1 : 2
	State 12
		StgValue_178 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_3_fu_382            |    0    |    0    |    38   |
|          |            j_1_fu_409            |    0    |    0    |    38   |
|          |   vector_length_write_s_fu_464   |    0    |    0    |    39   |
|          |            k_3_fu_485            |    0    |    0    |    15   |
|          |          tmp_137_fu_495          |    0    |    0    |    24   |
|    add   |          tmp_138_fu_505          |    0    |    0    |    24   |
|          |            i_2_fu_589            |    0    |    0    |    38   |
|          |             j_fu_616             |    0    |    0    |    38   |
|          |   vector_length_write_1_fu_671   |    0    |    0    |    39   |
|          |            k_2_fu_692            |    0    |    0    |    15   |
|          |          tmp_131_fu_702          |    0    |    0    |    24   |
|          |          tmp_132_fu_712          |    0    |    0    |    24   |
|----------|----------------------------------|---------|---------|---------|
|          |          dist_0_s_fu_549         |    0    |    0    |    32   |
|          |        min_dist0_1_fu_557        |    0    |    0    |    32   |
|          |        min_dist1_2_fu_565        |    0    |    0    |    32   |
|  select  |         min_idx_1_fu_573         |    0    |    0    |    32   |
|          |         dist12_0_s_fu_756        |    0    |    0    |    32   |
|          |        min_dist07_1_fu_764       |    0    |    0    |    32   |
|          |        min_dist18_2_fu_772       |    0    |    0    |    32   |
|          |         min_idx9_1_fu_780        |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_358            |    0    |    0    |    18   |
|          |          tmp_119_fu_377          |    0    |    0    |    18   |
|          |          tmp_121_fu_404          |    0    |    0    |    18   |
|          |          tmp_127_fu_448          |    0    |    0    |    29   |
|          |         exitcond7_fu_479         |    0    |    0    |    11   |
|          |          tmp_134_fu_537          |    0    |    0    |    18   |
|   icmp   |          tmp_135_fu_543          |    0    |    0    |    18   |
|          |           tmp_s_fu_584           |    0    |    0    |    18   |
|          |          tmp_120_fu_611          |    0    |    0    |    18   |
|          |          tmp_124_fu_655          |    0    |    0    |    29   |
|          |          exitcond_fu_686         |    0    |    0    |    11   |
|          |          tmp_128_fu_744          |    0    |    0    |    18   |
|          |          tmp_129_fu_750          |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |           r_V_2_fu_431           |    3    |    0    |    21   |
|          |            r_V_fu_638            |    3    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          delta_1_fu_523          |    0    |    0    |    15   |
|          |           delta_fu_730           |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_787            |    1    |    0    |    0    |
|          |            grp_fu_795            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | matches_length_read_1_read_fu_70 |    0    |    0    |    0    |
|   read   |     thresh_V_read_read_fu_76     |    0    |    0    |    0    |
|          | descriptors1_length_s_read_fu_82 |    0    |    0    |    0    |
|          | descriptors0_length_s_read_fu_88 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |   matches_length_read_s_fu_354   |    0    |    0    |    0    |
|          |           i_cast_fu_373          |    0    |    0    |    0    |
|          |       min_idx_2_cast_fu_400      |    0    |    0    |    0    |
|          |        tmp_148_cast_fu_491       |    0    |    0    |    0    |
|          |        tmp_149_cast_fu_500       |    0    |    0    |    0    |
|          |        tmp_150_cast_fu_510       |    0    |    0    |    0    |
|          |        tmp_250_cast_fu_515       |    0    |    0    |    0    |
|   zext   |        tmp_251_cast_fu_519       |    0    |    0    |    0    |
|          |          i5_cast_fu_580          |    0    |    0    |    0    |
|          |        min_idx_cast_fu_607       |    0    |    0    |    0    |
|          |        tmp_141_cast_fu_698       |    0    |    0    |    0    |
|          |        tmp_142_cast_fu_707       |    0    |    0    |    0    |
|          |        tmp_143_cast_fu_717       |    0    |    0    |    0    |
|          |        tmp_245_cast_fu_722       |    0    |    0    |    0    |
|          |        tmp_246_cast_fu_726       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           OP1_V_fu_364           |    0    |    0    |    0    |
|          |          OP2_V_6_fu_427          |    0    |    0    |    0    |
|          |          tmp_126_fu_444          |    0    |    0    |    0    |
|          |           tmp_i_fu_469           |    0    |    0    |    0    |
|          |        delta_1_cast_fu_529       |    0    |    0    |    0    |
|   sext   |      min_dist1_3_cast_fu_533     |    0    |    0    |    0    |
|          |           OP2_V_fu_634           |    0    |    0    |    0    |
|          |          tmp_123_fu_651          |    0    |    0    |    0    |
|          |           tmp_i8_fu_676          |    0    |    0    |    0    |
|          |         delta_cast_fu_736        |    0    |    0    |    0    |
|          |      min_dist1_5_cast_fu_740     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_155_fu_388          |    0    |    0    |    0    |
|          |          tmp_157_fu_415          |    0    |    0    |    0    |
|          |       p_match_idx0_1_fu_454      |    0    |    0    |    0    |
|   trunc  |       p_match_idx1_1_fu_459      |    0    |    0    |    0    |
|          |          tmp_154_fu_595          |    0    |    0    |    0    |
|          |          tmp_156_fu_622          |    0    |    0    |    0    |
|          |        p_match_idx1_fu_661       |    0    |    0    |    0    |
|          |        p_match_idx0_fu_666       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        tmp_126_cast_fu_392       |    0    |    0    |    0    |
|          |        tmp_134_cast_fu_419       |    0    |    0    |    0    |
|bitconcatenate|          tmp_125_fu_436          |    0    |    0    |    0    |
|          |        tmp_124_cast_fu_599       |    0    |    0    |    0    |
|          |        tmp_129_cast_fu_626       |    0    |    0    |    0    |
|          |          tmp_122_fu_643          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    8    |    0    |   926   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         OP1_V_reg_818        |   64   |
| descriptors0_length_s_reg_809|   32   |
|descriptors0_val_val_1_reg_883|   16   |
|descriptors0_val_val_3_reg_964|   16   |
| descriptors1_length_s_reg_803|   32   |
|descriptors1_val_val_1_reg_888|   16   |
|descriptors1_val_val_3_reg_969|   16   |
|        dist_1_reg_893        |   24   |
|         dist_reg_974         |   24   |
|       exitcond7_reg_874      |    1   |
|       exitcond_reg_955       |    1   |
|          i5_reg_260          |   31   |
|          i_2_reg_923         |   31   |
|          i_3_reg_842         |   31   |
|     i_op_assign_2_reg_202    |   32   |
|      i_op_assign_reg_284     |   32   |
|           i_reg_178          |   31   |
|          j_1_reg_861         |   31   |
|           j_reg_942          |   31   |
|          k2_reg_331          |    8   |
|          k_2_reg_959         |    8   |
|          k_3_reg_878         |    8   |
|           k_reg_249          |    8   |
|   matches_length_4_reg_342   |   32   |
|     min_dist07_1_reg_979     |   32   |
|      min_dist0_1_reg_898     |   32   |
|     min_dist18_2_reg_984     |   32   |
|      min_dist1_2_reg_903     |   32   |
|      min_dist1_3_reg_237     |   24   |
|      min_dist1_4_reg_272     |   32   |
|      min_dist1_5_reg_319     |   24   |
|       min_dist1_reg_190      |   32   |
|       min_idx1_reg_214       |   32   |
|      min_idx9_1_reg_989      |   32   |
|       min_idx9_reg_296       |   32   |
|       min_idx_1_reg_908      |   32   |
|    min_idx_2_cast_reg_852    |   32   |
|       min_idx_2_reg_226      |   31   |
|     min_idx_cast_reg_933     |   32   |
|        min_idx_reg_308       |   31   |
|        tmp_120_reg_938       |    1   |
|        tmp_121_reg_857       |    1   |
|     tmp_124_cast_reg_928     |   17   |
|     tmp_126_cast_reg_847     |   17   |
|     tmp_129_cast_reg_947     |   17   |
|     tmp_134_cast_reg_866     |   17   |
|vector_length_read_a_1_reg_824|   32   |
|vector_length_read_a_2_reg_913|   32   |
| vector_length_read_a_reg_832 |   32   |
+------------------------------+--------+
|             Total            |  1216  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_101   |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_101   |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_114   |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_114   |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_134   |  p0  |   4  |  16  |   64   ||    21   |
|   grp_access_fu_140   |  p0  |   4  |  16  |   64   ||    21   |
|       i_reg_178       |  p0  |   2  |  31  |   62   ||    9    |
|   min_dist1_reg_190   |  p0  |   2  |  32  |   64   ||    9    |
| i_op_assign_2_reg_202 |  p0  |   2  |  32  |   64   ||    9    |
|    min_idx1_reg_214   |  p0  |   2  |  32  |   64   ||    9    |
|  min_dist1_3_reg_237  |  p0  |   2  |  24  |   48   ||    9    |
|       i5_reg_260      |  p0  |   2  |  31  |   62   ||    9    |
|  min_dist1_4_reg_272  |  p0  |   2  |  32  |   64   ||    9    |
|  i_op_assign_reg_284  |  p0  |   2  |  32  |   64   ||    9    |
|    min_idx9_reg_296   |  p0  |   2  |  32  |   64   ||    9    |
|  min_dist1_5_reg_319  |  p0  |   2  |  24  |   48   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   832  ||  15.773 ||   168   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   926  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   168  |
|  Register |    -   |    -   |  1216  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   15   |  1216  |  1094  |
+-----------+--------+--------+--------+--------+
