INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/8x3encoder/8x3encoder.srcs/sources_1/new/encoder8x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/8x3encoder/8x3encoder.srcs/sim_1/new/tbenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbenc
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/VeriLogProjects/8x3encoder/8x3encoder.srcs/sim_1/new/tbenc.v:29]
