LICENSE
MANIFEST.in
README.md
setup.py
pythondata_cpu_cv32e40s/__init__.py
pythondata_cpu_cv32e40s.egg-info/PKG-INFO
pythondata_cpu_cv32e40s.egg-info/SOURCES.txt
pythondata_cpu_cv32e40s.egg-info/dependency_links.txt
pythondata_cpu_cv32e40s.egg-info/not-zip-safe
pythondata_cpu_cv32e40s.egg-info/top_level.txt
pythondata_cpu_cv32e40s/system_verilog/.dir-locals.el
pythondata_cpu_cv32e40s/system_verilog/.gitignore
pythondata_cpu_cv32e40s/system_verilog/CONTRIBUTING.md
pythondata_cpu_cv32e40s/system_verilog/LICENSE
pythondata_cpu_cv32e40s/system_verilog/README.md
pythondata_cpu_cv32e40s/system_verilog/cv32e40s_manifest.flist
pythondata_cpu_cv32e40s/system_verilog/.github/release.yml
pythondata_cpu_cv32e40s/system_verilog/.github/ISSUE_TEMPLATE/bug.md
pythondata_cpu_cv32e40s/system_verilog/.github/ISSUE_TEMPLATE/config.yml
pythondata_cpu_cv32e40s/system_verilog/.github/ISSUE_TEMPLATE/enhancement.md
pythondata_cpu_cv32e40s/system_verilog/.github/ISSUE_TEMPLATE/question.md
pythondata_cpu_cv32e40s/system_verilog/.github/ISSUE_TEMPLATE/task.md
pythondata_cpu_cv32e40s/system_verilog/bhv/cv32e40s_core_log.sv
pythondata_cpu_cv32e40s/system_verilog/bhv/cv32e40s_dbg_helper.sv
pythondata_cpu_cv32e40s/system_verilog/bhv/cv32e40s_rvfi.sv
pythondata_cpu_cv32e40s/system_verilog/bhv/cv32e40s_rvfi_data_obi.sv
pythondata_cpu_cv32e40s/system_verilog/bhv/cv32e40s_rvfi_instr_obi.sv
pythondata_cpu_cv32e40s/system_verilog/bhv/cv32e40s_sim_clock_gate.sv
pythondata_cpu_cv32e40s/system_verilog/bhv/cv32e40s_sim_sffr.sv
pythondata_cpu_cv32e40s/system_verilog/bhv/cv32e40s_sim_sffs.sv
pythondata_cpu_cv32e40s/system_verilog/bhv/cv32e40s_wrapper.sv
pythondata_cpu_cv32e40s/system_verilog/bhv/rvfi_sim_trace.sv
pythondata_cpu_cv32e40s/system_verilog/bhv/include/cv32e40s_rvfi_pkg.sv
pythondata_cpu_cv32e40s/system_verilog/bhv/include/cv32e40s_wrapper.vh
pythondata_cpu_cv32e40s/system_verilog/constraints/cv32e40s_core.sdc
pythondata_cpu_cv32e40s/system_verilog/docs/.gitkeep
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/.gitignore
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/Makefile
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/make.bat
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/requirements.txt
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/Back_to_Back_Memory_Transaction.png
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/Basic_Memory_Transaction.png
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/CV32E40S_Block_Diagram.png
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/CV32E40S_Block_Diagram.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/CV32E40S_Pipeline.png
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/Events_PCCR_PCMR_PCER.png
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/Slow_Response_Memory_Transaction.png
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/blockdiagram.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/debug_halted.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/debug_running.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/obi_data_back_to_back.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/obi_data_basic.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/obi_data_multiple_outstanding.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/obi_data_slow_response.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/obi_instruction_basic.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/obi_instruction_basic_err.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/obi_instruction_multiple_outstanding.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/obi_instruction_multiple_outstanding_err.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/openhw-circle.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/openhw-landscape.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/riscv_prefetch_buffer.png
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/wfi.svg
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/image_sources/debug_halted.tim
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/image_sources/debug_running.tim
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/image_sources/obi_data_back_to_back.tim
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/image_sources/obi_data_basic.tim
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/image_sources/obi_data_multiple_outstanding.tim
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/image_sources/obi_data_slow_response.tim
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/image_sources/obi_instruction_basic.tim
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/image_sources/obi_instruction_basic_err.tim
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/image_sources/obi_instruction_multiple_outstanding.tim
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/image_sources/obi_instruction_multiple_outstanding_err.tim
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/images/image_sources/wfi.tim
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/conf.py
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/control_status_registers.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/core_versions.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/debug.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/exceptions_interrupts.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/fencei.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/getting_started.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/glossary.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/index.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/instruction_fetch.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/instruction_set_extensions.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/integration.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/intro.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/load_store_unit.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/perf_counters.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/pipeline.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/pma.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/pmp.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/preface.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/register_file.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/rvfi.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/sleep.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/xsecure.rst
pythondata_cpu_cv32e40s/system_verilog/docs/user_manual/source/_static/css/custom.css
pythondata_cpu_cv32e40s/system_verilog/reference/beh_lib.sv
pythondata_cpu_cv32e40s/system_verilog/reference/el2_exu.sv
pythondata_cpu_cv32e40s/system_verilog/reference/el2_exu_alu_ctl.sv
pythondata_cpu_cv32e40s/system_verilog/reference/el2_exu_div_ctl.sv
pythondata_cpu_cv32e40s/system_verilog/reference/el2_exu_mul_ctl.sv
pythondata_cpu_cv32e40s/system_verilog/reference/el2_ifu.sv
pythondata_cpu_cv32e40s/system_verilog/reference/el2_ifu_bp_ctl.sv
pythondata_cpu_cv32e40s/system_verilog/reference/ibex_core.sv
pythondata_cpu_cv32e40s/system_verilog/reference/ibex_cs_registers.sv
pythondata_cpu_cv32e40s/system_verilog/reference/ibex_dummy_instr.sv
pythondata_cpu_cv32e40s/system_verilog/reference/ibex_if_stage.sv
pythondata_cpu_cv32e40s/system_verilog/reference/ibex_pkg.sv
pythondata_cpu_cv32e40s/system_verilog/reference/ibex_pmp.sv
pythondata_cpu_cv32e40s/system_verilog/reference/ibex_register_file_ff.sv
pythondata_cpu_cv32e40s/system_verilog/reference/prim_secded_39_32_dec.sv
pythondata_cpu_cv32e40s/system_verilog/reference/prim_secded_39_32_enc.sv
pythondata_cpu_cv32e40s/system_verilog/reference/readme.txt
pythondata_cpu_cv32e40s/system_verilog/reference/rvb_bextdep.v
pythondata_cpu_cv32e40s/system_verilog/reference/rvb_bitcnt.v
pythondata_cpu_cv32e40s/system_verilog/reference/rvb_bmatxor.v
pythondata_cpu_cv32e40s/system_verilog/reference/rvb_clmul.v
pythondata_cpu_cv32e40s/system_verilog/reference/rvb_crc.v
pythondata_cpu_cv32e40s/system_verilog/reference/rvb_full.v
pythondata_cpu_cv32e40s/system_verilog/reference/rvb_shifter.v
pythondata_cpu_cv32e40s/system_verilog/reference/rvb_simple.v
pythondata_cpu_cv32e40s/system_verilog/reference/rvb_zbb32.v
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_alert.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_alignment_buffer.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_alu.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_alu_b_cpop.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_b_decoder.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_clic_int_controller.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_compressed_decoder.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_controller.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_controller_bypass.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_controller_fsm.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_core.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_cs_registers.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_csr.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_data_obi_interface.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_decoder.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_div.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_dummy_instr.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_ex_stage.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_ff_one.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_i_decoder.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_id_stage.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_if_stage.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_instr_obi_interface.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_int_controller.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_lfsr.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_load_store_unit.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_lsu_response_filter.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_m_decoder.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_mpu.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_mult.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_obi_integrity_fifo.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_pc_check.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_pc_target.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_pma.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_pmp.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_popcnt.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_prefetch_unit.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_prefetcher.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_rchk_check.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_register_file.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_register_file_ecc.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_register_file_wrapper.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_sequencer.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_sleep_unit.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_wb_stage.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/cv32e40s_write_buffer.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/if_c_obi.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/if_xif.sv
pythondata_cpu_cv32e40s/system_verilog/rtl/include/cv32e40s_pkg.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_alignment_buffer_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_clic_int_controller_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_controller_fsm_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_core_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_cs_registers_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_data_obi_interface_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_decoder_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_div_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_dummy_instr_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_ex_stage_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_id_stage_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_if_stage_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_instr_obi_interface_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_load_store_unit_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_lsu_response_filter_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_mpu_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_mult_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_param_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_pc_check_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_prefetch_unit_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_prefetcher_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_register_file_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_rvfi_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_sequencer_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_sleep_unit_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_wb_stage_sva.sv
pythondata_cpu_cv32e40s/system_verilog/sva/cv32e40s_write_buffer_sva.sv
pythondata_cpu_cv32e40s/system_verilog/tb/README.md