verilog xil_defaultlib --include "../../../../mlp_system.srcs/sources_1/bd/mlp_system_design/ipshared/ec67/hdl" --include "../../../../mlp_system.srcs/sources_1/bd/mlp_system_design/ipshared/6b56/hdl" \
"../../../bd/mlp_system_design/ip/mlp_system_design_input_blk_mem_0/sim/mlp_system_design_input_blk_mem_0.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_output_blk_mem_0/sim/mlp_system_design_output_blk_mem_0.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_xbar_0/sim/mlp_system_design_xbar_0.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_processing_system_0/sim/mlp_system_design_processing_system_0.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_weight_blk_mem_0/sim/mlp_system_design_weight_blk_mem_0.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_us_0/sim/mlp_system_design_auto_us_0.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_pc_5/sim/mlp_system_design_auto_pc_5.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_us_1/sim/mlp_system_design_auto_us_1.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_us_2/sim/mlp_system_design_auto_us_2.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_ds_0/sim/mlp_system_design_auto_ds_0.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_pc_0/sim/mlp_system_design_auto_pc_0.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_ds_1/sim/mlp_system_design_auto_ds_1.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_pc_1/sim/mlp_system_design_auto_pc_1.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_pc_2/sim/mlp_system_design_auto_pc_2.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_ds_2/sim/mlp_system_design_auto_ds_2.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_ds_3/sim/mlp_system_design_auto_ds_3.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_ds_4/sim/mlp_system_design_auto_ds_4.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_ds_5/sim/mlp_system_design_auto_ds_5.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_pc_3/sim/mlp_system_design_auto_pc_3.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_ds_6/sim/mlp_system_design_auto_ds_6.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_ds_7/sim/mlp_system_design_auto_ds_7.v" \
"../../../bd/mlp_system_design/ip/mlp_system_design_auto_pc_4/sim/mlp_system_design_auto_pc_4.v" \

verilog xil_defaultlib "glbl.v"

nosort
