{"vcs1":{"timestamp_begin":1684263876.140405405, "rt":1.25, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684263877.482919789, "rt":1.19, "ut":0.45, "st":0.15}}
{"link":{"timestamp_begin":1684263878.746563217, "rt":0.47, "ut":0.24, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684263875.484611316}
{"VCS_COMP_START_TIME": 1684263875.484611316}
{"VCS_COMP_END_TIME": 1684263880.786681000}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330312}}
{"stitch_vcselab": {"peak_mem": 211888}}
