# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../fft_module.srcs/sources_1/bd/FFT_Microblaze/ipshared/85a3" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/70cf/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/70cf/hdl" --include "E:/Vivado_2018_3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../fft_module.srcs/sources_1/new/fft_package.sv" \

verilog xil_defaultlib  --include "../../../../fft_module.srcs/sources_1/bd/FFT_Microblaze/ipshared/85a3" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/70cf/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/70cf/hdl" --include "E:/Vivado_2018_3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" \

sv xil_defaultlib  --include "../../../../fft_module.srcs/sources_1/bd/FFT_Microblaze/ipshared/85a3" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/70cf/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/70cf/hdl" --include "E:/Vivado_2018_3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/fft_package.sv" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/FFT_STAGE.sv" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/Main_Module.sv" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/Reverse_Input_Data_Adress.sv" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/Simplified_fft_stage.sv" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/s_mult_rtl.sv" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.sv" \

verilog xil_defaultlib  --include "../../../../fft_module.srcs/sources_1/bd/FFT_Microblaze/ipshared/85a3" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/70cf/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/70cf/hdl" --include "E:/Vivado_2018_3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" \
"../../../../fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" \
"../../../../fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" \

sv xil_defaultlib  --include "../../../../fft_module.srcs/sources_1/bd/FFT_Microblaze/ipshared/85a3" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/70cf/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/70cf/hdl" --include "E:/Vivado_2018_3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../fft_module.srcs/sim_1/new/FFT_Microblaze_Tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
