// Seed: 581034058
module module_0 (
    output tri id_0,
    input wor id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    output wire id_6,
    input tri id_7,
    input supply1 id_8,
    output uwire id_9,
    output tri1 id_10
);
  assign id_0 = -1;
  logic [-1 : -1] id_12 = 1'b0 == -1'b0 + -1'b0;
endmodule
module module_1 #(
    parameter id_1  = 32'd50,
    parameter id_18 = 32'd57
) (
    output uwire id_0,
    input  wire  _id_1,
    input  tri1  id_2,
    input  wor   id_3
    , id_7,
    input  wire  id_4,
    input  wire  id_5
);
  wire  id_8;
  logic id_9;
  ;
  wire  id_10;
  logic id_11;
  ;
  wand id_12 = -1 & 1;
  wire id_13;
  ;
  uwire id_14, id_15, id_16, id_17;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_0,
      id_3,
      id_4,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic [id_1 : -1] _id_18 = id_12;
  wire [1 : id_18  *  -1] id_19;
  wire [(  1  ) : 1 'b0] id_20;
  assign id_17 = -1'b0;
endmodule
