<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,minimum-scale=1,initial-scale=1">
    <link href="/styles.css" type="text/css" media="screen" rel="stylesheet">
    <link href="/print.css" type="text/css" media="print" rel="stylesheet">
    <script type="text/javascript" async="" src="https://platform.twitter.com/widgets.js"></script>
    <!-- Begin Jekyll SEO tag v2.6.1 -->
<title>An up-counter in VHDL | Marcel Cases</title>
<meta name="generator" content="Jekyll v3.8.5" />
<meta property="og:title" content="An up-counter in VHDL" />
<meta name="author" content="marcel" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Introduction This project consists in the design and implementation of a digital up-counter on a FPGA board. A signal from a physical push-button is filtered through a debouncer and an edge detector and is used in a counter process to increment one unit each time the button is pushed. The current value of the counter is shown on the board’s LEDs in a binary form. Workflow The hardware description of the counter consists in two components (debouncing and edge-detection) and a process (up-counter). They run concurrently one another. Contents 1 Introduction . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . 1 1.2.1 Debouncing . . . . . . . . . . . . . . . 1 1.2.2 Edge detection . . . . . . . . . . . . . 2 2 Workflow . . . . . . . . . . . . . . . . . . 3 2.1 Debouncing component . . . . . . . . . . . 3 2.1.1 Clock divider component . . . . . . . . 4 2.2 Edge-detection component . . . . . . . . . 4 2.3 Up-counter process . . . . . . . . . . . . 5 2.4 Top level file . . . . . . . . . . . . . . 5 2.4.1 Libraries . . . . . . . . . . . . . . . 5 2.4.2 Entity . . . . . . . . . . . . . . . . . 6 2.4.3 Architecture . . . . . . . . . . . . . . 6 3 Results and discussion . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . 9 Check out the document Open PDF" />
<meta property="og:description" content="Introduction This project consists in the design and implementation of a digital up-counter on a FPGA board. A signal from a physical push-button is filtered through a debouncer and an edge detector and is used in a counter process to increment one unit each time the button is pushed. The current value of the counter is shown on the board’s LEDs in a binary form. Workflow The hardware description of the counter consists in two components (debouncing and edge-detection) and a process (up-counter). They run concurrently one another. Contents 1 Introduction . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . 1 1.2.1 Debouncing . . . . . . . . . . . . . . . 1 1.2.2 Edge detection . . . . . . . . . . . . . 2 2 Workflow . . . . . . . . . . . . . . . . . . 3 2.1 Debouncing component . . . . . . . . . . . 3 2.1.1 Clock divider component . . . . . . . . 4 2.2 Edge-detection component . . . . . . . . . 4 2.3 Up-counter process . . . . . . . . . . . . 5 2.4 Top level file . . . . . . . . . . . . . . 5 2.4.1 Libraries . . . . . . . . . . . . . . . 5 2.4.2 Entity . . . . . . . . . . . . . . . . . 6 2.4.3 Architecture . . . . . . . . . . . . . . 6 3 Results and discussion . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . 9 Check out the document Open PDF" />
<link rel="canonical" href="http://localhost:4000/projects/an-up-counter-in-VHDL/" />
<meta property="og:url" content="http://localhost:4000/projects/an-up-counter-in-VHDL/" />
<meta property="og:site_name" content="Marcel Cases" />
<meta property="og:image" content="https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2018-10-10T14:00:00+02:00" />
<script type="application/ld+json">
{"@type":"BlogPosting","url":"http://localhost:4000/projects/an-up-counter-in-VHDL/","headline":"An up-counter in VHDL","dateModified":"2018-10-10T14:00:00+02:00","datePublished":"2018-10-10T14:00:00+02:00","image":"https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png","mainEntityOfPage":{"@type":"WebPage","@id":"http://localhost:4000/projects/an-up-counter-in-VHDL/"},"author":{"@type":"Person","name":"marcel"},"description":"Introduction This project consists in the design and implementation of a digital up-counter on a FPGA board. A signal from a physical push-button is filtered through a debouncer and an edge detector and is used in a counter process to increment one unit each time the button is pushed. The current value of the counter is shown on the board’s LEDs in a binary form. Workflow The hardware description of the counter consists in two components (debouncing and edge-detection) and a process (up-counter). They run concurrently one another. Contents 1 Introduction . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . 1 1.2.1 Debouncing . . . . . . . . . . . . . . . 1 1.2.2 Edge detection . . . . . . . . . . . . . 2 2 Workflow . . . . . . . . . . . . . . . . . . 3 2.1 Debouncing component . . . . . . . . . . . 3 2.1.1 Clock divider component . . . . . . . . 4 2.2 Edge-detection component . . . . . . . . . 4 2.3 Up-counter process . . . . . . . . . . . . 5 2.4 Top level file . . . . . . . . . . . . . . 5 2.4.1 Libraries . . . . . . . . . . . . . . . 5 2.4.2 Entity . . . . . . . . . . . . . . . . . 6 2.4.3 Architecture . . . . . . . . . . . . . . 6 3 Results and discussion . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . 9 Check out the document Open PDF","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->

    <link type="application/atom+xml" rel="alternate" href="http://localhost:4000/feed/atom.xml" title="Marcel Cases" />

    <script type="text/javascript">
      var _gaq = _gaq || [];
      _gaq.push(['_setAccount', 'UA-1959218-2']);
      _gaq.push(['_trackPageview']);

      (function() {
        var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
        ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
        var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
      })();
    </script>
<!-- Begin Jekyll SEO tag v2.6.1 -->
<title>An up-counter in VHDL | Marcel Cases</title>
<meta name="generator" content="Jekyll v3.8.5" />
<meta property="og:title" content="An up-counter in VHDL" />
<meta name="author" content="marcel" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Introduction This project consists in the design and implementation of a digital up-counter on a FPGA board. A signal from a physical push-button is filtered through a debouncer and an edge detector and is used in a counter process to increment one unit each time the button is pushed. The current value of the counter is shown on the board’s LEDs in a binary form. Workflow The hardware description of the counter consists in two components (debouncing and edge-detection) and a process (up-counter). They run concurrently one another. Contents 1 Introduction . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . 1 1.2.1 Debouncing . . . . . . . . . . . . . . . 1 1.2.2 Edge detection . . . . . . . . . . . . . 2 2 Workflow . . . . . . . . . . . . . . . . . . 3 2.1 Debouncing component . . . . . . . . . . . 3 2.1.1 Clock divider component . . . . . . . . 4 2.2 Edge-detection component . . . . . . . . . 4 2.3 Up-counter process . . . . . . . . . . . . 5 2.4 Top level file . . . . . . . . . . . . . . 5 2.4.1 Libraries . . . . . . . . . . . . . . . 5 2.4.2 Entity . . . . . . . . . . . . . . . . . 6 2.4.3 Architecture . . . . . . . . . . . . . . 6 3 Results and discussion . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . 9 Check out the document Open PDF" />
<meta property="og:description" content="Introduction This project consists in the design and implementation of a digital up-counter on a FPGA board. A signal from a physical push-button is filtered through a debouncer and an edge detector and is used in a counter process to increment one unit each time the button is pushed. The current value of the counter is shown on the board’s LEDs in a binary form. Workflow The hardware description of the counter consists in two components (debouncing and edge-detection) and a process (up-counter). They run concurrently one another. Contents 1 Introduction . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . 1 1.2.1 Debouncing . . . . . . . . . . . . . . . 1 1.2.2 Edge detection . . . . . . . . . . . . . 2 2 Workflow . . . . . . . . . . . . . . . . . . 3 2.1 Debouncing component . . . . . . . . . . . 3 2.1.1 Clock divider component . . . . . . . . 4 2.2 Edge-detection component . . . . . . . . . 4 2.3 Up-counter process . . . . . . . . . . . . 5 2.4 Top level file . . . . . . . . . . . . . . 5 2.4.1 Libraries . . . . . . . . . . . . . . . 5 2.4.2 Entity . . . . . . . . . . . . . . . . . 6 2.4.3 Architecture . . . . . . . . . . . . . . 6 3 Results and discussion . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . 9 Check out the document Open PDF" />
<link rel="canonical" href="http://localhost:4000/projects/an-up-counter-in-VHDL/" />
<meta property="og:url" content="http://localhost:4000/projects/an-up-counter-in-VHDL/" />
<meta property="og:site_name" content="Marcel Cases" />
<meta property="og:image" content="https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2018-10-10T14:00:00+02:00" />
<script type="application/ld+json">
{"@type":"BlogPosting","url":"http://localhost:4000/projects/an-up-counter-in-VHDL/","headline":"An up-counter in VHDL","dateModified":"2018-10-10T14:00:00+02:00","datePublished":"2018-10-10T14:00:00+02:00","image":"https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png","mainEntityOfPage":{"@type":"WebPage","@id":"http://localhost:4000/projects/an-up-counter-in-VHDL/"},"author":{"@type":"Person","name":"marcel"},"description":"Introduction This project consists in the design and implementation of a digital up-counter on a FPGA board. A signal from a physical push-button is filtered through a debouncer and an edge detector and is used in a counter process to increment one unit each time the button is pushed. The current value of the counter is shown on the board’s LEDs in a binary form. Workflow The hardware description of the counter consists in two components (debouncing and edge-detection) and a process (up-counter). They run concurrently one another. Contents 1 Introduction . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . 1 1.2.1 Debouncing . . . . . . . . . . . . . . . 1 1.2.2 Edge detection . . . . . . . . . . . . . 2 2 Workflow . . . . . . . . . . . . . . . . . . 3 2.1 Debouncing component . . . . . . . . . . . 3 2.1.1 Clock divider component . . . . . . . . 4 2.2 Edge-detection component . . . . . . . . . 4 2.3 Up-counter process . . . . . . . . . . . . 5 2.4 Top level file . . . . . . . . . . . . . . 5 2.4.1 Libraries . . . . . . . . . . . . . . . 5 2.4.2 Entity . . . . . . . . . . . . . . . . . 6 2.4.3 Architecture . . . . . . . . . . . . . . 6 3 Results and discussion . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . 9 Check out the document Open PDF","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->

  </head>
  <body>
    <div id="wrapper">
        <nav>
    <a id="montserrat" href="/"><img src="/images/montserrat.svg" width="304" height="76" alt="Marcel Cases" /></a>

    <ul>
      <li><a href="/">Projects</a></li>
      <!--<li><a href="/projects/">Projects</a></li>-->
      <li><a href="/about">About</a></li>
      <li><a href="/contact">Contact</a></li>
    </ul>
  </nav>

      <main>
<!-- Begin Content -->
        <article>
          <header>
            <h2>
              <b><a href="/projects/an-up-counter-in-VHDL/" rel="bookmark">An up-counter in VHDL</a></b>
            </h2>
            <p>
              Posted by <span class="vcard"><span class="fn">marcel</span></span>,
              <span class="published" title="2018-10-10 14:00:00 +0200">October 10, 2018 @  2:00 pm</span>
              
                <span class="categories">in
              
              
                <a href="/projects/" rel="category tag">Projects</a>
              
              
              </span>
              
            </p>
          </header>
          <section>
<!-- Begin Post -->
<h2 id="introduction">Introduction</h2>
<p>This project consists in the design and implementation of a digital <strong>up-counter</strong> on a FPGA board. A signal from a physical push-button is <strong>filtered</strong> through a <strong>debouncer</strong> and an <strong>edge detector</strong> and is used in a counter process to increment one unit each time the button is pushed. The current value of the counter is shown on the board’s LEDs in a binary form.</p>

<h2 id="workflow">Workflow</h2>
<p>The hardware description of the counter consists in two <strong>components</strong> (debouncing and edge-detection) and a <strong>process</strong> (up-counter). They <strong>run concurrently</strong> one another.</p>

<h2 id="contents">Contents</h2>
<div class="highlighter-rouge"><div class="highlight"><pre class="highlight"><code>1 Introduction . . . . . . . . . . . . . . . . 1
1.1 Aim  . . . . . . . . . . . . . . . . . . . 1
1.2 Background . . . . . . . . . . . . . . . . 1
1.2.1 Debouncing . . . . . . . . . . . . . . . 1
1.2.2 Edge detection . . . . . . . . . . . . . 2
2 Workflow . . . . . . . . . . . . . . . . . . 3
2.1 Debouncing component . . . . . . . . . . . 3
2.1.1 Clock divider component  . . . . . . . . 4
2.2 Edge-detection component . . . . . . . . . 4
2.3 Up-counter process . . . . . . . . . . . . 5
2.4 Top level file . . . . . . . . . . . . . . 5
2.4.1 Libraries  . . . . . . . . . . . . . . . 5
2.4.2 Entity . . . . . . . . . . . . . . . . . 6
2.4.3 Architecture . . . . . . . . . . . . . . 6
3 Results and discussion . . . . . . . . . . . 8
4 Conclusion . . . . . . . . . . . . . . . . . 9
</code></pre></div></div>

<h2 id="check-out-the-document">Check out the document</h2>
<p><a href="https://1drv.ms/b/s!AtguJR4tix_G9mMSKmsO1Zz_btLQ" class="btn">Open PDF</a></p>

<!-- End Post -->
          </section>
        </article>
<!-- End Content -->
      </main>
    </div>
    
    <h6 style="font-weight: normal; text-align: center; line-height: 150%" >
<other>
<a href="https://docs.marcelcases.com">docs.marcelcases.com</a> · 
<a href="/">marcelcases.com</a><br>
&copy; 2020 Marcel Cases</other>
</h6>

    
  </body>
</html>
