
CutStripDevice2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f60  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08006100  08006100  00007100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061dc  080061dc  0000806c  2**0
                  CONTENTS
  4 .ARM          00000008  080061dc  080061dc  000071dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080061e4  080061e4  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061e4  080061e4  000071e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080061e8  080061e8  000071e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080061ec  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c4c  2000006c  08006258  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004cb8  08006258  00008cb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000198d5  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036a1  00000000  00000000  00021971  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  00025018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001170  00000000  00000000  00026688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004b14  00000000  00000000  000277f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000186cb  00000000  00000000  0002c30c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d25e  00000000  00000000  000449d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e1c35  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006558  00000000  00000000  000e1c78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000e81d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080060e8 	.word	0x080060e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	080060e8 	.word	0x080060e8

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96a 	b.w	80004cc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	460c      	mov	r4, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14e      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021c:	4694      	mov	ip, r2
 800021e:	458c      	cmp	ip, r1
 8000220:	4686      	mov	lr, r0
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	d962      	bls.n	80002ee <__udivmoddi4+0xde>
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0320 	rsb	r3, r2, #32
 800022e:	4091      	lsls	r1, r2
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	fa0c fc02 	lsl.w	ip, ip, r2
 8000238:	4319      	orrs	r1, r3
 800023a:	fa00 fe02 	lsl.w	lr, r0, r2
 800023e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000242:	fa1f f68c 	uxth.w	r6, ip
 8000246:	fbb1 f4f7 	udiv	r4, r1, r7
 800024a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800024e:	fb07 1114 	mls	r1, r7, r4, r1
 8000252:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000256:	fb04 f106 	mul.w	r1, r4, r6
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f104 30ff 	add.w	r0, r4, #4294967295
 8000266:	f080 8112 	bcs.w	800048e <__udivmoddi4+0x27e>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 810f 	bls.w	800048e <__udivmoddi4+0x27e>
 8000270:	3c02      	subs	r4, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a59      	subs	r1, r3, r1
 8000276:	fa1f f38e 	uxth.w	r3, lr
 800027a:	fbb1 f0f7 	udiv	r0, r1, r7
 800027e:	fb07 1110 	mls	r1, r7, r0, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb00 f606 	mul.w	r6, r0, r6
 800028a:	429e      	cmp	r6, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x94>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f100 31ff 	add.w	r1, r0, #4294967295
 8000296:	f080 80fc 	bcs.w	8000492 <__udivmoddi4+0x282>
 800029a:	429e      	cmp	r6, r3
 800029c:	f240 80f9 	bls.w	8000492 <__udivmoddi4+0x282>
 80002a0:	4463      	add	r3, ip
 80002a2:	3802      	subs	r0, #2
 80002a4:	1b9b      	subs	r3, r3, r6
 80002a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002aa:	2100      	movs	r1, #0
 80002ac:	b11d      	cbz	r5, 80002b6 <__udivmoddi4+0xa6>
 80002ae:	40d3      	lsrs	r3, r2
 80002b0:	2200      	movs	r2, #0
 80002b2:	e9c5 3200 	strd	r3, r2, [r5]
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d905      	bls.n	80002ca <__udivmoddi4+0xba>
 80002be:	b10d      	cbz	r5, 80002c4 <__udivmoddi4+0xb4>
 80002c0:	e9c5 0100 	strd	r0, r1, [r5]
 80002c4:	2100      	movs	r1, #0
 80002c6:	4608      	mov	r0, r1
 80002c8:	e7f5      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ca:	fab3 f183 	clz	r1, r3
 80002ce:	2900      	cmp	r1, #0
 80002d0:	d146      	bne.n	8000360 <__udivmoddi4+0x150>
 80002d2:	42a3      	cmp	r3, r4
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xcc>
 80002d6:	4290      	cmp	r0, r2
 80002d8:	f0c0 80f0 	bcc.w	80004bc <__udivmoddi4+0x2ac>
 80002dc:	1a86      	subs	r6, r0, r2
 80002de:	eb64 0303 	sbc.w	r3, r4, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	2d00      	cmp	r5, #0
 80002e6:	d0e6      	beq.n	80002b6 <__udivmoddi4+0xa6>
 80002e8:	e9c5 6300 	strd	r6, r3, [r5]
 80002ec:	e7e3      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x204>
 80002f4:	eba1 040c 	sub.w	r4, r1, ip
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	2101      	movs	r1, #1
 8000302:	fbb4 f6f8 	udiv	r6, r4, r8
 8000306:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030a:	fb08 4416 	mls	r4, r8, r6, r4
 800030e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000312:	fb07 f006 	mul.w	r0, r7, r6
 8000316:	4298      	cmp	r0, r3
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x11c>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x11a>
 8000324:	4298      	cmp	r0, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 800032a:	4626      	mov	r6, r4
 800032c:	1a1c      	subs	r4, r3, r0
 800032e:	fa1f f38e 	uxth.w	r3, lr
 8000332:	fbb4 f0f8 	udiv	r0, r4, r8
 8000336:	fb08 4410 	mls	r4, r8, r0, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb00 f707 	mul.w	r7, r0, r7
 8000342:	429f      	cmp	r7, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x148>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f100 34ff 	add.w	r4, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x146>
 8000350:	429f      	cmp	r7, r3
 8000352:	f200 80b0 	bhi.w	80004b6 <__udivmoddi4+0x2a6>
 8000356:	4620      	mov	r0, r4
 8000358:	1bdb      	subs	r3, r3, r7
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0x9c>
 8000360:	f1c1 0620 	rsb	r6, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 f706 	lsr.w	r7, r2, r6
 800036a:	431f      	orrs	r7, r3
 800036c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000370:	fa04 f301 	lsl.w	r3, r4, r1
 8000374:	ea43 030c 	orr.w	r3, r3, ip
 8000378:	40f4      	lsrs	r4, r6
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	0c38      	lsrs	r0, r7, #16
 8000380:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000384:	fbb4 fef0 	udiv	lr, r4, r0
 8000388:	fa1f fc87 	uxth.w	ip, r7
 800038c:	fb00 441e 	mls	r4, r0, lr, r4
 8000390:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000394:	fb0e f90c 	mul.w	r9, lr, ip
 8000398:	45a1      	cmp	r9, r4
 800039a:	fa02 f201 	lsl.w	r2, r2, r1
 800039e:	d90a      	bls.n	80003b6 <__udivmoddi4+0x1a6>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003a6:	f080 8084 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 80003aa:	45a1      	cmp	r9, r4
 80003ac:	f240 8081 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80003b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003b4:	443c      	add	r4, r7
 80003b6:	eba4 0409 	sub.w	r4, r4, r9
 80003ba:	fa1f f983 	uxth.w	r9, r3
 80003be:	fbb4 f3f0 	udiv	r3, r4, r0
 80003c2:	fb00 4413 	mls	r4, r0, r3, r4
 80003c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1d2>
 80003d2:	193c      	adds	r4, r7, r4
 80003d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d8:	d267      	bcs.n	80004aa <__udivmoddi4+0x29a>
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d965      	bls.n	80004aa <__udivmoddi4+0x29a>
 80003de:	3b02      	subs	r3, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003e6:	fba0 9302 	umull	r9, r3, r0, r2
 80003ea:	eba4 040c 	sub.w	r4, r4, ip
 80003ee:	429c      	cmp	r4, r3
 80003f0:	46ce      	mov	lr, r9
 80003f2:	469c      	mov	ip, r3
 80003f4:	d351      	bcc.n	800049a <__udivmoddi4+0x28a>
 80003f6:	d04e      	beq.n	8000496 <__udivmoddi4+0x286>
 80003f8:	b155      	cbz	r5, 8000410 <__udivmoddi4+0x200>
 80003fa:	ebb8 030e 	subs.w	r3, r8, lr
 80003fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000402:	fa04 f606 	lsl.w	r6, r4, r6
 8000406:	40cb      	lsrs	r3, r1
 8000408:	431e      	orrs	r6, r3
 800040a:	40cc      	lsrs	r4, r1
 800040c:	e9c5 6400 	strd	r6, r4, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	e750      	b.n	80002b6 <__udivmoddi4+0xa6>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f103 	lsr.w	r1, r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa24 f303 	lsr.w	r3, r4, r3
 8000424:	4094      	lsls	r4, r2
 8000426:	430c      	orrs	r4, r1
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000430:	fa1f f78c 	uxth.w	r7, ip
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3110 	mls	r1, r8, r0, r3
 800043c:	0c23      	lsrs	r3, r4, #16
 800043e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000442:	fb00 f107 	mul.w	r1, r0, r7
 8000446:	4299      	cmp	r1, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x24c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000452:	d22c      	bcs.n	80004ae <__udivmoddi4+0x29e>
 8000454:	4299      	cmp	r1, r3
 8000456:	d92a      	bls.n	80004ae <__udivmoddi4+0x29e>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb3 f1f8 	udiv	r1, r3, r8
 8000464:	fb08 3311 	mls	r3, r8, r1, r3
 8000468:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800046c:	fb01 f307 	mul.w	r3, r1, r7
 8000470:	42a3      	cmp	r3, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x276>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f101 36ff 	add.w	r6, r1, #4294967295
 800047c:	d213      	bcs.n	80004a6 <__udivmoddi4+0x296>
 800047e:	42a3      	cmp	r3, r4
 8000480:	d911      	bls.n	80004a6 <__udivmoddi4+0x296>
 8000482:	3902      	subs	r1, #2
 8000484:	4464      	add	r4, ip
 8000486:	1ae4      	subs	r4, r4, r3
 8000488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800048c:	e739      	b.n	8000302 <__udivmoddi4+0xf2>
 800048e:	4604      	mov	r4, r0
 8000490:	e6f0      	b.n	8000274 <__udivmoddi4+0x64>
 8000492:	4608      	mov	r0, r1
 8000494:	e706      	b.n	80002a4 <__udivmoddi4+0x94>
 8000496:	45c8      	cmp	r8, r9
 8000498:	d2ae      	bcs.n	80003f8 <__udivmoddi4+0x1e8>
 800049a:	ebb9 0e02 	subs.w	lr, r9, r2
 800049e:	eb63 0c07 	sbc.w	ip, r3, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	e7a8      	b.n	80003f8 <__udivmoddi4+0x1e8>
 80004a6:	4631      	mov	r1, r6
 80004a8:	e7ed      	b.n	8000486 <__udivmoddi4+0x276>
 80004aa:	4603      	mov	r3, r0
 80004ac:	e799      	b.n	80003e2 <__udivmoddi4+0x1d2>
 80004ae:	4630      	mov	r0, r6
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0x24c>
 80004b2:	46d6      	mov	lr, sl
 80004b4:	e77f      	b.n	80003b6 <__udivmoddi4+0x1a6>
 80004b6:	4463      	add	r3, ip
 80004b8:	3802      	subs	r0, #2
 80004ba:	e74d      	b.n	8000358 <__udivmoddi4+0x148>
 80004bc:	4606      	mov	r6, r0
 80004be:	4623      	mov	r3, r4
 80004c0:	4608      	mov	r0, r1
 80004c2:	e70f      	b.n	80002e4 <__udivmoddi4+0xd4>
 80004c4:	3e02      	subs	r6, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	e730      	b.n	800032c <__udivmoddi4+0x11c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <__io_putchar>:
// Retarget printf to UART2
#ifdef __GNUC__
/* With GCC, small printf (option LD Linker->Libraries->Small printf
   set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80004d8:	1d39      	adds	r1, r7, #4
 80004da:	f04f 33ff 	mov.w	r3, #4294967295
 80004de:	2201      	movs	r2, #1
 80004e0:	4803      	ldr	r0, [pc, #12]	@ (80004f0 <__io_putchar+0x20>)
 80004e2:	f001 ff43 	bl	800236c <HAL_UART_Transmit>
  return ch;
 80004e6:	687b      	ldr	r3, [r7, #4]
}
 80004e8:	4618      	mov	r0, r3
 80004ea:	3708      	adds	r7, #8
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	200000e0 	.word	0x200000e0

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fc42 	bl	8000d80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f83a 	bl	8000574 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f902 	bl	8000708 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000504:	f000 f8d6 	bl	80006b4 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000508:	f000 f89e 	bl	8000648 <MX_SPI2_Init>
//    OLED_2in42_test();

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800050c:	f002 fb2e 	bl	8002b6c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of watchDog */
  watchDogHandle = osThreadNew(StartDefaultTask, NULL, &watchDog_attributes);
 8000510:	4a0f      	ldr	r2, [pc, #60]	@ (8000550 <main+0x5c>)
 8000512:	2100      	movs	r1, #0
 8000514:	480f      	ldr	r0, [pc, #60]	@ (8000554 <main+0x60>)
 8000516:	f002 fb73 	bl	8002c00 <osThreadNew>
 800051a:	4603      	mov	r3, r0
 800051c:	4a0e      	ldr	r2, [pc, #56]	@ (8000558 <main+0x64>)
 800051e:	6013      	str	r3, [r2, #0]

  /* creation of display */
  displayHandle = osThreadNew(StartTask02, NULL, &display_attributes);
 8000520:	4a0e      	ldr	r2, [pc, #56]	@ (800055c <main+0x68>)
 8000522:	2100      	movs	r1, #0
 8000524:	480e      	ldr	r0, [pc, #56]	@ (8000560 <main+0x6c>)
 8000526:	f002 fb6b 	bl	8002c00 <osThreadNew>
 800052a:	4603      	mov	r3, r0
 800052c:	4a0d      	ldr	r2, [pc, #52]	@ (8000564 <main+0x70>)
 800052e:	6013      	str	r3, [r2, #0]

  /* creation of normal */
  normalHandle = osThreadNew(StartTask03, NULL, &normal_attributes);
 8000530:	4a0d      	ldr	r2, [pc, #52]	@ (8000568 <main+0x74>)
 8000532:	2100      	movs	r1, #0
 8000534:	480d      	ldr	r0, [pc, #52]	@ (800056c <main+0x78>)
 8000536:	f002 fb63 	bl	8002c00 <osThreadNew>
 800053a:	4603      	mov	r3, r0
 800053c:	4a0c      	ldr	r2, [pc, #48]	@ (8000570 <main+0x7c>)
 800053e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000540:	f002 fb38 	bl	8002bb4 <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 8000544:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000548:	f000 fc5c 	bl	8000e04 <HAL_Delay>
 800054c:	e7fa      	b.n	8000544 <main+0x50>
 800054e:	bf00      	nop
 8000550:	08006158 	.word	0x08006158
 8000554:	0800081d 	.word	0x0800081d
 8000558:	20000128 	.word	0x20000128
 800055c:	0800617c 	.word	0x0800617c
 8000560:	08000839 	.word	0x08000839
 8000564:	2000012c 	.word	0x2000012c
 8000568:	080061a0 	.word	0x080061a0
 800056c:	08000859 	.word	0x08000859
 8000570:	20000130 	.word	0x20000130

08000574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b094      	sub	sp, #80	@ 0x50
 8000578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800057a:	f107 0320 	add.w	r3, r7, #32
 800057e:	2230      	movs	r2, #48	@ 0x30
 8000580:	2100      	movs	r1, #0
 8000582:	4618      	mov	r0, r3
 8000584:	f005 fb46 	bl	8005c14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000588:	f107 030c 	add.w	r3, r7, #12
 800058c:	2200      	movs	r2, #0
 800058e:	601a      	str	r2, [r3, #0]
 8000590:	605a      	str	r2, [r3, #4]
 8000592:	609a      	str	r2, [r3, #8]
 8000594:	60da      	str	r2, [r3, #12]
 8000596:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000598:	2300      	movs	r3, #0
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	4b28      	ldr	r3, [pc, #160]	@ (8000640 <SystemClock_Config+0xcc>)
 800059e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005a0:	4a27      	ldr	r2, [pc, #156]	@ (8000640 <SystemClock_Config+0xcc>)
 80005a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80005a8:	4b25      	ldr	r3, [pc, #148]	@ (8000640 <SystemClock_Config+0xcc>)
 80005aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005b0:	60bb      	str	r3, [r7, #8]
 80005b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005b4:	2300      	movs	r3, #0
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	4b22      	ldr	r3, [pc, #136]	@ (8000644 <SystemClock_Config+0xd0>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a21      	ldr	r2, [pc, #132]	@ (8000644 <SystemClock_Config+0xd0>)
 80005be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005c2:	6013      	str	r3, [r2, #0]
 80005c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000644 <SystemClock_Config+0xd0>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005cc:	607b      	str	r3, [r7, #4]
 80005ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005d0:	2302      	movs	r3, #2
 80005d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d4:	2301      	movs	r3, #1
 80005d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d8:	2310      	movs	r3, #16
 80005da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005dc:	2302      	movs	r3, #2
 80005de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005e0:	2300      	movs	r3, #0
 80005e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80005e4:	2310      	movs	r3, #16
 80005e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005e8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80005ee:	2304      	movs	r3, #4
 80005f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80005f2:	2304      	movs	r3, #4
 80005f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005f6:	f107 0320 	add.w	r3, r7, #32
 80005fa:	4618      	mov	r0, r3
 80005fc:	f000 fea6 	bl	800134c <HAL_RCC_OscConfig>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000606:	f000 f946 	bl	8000896 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800060a:	230f      	movs	r3, #15
 800060c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800060e:	2302      	movs	r3, #2
 8000610:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000616:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800061a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800061c:	2300      	movs	r3, #0
 800061e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000620:	f107 030c 	add.w	r3, r7, #12
 8000624:	2102      	movs	r1, #2
 8000626:	4618      	mov	r0, r3
 8000628:	f001 f908 	bl	800183c <HAL_RCC_ClockConfig>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000632:	f000 f930 	bl	8000896 <Error_Handler>
  }
}
 8000636:	bf00      	nop
 8000638:	3750      	adds	r7, #80	@ 0x50
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40023800 	.word	0x40023800
 8000644:	40007000 	.word	0x40007000

08000648 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800064c:	4b17      	ldr	r3, [pc, #92]	@ (80006ac <MX_SPI2_Init+0x64>)
 800064e:	4a18      	ldr	r2, [pc, #96]	@ (80006b0 <MX_SPI2_Init+0x68>)
 8000650:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000652:	4b16      	ldr	r3, [pc, #88]	@ (80006ac <MX_SPI2_Init+0x64>)
 8000654:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000658:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800065a:	4b14      	ldr	r3, [pc, #80]	@ (80006ac <MX_SPI2_Init+0x64>)
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000660:	4b12      	ldr	r3, [pc, #72]	@ (80006ac <MX_SPI2_Init+0x64>)
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000666:	4b11      	ldr	r3, [pc, #68]	@ (80006ac <MX_SPI2_Init+0x64>)
 8000668:	2202      	movs	r2, #2
 800066a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800066c:	4b0f      	ldr	r3, [pc, #60]	@ (80006ac <MX_SPI2_Init+0x64>)
 800066e:	2201      	movs	r2, #1
 8000670:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000672:	4b0e      	ldr	r3, [pc, #56]	@ (80006ac <MX_SPI2_Init+0x64>)
 8000674:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000678:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800067a:	4b0c      	ldr	r3, [pc, #48]	@ (80006ac <MX_SPI2_Init+0x64>)
 800067c:	2210      	movs	r2, #16
 800067e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000680:	4b0a      	ldr	r3, [pc, #40]	@ (80006ac <MX_SPI2_Init+0x64>)
 8000682:	2200      	movs	r2, #0
 8000684:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000686:	4b09      	ldr	r3, [pc, #36]	@ (80006ac <MX_SPI2_Init+0x64>)
 8000688:	2200      	movs	r2, #0
 800068a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800068c:	4b07      	ldr	r3, [pc, #28]	@ (80006ac <MX_SPI2_Init+0x64>)
 800068e:	2200      	movs	r2, #0
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000692:	4b06      	ldr	r3, [pc, #24]	@ (80006ac <MX_SPI2_Init+0x64>)
 8000694:	220a      	movs	r2, #10
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000698:	4804      	ldr	r0, [pc, #16]	@ (80006ac <MX_SPI2_Init+0x64>)
 800069a:	f001 fb21 	bl	8001ce0 <HAL_SPI_Init>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80006a4:	f000 f8f7 	bl	8000896 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80006a8:	bf00      	nop
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	20000088 	.word	0x20000088
 80006b0:	40003800 	.word	0x40003800

080006b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006b8:	4b11      	ldr	r3, [pc, #68]	@ (8000700 <MX_USART2_UART_Init+0x4c>)
 80006ba:	4a12      	ldr	r2, [pc, #72]	@ (8000704 <MX_USART2_UART_Init+0x50>)
 80006bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006be:	4b10      	ldr	r3, [pc, #64]	@ (8000700 <MX_USART2_UART_Init+0x4c>)
 80006c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <MX_USART2_UART_Init+0x4c>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <MX_USART2_UART_Init+0x4c>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000700 <MX_USART2_UART_Init+0x4c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006d8:	4b09      	ldr	r3, [pc, #36]	@ (8000700 <MX_USART2_UART_Init+0x4c>)
 80006da:	220c      	movs	r2, #12
 80006dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006de:	4b08      	ldr	r3, [pc, #32]	@ (8000700 <MX_USART2_UART_Init+0x4c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e4:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <MX_USART2_UART_Init+0x4c>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ea:	4805      	ldr	r0, [pc, #20]	@ (8000700 <MX_USART2_UART_Init+0x4c>)
 80006ec:	f001 fdee 	bl	80022cc <HAL_UART_Init>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006f6:	f000 f8ce 	bl	8000896 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	200000e0 	.word	0x200000e0
 8000704:	40004400 	.word	0x40004400

08000708 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b08a      	sub	sp, #40	@ 0x28
 800070c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070e:	f107 0314 	add.w	r3, r7, #20
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	613b      	str	r3, [r7, #16]
 8000722:	4b3a      	ldr	r3, [pc, #232]	@ (800080c <MX_GPIO_Init+0x104>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a39      	ldr	r2, [pc, #228]	@ (800080c <MX_GPIO_Init+0x104>)
 8000728:	f043 0304 	orr.w	r3, r3, #4
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b37      	ldr	r3, [pc, #220]	@ (800080c <MX_GPIO_Init+0x104>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f003 0304 	and.w	r3, r3, #4
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	60fb      	str	r3, [r7, #12]
 800073e:	4b33      	ldr	r3, [pc, #204]	@ (800080c <MX_GPIO_Init+0x104>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	4a32      	ldr	r2, [pc, #200]	@ (800080c <MX_GPIO_Init+0x104>)
 8000744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000748:	6313      	str	r3, [r2, #48]	@ 0x30
 800074a:	4b30      	ldr	r3, [pc, #192]	@ (800080c <MX_GPIO_Init+0x104>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000752:	60fb      	str	r3, [r7, #12]
 8000754:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	4b2c      	ldr	r3, [pc, #176]	@ (800080c <MX_GPIO_Init+0x104>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	4a2b      	ldr	r2, [pc, #172]	@ (800080c <MX_GPIO_Init+0x104>)
 8000760:	f043 0301 	orr.w	r3, r3, #1
 8000764:	6313      	str	r3, [r2, #48]	@ 0x30
 8000766:	4b29      	ldr	r3, [pc, #164]	@ (800080c <MX_GPIO_Init+0x104>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	f003 0301 	and.w	r3, r3, #1
 800076e:	60bb      	str	r3, [r7, #8]
 8000770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	4b25      	ldr	r3, [pc, #148]	@ (800080c <MX_GPIO_Init+0x104>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a24      	ldr	r2, [pc, #144]	@ (800080c <MX_GPIO_Init+0x104>)
 800077c:	f043 0302 	orr.w	r3, r3, #2
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
 8000782:	4b22      	ldr	r3, [pc, #136]	@ (800080c <MX_GPIO_Init+0x104>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	f003 0302 	and.w	r3, r3, #2
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	2120      	movs	r1, #32
 8000792:	481f      	ldr	r0, [pc, #124]	@ (8000810 <MX_GPIO_Init+0x108>)
 8000794:	f000 fdc0 	bl	8001318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_RST_Pin|OLED_CS_Pin, GPIO_PIN_SET);
 8000798:	2201      	movs	r2, #1
 800079a:	f241 0101 	movw	r1, #4097	@ 0x1001
 800079e:	481d      	ldr	r0, [pc, #116]	@ (8000814 <MX_GPIO_Init+0x10c>)
 80007a0:	f000 fdba 	bl	8001318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET);
 80007a4:	2200      	movs	r2, #0
 80007a6:	2102      	movs	r1, #2
 80007a8:	481a      	ldr	r0, [pc, #104]	@ (8000814 <MX_GPIO_Init+0x10c>)
 80007aa:	f000 fdb5 	bl	8001318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007b4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ba:	2300      	movs	r3, #0
 80007bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007be:	f107 0314 	add.w	r3, r7, #20
 80007c2:	4619      	mov	r1, r3
 80007c4:	4814      	ldr	r0, [pc, #80]	@ (8000818 <MX_GPIO_Init+0x110>)
 80007c6:	f000 fc23 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007ca:	2320      	movs	r3, #32
 80007cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ce:	2301      	movs	r3, #1
 80007d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d6:	2300      	movs	r3, #0
 80007d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007da:	f107 0314 	add.w	r3, r7, #20
 80007de:	4619      	mov	r1, r3
 80007e0:	480b      	ldr	r0, [pc, #44]	@ (8000810 <MX_GPIO_Init+0x108>)
 80007e2:	f000 fc15 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RST_Pin OLED_DC_Pin OLED_CS_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|OLED_DC_Pin|OLED_CS_Pin;
 80007e6:	f241 0303 	movw	r3, #4099	@ 0x1003
 80007ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ec:	2301      	movs	r3, #1
 80007ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f4:	2300      	movs	r3, #0
 80007f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f8:	f107 0314 	add.w	r3, r7, #20
 80007fc:	4619      	mov	r1, r3
 80007fe:	4805      	ldr	r0, [pc, #20]	@ (8000814 <MX_GPIO_Init+0x10c>)
 8000800:	f000 fc06 	bl	8001010 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000804:	bf00      	nop
 8000806:	3728      	adds	r7, #40	@ 0x28
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40023800 	.word	0x40023800
 8000810:	40020000 	.word	0x40020000
 8000814:	40020400 	.word	0x40020400
 8000818:	40020800 	.word	0x40020800

0800081c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	printf("Watchdog \r\n");
 8000824:	4803      	ldr	r0, [pc, #12]	@ (8000834 <StartDefaultTask+0x18>)
 8000826:	f005 f915 	bl	8005a54 <puts>
    osDelay(100);
 800082a:	2064      	movs	r0, #100	@ 0x64
 800082c:	f002 fa7a 	bl	8002d24 <osDelay>
	printf("Watchdog \r\n");
 8000830:	bf00      	nop
 8000832:	e7f7      	b.n	8000824 <StartDefaultTask+0x8>
 8000834:	0800611c 	.word	0x0800611c

08000838 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	printf("Display \r\n");
 8000840:	4804      	ldr	r0, [pc, #16]	@ (8000854 <StartTask02+0x1c>)
 8000842:	f005 f907 	bl	8005a54 <puts>
    osDelay(500);
 8000846:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800084a:	f002 fa6b 	bl	8002d24 <osDelay>
	printf("Display \r\n");
 800084e:	bf00      	nop
 8000850:	e7f6      	b.n	8000840 <StartTask02+0x8>
 8000852:	bf00      	nop
 8000854:	08006128 	.word	0x08006128

08000858 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	printf("Normal \r\n");
 8000860:	4804      	ldr	r0, [pc, #16]	@ (8000874 <StartTask03+0x1c>)
 8000862:	f005 f8f7 	bl	8005a54 <puts>
    osDelay(1000);
 8000866:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800086a:	f002 fa5b 	bl	8002d24 <osDelay>
	printf("Normal \r\n");
 800086e:	bf00      	nop
 8000870:	e7f6      	b.n	8000860 <StartTask03+0x8>
 8000872:	bf00      	nop
 8000874:	08006134 	.word	0x08006134

08000878 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000888:	d101      	bne.n	800088e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800088a:	f000 fa9b 	bl	8000dc4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000896:	b480      	push	{r7}
 8000898:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800089a:	b672      	cpsid	i
}
 800089c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800089e:	bf00      	nop
 80008a0:	e7fd      	b.n	800089e <Error_Handler+0x8>
	...

080008a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	4b12      	ldr	r3, [pc, #72]	@ (80008f8 <HAL_MspInit+0x54>)
 80008b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008b2:	4a11      	ldr	r2, [pc, #68]	@ (80008f8 <HAL_MspInit+0x54>)
 80008b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80008ba:	4b0f      	ldr	r3, [pc, #60]	@ (80008f8 <HAL_MspInit+0x54>)
 80008bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	603b      	str	r3, [r7, #0]
 80008ca:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <HAL_MspInit+0x54>)
 80008cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ce:	4a0a      	ldr	r2, [pc, #40]	@ (80008f8 <HAL_MspInit+0x54>)
 80008d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80008d6:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <HAL_MspInit+0x54>)
 80008d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008de:	603b      	str	r3, [r7, #0]
 80008e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008e2:	2200      	movs	r2, #0
 80008e4:	210f      	movs	r1, #15
 80008e6:	f06f 0001 	mvn.w	r0, #1
 80008ea:	f000 fb67 	bl	8000fbc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ee:	bf00      	nop
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40023800 	.word	0x40023800

080008fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08a      	sub	sp, #40	@ 0x28
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000904:	f107 0314 	add.w	r3, r7, #20
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
 8000912:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a30      	ldr	r2, [pc, #192]	@ (80009dc <HAL_SPI_MspInit+0xe0>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d15a      	bne.n	80009d4 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	613b      	str	r3, [r7, #16]
 8000922:	4b2f      	ldr	r3, [pc, #188]	@ (80009e0 <HAL_SPI_MspInit+0xe4>)
 8000924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000926:	4a2e      	ldr	r2, [pc, #184]	@ (80009e0 <HAL_SPI_MspInit+0xe4>)
 8000928:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800092c:	6413      	str	r3, [r2, #64]	@ 0x40
 800092e:	4b2c      	ldr	r3, [pc, #176]	@ (80009e0 <HAL_SPI_MspInit+0xe4>)
 8000930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000932:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000936:	613b      	str	r3, [r7, #16]
 8000938:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	4b28      	ldr	r3, [pc, #160]	@ (80009e0 <HAL_SPI_MspInit+0xe4>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	4a27      	ldr	r2, [pc, #156]	@ (80009e0 <HAL_SPI_MspInit+0xe4>)
 8000944:	f043 0304 	orr.w	r3, r3, #4
 8000948:	6313      	str	r3, [r2, #48]	@ 0x30
 800094a:	4b25      	ldr	r3, [pc, #148]	@ (80009e0 <HAL_SPI_MspInit+0xe4>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	f003 0304 	and.w	r3, r3, #4
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	60bb      	str	r3, [r7, #8]
 800095a:	4b21      	ldr	r3, [pc, #132]	@ (80009e0 <HAL_SPI_MspInit+0xe4>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	4a20      	ldr	r2, [pc, #128]	@ (80009e0 <HAL_SPI_MspInit+0xe4>)
 8000960:	f043 0302 	orr.w	r3, r3, #2
 8000964:	6313      	str	r3, [r2, #48]	@ 0x30
 8000966:	4b1e      	ldr	r3, [pc, #120]	@ (80009e0 <HAL_SPI_MspInit+0xe4>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	f003 0302 	and.w	r3, r3, #2
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000972:	2304      	movs	r3, #4
 8000974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000976:	2302      	movs	r3, #2
 8000978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800097a:	2302      	movs	r3, #2
 800097c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097e:	2303      	movs	r3, #3
 8000980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000982:	2305      	movs	r3, #5
 8000984:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	4619      	mov	r1, r3
 800098c:	4815      	ldr	r0, [pc, #84]	@ (80009e4 <HAL_SPI_MspInit+0xe8>)
 800098e:	f000 fb3f 	bl	8001010 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000992:	2308      	movs	r3, #8
 8000994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000996:	2302      	movs	r3, #2
 8000998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800099e:	2303      	movs	r3, #3
 80009a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009a2:	2305      	movs	r3, #5
 80009a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009a6:	f107 0314 	add.w	r3, r7, #20
 80009aa:	4619      	mov	r1, r3
 80009ac:	480d      	ldr	r0, [pc, #52]	@ (80009e4 <HAL_SPI_MspInit+0xe8>)
 80009ae:	f000 fb2f 	bl	8001010 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80009b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b8:	2302      	movs	r3, #2
 80009ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009bc:	2300      	movs	r3, #0
 80009be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c0:	2303      	movs	r3, #3
 80009c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009c4:	2305      	movs	r3, #5
 80009c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c8:	f107 0314 	add.w	r3, r7, #20
 80009cc:	4619      	mov	r1, r3
 80009ce:	4806      	ldr	r0, [pc, #24]	@ (80009e8 <HAL_SPI_MspInit+0xec>)
 80009d0:	f000 fb1e 	bl	8001010 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80009d4:	bf00      	nop
 80009d6:	3728      	adds	r7, #40	@ 0x28
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40003800 	.word	0x40003800
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40020800 	.word	0x40020800
 80009e8:	40020400 	.word	0x40020400

080009ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b08a      	sub	sp, #40	@ 0x28
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f4:	f107 0314 	add.w	r3, r7, #20
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	605a      	str	r2, [r3, #4]
 80009fe:	609a      	str	r2, [r3, #8]
 8000a00:	60da      	str	r2, [r3, #12]
 8000a02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a19      	ldr	r2, [pc, #100]	@ (8000a70 <HAL_UART_MspInit+0x84>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d12b      	bne.n	8000a66 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	613b      	str	r3, [r7, #16]
 8000a12:	4b18      	ldr	r3, [pc, #96]	@ (8000a74 <HAL_UART_MspInit+0x88>)
 8000a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a16:	4a17      	ldr	r2, [pc, #92]	@ (8000a74 <HAL_UART_MspInit+0x88>)
 8000a18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a1e:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <HAL_UART_MspInit+0x88>)
 8000a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a26:	613b      	str	r3, [r7, #16]
 8000a28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <HAL_UART_MspInit+0x88>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	4a10      	ldr	r2, [pc, #64]	@ (8000a74 <HAL_UART_MspInit+0x88>)
 8000a34:	f043 0301 	orr.w	r3, r3, #1
 8000a38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a74 <HAL_UART_MspInit+0x88>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3e:	f003 0301 	and.w	r3, r3, #1
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a46:	230c      	movs	r3, #12
 8000a48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a52:	2303      	movs	r3, #3
 8000a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a56:	2307      	movs	r3, #7
 8000a58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5a:	f107 0314 	add.w	r3, r7, #20
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4805      	ldr	r0, [pc, #20]	@ (8000a78 <HAL_UART_MspInit+0x8c>)
 8000a62:	f000 fad5 	bl	8001010 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a66:	bf00      	nop
 8000a68:	3728      	adds	r7, #40	@ 0x28
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40004400 	.word	0x40004400
 8000a74:	40023800 	.word	0x40023800
 8000a78:	40020000 	.word	0x40020000

08000a7c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08e      	sub	sp, #56	@ 0x38
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000a84:	2300      	movs	r3, #0
 8000a86:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	4b34      	ldr	r3, [pc, #208]	@ (8000b64 <HAL_InitTick+0xe8>)
 8000a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a94:	4a33      	ldr	r2, [pc, #204]	@ (8000b64 <HAL_InitTick+0xe8>)
 8000a96:	f043 0301 	orr.w	r3, r3, #1
 8000a9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a9c:	4b31      	ldr	r3, [pc, #196]	@ (8000b64 <HAL_InitTick+0xe8>)
 8000a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa0:	f003 0301 	and.w	r3, r3, #1
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000aa8:	f107 0210 	add.w	r2, r7, #16
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	4611      	mov	r1, r2
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f001 f8e2 	bl	8001c7c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ab8:	6a3b      	ldr	r3, [r7, #32]
 8000aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d103      	bne.n	8000aca <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ac2:	f001 f8b3 	bl	8001c2c <HAL_RCC_GetPCLK1Freq>
 8000ac6:	6378      	str	r0, [r7, #52]	@ 0x34
 8000ac8:	e004      	b.n	8000ad4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000aca:	f001 f8af 	bl	8001c2c <HAL_RCC_GetPCLK1Freq>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	005b      	lsls	r3, r3, #1
 8000ad2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ad6:	4a24      	ldr	r2, [pc, #144]	@ (8000b68 <HAL_InitTick+0xec>)
 8000ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8000adc:	0c9b      	lsrs	r3, r3, #18
 8000ade:	3b01      	subs	r3, #1
 8000ae0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000ae2:	4b22      	ldr	r3, [pc, #136]	@ (8000b6c <HAL_InitTick+0xf0>)
 8000ae4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ae8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000aea:	4b20      	ldr	r3, [pc, #128]	@ (8000b6c <HAL_InitTick+0xf0>)
 8000aec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000af0:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000af2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b6c <HAL_InitTick+0xf0>)
 8000af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000af6:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000af8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b6c <HAL_InitTick+0xf0>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afe:	4b1b      	ldr	r3, [pc, #108]	@ (8000b6c <HAL_InitTick+0xf0>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b04:	4b19      	ldr	r3, [pc, #100]	@ (8000b6c <HAL_InitTick+0xf0>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8000b0a:	4818      	ldr	r0, [pc, #96]	@ (8000b6c <HAL_InitTick+0xf0>)
 8000b0c:	f001 f971 	bl	8001df2 <HAL_TIM_Base_Init>
 8000b10:	4603      	mov	r3, r0
 8000b12:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b16:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d11b      	bne.n	8000b56 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000b1e:	4813      	ldr	r0, [pc, #76]	@ (8000b6c <HAL_InitTick+0xf0>)
 8000b20:	f001 f9c0 	bl	8001ea4 <HAL_TIM_Base_Start_IT>
 8000b24:	4603      	mov	r3, r0
 8000b26:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000b2a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d111      	bne.n	8000b56 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b32:	201c      	movs	r0, #28
 8000b34:	f000 fa5e 	bl	8000ff4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2b0f      	cmp	r3, #15
 8000b3c:	d808      	bhi.n	8000b50 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	6879      	ldr	r1, [r7, #4]
 8000b42:	201c      	movs	r0, #28
 8000b44:	f000 fa3a 	bl	8000fbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b48:	4a09      	ldr	r2, [pc, #36]	@ (8000b70 <HAL_InitTick+0xf4>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6013      	str	r3, [r2, #0]
 8000b4e:	e002      	b.n	8000b56 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000b50:	2301      	movs	r3, #1
 8000b52:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b56:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3738      	adds	r7, #56	@ 0x38
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40023800 	.word	0x40023800
 8000b68:	431bde83 	.word	0x431bde83
 8000b6c:	20000134 	.word	0x20000134
 8000b70:	20000004 	.word	0x20000004

08000b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <NMI_Handler+0x4>

08000b7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <HardFault_Handler+0x4>

08000b84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <MemManage_Handler+0x4>

08000b8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <BusFault_Handler+0x4>

08000b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <UsageFault_Handler+0x4>

08000b9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
	...

08000bac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bb0:	4802      	ldr	r0, [pc, #8]	@ (8000bbc <TIM2_IRQHandler+0x10>)
 8000bb2:	f001 f9d9 	bl	8001f68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	20000134 	.word	0x20000134

08000bc0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]
 8000bd0:	e00a      	b.n	8000be8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bd2:	f3af 8000 	nop.w
 8000bd6:	4601      	mov	r1, r0
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	1c5a      	adds	r2, r3, #1
 8000bdc:	60ba      	str	r2, [r7, #8]
 8000bde:	b2ca      	uxtb	r2, r1
 8000be0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	3301      	adds	r3, #1
 8000be6:	617b      	str	r3, [r7, #20]
 8000be8:	697a      	ldr	r2, [r7, #20]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	dbf0      	blt.n	8000bd2 <_read+0x12>
  }

  return len;
 8000bf0:	687b      	ldr	r3, [r7, #4]
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3718      	adds	r7, #24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b086      	sub	sp, #24
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	60f8      	str	r0, [r7, #12]
 8000c02:	60b9      	str	r1, [r7, #8]
 8000c04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c06:	2300      	movs	r3, #0
 8000c08:	617b      	str	r3, [r7, #20]
 8000c0a:	e009      	b.n	8000c20 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	1c5a      	adds	r2, r3, #1
 8000c10:	60ba      	str	r2, [r7, #8]
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff fc5b 	bl	80004d0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	617b      	str	r3, [r7, #20]
 8000c20:	697a      	ldr	r2, [r7, #20]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	dbf1      	blt.n	8000c0c <_write+0x12>
  }
  return len;
 8000c28:	687b      	ldr	r3, [r7, #4]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3718      	adds	r7, #24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <_close>:

int _close(int file)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	370c      	adds	r7, #12
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr

08000c4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	b083      	sub	sp, #12
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
 8000c52:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c5a:	605a      	str	r2, [r3, #4]
  return 0;
 8000c5c:	2300      	movs	r3, #0
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <_isatty>:

int _isatty(int file)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	b083      	sub	sp, #12
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c72:	2301      	movs	r3, #1
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3714      	adds	r7, #20
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
	...

08000c9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b086      	sub	sp, #24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ca4:	4a14      	ldr	r2, [pc, #80]	@ (8000cf8 <_sbrk+0x5c>)
 8000ca6:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <_sbrk+0x60>)
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cb0:	4b13      	ldr	r3, [pc, #76]	@ (8000d00 <_sbrk+0x64>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d102      	bne.n	8000cbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cb8:	4b11      	ldr	r3, [pc, #68]	@ (8000d00 <_sbrk+0x64>)
 8000cba:	4a12      	ldr	r2, [pc, #72]	@ (8000d04 <_sbrk+0x68>)
 8000cbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cbe:	4b10      	ldr	r3, [pc, #64]	@ (8000d00 <_sbrk+0x64>)
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d207      	bcs.n	8000cdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ccc:	f005 f856 	bl	8005d7c <__errno>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	220c      	movs	r2, #12
 8000cd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cda:	e009      	b.n	8000cf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cdc:	4b08      	ldr	r3, [pc, #32]	@ (8000d00 <_sbrk+0x64>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ce2:	4b07      	ldr	r3, [pc, #28]	@ (8000d00 <_sbrk+0x64>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4413      	add	r3, r2
 8000cea:	4a05      	ldr	r2, [pc, #20]	@ (8000d00 <_sbrk+0x64>)
 8000cec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cee:	68fb      	ldr	r3, [r7, #12]
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3718      	adds	r7, #24
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	20020000 	.word	0x20020000
 8000cfc:	00000400 	.word	0x00000400
 8000d00:	2000017c 	.word	0x2000017c
 8000d04:	20004cb8 	.word	0x20004cb8

08000d08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d0c:	4b06      	ldr	r3, [pc, #24]	@ (8000d28 <SystemInit+0x20>)
 8000d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d12:	4a05      	ldr	r2, [pc, #20]	@ (8000d28 <SystemInit+0x20>)
 8000d14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d64 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d30:	f7ff ffea 	bl	8000d08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d34:	480c      	ldr	r0, [pc, #48]	@ (8000d68 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d36:	490d      	ldr	r1, [pc, #52]	@ (8000d6c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d38:	4a0d      	ldr	r2, [pc, #52]	@ (8000d70 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d3c:	e002      	b.n	8000d44 <LoopCopyDataInit>

08000d3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d42:	3304      	adds	r3, #4

08000d44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d48:	d3f9      	bcc.n	8000d3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d74 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d4c:	4c0a      	ldr	r4, [pc, #40]	@ (8000d78 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d50:	e001      	b.n	8000d56 <LoopFillZerobss>

08000d52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d54:	3204      	adds	r2, #4

08000d56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d58:	d3fb      	bcc.n	8000d52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d5a:	f005 f815 	bl	8005d88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d5e:	f7ff fbc9 	bl	80004f4 <main>
  bx  lr    
 8000d62:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d6c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000d70:	080061ec 	.word	0x080061ec
  ldr r2, =_sbss
 8000d74:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000d78:	20004cb8 	.word	0x20004cb8

08000d7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d7c:	e7fe      	b.n	8000d7c <ADC_IRQHandler>
	...

08000d80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d84:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc0 <HAL_Init+0x40>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc0 <HAL_Init+0x40>)
 8000d8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d90:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc0 <HAL_Init+0x40>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc0 <HAL_Init+0x40>)
 8000d96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d9c:	4b08      	ldr	r3, [pc, #32]	@ (8000dc0 <HAL_Init+0x40>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a07      	ldr	r2, [pc, #28]	@ (8000dc0 <HAL_Init+0x40>)
 8000da2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000da6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000da8:	2003      	movs	r0, #3
 8000daa:	f000 f8fc 	bl	8000fa6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dae:	200f      	movs	r0, #15
 8000db0:	f7ff fe64 	bl	8000a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000db4:	f7ff fd76 	bl	80008a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000db8:	2300      	movs	r3, #0
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40023c00 	.word	0x40023c00

08000dc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dc8:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <HAL_IncTick+0x20>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <HAL_IncTick+0x24>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	4a04      	ldr	r2, [pc, #16]	@ (8000de8 <HAL_IncTick+0x24>)
 8000dd6:	6013      	str	r3, [r2, #0]
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	20000008 	.word	0x20000008
 8000de8:	20000180 	.word	0x20000180

08000dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return uwTick;
 8000df0:	4b03      	ldr	r3, [pc, #12]	@ (8000e00 <HAL_GetTick+0x14>)
 8000df2:	681b      	ldr	r3, [r3, #0]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	20000180 	.word	0x20000180

08000e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e0c:	f7ff ffee 	bl	8000dec <HAL_GetTick>
 8000e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e1c:	d005      	beq.n	8000e2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e48 <HAL_Delay+0x44>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	461a      	mov	r2, r3
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	4413      	add	r3, r2
 8000e28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e2a:	bf00      	nop
 8000e2c:	f7ff ffde 	bl	8000dec <HAL_GetTick>
 8000e30:	4602      	mov	r2, r0
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	68fa      	ldr	r2, [r7, #12]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d8f7      	bhi.n	8000e2c <HAL_Delay+0x28>
  {
  }
}
 8000e3c:	bf00      	nop
 8000e3e:	bf00      	nop
 8000e40:	3710      	adds	r7, #16
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	20000008 	.word	0x20000008

08000e4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b085      	sub	sp, #20
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	f003 0307 	and.w	r3, r3, #7
 8000e5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e90 <__NVIC_SetPriorityGrouping+0x44>)
 8000e5e:	68db      	ldr	r3, [r3, #12]
 8000e60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e62:	68ba      	ldr	r2, [r7, #8]
 8000e64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e68:	4013      	ands	r3, r2
 8000e6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e7e:	4a04      	ldr	r2, [pc, #16]	@ (8000e90 <__NVIC_SetPriorityGrouping+0x44>)
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	60d3      	str	r3, [r2, #12]
}
 8000e84:	bf00      	nop
 8000e86:	3714      	adds	r7, #20
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	e000ed00 	.word	0xe000ed00

08000e94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e98:	4b04      	ldr	r3, [pc, #16]	@ (8000eac <__NVIC_GetPriorityGrouping+0x18>)
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	0a1b      	lsrs	r3, r3, #8
 8000e9e:	f003 0307 	and.w	r3, r3, #7
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	e000ed00 	.word	0xe000ed00

08000eb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	db0b      	blt.n	8000eda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	f003 021f 	and.w	r2, r3, #31
 8000ec8:	4907      	ldr	r1, [pc, #28]	@ (8000ee8 <__NVIC_EnableIRQ+0x38>)
 8000eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ece:	095b      	lsrs	r3, r3, #5
 8000ed0:	2001      	movs	r0, #1
 8000ed2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000eda:	bf00      	nop
 8000edc:	370c      	adds	r7, #12
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	e000e100 	.word	0xe000e100

08000eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	6039      	str	r1, [r7, #0]
 8000ef6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	db0a      	blt.n	8000f16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	b2da      	uxtb	r2, r3
 8000f04:	490c      	ldr	r1, [pc, #48]	@ (8000f38 <__NVIC_SetPriority+0x4c>)
 8000f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0a:	0112      	lsls	r2, r2, #4
 8000f0c:	b2d2      	uxtb	r2, r2
 8000f0e:	440b      	add	r3, r1
 8000f10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f14:	e00a      	b.n	8000f2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	b2da      	uxtb	r2, r3
 8000f1a:	4908      	ldr	r1, [pc, #32]	@ (8000f3c <__NVIC_SetPriority+0x50>)
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	f003 030f 	and.w	r3, r3, #15
 8000f22:	3b04      	subs	r3, #4
 8000f24:	0112      	lsls	r2, r2, #4
 8000f26:	b2d2      	uxtb	r2, r2
 8000f28:	440b      	add	r3, r1
 8000f2a:	761a      	strb	r2, [r3, #24]
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	e000e100 	.word	0xe000e100
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b089      	sub	sp, #36	@ 0x24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	f003 0307 	and.w	r3, r3, #7
 8000f52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	f1c3 0307 	rsb	r3, r3, #7
 8000f5a:	2b04      	cmp	r3, #4
 8000f5c:	bf28      	it	cs
 8000f5e:	2304      	movcs	r3, #4
 8000f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	3304      	adds	r3, #4
 8000f66:	2b06      	cmp	r3, #6
 8000f68:	d902      	bls.n	8000f70 <NVIC_EncodePriority+0x30>
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	3b03      	subs	r3, #3
 8000f6e:	e000      	b.n	8000f72 <NVIC_EncodePriority+0x32>
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f74:	f04f 32ff 	mov.w	r2, #4294967295
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	43da      	mvns	r2, r3
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	401a      	ands	r2, r3
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f88:	f04f 31ff 	mov.w	r1, #4294967295
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f92:	43d9      	mvns	r1, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f98:	4313      	orrs	r3, r2
         );
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3724      	adds	r7, #36	@ 0x24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b082      	sub	sp, #8
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff ff4c 	bl	8000e4c <__NVIC_SetPriorityGrouping>
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
 8000fc8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fce:	f7ff ff61 	bl	8000e94 <__NVIC_GetPriorityGrouping>
 8000fd2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	68b9      	ldr	r1, [r7, #8]
 8000fd8:	6978      	ldr	r0, [r7, #20]
 8000fda:	f7ff ffb1 	bl	8000f40 <NVIC_EncodePriority>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fe4:	4611      	mov	r1, r2
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff ff80 	bl	8000eec <__NVIC_SetPriority>
}
 8000fec:	bf00      	nop
 8000fee:	3718      	adds	r7, #24
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff ff54 	bl	8000eb0 <__NVIC_EnableIRQ>
}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001010:	b480      	push	{r7}
 8001012:	b089      	sub	sp, #36	@ 0x24
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800101a:	2300      	movs	r3, #0
 800101c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001022:	2300      	movs	r3, #0
 8001024:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
 800102a:	e159      	b.n	80012e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800102c:	2201      	movs	r2, #1
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	697a      	ldr	r2, [r7, #20]
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	429a      	cmp	r2, r3
 8001046:	f040 8148 	bne.w	80012da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f003 0303 	and.w	r3, r3, #3
 8001052:	2b01      	cmp	r3, #1
 8001054:	d005      	beq.n	8001062 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800105e:	2b02      	cmp	r3, #2
 8001060:	d130      	bne.n	80010c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	2203      	movs	r2, #3
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	43db      	mvns	r3, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4013      	ands	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	68da      	ldr	r2, [r3, #12]
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	4313      	orrs	r3, r2
 800108a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	69ba      	ldr	r2, [r7, #24]
 8001090:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001098:	2201      	movs	r2, #1
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	091b      	lsrs	r3, r3, #4
 80010ae:	f003 0201 	and.w	r2, r3, #1
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f003 0303 	and.w	r3, r3, #3
 80010cc:	2b03      	cmp	r3, #3
 80010ce:	d017      	beq.n	8001100 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	2203      	movs	r2, #3
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	689a      	ldr	r2, [r3, #8]
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f003 0303 	and.w	r3, r3, #3
 8001108:	2b02      	cmp	r3, #2
 800110a:	d123      	bne.n	8001154 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	08da      	lsrs	r2, r3, #3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3208      	adds	r2, #8
 8001114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001118:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	f003 0307 	and.w	r3, r3, #7
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	220f      	movs	r2, #15
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	43db      	mvns	r3, r3
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	4013      	ands	r3, r2
 800112e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	691a      	ldr	r2, [r3, #16]
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	f003 0307 	and.w	r3, r3, #7
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	4313      	orrs	r3, r2
 8001144:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	08da      	lsrs	r2, r3, #3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	3208      	adds	r2, #8
 800114e:	69b9      	ldr	r1, [r7, #24]
 8001150:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	2203      	movs	r2, #3
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	43db      	mvns	r3, r3
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	4013      	ands	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f003 0203 	and.w	r2, r3, #3
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	4313      	orrs	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001190:	2b00      	cmp	r3, #0
 8001192:	f000 80a2 	beq.w	80012da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	4b57      	ldr	r3, [pc, #348]	@ (80012f8 <HAL_GPIO_Init+0x2e8>)
 800119c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800119e:	4a56      	ldr	r2, [pc, #344]	@ (80012f8 <HAL_GPIO_Init+0x2e8>)
 80011a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011a6:	4b54      	ldr	r3, [pc, #336]	@ (80012f8 <HAL_GPIO_Init+0x2e8>)
 80011a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011b2:	4a52      	ldr	r2, [pc, #328]	@ (80012fc <HAL_GPIO_Init+0x2ec>)
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	089b      	lsrs	r3, r3, #2
 80011b8:	3302      	adds	r3, #2
 80011ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	f003 0303 	and.w	r3, r3, #3
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	220f      	movs	r2, #15
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	43db      	mvns	r3, r3
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	4013      	ands	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a49      	ldr	r2, [pc, #292]	@ (8001300 <HAL_GPIO_Init+0x2f0>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d019      	beq.n	8001212 <HAL_GPIO_Init+0x202>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a48      	ldr	r2, [pc, #288]	@ (8001304 <HAL_GPIO_Init+0x2f4>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d013      	beq.n	800120e <HAL_GPIO_Init+0x1fe>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a47      	ldr	r2, [pc, #284]	@ (8001308 <HAL_GPIO_Init+0x2f8>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d00d      	beq.n	800120a <HAL_GPIO_Init+0x1fa>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a46      	ldr	r2, [pc, #280]	@ (800130c <HAL_GPIO_Init+0x2fc>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d007      	beq.n	8001206 <HAL_GPIO_Init+0x1f6>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a45      	ldr	r2, [pc, #276]	@ (8001310 <HAL_GPIO_Init+0x300>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d101      	bne.n	8001202 <HAL_GPIO_Init+0x1f2>
 80011fe:	2304      	movs	r3, #4
 8001200:	e008      	b.n	8001214 <HAL_GPIO_Init+0x204>
 8001202:	2307      	movs	r3, #7
 8001204:	e006      	b.n	8001214 <HAL_GPIO_Init+0x204>
 8001206:	2303      	movs	r3, #3
 8001208:	e004      	b.n	8001214 <HAL_GPIO_Init+0x204>
 800120a:	2302      	movs	r3, #2
 800120c:	e002      	b.n	8001214 <HAL_GPIO_Init+0x204>
 800120e:	2301      	movs	r3, #1
 8001210:	e000      	b.n	8001214 <HAL_GPIO_Init+0x204>
 8001212:	2300      	movs	r3, #0
 8001214:	69fa      	ldr	r2, [r7, #28]
 8001216:	f002 0203 	and.w	r2, r2, #3
 800121a:	0092      	lsls	r2, r2, #2
 800121c:	4093      	lsls	r3, r2
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4313      	orrs	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001224:	4935      	ldr	r1, [pc, #212]	@ (80012fc <HAL_GPIO_Init+0x2ec>)
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	089b      	lsrs	r3, r3, #2
 800122a:	3302      	adds	r3, #2
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001232:	4b38      	ldr	r3, [pc, #224]	@ (8001314 <HAL_GPIO_Init+0x304>)
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	43db      	mvns	r3, r3
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	4013      	ands	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800124a:	2b00      	cmp	r3, #0
 800124c:	d003      	beq.n	8001256 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	4313      	orrs	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001256:	4a2f      	ldr	r2, [pc, #188]	@ (8001314 <HAL_GPIO_Init+0x304>)
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800125c:	4b2d      	ldr	r3, [pc, #180]	@ (8001314 <HAL_GPIO_Init+0x304>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001274:	2b00      	cmp	r3, #0
 8001276:	d003      	beq.n	8001280 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001280:	4a24      	ldr	r2, [pc, #144]	@ (8001314 <HAL_GPIO_Init+0x304>)
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001286:	4b23      	ldr	r3, [pc, #140]	@ (8001314 <HAL_GPIO_Init+0x304>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	43db      	mvns	r3, r3
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	4013      	ands	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d003      	beq.n	80012aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012aa:	4a1a      	ldr	r2, [pc, #104]	@ (8001314 <HAL_GPIO_Init+0x304>)
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012b0:	4b18      	ldr	r3, [pc, #96]	@ (8001314 <HAL_GPIO_Init+0x304>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	43db      	mvns	r3, r3
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	4013      	ands	r3, r2
 80012be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d003      	beq.n	80012d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001314 <HAL_GPIO_Init+0x304>)
 80012d6:	69bb      	ldr	r3, [r7, #24]
 80012d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	3301      	adds	r3, #1
 80012de:	61fb      	str	r3, [r7, #28]
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	2b0f      	cmp	r3, #15
 80012e4:	f67f aea2 	bls.w	800102c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012e8:	bf00      	nop
 80012ea:	bf00      	nop
 80012ec:	3724      	adds	r7, #36	@ 0x24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40013800 	.word	0x40013800
 8001300:	40020000 	.word	0x40020000
 8001304:	40020400 	.word	0x40020400
 8001308:	40020800 	.word	0x40020800
 800130c:	40020c00 	.word	0x40020c00
 8001310:	40021000 	.word	0x40021000
 8001314:	40013c00 	.word	0x40013c00

08001318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	460b      	mov	r3, r1
 8001322:	807b      	strh	r3, [r7, #2]
 8001324:	4613      	mov	r3, r2
 8001326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001328:	787b      	ldrb	r3, [r7, #1]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800132e:	887a      	ldrh	r2, [r7, #2]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001334:	e003      	b.n	800133e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001336:	887b      	ldrh	r3, [r7, #2]
 8001338:	041a      	lsls	r2, r3, #16
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	619a      	str	r2, [r3, #24]
}
 800133e:	bf00      	nop
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
	...

0800134c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b086      	sub	sp, #24
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d101      	bne.n	800135e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e267      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	2b00      	cmp	r3, #0
 8001368:	d075      	beq.n	8001456 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800136a:	4b88      	ldr	r3, [pc, #544]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	f003 030c 	and.w	r3, r3, #12
 8001372:	2b04      	cmp	r3, #4
 8001374:	d00c      	beq.n	8001390 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001376:	4b85      	ldr	r3, [pc, #532]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800137e:	2b08      	cmp	r3, #8
 8001380:	d112      	bne.n	80013a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001382:	4b82      	ldr	r3, [pc, #520]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800138a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800138e:	d10b      	bne.n	80013a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001390:	4b7e      	ldr	r3, [pc, #504]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d05b      	beq.n	8001454 <HAL_RCC_OscConfig+0x108>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d157      	bne.n	8001454 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	e242      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013b0:	d106      	bne.n	80013c0 <HAL_RCC_OscConfig+0x74>
 80013b2:	4b76      	ldr	r3, [pc, #472]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a75      	ldr	r2, [pc, #468]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80013b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	e01d      	b.n	80013fc <HAL_RCC_OscConfig+0xb0>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013c8:	d10c      	bne.n	80013e4 <HAL_RCC_OscConfig+0x98>
 80013ca:	4b70      	ldr	r3, [pc, #448]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a6f      	ldr	r2, [pc, #444]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80013d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013d4:	6013      	str	r3, [r2, #0]
 80013d6:	4b6d      	ldr	r3, [pc, #436]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a6c      	ldr	r2, [pc, #432]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80013dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013e0:	6013      	str	r3, [r2, #0]
 80013e2:	e00b      	b.n	80013fc <HAL_RCC_OscConfig+0xb0>
 80013e4:	4b69      	ldr	r3, [pc, #420]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a68      	ldr	r2, [pc, #416]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80013ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013ee:	6013      	str	r3, [r2, #0]
 80013f0:	4b66      	ldr	r3, [pc, #408]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a65      	ldr	r2, [pc, #404]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80013f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d013      	beq.n	800142c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001404:	f7ff fcf2 	bl	8000dec <HAL_GetTick>
 8001408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800140a:	e008      	b.n	800141e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800140c:	f7ff fcee 	bl	8000dec <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b64      	cmp	r3, #100	@ 0x64
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e207      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800141e:	4b5b      	ldr	r3, [pc, #364]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d0f0      	beq.n	800140c <HAL_RCC_OscConfig+0xc0>
 800142a:	e014      	b.n	8001456 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800142c:	f7ff fcde 	bl	8000dec <HAL_GetTick>
 8001430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001434:	f7ff fcda 	bl	8000dec <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b64      	cmp	r3, #100	@ 0x64
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e1f3      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001446:	4b51      	ldr	r3, [pc, #324]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d1f0      	bne.n	8001434 <HAL_RCC_OscConfig+0xe8>
 8001452:	e000      	b.n	8001456 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d063      	beq.n	800152a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001462:	4b4a      	ldr	r3, [pc, #296]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	f003 030c 	and.w	r3, r3, #12
 800146a:	2b00      	cmp	r3, #0
 800146c:	d00b      	beq.n	8001486 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800146e:	4b47      	ldr	r3, [pc, #284]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001476:	2b08      	cmp	r3, #8
 8001478:	d11c      	bne.n	80014b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800147a:	4b44      	ldr	r3, [pc, #272]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d116      	bne.n	80014b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001486:	4b41      	ldr	r3, [pc, #260]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	2b00      	cmp	r3, #0
 8001490:	d005      	beq.n	800149e <HAL_RCC_OscConfig+0x152>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	68db      	ldr	r3, [r3, #12]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d001      	beq.n	800149e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e1c7      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800149e:	4b3b      	ldr	r3, [pc, #236]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	4937      	ldr	r1, [pc, #220]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80014ae:	4313      	orrs	r3, r2
 80014b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014b2:	e03a      	b.n	800152a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d020      	beq.n	80014fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014bc:	4b34      	ldr	r3, [pc, #208]	@ (8001590 <HAL_RCC_OscConfig+0x244>)
 80014be:	2201      	movs	r2, #1
 80014c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014c2:	f7ff fc93 	bl	8000dec <HAL_GetTick>
 80014c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c8:	e008      	b.n	80014dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014ca:	f7ff fc8f 	bl	8000dec <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d901      	bls.n	80014dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e1a8      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014dc:	4b2b      	ldr	r3, [pc, #172]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0302 	and.w	r3, r3, #2
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d0f0      	beq.n	80014ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014e8:	4b28      	ldr	r3, [pc, #160]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	00db      	lsls	r3, r3, #3
 80014f6:	4925      	ldr	r1, [pc, #148]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 80014f8:	4313      	orrs	r3, r2
 80014fa:	600b      	str	r3, [r1, #0]
 80014fc:	e015      	b.n	800152a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014fe:	4b24      	ldr	r3, [pc, #144]	@ (8001590 <HAL_RCC_OscConfig+0x244>)
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001504:	f7ff fc72 	bl	8000dec <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800150a:	e008      	b.n	800151e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800150c:	f7ff fc6e 	bl	8000dec <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e187      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800151e:	4b1b      	ldr	r3, [pc, #108]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1f0      	bne.n	800150c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0308 	and.w	r3, r3, #8
 8001532:	2b00      	cmp	r3, #0
 8001534:	d036      	beq.n	80015a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d016      	beq.n	800156c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800153e:	4b15      	ldr	r3, [pc, #84]	@ (8001594 <HAL_RCC_OscConfig+0x248>)
 8001540:	2201      	movs	r2, #1
 8001542:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001544:	f7ff fc52 	bl	8000dec <HAL_GetTick>
 8001548:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800154a:	e008      	b.n	800155e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800154c:	f7ff fc4e 	bl	8000dec <HAL_GetTick>
 8001550:	4602      	mov	r2, r0
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	2b02      	cmp	r3, #2
 8001558:	d901      	bls.n	800155e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800155a:	2303      	movs	r3, #3
 800155c:	e167      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800155e:	4b0b      	ldr	r3, [pc, #44]	@ (800158c <HAL_RCC_OscConfig+0x240>)
 8001560:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	2b00      	cmp	r3, #0
 8001568:	d0f0      	beq.n	800154c <HAL_RCC_OscConfig+0x200>
 800156a:	e01b      	b.n	80015a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800156c:	4b09      	ldr	r3, [pc, #36]	@ (8001594 <HAL_RCC_OscConfig+0x248>)
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001572:	f7ff fc3b 	bl	8000dec <HAL_GetTick>
 8001576:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001578:	e00e      	b.n	8001598 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800157a:	f7ff fc37 	bl	8000dec <HAL_GetTick>
 800157e:	4602      	mov	r2, r0
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2b02      	cmp	r3, #2
 8001586:	d907      	bls.n	8001598 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e150      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
 800158c:	40023800 	.word	0x40023800
 8001590:	42470000 	.word	0x42470000
 8001594:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001598:	4b88      	ldr	r3, [pc, #544]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 800159a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800159c:	f003 0302 	and.w	r3, r3, #2
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d1ea      	bne.n	800157a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0304 	and.w	r3, r3, #4
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	f000 8097 	beq.w	80016e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015b2:	2300      	movs	r3, #0
 80015b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015b6:	4b81      	ldr	r3, [pc, #516]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d10f      	bne.n	80015e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	4b7d      	ldr	r3, [pc, #500]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 80015c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ca:	4a7c      	ldr	r2, [pc, #496]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 80015cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015d2:	4b7a      	ldr	r3, [pc, #488]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015da:	60bb      	str	r3, [r7, #8]
 80015dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015de:	2301      	movs	r3, #1
 80015e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015e2:	4b77      	ldr	r3, [pc, #476]	@ (80017c0 <HAL_RCC_OscConfig+0x474>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d118      	bne.n	8001620 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ee:	4b74      	ldr	r3, [pc, #464]	@ (80017c0 <HAL_RCC_OscConfig+0x474>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a73      	ldr	r2, [pc, #460]	@ (80017c0 <HAL_RCC_OscConfig+0x474>)
 80015f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015fa:	f7ff fbf7 	bl	8000dec <HAL_GetTick>
 80015fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001602:	f7ff fbf3 	bl	8000dec <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e10c      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001614:	4b6a      	ldr	r3, [pc, #424]	@ (80017c0 <HAL_RCC_OscConfig+0x474>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0f0      	beq.n	8001602 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d106      	bne.n	8001636 <HAL_RCC_OscConfig+0x2ea>
 8001628:	4b64      	ldr	r3, [pc, #400]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 800162a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800162c:	4a63      	ldr	r2, [pc, #396]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 800162e:	f043 0301 	orr.w	r3, r3, #1
 8001632:	6713      	str	r3, [r2, #112]	@ 0x70
 8001634:	e01c      	b.n	8001670 <HAL_RCC_OscConfig+0x324>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	2b05      	cmp	r3, #5
 800163c:	d10c      	bne.n	8001658 <HAL_RCC_OscConfig+0x30c>
 800163e:	4b5f      	ldr	r3, [pc, #380]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 8001640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001642:	4a5e      	ldr	r2, [pc, #376]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 8001644:	f043 0304 	orr.w	r3, r3, #4
 8001648:	6713      	str	r3, [r2, #112]	@ 0x70
 800164a:	4b5c      	ldr	r3, [pc, #368]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 800164c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800164e:	4a5b      	ldr	r2, [pc, #364]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6713      	str	r3, [r2, #112]	@ 0x70
 8001656:	e00b      	b.n	8001670 <HAL_RCC_OscConfig+0x324>
 8001658:	4b58      	ldr	r3, [pc, #352]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 800165a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800165c:	4a57      	ldr	r2, [pc, #348]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 800165e:	f023 0301 	bic.w	r3, r3, #1
 8001662:	6713      	str	r3, [r2, #112]	@ 0x70
 8001664:	4b55      	ldr	r3, [pc, #340]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 8001666:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001668:	4a54      	ldr	r2, [pc, #336]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 800166a:	f023 0304 	bic.w	r3, r3, #4
 800166e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d015      	beq.n	80016a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001678:	f7ff fbb8 	bl	8000dec <HAL_GetTick>
 800167c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800167e:	e00a      	b.n	8001696 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001680:	f7ff fbb4 	bl	8000dec <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800168e:	4293      	cmp	r3, r2
 8001690:	d901      	bls.n	8001696 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e0cb      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001696:	4b49      	ldr	r3, [pc, #292]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 8001698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0ee      	beq.n	8001680 <HAL_RCC_OscConfig+0x334>
 80016a2:	e014      	b.n	80016ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a4:	f7ff fba2 	bl	8000dec <HAL_GetTick>
 80016a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016aa:	e00a      	b.n	80016c2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016ac:	f7ff fb9e 	bl	8000dec <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e0b5      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016c2:	4b3e      	ldr	r3, [pc, #248]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 80016c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016c6:	f003 0302 	and.w	r3, r3, #2
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d1ee      	bne.n	80016ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80016ce:	7dfb      	ldrb	r3, [r7, #23]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d105      	bne.n	80016e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016d4:	4b39      	ldr	r3, [pc, #228]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 80016d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d8:	4a38      	ldr	r2, [pc, #224]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 80016da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f000 80a1 	beq.w	800182c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016ea:	4b34      	ldr	r3, [pc, #208]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	f003 030c 	and.w	r3, r3, #12
 80016f2:	2b08      	cmp	r3, #8
 80016f4:	d05c      	beq.n	80017b0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	699b      	ldr	r3, [r3, #24]
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d141      	bne.n	8001782 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016fe:	4b31      	ldr	r3, [pc, #196]	@ (80017c4 <HAL_RCC_OscConfig+0x478>)
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001704:	f7ff fb72 	bl	8000dec <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800170c:	f7ff fb6e 	bl	8000dec <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e087      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800171e:	4b27      	ldr	r3, [pc, #156]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1f0      	bne.n	800170c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	69da      	ldr	r2, [r3, #28]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a1b      	ldr	r3, [r3, #32]
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001738:	019b      	lsls	r3, r3, #6
 800173a:	431a      	orrs	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001740:	085b      	lsrs	r3, r3, #1
 8001742:	3b01      	subs	r3, #1
 8001744:	041b      	lsls	r3, r3, #16
 8001746:	431a      	orrs	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800174c:	061b      	lsls	r3, r3, #24
 800174e:	491b      	ldr	r1, [pc, #108]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 8001750:	4313      	orrs	r3, r2
 8001752:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001754:	4b1b      	ldr	r3, [pc, #108]	@ (80017c4 <HAL_RCC_OscConfig+0x478>)
 8001756:	2201      	movs	r2, #1
 8001758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800175a:	f7ff fb47 	bl	8000dec <HAL_GetTick>
 800175e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001760:	e008      	b.n	8001774 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001762:	f7ff fb43 	bl	8000dec <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e05c      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001774:	4b11      	ldr	r3, [pc, #68]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0f0      	beq.n	8001762 <HAL_RCC_OscConfig+0x416>
 8001780:	e054      	b.n	800182c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001782:	4b10      	ldr	r3, [pc, #64]	@ (80017c4 <HAL_RCC_OscConfig+0x478>)
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001788:	f7ff fb30 	bl	8000dec <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001790:	f7ff fb2c 	bl	8000dec <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e045      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017a2:	4b06      	ldr	r3, [pc, #24]	@ (80017bc <HAL_RCC_OscConfig+0x470>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d1f0      	bne.n	8001790 <HAL_RCC_OscConfig+0x444>
 80017ae:	e03d      	b.n	800182c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d107      	bne.n	80017c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e038      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40007000 	.word	0x40007000
 80017c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001838 <HAL_RCC_OscConfig+0x4ec>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d028      	beq.n	8001828 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d121      	bne.n	8001828 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d11a      	bne.n	8001828 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017f2:	68fa      	ldr	r2, [r7, #12]
 80017f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80017f8:	4013      	ands	r3, r2
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80017fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001800:	4293      	cmp	r3, r2
 8001802:	d111      	bne.n	8001828 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800180e:	085b      	lsrs	r3, r3, #1
 8001810:	3b01      	subs	r3, #1
 8001812:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001814:	429a      	cmp	r2, r3
 8001816:	d107      	bne.n	8001828 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001822:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001824:	429a      	cmp	r2, r3
 8001826:	d001      	beq.n	800182c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001828:	2301      	movs	r3, #1
 800182a:	e000      	b.n	800182e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3718      	adds	r7, #24
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40023800 	.word	0x40023800

0800183c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d101      	bne.n	8001850 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e0cc      	b.n	80019ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001850:	4b68      	ldr	r3, [pc, #416]	@ (80019f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0307 	and.w	r3, r3, #7
 8001858:	683a      	ldr	r2, [r7, #0]
 800185a:	429a      	cmp	r2, r3
 800185c:	d90c      	bls.n	8001878 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800185e:	4b65      	ldr	r3, [pc, #404]	@ (80019f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001860:	683a      	ldr	r2, [r7, #0]
 8001862:	b2d2      	uxtb	r2, r2
 8001864:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001866:	4b63      	ldr	r3, [pc, #396]	@ (80019f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0307 	and.w	r3, r3, #7
 800186e:	683a      	ldr	r2, [r7, #0]
 8001870:	429a      	cmp	r2, r3
 8001872:	d001      	beq.n	8001878 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e0b8      	b.n	80019ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d020      	beq.n	80018c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0304 	and.w	r3, r3, #4
 800188c:	2b00      	cmp	r3, #0
 800188e:	d005      	beq.n	800189c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001890:	4b59      	ldr	r3, [pc, #356]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	4a58      	ldr	r2, [pc, #352]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800189a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0308 	and.w	r3, r3, #8
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d005      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018a8:	4b53      	ldr	r3, [pc, #332]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	4a52      	ldr	r2, [pc, #328]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 80018ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80018b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018b4:	4b50      	ldr	r3, [pc, #320]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	494d      	ldr	r1, [pc, #308]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d044      	beq.n	800195c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d107      	bne.n	80018ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018da:	4b47      	ldr	r3, [pc, #284]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d119      	bne.n	800191a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e07f      	b.n	80019ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d003      	beq.n	80018fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018f6:	2b03      	cmp	r3, #3
 80018f8:	d107      	bne.n	800190a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018fa:	4b3f      	ldr	r3, [pc, #252]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d109      	bne.n	800191a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e06f      	b.n	80019ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800190a:	4b3b      	ldr	r3, [pc, #236]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d101      	bne.n	800191a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e067      	b.n	80019ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800191a:	4b37      	ldr	r3, [pc, #220]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f023 0203 	bic.w	r2, r3, #3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	4934      	ldr	r1, [pc, #208]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001928:	4313      	orrs	r3, r2
 800192a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800192c:	f7ff fa5e 	bl	8000dec <HAL_GetTick>
 8001930:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001932:	e00a      	b.n	800194a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001934:	f7ff fa5a 	bl	8000dec <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001942:	4293      	cmp	r3, r2
 8001944:	d901      	bls.n	800194a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e04f      	b.n	80019ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800194a:	4b2b      	ldr	r3, [pc, #172]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f003 020c 	and.w	r2, r3, #12
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	429a      	cmp	r2, r3
 800195a:	d1eb      	bne.n	8001934 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800195c:	4b25      	ldr	r3, [pc, #148]	@ (80019f4 <HAL_RCC_ClockConfig+0x1b8>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0307 	and.w	r3, r3, #7
 8001964:	683a      	ldr	r2, [r7, #0]
 8001966:	429a      	cmp	r2, r3
 8001968:	d20c      	bcs.n	8001984 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800196a:	4b22      	ldr	r3, [pc, #136]	@ (80019f4 <HAL_RCC_ClockConfig+0x1b8>)
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001972:	4b20      	ldr	r3, [pc, #128]	@ (80019f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	683a      	ldr	r2, [r7, #0]
 800197c:	429a      	cmp	r2, r3
 800197e:	d001      	beq.n	8001984 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e032      	b.n	80019ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0304 	and.w	r3, r3, #4
 800198c:	2b00      	cmp	r3, #0
 800198e:	d008      	beq.n	80019a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001990:	4b19      	ldr	r3, [pc, #100]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	4916      	ldr	r1, [pc, #88]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 800199e:	4313      	orrs	r3, r2
 80019a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0308 	and.w	r3, r3, #8
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d009      	beq.n	80019c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019ae:	4b12      	ldr	r3, [pc, #72]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	691b      	ldr	r3, [r3, #16]
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	490e      	ldr	r1, [pc, #56]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 80019be:	4313      	orrs	r3, r2
 80019c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019c2:	f000 f821 	bl	8001a08 <HAL_RCC_GetSysClockFreq>
 80019c6:	4602      	mov	r2, r0
 80019c8:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <HAL_RCC_ClockConfig+0x1bc>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	091b      	lsrs	r3, r3, #4
 80019ce:	f003 030f 	and.w	r3, r3, #15
 80019d2:	490a      	ldr	r1, [pc, #40]	@ (80019fc <HAL_RCC_ClockConfig+0x1c0>)
 80019d4:	5ccb      	ldrb	r3, [r1, r3]
 80019d6:	fa22 f303 	lsr.w	r3, r2, r3
 80019da:	4a09      	ldr	r2, [pc, #36]	@ (8001a00 <HAL_RCC_ClockConfig+0x1c4>)
 80019dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80019de:	4b09      	ldr	r3, [pc, #36]	@ (8001a04 <HAL_RCC_ClockConfig+0x1c8>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff f84a 	bl	8000a7c <HAL_InitTick>

  return HAL_OK;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40023c00 	.word	0x40023c00
 80019f8:	40023800 	.word	0x40023800
 80019fc:	080061c4 	.word	0x080061c4
 8001a00:	20000000 	.word	0x20000000
 8001a04:	20000004 	.word	0x20000004

08001a08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a0c:	b094      	sub	sp, #80	@ 0x50
 8001a0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a10:	2300      	movs	r3, #0
 8001a12:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a20:	4b79      	ldr	r3, [pc, #484]	@ (8001c08 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f003 030c 	and.w	r3, r3, #12
 8001a28:	2b08      	cmp	r3, #8
 8001a2a:	d00d      	beq.n	8001a48 <HAL_RCC_GetSysClockFreq+0x40>
 8001a2c:	2b08      	cmp	r3, #8
 8001a2e:	f200 80e1 	bhi.w	8001bf4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d002      	beq.n	8001a3c <HAL_RCC_GetSysClockFreq+0x34>
 8001a36:	2b04      	cmp	r3, #4
 8001a38:	d003      	beq.n	8001a42 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a3a:	e0db      	b.n	8001bf4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a3c:	4b73      	ldr	r3, [pc, #460]	@ (8001c0c <HAL_RCC_GetSysClockFreq+0x204>)
 8001a3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a40:	e0db      	b.n	8001bfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a42:	4b73      	ldr	r3, [pc, #460]	@ (8001c10 <HAL_RCC_GetSysClockFreq+0x208>)
 8001a44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a46:	e0d8      	b.n	8001bfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a48:	4b6f      	ldr	r3, [pc, #444]	@ (8001c08 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a50:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a52:	4b6d      	ldr	r3, [pc, #436]	@ (8001c08 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d063      	beq.n	8001b26 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a5e:	4b6a      	ldr	r3, [pc, #424]	@ (8001c08 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	099b      	lsrs	r3, r3, #6
 8001a64:	2200      	movs	r2, #0
 8001a66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a70:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a72:	2300      	movs	r3, #0
 8001a74:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a7a:	4622      	mov	r2, r4
 8001a7c:	462b      	mov	r3, r5
 8001a7e:	f04f 0000 	mov.w	r0, #0
 8001a82:	f04f 0100 	mov.w	r1, #0
 8001a86:	0159      	lsls	r1, r3, #5
 8001a88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a8c:	0150      	lsls	r0, r2, #5
 8001a8e:	4602      	mov	r2, r0
 8001a90:	460b      	mov	r3, r1
 8001a92:	4621      	mov	r1, r4
 8001a94:	1a51      	subs	r1, r2, r1
 8001a96:	6139      	str	r1, [r7, #16]
 8001a98:	4629      	mov	r1, r5
 8001a9a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	f04f 0300 	mov.w	r3, #0
 8001aa8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001aac:	4659      	mov	r1, fp
 8001aae:	018b      	lsls	r3, r1, #6
 8001ab0:	4651      	mov	r1, sl
 8001ab2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ab6:	4651      	mov	r1, sl
 8001ab8:	018a      	lsls	r2, r1, #6
 8001aba:	4651      	mov	r1, sl
 8001abc:	ebb2 0801 	subs.w	r8, r2, r1
 8001ac0:	4659      	mov	r1, fp
 8001ac2:	eb63 0901 	sbc.w	r9, r3, r1
 8001ac6:	f04f 0200 	mov.w	r2, #0
 8001aca:	f04f 0300 	mov.w	r3, #0
 8001ace:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ad2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ad6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ada:	4690      	mov	r8, r2
 8001adc:	4699      	mov	r9, r3
 8001ade:	4623      	mov	r3, r4
 8001ae0:	eb18 0303 	adds.w	r3, r8, r3
 8001ae4:	60bb      	str	r3, [r7, #8]
 8001ae6:	462b      	mov	r3, r5
 8001ae8:	eb49 0303 	adc.w	r3, r9, r3
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	f04f 0200 	mov.w	r2, #0
 8001af2:	f04f 0300 	mov.w	r3, #0
 8001af6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001afa:	4629      	mov	r1, r5
 8001afc:	024b      	lsls	r3, r1, #9
 8001afe:	4621      	mov	r1, r4
 8001b00:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b04:	4621      	mov	r1, r4
 8001b06:	024a      	lsls	r2, r1, #9
 8001b08:	4610      	mov	r0, r2
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b0e:	2200      	movs	r2, #0
 8001b10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b18:	f7fe fb62 	bl	80001e0 <__aeabi_uldivmod>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	4613      	mov	r3, r2
 8001b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b24:	e058      	b.n	8001bd8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b26:	4b38      	ldr	r3, [pc, #224]	@ (8001c08 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	099b      	lsrs	r3, r3, #6
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	4618      	mov	r0, r3
 8001b30:	4611      	mov	r1, r2
 8001b32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b36:	623b      	str	r3, [r7, #32]
 8001b38:	2300      	movs	r3, #0
 8001b3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b40:	4642      	mov	r2, r8
 8001b42:	464b      	mov	r3, r9
 8001b44:	f04f 0000 	mov.w	r0, #0
 8001b48:	f04f 0100 	mov.w	r1, #0
 8001b4c:	0159      	lsls	r1, r3, #5
 8001b4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b52:	0150      	lsls	r0, r2, #5
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	4641      	mov	r1, r8
 8001b5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b5e:	4649      	mov	r1, r9
 8001b60:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b64:	f04f 0200 	mov.w	r2, #0
 8001b68:	f04f 0300 	mov.w	r3, #0
 8001b6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b78:	ebb2 040a 	subs.w	r4, r2, sl
 8001b7c:	eb63 050b 	sbc.w	r5, r3, fp
 8001b80:	f04f 0200 	mov.w	r2, #0
 8001b84:	f04f 0300 	mov.w	r3, #0
 8001b88:	00eb      	lsls	r3, r5, #3
 8001b8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b8e:	00e2      	lsls	r2, r4, #3
 8001b90:	4614      	mov	r4, r2
 8001b92:	461d      	mov	r5, r3
 8001b94:	4643      	mov	r3, r8
 8001b96:	18e3      	adds	r3, r4, r3
 8001b98:	603b      	str	r3, [r7, #0]
 8001b9a:	464b      	mov	r3, r9
 8001b9c:	eb45 0303 	adc.w	r3, r5, r3
 8001ba0:	607b      	str	r3, [r7, #4]
 8001ba2:	f04f 0200 	mov.w	r2, #0
 8001ba6:	f04f 0300 	mov.w	r3, #0
 8001baa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001bae:	4629      	mov	r1, r5
 8001bb0:	028b      	lsls	r3, r1, #10
 8001bb2:	4621      	mov	r1, r4
 8001bb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bb8:	4621      	mov	r1, r4
 8001bba:	028a      	lsls	r2, r1, #10
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	61bb      	str	r3, [r7, #24]
 8001bc6:	61fa      	str	r2, [r7, #28]
 8001bc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bcc:	f7fe fb08 	bl	80001e0 <__aeabi_uldivmod>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	0c1b      	lsrs	r3, r3, #16
 8001bde:	f003 0303 	and.w	r3, r3, #3
 8001be2:	3301      	adds	r3, #1
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001be8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001bea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bf2:	e002      	b.n	8001bfa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bf4:	4b05      	ldr	r3, [pc, #20]	@ (8001c0c <HAL_RCC_GetSysClockFreq+0x204>)
 8001bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bf8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3750      	adds	r7, #80	@ 0x50
 8001c00:	46bd      	mov	sp, r7
 8001c02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c06:	bf00      	nop
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	00f42400 	.word	0x00f42400
 8001c10:	007a1200 	.word	0x007a1200

08001c14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c18:	4b03      	ldr	r3, [pc, #12]	@ (8001c28 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	20000000 	.word	0x20000000

08001c2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c30:	f7ff fff0 	bl	8001c14 <HAL_RCC_GetHCLKFreq>
 8001c34:	4602      	mov	r2, r0
 8001c36:	4b05      	ldr	r3, [pc, #20]	@ (8001c4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	0a9b      	lsrs	r3, r3, #10
 8001c3c:	f003 0307 	and.w	r3, r3, #7
 8001c40:	4903      	ldr	r1, [pc, #12]	@ (8001c50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c42:	5ccb      	ldrb	r3, [r1, r3]
 8001c44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	080061d4 	.word	0x080061d4

08001c54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c58:	f7ff ffdc 	bl	8001c14 <HAL_RCC_GetHCLKFreq>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	4b05      	ldr	r3, [pc, #20]	@ (8001c74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	0b5b      	lsrs	r3, r3, #13
 8001c64:	f003 0307 	and.w	r3, r3, #7
 8001c68:	4903      	ldr	r1, [pc, #12]	@ (8001c78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c6a:	5ccb      	ldrb	r3, [r1, r3]
 8001c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40023800 	.word	0x40023800
 8001c78:	080061d4 	.word	0x080061d4

08001c7c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	220f      	movs	r2, #15
 8001c8a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c8c:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f003 0203 	and.w	r2, r3, #3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c98:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001cb0:	4b09      	ldr	r3, [pc, #36]	@ (8001cd8 <HAL_RCC_GetClockConfig+0x5c>)
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	08db      	lsrs	r3, r3, #3
 8001cb6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001cbe:	4b07      	ldr	r3, [pc, #28]	@ (8001cdc <HAL_RCC_GetClockConfig+0x60>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0207 	and.w	r2, r3, #7
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	601a      	str	r2, [r3, #0]
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40023c00 	.word	0x40023c00

08001ce0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d101      	bne.n	8001cf2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e07b      	b.n	8001dea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d108      	bne.n	8001d0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001d02:	d009      	beq.n	8001d18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	61da      	str	r2, [r3, #28]
 8001d0a:	e005      	b.n	8001d18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d106      	bne.n	8001d38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7fe fde2 	bl	80008fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d4e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001d60:	431a      	orrs	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	691b      	ldr	r3, [r3, #16]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	431a      	orrs	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d92:	431a      	orrs	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a1b      	ldr	r3, [r3, #32]
 8001d98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d9c:	ea42 0103 	orr.w	r1, r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	430a      	orrs	r2, r1
 8001dae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	0c1b      	lsrs	r3, r3, #16
 8001db6:	f003 0104 	and.w	r1, r3, #4
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dbe:	f003 0210 	and.w	r2, r3, #16
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	69da      	ldr	r2, [r3, #28]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001dd8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b082      	sub	sp, #8
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d101      	bne.n	8001e04 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e041      	b.n	8001e88 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d106      	bne.n	8001e1e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2200      	movs	r2, #0
 8001e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f000 f839 	bl	8001e90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2202      	movs	r2, #2
 8001e22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4610      	mov	r0, r2
 8001e32:	f000 f9b1 	bl	8002198 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2201      	movs	r2, #1
 8001e82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d001      	beq.n	8001ebc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e044      	b.n	8001f46 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	68da      	ldr	r2, [r3, #12]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f042 0201 	orr.w	r2, r2, #1
 8001ed2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a1e      	ldr	r2, [pc, #120]	@ (8001f54 <HAL_TIM_Base_Start_IT+0xb0>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d018      	beq.n	8001f10 <HAL_TIM_Base_Start_IT+0x6c>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ee6:	d013      	beq.n	8001f10 <HAL_TIM_Base_Start_IT+0x6c>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a1a      	ldr	r2, [pc, #104]	@ (8001f58 <HAL_TIM_Base_Start_IT+0xb4>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d00e      	beq.n	8001f10 <HAL_TIM_Base_Start_IT+0x6c>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a19      	ldr	r2, [pc, #100]	@ (8001f5c <HAL_TIM_Base_Start_IT+0xb8>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d009      	beq.n	8001f10 <HAL_TIM_Base_Start_IT+0x6c>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a17      	ldr	r2, [pc, #92]	@ (8001f60 <HAL_TIM_Base_Start_IT+0xbc>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d004      	beq.n	8001f10 <HAL_TIM_Base_Start_IT+0x6c>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a16      	ldr	r2, [pc, #88]	@ (8001f64 <HAL_TIM_Base_Start_IT+0xc0>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d111      	bne.n	8001f34 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2b06      	cmp	r3, #6
 8001f20:	d010      	beq.n	8001f44 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f042 0201 	orr.w	r2, r2, #1
 8001f30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f32:	e007      	b.n	8001f44 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f042 0201 	orr.w	r2, r2, #1
 8001f42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3714      	adds	r7, #20
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	40010000 	.word	0x40010000
 8001f58:	40000400 	.word	0x40000400
 8001f5c:	40000800 	.word	0x40000800
 8001f60:	40000c00 	.word	0x40000c00
 8001f64:	40014000 	.word	0x40014000

08001f68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d020      	beq.n	8001fcc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d01b      	beq.n	8001fcc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f06f 0202 	mvn.w	r2, #2
 8001f9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	f003 0303 	and.w	r3, r3, #3
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f8d2 	bl	800215c <HAL_TIM_IC_CaptureCallback>
 8001fb8:	e005      	b.n	8001fc6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f000 f8c4 	bl	8002148 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 f8d5 	bl	8002170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	f003 0304 	and.w	r3, r3, #4
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d020      	beq.n	8002018 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f003 0304 	and.w	r3, r3, #4
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d01b      	beq.n	8002018 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f06f 0204 	mvn.w	r2, #4
 8001fe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2202      	movs	r2, #2
 8001fee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d003      	beq.n	8002006 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 f8ac 	bl	800215c <HAL_TIM_IC_CaptureCallback>
 8002004:	e005      	b.n	8002012 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 f89e 	bl	8002148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f000 f8af 	bl	8002170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	f003 0308 	and.w	r3, r3, #8
 800201e:	2b00      	cmp	r3, #0
 8002020:	d020      	beq.n	8002064 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	f003 0308 	and.w	r3, r3, #8
 8002028:	2b00      	cmp	r3, #0
 800202a:	d01b      	beq.n	8002064 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f06f 0208 	mvn.w	r2, #8
 8002034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2204      	movs	r2, #4
 800203a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	69db      	ldr	r3, [r3, #28]
 8002042:	f003 0303 	and.w	r3, r3, #3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f886 	bl	800215c <HAL_TIM_IC_CaptureCallback>
 8002050:	e005      	b.n	800205e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f878 	bl	8002148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f889 	bl	8002170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	f003 0310 	and.w	r3, r3, #16
 800206a:	2b00      	cmp	r3, #0
 800206c:	d020      	beq.n	80020b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f003 0310 	and.w	r3, r3, #16
 8002074:	2b00      	cmp	r3, #0
 8002076:	d01b      	beq.n	80020b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f06f 0210 	mvn.w	r2, #16
 8002080:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2208      	movs	r2, #8
 8002086:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 f860 	bl	800215c <HAL_TIM_IC_CaptureCallback>
 800209c:	e005      	b.n	80020aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 f852 	bl	8002148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 f863 	bl	8002170 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00c      	beq.n	80020d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d007      	beq.n	80020d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f06f 0201 	mvn.w	r2, #1
 80020cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7fe fbd2 	bl	8000878 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00c      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d007      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80020f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f8e0 	bl	80022b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00c      	beq.n	800211c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002108:	2b00      	cmp	r3, #0
 800210a:	d007      	beq.n	800211c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f834 	bl	8002184 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	f003 0320 	and.w	r3, r3, #32
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00c      	beq.n	8002140 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f003 0320 	and.w	r3, r3, #32
 800212c:	2b00      	cmp	r3, #0
 800212e:	d007      	beq.n	8002140 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f06f 0220 	mvn.w	r2, #32
 8002138:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f000 f8b2 	bl	80022a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002140:	bf00      	nop
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002164:	bf00      	nop
 8002166:	370c      	adds	r7, #12
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr

08002170 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800218c:	bf00      	nop
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a37      	ldr	r2, [pc, #220]	@ (8002288 <TIM_Base_SetConfig+0xf0>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d00f      	beq.n	80021d0 <TIM_Base_SetConfig+0x38>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021b6:	d00b      	beq.n	80021d0 <TIM_Base_SetConfig+0x38>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a34      	ldr	r2, [pc, #208]	@ (800228c <TIM_Base_SetConfig+0xf4>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d007      	beq.n	80021d0 <TIM_Base_SetConfig+0x38>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4a33      	ldr	r2, [pc, #204]	@ (8002290 <TIM_Base_SetConfig+0xf8>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d003      	beq.n	80021d0 <TIM_Base_SetConfig+0x38>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a32      	ldr	r2, [pc, #200]	@ (8002294 <TIM_Base_SetConfig+0xfc>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d108      	bne.n	80021e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	68fa      	ldr	r2, [r7, #12]
 80021de:	4313      	orrs	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a28      	ldr	r2, [pc, #160]	@ (8002288 <TIM_Base_SetConfig+0xf0>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d01b      	beq.n	8002222 <TIM_Base_SetConfig+0x8a>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021f0:	d017      	beq.n	8002222 <TIM_Base_SetConfig+0x8a>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a25      	ldr	r2, [pc, #148]	@ (800228c <TIM_Base_SetConfig+0xf4>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d013      	beq.n	8002222 <TIM_Base_SetConfig+0x8a>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a24      	ldr	r2, [pc, #144]	@ (8002290 <TIM_Base_SetConfig+0xf8>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d00f      	beq.n	8002222 <TIM_Base_SetConfig+0x8a>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a23      	ldr	r2, [pc, #140]	@ (8002294 <TIM_Base_SetConfig+0xfc>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d00b      	beq.n	8002222 <TIM_Base_SetConfig+0x8a>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a22      	ldr	r2, [pc, #136]	@ (8002298 <TIM_Base_SetConfig+0x100>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d007      	beq.n	8002222 <TIM_Base_SetConfig+0x8a>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a21      	ldr	r2, [pc, #132]	@ (800229c <TIM_Base_SetConfig+0x104>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d003      	beq.n	8002222 <TIM_Base_SetConfig+0x8a>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a20      	ldr	r2, [pc, #128]	@ (80022a0 <TIM_Base_SetConfig+0x108>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d108      	bne.n	8002234 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002228:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	4313      	orrs	r3, r2
 8002232:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	4313      	orrs	r3, r2
 8002240:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	689a      	ldr	r2, [r3, #8]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a0c      	ldr	r2, [pc, #48]	@ (8002288 <TIM_Base_SetConfig+0xf0>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d103      	bne.n	8002262 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	691a      	ldr	r2, [r3, #16]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f043 0204 	orr.w	r2, r3, #4
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2201      	movs	r2, #1
 8002272:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	601a      	str	r2, [r3, #0]
}
 800227a:	bf00      	nop
 800227c:	3714      	adds	r7, #20
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	40010000 	.word	0x40010000
 800228c:	40000400 	.word	0x40000400
 8002290:	40000800 	.word	0x40000800
 8002294:	40000c00 	.word	0x40000c00
 8002298:	40014000 	.word	0x40014000
 800229c:	40014400 	.word	0x40014400
 80022a0:	40014800 	.word	0x40014800

080022a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e042      	b.n	8002364 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d106      	bne.n	80022f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7fe fb7a 	bl	80009ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2224      	movs	r2, #36	@ 0x24
 80022fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68da      	ldr	r2, [r3, #12]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800230e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f000 f973 	bl	80025fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	691a      	ldr	r2, [r3, #16]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002324:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	695a      	ldr	r2, [r3, #20]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002334:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68da      	ldr	r2, [r3, #12]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002344:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2220      	movs	r2, #32
 8002350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2220      	movs	r2, #32
 8002358:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b08a      	sub	sp, #40	@ 0x28
 8002370:	af02      	add	r7, sp, #8
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	603b      	str	r3, [r7, #0]
 8002378:	4613      	mov	r3, r2
 800237a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800237c:	2300      	movs	r3, #0
 800237e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b20      	cmp	r3, #32
 800238a:	d175      	bne.n	8002478 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d002      	beq.n	8002398 <HAL_UART_Transmit+0x2c>
 8002392:	88fb      	ldrh	r3, [r7, #6]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d101      	bne.n	800239c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e06e      	b.n	800247a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2200      	movs	r2, #0
 80023a0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2221      	movs	r2, #33	@ 0x21
 80023a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023aa:	f7fe fd1f 	bl	8000dec <HAL_GetTick>
 80023ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	88fa      	ldrh	r2, [r7, #6]
 80023b4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	88fa      	ldrh	r2, [r7, #6]
 80023ba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023c4:	d108      	bne.n	80023d8 <HAL_UART_Transmit+0x6c>
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d104      	bne.n	80023d8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80023ce:	2300      	movs	r3, #0
 80023d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	61bb      	str	r3, [r7, #24]
 80023d6:	e003      	b.n	80023e0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023e0:	e02e      	b.n	8002440 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	2200      	movs	r2, #0
 80023ea:	2180      	movs	r1, #128	@ 0x80
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f000 f848 	bl	8002482 <UART_WaitOnFlagUntilTimeout>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d005      	beq.n	8002404 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2220      	movs	r2, #32
 80023fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e03a      	b.n	800247a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d10b      	bne.n	8002422 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	881b      	ldrh	r3, [r3, #0]
 800240e:	461a      	mov	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002418:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800241a:	69bb      	ldr	r3, [r7, #24]
 800241c:	3302      	adds	r3, #2
 800241e:	61bb      	str	r3, [r7, #24]
 8002420:	e007      	b.n	8002432 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	781a      	ldrb	r2, [r3, #0]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	3301      	adds	r3, #1
 8002430:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002436:	b29b      	uxth	r3, r3
 8002438:	3b01      	subs	r3, #1
 800243a:	b29a      	uxth	r2, r3
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002444:	b29b      	uxth	r3, r3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d1cb      	bne.n	80023e2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	9300      	str	r3, [sp, #0]
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	2200      	movs	r2, #0
 8002452:	2140      	movs	r1, #64	@ 0x40
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f000 f814 	bl	8002482 <UART_WaitOnFlagUntilTimeout>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d005      	beq.n	800246c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2220      	movs	r2, #32
 8002464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e006      	b.n	800247a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2220      	movs	r2, #32
 8002470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002474:	2300      	movs	r3, #0
 8002476:	e000      	b.n	800247a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002478:	2302      	movs	r3, #2
  }
}
 800247a:	4618      	mov	r0, r3
 800247c:	3720      	adds	r7, #32
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b086      	sub	sp, #24
 8002486:	af00      	add	r7, sp, #0
 8002488:	60f8      	str	r0, [r7, #12]
 800248a:	60b9      	str	r1, [r7, #8]
 800248c:	603b      	str	r3, [r7, #0]
 800248e:	4613      	mov	r3, r2
 8002490:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002492:	e03b      	b.n	800250c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002494:	6a3b      	ldr	r3, [r7, #32]
 8002496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800249a:	d037      	beq.n	800250c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800249c:	f7fe fca6 	bl	8000dec <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	6a3a      	ldr	r2, [r7, #32]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d302      	bcc.n	80024b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80024ac:	6a3b      	ldr	r3, [r7, #32]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e03a      	b.n	800252c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	f003 0304 	and.w	r3, r3, #4
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d023      	beq.n	800250c <UART_WaitOnFlagUntilTimeout+0x8a>
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	2b80      	cmp	r3, #128	@ 0x80
 80024c8:	d020      	beq.n	800250c <UART_WaitOnFlagUntilTimeout+0x8a>
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	2b40      	cmp	r3, #64	@ 0x40
 80024ce:	d01d      	beq.n	800250c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0308 	and.w	r3, r3, #8
 80024da:	2b08      	cmp	r3, #8
 80024dc:	d116      	bne.n	800250c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80024de:	2300      	movs	r3, #0
 80024e0:	617b      	str	r3, [r7, #20]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	617b      	str	r3, [r7, #20]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	617b      	str	r3, [r7, #20]
 80024f2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f000 f81d 	bl	8002534 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2208      	movs	r2, #8
 80024fe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e00f      	b.n	800252c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	4013      	ands	r3, r2
 8002516:	68ba      	ldr	r2, [r7, #8]
 8002518:	429a      	cmp	r2, r3
 800251a:	bf0c      	ite	eq
 800251c:	2301      	moveq	r3, #1
 800251e:	2300      	movne	r3, #0
 8002520:	b2db      	uxtb	r3, r3
 8002522:	461a      	mov	r2, r3
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	429a      	cmp	r2, r3
 8002528:	d0b4      	beq.n	8002494 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002534:	b480      	push	{r7}
 8002536:	b095      	sub	sp, #84	@ 0x54
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	330c      	adds	r3, #12
 8002542:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002546:	e853 3f00 	ldrex	r3, [r3]
 800254a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800254c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800254e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002552:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	330c      	adds	r3, #12
 800255a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800255c:	643a      	str	r2, [r7, #64]	@ 0x40
 800255e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002560:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002562:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002564:	e841 2300 	strex	r3, r2, [r1]
 8002568:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800256a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800256c:	2b00      	cmp	r3, #0
 800256e:	d1e5      	bne.n	800253c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	3314      	adds	r3, #20
 8002576:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002578:	6a3b      	ldr	r3, [r7, #32]
 800257a:	e853 3f00 	ldrex	r3, [r3]
 800257e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	f023 0301 	bic.w	r3, r3, #1
 8002586:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	3314      	adds	r3, #20
 800258e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002590:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002592:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002594:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002596:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002598:	e841 2300 	strex	r3, r2, [r1]
 800259c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800259e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d1e5      	bne.n	8002570 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d119      	bne.n	80025e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	330c      	adds	r3, #12
 80025b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	e853 3f00 	ldrex	r3, [r3]
 80025ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	f023 0310 	bic.w	r3, r3, #16
 80025c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	330c      	adds	r3, #12
 80025ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80025cc:	61ba      	str	r2, [r7, #24]
 80025ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025d0:	6979      	ldr	r1, [r7, #20]
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	e841 2300 	strex	r3, r2, [r1]
 80025d8:	613b      	str	r3, [r7, #16]
   return(result);
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1e5      	bne.n	80025ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2220      	movs	r2, #32
 80025e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80025ee:	bf00      	nop
 80025f0:	3754      	adds	r7, #84	@ 0x54
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
	...

080025fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002600:	b0c0      	sub	sp, #256	@ 0x100
 8002602:	af00      	add	r7, sp, #0
 8002604:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002618:	68d9      	ldr	r1, [r3, #12]
 800261a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	ea40 0301 	orr.w	r3, r0, r1
 8002624:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	431a      	orrs	r2, r3
 8002634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	431a      	orrs	r2, r3
 800263c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002640:	69db      	ldr	r3, [r3, #28]
 8002642:	4313      	orrs	r3, r2
 8002644:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002654:	f021 010c 	bic.w	r1, r1, #12
 8002658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002662:	430b      	orrs	r3, r1
 8002664:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002676:	6999      	ldr	r1, [r3, #24]
 8002678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	ea40 0301 	orr.w	r3, r0, r1
 8002682:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	4b8f      	ldr	r3, [pc, #572]	@ (80028c8 <UART_SetConfig+0x2cc>)
 800268c:	429a      	cmp	r2, r3
 800268e:	d005      	beq.n	800269c <UART_SetConfig+0xa0>
 8002690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	4b8d      	ldr	r3, [pc, #564]	@ (80028cc <UART_SetConfig+0x2d0>)
 8002698:	429a      	cmp	r2, r3
 800269a:	d104      	bne.n	80026a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800269c:	f7ff fada 	bl	8001c54 <HAL_RCC_GetPCLK2Freq>
 80026a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80026a4:	e003      	b.n	80026ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80026a6:	f7ff fac1 	bl	8001c2c <HAL_RCC_GetPCLK1Freq>
 80026aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026b2:	69db      	ldr	r3, [r3, #28]
 80026b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026b8:	f040 810c 	bne.w	80028d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80026bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026c0:	2200      	movs	r2, #0
 80026c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80026c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80026ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80026ce:	4622      	mov	r2, r4
 80026d0:	462b      	mov	r3, r5
 80026d2:	1891      	adds	r1, r2, r2
 80026d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80026d6:	415b      	adcs	r3, r3
 80026d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80026da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80026de:	4621      	mov	r1, r4
 80026e0:	eb12 0801 	adds.w	r8, r2, r1
 80026e4:	4629      	mov	r1, r5
 80026e6:	eb43 0901 	adc.w	r9, r3, r1
 80026ea:	f04f 0200 	mov.w	r2, #0
 80026ee:	f04f 0300 	mov.w	r3, #0
 80026f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80026f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80026fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80026fe:	4690      	mov	r8, r2
 8002700:	4699      	mov	r9, r3
 8002702:	4623      	mov	r3, r4
 8002704:	eb18 0303 	adds.w	r3, r8, r3
 8002708:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800270c:	462b      	mov	r3, r5
 800270e:	eb49 0303 	adc.w	r3, r9, r3
 8002712:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002722:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002726:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800272a:	460b      	mov	r3, r1
 800272c:	18db      	adds	r3, r3, r3
 800272e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002730:	4613      	mov	r3, r2
 8002732:	eb42 0303 	adc.w	r3, r2, r3
 8002736:	657b      	str	r3, [r7, #84]	@ 0x54
 8002738:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800273c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002740:	f7fd fd4e 	bl	80001e0 <__aeabi_uldivmod>
 8002744:	4602      	mov	r2, r0
 8002746:	460b      	mov	r3, r1
 8002748:	4b61      	ldr	r3, [pc, #388]	@ (80028d0 <UART_SetConfig+0x2d4>)
 800274a:	fba3 2302 	umull	r2, r3, r3, r2
 800274e:	095b      	lsrs	r3, r3, #5
 8002750:	011c      	lsls	r4, r3, #4
 8002752:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002756:	2200      	movs	r2, #0
 8002758:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800275c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002760:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002764:	4642      	mov	r2, r8
 8002766:	464b      	mov	r3, r9
 8002768:	1891      	adds	r1, r2, r2
 800276a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800276c:	415b      	adcs	r3, r3
 800276e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002770:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002774:	4641      	mov	r1, r8
 8002776:	eb12 0a01 	adds.w	sl, r2, r1
 800277a:	4649      	mov	r1, r9
 800277c:	eb43 0b01 	adc.w	fp, r3, r1
 8002780:	f04f 0200 	mov.w	r2, #0
 8002784:	f04f 0300 	mov.w	r3, #0
 8002788:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800278c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002790:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002794:	4692      	mov	sl, r2
 8002796:	469b      	mov	fp, r3
 8002798:	4643      	mov	r3, r8
 800279a:	eb1a 0303 	adds.w	r3, sl, r3
 800279e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80027a2:	464b      	mov	r3, r9
 80027a4:	eb4b 0303 	adc.w	r3, fp, r3
 80027a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80027ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80027b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80027bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80027c0:	460b      	mov	r3, r1
 80027c2:	18db      	adds	r3, r3, r3
 80027c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80027c6:	4613      	mov	r3, r2
 80027c8:	eb42 0303 	adc.w	r3, r2, r3
 80027cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80027ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80027d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80027d6:	f7fd fd03 	bl	80001e0 <__aeabi_uldivmod>
 80027da:	4602      	mov	r2, r0
 80027dc:	460b      	mov	r3, r1
 80027de:	4611      	mov	r1, r2
 80027e0:	4b3b      	ldr	r3, [pc, #236]	@ (80028d0 <UART_SetConfig+0x2d4>)
 80027e2:	fba3 2301 	umull	r2, r3, r3, r1
 80027e6:	095b      	lsrs	r3, r3, #5
 80027e8:	2264      	movs	r2, #100	@ 0x64
 80027ea:	fb02 f303 	mul.w	r3, r2, r3
 80027ee:	1acb      	subs	r3, r1, r3
 80027f0:	00db      	lsls	r3, r3, #3
 80027f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80027f6:	4b36      	ldr	r3, [pc, #216]	@ (80028d0 <UART_SetConfig+0x2d4>)
 80027f8:	fba3 2302 	umull	r2, r3, r3, r2
 80027fc:	095b      	lsrs	r3, r3, #5
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002804:	441c      	add	r4, r3
 8002806:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800280a:	2200      	movs	r2, #0
 800280c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002810:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002814:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002818:	4642      	mov	r2, r8
 800281a:	464b      	mov	r3, r9
 800281c:	1891      	adds	r1, r2, r2
 800281e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002820:	415b      	adcs	r3, r3
 8002822:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002824:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002828:	4641      	mov	r1, r8
 800282a:	1851      	adds	r1, r2, r1
 800282c:	6339      	str	r1, [r7, #48]	@ 0x30
 800282e:	4649      	mov	r1, r9
 8002830:	414b      	adcs	r3, r1
 8002832:	637b      	str	r3, [r7, #52]	@ 0x34
 8002834:	f04f 0200 	mov.w	r2, #0
 8002838:	f04f 0300 	mov.w	r3, #0
 800283c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002840:	4659      	mov	r1, fp
 8002842:	00cb      	lsls	r3, r1, #3
 8002844:	4651      	mov	r1, sl
 8002846:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800284a:	4651      	mov	r1, sl
 800284c:	00ca      	lsls	r2, r1, #3
 800284e:	4610      	mov	r0, r2
 8002850:	4619      	mov	r1, r3
 8002852:	4603      	mov	r3, r0
 8002854:	4642      	mov	r2, r8
 8002856:	189b      	adds	r3, r3, r2
 8002858:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800285c:	464b      	mov	r3, r9
 800285e:	460a      	mov	r2, r1
 8002860:	eb42 0303 	adc.w	r3, r2, r3
 8002864:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002874:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002878:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800287c:	460b      	mov	r3, r1
 800287e:	18db      	adds	r3, r3, r3
 8002880:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002882:	4613      	mov	r3, r2
 8002884:	eb42 0303 	adc.w	r3, r2, r3
 8002888:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800288a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800288e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002892:	f7fd fca5 	bl	80001e0 <__aeabi_uldivmod>
 8002896:	4602      	mov	r2, r0
 8002898:	460b      	mov	r3, r1
 800289a:	4b0d      	ldr	r3, [pc, #52]	@ (80028d0 <UART_SetConfig+0x2d4>)
 800289c:	fba3 1302 	umull	r1, r3, r3, r2
 80028a0:	095b      	lsrs	r3, r3, #5
 80028a2:	2164      	movs	r1, #100	@ 0x64
 80028a4:	fb01 f303 	mul.w	r3, r1, r3
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	3332      	adds	r3, #50	@ 0x32
 80028ae:	4a08      	ldr	r2, [pc, #32]	@ (80028d0 <UART_SetConfig+0x2d4>)
 80028b0:	fba2 2303 	umull	r2, r3, r2, r3
 80028b4:	095b      	lsrs	r3, r3, #5
 80028b6:	f003 0207 	and.w	r2, r3, #7
 80028ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4422      	add	r2, r4
 80028c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80028c4:	e106      	b.n	8002ad4 <UART_SetConfig+0x4d8>
 80028c6:	bf00      	nop
 80028c8:	40011000 	.word	0x40011000
 80028cc:	40011400 	.word	0x40011400
 80028d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80028d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028d8:	2200      	movs	r2, #0
 80028da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80028de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80028e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80028e6:	4642      	mov	r2, r8
 80028e8:	464b      	mov	r3, r9
 80028ea:	1891      	adds	r1, r2, r2
 80028ec:	6239      	str	r1, [r7, #32]
 80028ee:	415b      	adcs	r3, r3
 80028f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80028f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80028f6:	4641      	mov	r1, r8
 80028f8:	1854      	adds	r4, r2, r1
 80028fa:	4649      	mov	r1, r9
 80028fc:	eb43 0501 	adc.w	r5, r3, r1
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	f04f 0300 	mov.w	r3, #0
 8002908:	00eb      	lsls	r3, r5, #3
 800290a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800290e:	00e2      	lsls	r2, r4, #3
 8002910:	4614      	mov	r4, r2
 8002912:	461d      	mov	r5, r3
 8002914:	4643      	mov	r3, r8
 8002916:	18e3      	adds	r3, r4, r3
 8002918:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800291c:	464b      	mov	r3, r9
 800291e:	eb45 0303 	adc.w	r3, r5, r3
 8002922:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002932:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002936:	f04f 0200 	mov.w	r2, #0
 800293a:	f04f 0300 	mov.w	r3, #0
 800293e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002942:	4629      	mov	r1, r5
 8002944:	008b      	lsls	r3, r1, #2
 8002946:	4621      	mov	r1, r4
 8002948:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800294c:	4621      	mov	r1, r4
 800294e:	008a      	lsls	r2, r1, #2
 8002950:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002954:	f7fd fc44 	bl	80001e0 <__aeabi_uldivmod>
 8002958:	4602      	mov	r2, r0
 800295a:	460b      	mov	r3, r1
 800295c:	4b60      	ldr	r3, [pc, #384]	@ (8002ae0 <UART_SetConfig+0x4e4>)
 800295e:	fba3 2302 	umull	r2, r3, r3, r2
 8002962:	095b      	lsrs	r3, r3, #5
 8002964:	011c      	lsls	r4, r3, #4
 8002966:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800296a:	2200      	movs	r2, #0
 800296c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002970:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002974:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002978:	4642      	mov	r2, r8
 800297a:	464b      	mov	r3, r9
 800297c:	1891      	adds	r1, r2, r2
 800297e:	61b9      	str	r1, [r7, #24]
 8002980:	415b      	adcs	r3, r3
 8002982:	61fb      	str	r3, [r7, #28]
 8002984:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002988:	4641      	mov	r1, r8
 800298a:	1851      	adds	r1, r2, r1
 800298c:	6139      	str	r1, [r7, #16]
 800298e:	4649      	mov	r1, r9
 8002990:	414b      	adcs	r3, r1
 8002992:	617b      	str	r3, [r7, #20]
 8002994:	f04f 0200 	mov.w	r2, #0
 8002998:	f04f 0300 	mov.w	r3, #0
 800299c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80029a0:	4659      	mov	r1, fp
 80029a2:	00cb      	lsls	r3, r1, #3
 80029a4:	4651      	mov	r1, sl
 80029a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029aa:	4651      	mov	r1, sl
 80029ac:	00ca      	lsls	r2, r1, #3
 80029ae:	4610      	mov	r0, r2
 80029b0:	4619      	mov	r1, r3
 80029b2:	4603      	mov	r3, r0
 80029b4:	4642      	mov	r2, r8
 80029b6:	189b      	adds	r3, r3, r2
 80029b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80029bc:	464b      	mov	r3, r9
 80029be:	460a      	mov	r2, r1
 80029c0:	eb42 0303 	adc.w	r3, r2, r3
 80029c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80029c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80029d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	f04f 0300 	mov.w	r3, #0
 80029dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80029e0:	4649      	mov	r1, r9
 80029e2:	008b      	lsls	r3, r1, #2
 80029e4:	4641      	mov	r1, r8
 80029e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029ea:	4641      	mov	r1, r8
 80029ec:	008a      	lsls	r2, r1, #2
 80029ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80029f2:	f7fd fbf5 	bl	80001e0 <__aeabi_uldivmod>
 80029f6:	4602      	mov	r2, r0
 80029f8:	460b      	mov	r3, r1
 80029fa:	4611      	mov	r1, r2
 80029fc:	4b38      	ldr	r3, [pc, #224]	@ (8002ae0 <UART_SetConfig+0x4e4>)
 80029fe:	fba3 2301 	umull	r2, r3, r3, r1
 8002a02:	095b      	lsrs	r3, r3, #5
 8002a04:	2264      	movs	r2, #100	@ 0x64
 8002a06:	fb02 f303 	mul.w	r3, r2, r3
 8002a0a:	1acb      	subs	r3, r1, r3
 8002a0c:	011b      	lsls	r3, r3, #4
 8002a0e:	3332      	adds	r3, #50	@ 0x32
 8002a10:	4a33      	ldr	r2, [pc, #204]	@ (8002ae0 <UART_SetConfig+0x4e4>)
 8002a12:	fba2 2303 	umull	r2, r3, r2, r3
 8002a16:	095b      	lsrs	r3, r3, #5
 8002a18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a1c:	441c      	add	r4, r3
 8002a1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a22:	2200      	movs	r2, #0
 8002a24:	673b      	str	r3, [r7, #112]	@ 0x70
 8002a26:	677a      	str	r2, [r7, #116]	@ 0x74
 8002a28:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002a2c:	4642      	mov	r2, r8
 8002a2e:	464b      	mov	r3, r9
 8002a30:	1891      	adds	r1, r2, r2
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	415b      	adcs	r3, r3
 8002a36:	60fb      	str	r3, [r7, #12]
 8002a38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a3c:	4641      	mov	r1, r8
 8002a3e:	1851      	adds	r1, r2, r1
 8002a40:	6039      	str	r1, [r7, #0]
 8002a42:	4649      	mov	r1, r9
 8002a44:	414b      	adcs	r3, r1
 8002a46:	607b      	str	r3, [r7, #4]
 8002a48:	f04f 0200 	mov.w	r2, #0
 8002a4c:	f04f 0300 	mov.w	r3, #0
 8002a50:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002a54:	4659      	mov	r1, fp
 8002a56:	00cb      	lsls	r3, r1, #3
 8002a58:	4651      	mov	r1, sl
 8002a5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a5e:	4651      	mov	r1, sl
 8002a60:	00ca      	lsls	r2, r1, #3
 8002a62:	4610      	mov	r0, r2
 8002a64:	4619      	mov	r1, r3
 8002a66:	4603      	mov	r3, r0
 8002a68:	4642      	mov	r2, r8
 8002a6a:	189b      	adds	r3, r3, r2
 8002a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a6e:	464b      	mov	r3, r9
 8002a70:	460a      	mov	r2, r1
 8002a72:	eb42 0303 	adc.w	r3, r2, r3
 8002a76:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	663b      	str	r3, [r7, #96]	@ 0x60
 8002a82:	667a      	str	r2, [r7, #100]	@ 0x64
 8002a84:	f04f 0200 	mov.w	r2, #0
 8002a88:	f04f 0300 	mov.w	r3, #0
 8002a8c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002a90:	4649      	mov	r1, r9
 8002a92:	008b      	lsls	r3, r1, #2
 8002a94:	4641      	mov	r1, r8
 8002a96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a9a:	4641      	mov	r1, r8
 8002a9c:	008a      	lsls	r2, r1, #2
 8002a9e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002aa2:	f7fd fb9d 	bl	80001e0 <__aeabi_uldivmod>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8002ae0 <UART_SetConfig+0x4e4>)
 8002aac:	fba3 1302 	umull	r1, r3, r3, r2
 8002ab0:	095b      	lsrs	r3, r3, #5
 8002ab2:	2164      	movs	r1, #100	@ 0x64
 8002ab4:	fb01 f303 	mul.w	r3, r1, r3
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	011b      	lsls	r3, r3, #4
 8002abc:	3332      	adds	r3, #50	@ 0x32
 8002abe:	4a08      	ldr	r2, [pc, #32]	@ (8002ae0 <UART_SetConfig+0x4e4>)
 8002ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac4:	095b      	lsrs	r3, r3, #5
 8002ac6:	f003 020f 	and.w	r2, r3, #15
 8002aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4422      	add	r2, r4
 8002ad2:	609a      	str	r2, [r3, #8]
}
 8002ad4:	bf00      	nop
 8002ad6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002ada:	46bd      	mov	sp, r7
 8002adc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ae0:	51eb851f 	.word	0x51eb851f

08002ae4 <__NVIC_SetPriority>:
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	6039      	str	r1, [r7, #0]
 8002aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	db0a      	blt.n	8002b0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	b2da      	uxtb	r2, r3
 8002afc:	490c      	ldr	r1, [pc, #48]	@ (8002b30 <__NVIC_SetPriority+0x4c>)
 8002afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b02:	0112      	lsls	r2, r2, #4
 8002b04:	b2d2      	uxtb	r2, r2
 8002b06:	440b      	add	r3, r1
 8002b08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002b0c:	e00a      	b.n	8002b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	b2da      	uxtb	r2, r3
 8002b12:	4908      	ldr	r1, [pc, #32]	@ (8002b34 <__NVIC_SetPriority+0x50>)
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	f003 030f 	and.w	r3, r3, #15
 8002b1a:	3b04      	subs	r3, #4
 8002b1c:	0112      	lsls	r2, r2, #4
 8002b1e:	b2d2      	uxtb	r2, r2
 8002b20:	440b      	add	r3, r1
 8002b22:	761a      	strb	r2, [r3, #24]
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr
 8002b30:	e000e100 	.word	0xe000e100
 8002b34:	e000ed00 	.word	0xe000ed00

08002b38 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002b3c:	4b05      	ldr	r3, [pc, #20]	@ (8002b54 <SysTick_Handler+0x1c>)
 8002b3e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002b40:	f001 fd46 	bl	80045d0 <xTaskGetSchedulerState>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d001      	beq.n	8002b4e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002b4a:	f002 fb3d 	bl	80051c8 <xPortSysTickHandler>
  }
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	e000e010 	.word	0xe000e010

08002b58 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	f06f 0004 	mvn.w	r0, #4
 8002b62:	f7ff ffbf 	bl	8002ae4 <__NVIC_SetPriority>
#endif
}
 8002b66:	bf00      	nop
 8002b68:	bd80      	pop	{r7, pc}
	...

08002b6c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b72:	f3ef 8305 	mrs	r3, IPSR
 8002b76:	603b      	str	r3, [r7, #0]
  return(result);
 8002b78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002b7e:	f06f 0305 	mvn.w	r3, #5
 8002b82:	607b      	str	r3, [r7, #4]
 8002b84:	e00c      	b.n	8002ba0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002b86:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb0 <osKernelInitialize+0x44>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d105      	bne.n	8002b9a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002b8e:	4b08      	ldr	r3, [pc, #32]	@ (8002bb0 <osKernelInitialize+0x44>)
 8002b90:	2201      	movs	r2, #1
 8002b92:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002b94:	2300      	movs	r3, #0
 8002b96:	607b      	str	r3, [r7, #4]
 8002b98:	e002      	b.n	8002ba0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002ba0:	687b      	ldr	r3, [r7, #4]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	20000184 	.word	0x20000184

08002bb4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002bba:	f3ef 8305 	mrs	r3, IPSR
 8002bbe:	603b      	str	r3, [r7, #0]
  return(result);
 8002bc0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <osKernelStart+0x1a>
    stat = osErrorISR;
 8002bc6:	f06f 0305 	mvn.w	r3, #5
 8002bca:	607b      	str	r3, [r7, #4]
 8002bcc:	e010      	b.n	8002bf0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002bce:	4b0b      	ldr	r3, [pc, #44]	@ (8002bfc <osKernelStart+0x48>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d109      	bne.n	8002bea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002bd6:	f7ff ffbf 	bl	8002b58 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002bda:	4b08      	ldr	r3, [pc, #32]	@ (8002bfc <osKernelStart+0x48>)
 8002bdc:	2202      	movs	r2, #2
 8002bde:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002be0:	f001 f892 	bl	8003d08 <vTaskStartScheduler>
      stat = osOK;
 8002be4:	2300      	movs	r3, #0
 8002be6:	607b      	str	r3, [r7, #4]
 8002be8:	e002      	b.n	8002bf0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002bea:	f04f 33ff 	mov.w	r3, #4294967295
 8002bee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002bf0:	687b      	ldr	r3, [r7, #4]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	20000184 	.word	0x20000184

08002c00 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b08e      	sub	sp, #56	@ 0x38
 8002c04:	af04      	add	r7, sp, #16
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c10:	f3ef 8305 	mrs	r3, IPSR
 8002c14:	617b      	str	r3, [r7, #20]
  return(result);
 8002c16:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d17e      	bne.n	8002d1a <osThreadNew+0x11a>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d07b      	beq.n	8002d1a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002c22:	2380      	movs	r3, #128	@ 0x80
 8002c24:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002c26:	2318      	movs	r3, #24
 8002c28:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c32:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d045      	beq.n	8002cc6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d002      	beq.n	8002c48 <osThreadNew+0x48>
        name = attr->name;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d002      	beq.n	8002c56 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d008      	beq.n	8002c6e <osThreadNew+0x6e>
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	2b38      	cmp	r3, #56	@ 0x38
 8002c60:	d805      	bhi.n	8002c6e <osThreadNew+0x6e>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <osThreadNew+0x72>
        return (NULL);
 8002c6e:	2300      	movs	r3, #0
 8002c70:	e054      	b.n	8002d1c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	695b      	ldr	r3, [r3, #20]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d003      	beq.n	8002c82 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	089b      	lsrs	r3, r3, #2
 8002c80:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d00e      	beq.n	8002ca8 <osThreadNew+0xa8>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	2ba7      	cmp	r3, #167	@ 0xa7
 8002c90:	d90a      	bls.n	8002ca8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d006      	beq.n	8002ca8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d002      	beq.n	8002ca8 <osThreadNew+0xa8>
        mem = 1;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	61bb      	str	r3, [r7, #24]
 8002ca6:	e010      	b.n	8002cca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d10c      	bne.n	8002cca <osThreadNew+0xca>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d108      	bne.n	8002cca <osThreadNew+0xca>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d104      	bne.n	8002cca <osThreadNew+0xca>
          mem = 0;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	61bb      	str	r3, [r7, #24]
 8002cc4:	e001      	b.n	8002cca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d110      	bne.n	8002cf2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002cd8:	9202      	str	r2, [sp, #8]
 8002cda:	9301      	str	r3, [sp, #4]
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	6a3a      	ldr	r2, [r7, #32]
 8002ce4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	f000 fe1a 	bl	8003920 <xTaskCreateStatic>
 8002cec:	4603      	mov	r3, r0
 8002cee:	613b      	str	r3, [r7, #16]
 8002cf0:	e013      	b.n	8002d1a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d110      	bne.n	8002d1a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002cf8:	6a3b      	ldr	r3, [r7, #32]
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	f107 0310 	add.w	r3, r7, #16
 8002d00:	9301      	str	r3, [sp, #4]
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d0a:	68f8      	ldr	r0, [r7, #12]
 8002d0c:	f000 fe68 	bl	80039e0 <xTaskCreate>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d001      	beq.n	8002d1a <osThreadNew+0x11a>
            hTask = NULL;
 8002d16:	2300      	movs	r3, #0
 8002d18:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002d1a:	693b      	ldr	r3, [r7, #16]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3728      	adds	r7, #40	@ 0x28
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d2c:	f3ef 8305 	mrs	r3, IPSR
 8002d30:	60bb      	str	r3, [r7, #8]
  return(result);
 8002d32:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d003      	beq.n	8002d40 <osDelay+0x1c>
    stat = osErrorISR;
 8002d38:	f06f 0305 	mvn.w	r3, #5
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	e007      	b.n	8002d50 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d002      	beq.n	8002d50 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 ffa6 	bl	8003c9c <vTaskDelay>
    }
  }

  return (stat);
 8002d50:	68fb      	ldr	r3, [r7, #12]
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
	...

08002d5c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4a07      	ldr	r2, [pc, #28]	@ (8002d88 <vApplicationGetIdleTaskMemory+0x2c>)
 8002d6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	4a06      	ldr	r2, [pc, #24]	@ (8002d8c <vApplicationGetIdleTaskMemory+0x30>)
 8002d72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2280      	movs	r2, #128	@ 0x80
 8002d78:	601a      	str	r2, [r3, #0]
}
 8002d7a:	bf00      	nop
 8002d7c:	3714      	adds	r7, #20
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop
 8002d88:	20000188 	.word	0x20000188
 8002d8c:	20000230 	.word	0x20000230

08002d90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	4a07      	ldr	r2, [pc, #28]	@ (8002dbc <vApplicationGetTimerTaskMemory+0x2c>)
 8002da0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	4a06      	ldr	r2, [pc, #24]	@ (8002dc0 <vApplicationGetTimerTaskMemory+0x30>)
 8002da6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002dae:	601a      	str	r2, [r3, #0]
}
 8002db0:	bf00      	nop
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr
 8002dbc:	20000430 	.word	0x20000430
 8002dc0:	200004d8 	.word	0x200004d8

08002dc4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f103 0208 	add.w	r2, r3, #8
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ddc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f103 0208 	add.w	r2, r3, #8
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f103 0208 	add.w	r2, r3, #8
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr

08002e1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e1e:	b480      	push	{r7}
 8002e20:	b085      	sub	sp, #20
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
 8002e26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	683a      	ldr	r2, [r7, #0]
 8002e42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	1c5a      	adds	r2, r3, #1
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	601a      	str	r2, [r3, #0]
}
 8002e5a:	bf00      	nop
 8002e5c:	3714      	adds	r7, #20
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr

08002e66 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e66:	b480      	push	{r7}
 8002e68:	b085      	sub	sp, #20
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
 8002e6e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e7c:	d103      	bne.n	8002e86 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	60fb      	str	r3, [r7, #12]
 8002e84:	e00c      	b.n	8002ea0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	3308      	adds	r3, #8
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	e002      	b.n	8002e94 <vListInsert+0x2e>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	60fb      	str	r3, [r7, #12]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68ba      	ldr	r2, [r7, #8]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d2f6      	bcs.n	8002e8e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	683a      	ldr	r2, [r7, #0]
 8002eae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	1c5a      	adds	r2, r3, #1
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	601a      	str	r2, [r3, #0]
}
 8002ecc:	bf00      	nop
 8002ece:	3714      	adds	r7, #20
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b085      	sub	sp, #20
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	6892      	ldr	r2, [r2, #8]
 8002eee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	6852      	ldr	r2, [r2, #4]
 8002ef8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d103      	bne.n	8002f0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689a      	ldr	r2, [r3, #8]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	1e5a      	subs	r2, r3, #1
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10b      	bne.n	8002f58 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f44:	f383 8811 	msr	BASEPRI, r3
 8002f48:	f3bf 8f6f 	isb	sy
 8002f4c:	f3bf 8f4f 	dsb	sy
 8002f50:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002f52:	bf00      	nop
 8002f54:	bf00      	nop
 8002f56:	e7fd      	b.n	8002f54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002f58:	f002 f8a6 	bl	80050a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f64:	68f9      	ldr	r1, [r7, #12]
 8002f66:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002f68:	fb01 f303 	mul.w	r3, r1, r3
 8002f6c:	441a      	add	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f88:	3b01      	subs	r3, #1
 8002f8a:	68f9      	ldr	r1, [r7, #12]
 8002f8c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002f8e:	fb01 f303 	mul.w	r3, r1, r3
 8002f92:	441a      	add	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	22ff      	movs	r2, #255	@ 0xff
 8002f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	22ff      	movs	r2, #255	@ 0xff
 8002fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d114      	bne.n	8002fd8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d01a      	beq.n	8002fec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	3310      	adds	r3, #16
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f001 f942 	bl	8004244 <xTaskRemoveFromEventList>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d012      	beq.n	8002fec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002ffc <xQueueGenericReset+0xd0>)
 8002fc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	f3bf 8f4f 	dsb	sy
 8002fd2:	f3bf 8f6f 	isb	sy
 8002fd6:	e009      	b.n	8002fec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	3310      	adds	r3, #16
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7ff fef1 	bl	8002dc4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	3324      	adds	r3, #36	@ 0x24
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7ff feec 	bl	8002dc4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002fec:	f002 f88e 	bl	800510c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002ff0:	2301      	movs	r3, #1
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	e000ed04 	.word	0xe000ed04

08003000 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003000:	b580      	push	{r7, lr}
 8003002:	b08e      	sub	sp, #56	@ 0x38
 8003004:	af02      	add	r7, sp, #8
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
 800300c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d10b      	bne.n	800302c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003018:	f383 8811 	msr	BASEPRI, r3
 800301c:	f3bf 8f6f 	isb	sy
 8003020:	f3bf 8f4f 	dsb	sy
 8003024:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003026:	bf00      	nop
 8003028:	bf00      	nop
 800302a:	e7fd      	b.n	8003028 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10b      	bne.n	800304a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003036:	f383 8811 	msr	BASEPRI, r3
 800303a:	f3bf 8f6f 	isb	sy
 800303e:	f3bf 8f4f 	dsb	sy
 8003042:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003044:	bf00      	nop
 8003046:	bf00      	nop
 8003048:	e7fd      	b.n	8003046 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d002      	beq.n	8003056 <xQueueGenericCreateStatic+0x56>
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <xQueueGenericCreateStatic+0x5a>
 8003056:	2301      	movs	r3, #1
 8003058:	e000      	b.n	800305c <xQueueGenericCreateStatic+0x5c>
 800305a:	2300      	movs	r3, #0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d10b      	bne.n	8003078 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003064:	f383 8811 	msr	BASEPRI, r3
 8003068:	f3bf 8f6f 	isb	sy
 800306c:	f3bf 8f4f 	dsb	sy
 8003070:	623b      	str	r3, [r7, #32]
}
 8003072:	bf00      	nop
 8003074:	bf00      	nop
 8003076:	e7fd      	b.n	8003074 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d102      	bne.n	8003084 <xQueueGenericCreateStatic+0x84>
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <xQueueGenericCreateStatic+0x88>
 8003084:	2301      	movs	r3, #1
 8003086:	e000      	b.n	800308a <xQueueGenericCreateStatic+0x8a>
 8003088:	2300      	movs	r3, #0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10b      	bne.n	80030a6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800308e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003092:	f383 8811 	msr	BASEPRI, r3
 8003096:	f3bf 8f6f 	isb	sy
 800309a:	f3bf 8f4f 	dsb	sy
 800309e:	61fb      	str	r3, [r7, #28]
}
 80030a0:	bf00      	nop
 80030a2:	bf00      	nop
 80030a4:	e7fd      	b.n	80030a2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80030a6:	2350      	movs	r3, #80	@ 0x50
 80030a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	2b50      	cmp	r3, #80	@ 0x50
 80030ae:	d00b      	beq.n	80030c8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80030b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030b4:	f383 8811 	msr	BASEPRI, r3
 80030b8:	f3bf 8f6f 	isb	sy
 80030bc:	f3bf 8f4f 	dsb	sy
 80030c0:	61bb      	str	r3, [r7, #24]
}
 80030c2:	bf00      	nop
 80030c4:	bf00      	nop
 80030c6:	e7fd      	b.n	80030c4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80030c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80030ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00d      	beq.n	80030f0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80030d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80030dc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80030e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	4613      	mov	r3, r2
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	68b9      	ldr	r1, [r7, #8]
 80030ea:	68f8      	ldr	r0, [r7, #12]
 80030ec:	f000 f805 	bl	80030fa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80030f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3730      	adds	r7, #48	@ 0x30
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b084      	sub	sp, #16
 80030fe:	af00      	add	r7, sp, #0
 8003100:	60f8      	str	r0, [r7, #12]
 8003102:	60b9      	str	r1, [r7, #8]
 8003104:	607a      	str	r2, [r7, #4]
 8003106:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d103      	bne.n	8003116 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	e002      	b.n	800311c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	68fa      	ldr	r2, [r7, #12]
 8003120:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003128:	2101      	movs	r1, #1
 800312a:	69b8      	ldr	r0, [r7, #24]
 800312c:	f7ff fefe 	bl	8002f2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003130:	69bb      	ldr	r3, [r7, #24]
 8003132:	78fa      	ldrb	r2, [r7, #3]
 8003134:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003138:	bf00      	nop
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b08e      	sub	sp, #56	@ 0x38
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]
 800314c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800314e:	2300      	movs	r3, #0
 8003150:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003158:	2b00      	cmp	r3, #0
 800315a:	d10b      	bne.n	8003174 <xQueueGenericSend+0x34>
	__asm volatile
 800315c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003160:	f383 8811 	msr	BASEPRI, r3
 8003164:	f3bf 8f6f 	isb	sy
 8003168:	f3bf 8f4f 	dsb	sy
 800316c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800316e:	bf00      	nop
 8003170:	bf00      	nop
 8003172:	e7fd      	b.n	8003170 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d103      	bne.n	8003182 <xQueueGenericSend+0x42>
 800317a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800317c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <xQueueGenericSend+0x46>
 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <xQueueGenericSend+0x48>
 8003186:	2300      	movs	r3, #0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10b      	bne.n	80031a4 <xQueueGenericSend+0x64>
	__asm volatile
 800318c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003190:	f383 8811 	msr	BASEPRI, r3
 8003194:	f3bf 8f6f 	isb	sy
 8003198:	f3bf 8f4f 	dsb	sy
 800319c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800319e:	bf00      	nop
 80031a0:	bf00      	nop
 80031a2:	e7fd      	b.n	80031a0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d103      	bne.n	80031b2 <xQueueGenericSend+0x72>
 80031aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d101      	bne.n	80031b6 <xQueueGenericSend+0x76>
 80031b2:	2301      	movs	r3, #1
 80031b4:	e000      	b.n	80031b8 <xQueueGenericSend+0x78>
 80031b6:	2300      	movs	r3, #0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10b      	bne.n	80031d4 <xQueueGenericSend+0x94>
	__asm volatile
 80031bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031c0:	f383 8811 	msr	BASEPRI, r3
 80031c4:	f3bf 8f6f 	isb	sy
 80031c8:	f3bf 8f4f 	dsb	sy
 80031cc:	623b      	str	r3, [r7, #32]
}
 80031ce:	bf00      	nop
 80031d0:	bf00      	nop
 80031d2:	e7fd      	b.n	80031d0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031d4:	f001 f9fc 	bl	80045d0 <xTaskGetSchedulerState>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d102      	bne.n	80031e4 <xQueueGenericSend+0xa4>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d101      	bne.n	80031e8 <xQueueGenericSend+0xa8>
 80031e4:	2301      	movs	r3, #1
 80031e6:	e000      	b.n	80031ea <xQueueGenericSend+0xaa>
 80031e8:	2300      	movs	r3, #0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10b      	bne.n	8003206 <xQueueGenericSend+0xc6>
	__asm volatile
 80031ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031f2:	f383 8811 	msr	BASEPRI, r3
 80031f6:	f3bf 8f6f 	isb	sy
 80031fa:	f3bf 8f4f 	dsb	sy
 80031fe:	61fb      	str	r3, [r7, #28]
}
 8003200:	bf00      	nop
 8003202:	bf00      	nop
 8003204:	e7fd      	b.n	8003202 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003206:	f001 ff4f 	bl	80050a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800320a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800320c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800320e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003212:	429a      	cmp	r2, r3
 8003214:	d302      	bcc.n	800321c <xQueueGenericSend+0xdc>
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	2b02      	cmp	r3, #2
 800321a:	d129      	bne.n	8003270 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	68b9      	ldr	r1, [r7, #8]
 8003220:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003222:	f000 fa0f 	bl	8003644 <prvCopyDataToQueue>
 8003226:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800322a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322c:	2b00      	cmp	r3, #0
 800322e:	d010      	beq.n	8003252 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003232:	3324      	adds	r3, #36	@ 0x24
 8003234:	4618      	mov	r0, r3
 8003236:	f001 f805 	bl	8004244 <xTaskRemoveFromEventList>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d013      	beq.n	8003268 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003240:	4b3f      	ldr	r3, [pc, #252]	@ (8003340 <xQueueGenericSend+0x200>)
 8003242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	f3bf 8f4f 	dsb	sy
 800324c:	f3bf 8f6f 	isb	sy
 8003250:	e00a      	b.n	8003268 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003254:	2b00      	cmp	r3, #0
 8003256:	d007      	beq.n	8003268 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003258:	4b39      	ldr	r3, [pc, #228]	@ (8003340 <xQueueGenericSend+0x200>)
 800325a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800325e:	601a      	str	r2, [r3, #0]
 8003260:	f3bf 8f4f 	dsb	sy
 8003264:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003268:	f001 ff50 	bl	800510c <vPortExitCritical>
				return pdPASS;
 800326c:	2301      	movs	r3, #1
 800326e:	e063      	b.n	8003338 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d103      	bne.n	800327e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003276:	f001 ff49 	bl	800510c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800327a:	2300      	movs	r3, #0
 800327c:	e05c      	b.n	8003338 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800327e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003280:	2b00      	cmp	r3, #0
 8003282:	d106      	bne.n	8003292 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003284:	f107 0314 	add.w	r3, r7, #20
 8003288:	4618      	mov	r0, r3
 800328a:	f001 f83f 	bl	800430c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800328e:	2301      	movs	r3, #1
 8003290:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003292:	f001 ff3b 	bl	800510c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003296:	f000 fda7 	bl	8003de8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800329a:	f001 ff05 	bl	80050a8 <vPortEnterCritical>
 800329e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80032a4:	b25b      	sxtb	r3, r3
 80032a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032aa:	d103      	bne.n	80032b4 <xQueueGenericSend+0x174>
 80032ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80032ba:	b25b      	sxtb	r3, r3
 80032bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c0:	d103      	bne.n	80032ca <xQueueGenericSend+0x18a>
 80032c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80032ca:	f001 ff1f 	bl	800510c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032ce:	1d3a      	adds	r2, r7, #4
 80032d0:	f107 0314 	add.w	r3, r7, #20
 80032d4:	4611      	mov	r1, r2
 80032d6:	4618      	mov	r0, r3
 80032d8:	f001 f82e 	bl	8004338 <xTaskCheckForTimeOut>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d124      	bne.n	800332c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80032e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80032e4:	f000 faa6 	bl	8003834 <prvIsQueueFull>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d018      	beq.n	8003320 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80032ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f0:	3310      	adds	r3, #16
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	4611      	mov	r1, r2
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 ff52 	bl	80041a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80032fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80032fe:	f000 fa31 	bl	8003764 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003302:	f000 fd7f 	bl	8003e04 <xTaskResumeAll>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	f47f af7c 	bne.w	8003206 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800330e:	4b0c      	ldr	r3, [pc, #48]	@ (8003340 <xQueueGenericSend+0x200>)
 8003310:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003314:	601a      	str	r2, [r3, #0]
 8003316:	f3bf 8f4f 	dsb	sy
 800331a:	f3bf 8f6f 	isb	sy
 800331e:	e772      	b.n	8003206 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003320:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003322:	f000 fa1f 	bl	8003764 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003326:	f000 fd6d 	bl	8003e04 <xTaskResumeAll>
 800332a:	e76c      	b.n	8003206 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800332c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800332e:	f000 fa19 	bl	8003764 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003332:	f000 fd67 	bl	8003e04 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003336:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003338:	4618      	mov	r0, r3
 800333a:	3738      	adds	r7, #56	@ 0x38
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	e000ed04 	.word	0xe000ed04

08003344 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b090      	sub	sp, #64	@ 0x40
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
 8003350:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003358:	2b00      	cmp	r3, #0
 800335a:	d10b      	bne.n	8003374 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800335c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003360:	f383 8811 	msr	BASEPRI, r3
 8003364:	f3bf 8f6f 	isb	sy
 8003368:	f3bf 8f4f 	dsb	sy
 800336c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800336e:	bf00      	nop
 8003370:	bf00      	nop
 8003372:	e7fd      	b.n	8003370 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d103      	bne.n	8003382 <xQueueGenericSendFromISR+0x3e>
 800337a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800337c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <xQueueGenericSendFromISR+0x42>
 8003382:	2301      	movs	r3, #1
 8003384:	e000      	b.n	8003388 <xQueueGenericSendFromISR+0x44>
 8003386:	2300      	movs	r3, #0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10b      	bne.n	80033a4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800338c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003390:	f383 8811 	msr	BASEPRI, r3
 8003394:	f3bf 8f6f 	isb	sy
 8003398:	f3bf 8f4f 	dsb	sy
 800339c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800339e:	bf00      	nop
 80033a0:	bf00      	nop
 80033a2:	e7fd      	b.n	80033a0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d103      	bne.n	80033b2 <xQueueGenericSendFromISR+0x6e>
 80033aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d101      	bne.n	80033b6 <xQueueGenericSendFromISR+0x72>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e000      	b.n	80033b8 <xQueueGenericSendFromISR+0x74>
 80033b6:	2300      	movs	r3, #0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10b      	bne.n	80033d4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80033bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033c0:	f383 8811 	msr	BASEPRI, r3
 80033c4:	f3bf 8f6f 	isb	sy
 80033c8:	f3bf 8f4f 	dsb	sy
 80033cc:	623b      	str	r3, [r7, #32]
}
 80033ce:	bf00      	nop
 80033d0:	bf00      	nop
 80033d2:	e7fd      	b.n	80033d0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80033d4:	f001 ff48 	bl	8005268 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80033d8:	f3ef 8211 	mrs	r2, BASEPRI
 80033dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033e0:	f383 8811 	msr	BASEPRI, r3
 80033e4:	f3bf 8f6f 	isb	sy
 80033e8:	f3bf 8f4f 	dsb	sy
 80033ec:	61fa      	str	r2, [r7, #28]
 80033ee:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80033f0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80033f2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80033f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d302      	bcc.n	8003406 <xQueueGenericSendFromISR+0xc2>
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	2b02      	cmp	r3, #2
 8003404:	d12f      	bne.n	8003466 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003408:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800340c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003414:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003416:	683a      	ldr	r2, [r7, #0]
 8003418:	68b9      	ldr	r1, [r7, #8]
 800341a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800341c:	f000 f912 	bl	8003644 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003420:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003428:	d112      	bne.n	8003450 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800342a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800342c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342e:	2b00      	cmp	r3, #0
 8003430:	d016      	beq.n	8003460 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003434:	3324      	adds	r3, #36	@ 0x24
 8003436:	4618      	mov	r0, r3
 8003438:	f000 ff04 	bl	8004244 <xTaskRemoveFromEventList>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00e      	beq.n	8003460 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00b      	beq.n	8003460 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	601a      	str	r2, [r3, #0]
 800344e:	e007      	b.n	8003460 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003450:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003454:	3301      	adds	r3, #1
 8003456:	b2db      	uxtb	r3, r3
 8003458:	b25a      	sxtb	r2, r3
 800345a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800345c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003460:	2301      	movs	r3, #1
 8003462:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003464:	e001      	b.n	800346a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003466:	2300      	movs	r3, #0
 8003468:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800346a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800346c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003474:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003478:	4618      	mov	r0, r3
 800347a:	3740      	adds	r7, #64	@ 0x40
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b08c      	sub	sp, #48	@ 0x30
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800348c:	2300      	movs	r3, #0
 800348e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10b      	bne.n	80034b2 <xQueueReceive+0x32>
	__asm volatile
 800349a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800349e:	f383 8811 	msr	BASEPRI, r3
 80034a2:	f3bf 8f6f 	isb	sy
 80034a6:	f3bf 8f4f 	dsb	sy
 80034aa:	623b      	str	r3, [r7, #32]
}
 80034ac:	bf00      	nop
 80034ae:	bf00      	nop
 80034b0:	e7fd      	b.n	80034ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d103      	bne.n	80034c0 <xQueueReceive+0x40>
 80034b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d101      	bne.n	80034c4 <xQueueReceive+0x44>
 80034c0:	2301      	movs	r3, #1
 80034c2:	e000      	b.n	80034c6 <xQueueReceive+0x46>
 80034c4:	2300      	movs	r3, #0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10b      	bne.n	80034e2 <xQueueReceive+0x62>
	__asm volatile
 80034ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034ce:	f383 8811 	msr	BASEPRI, r3
 80034d2:	f3bf 8f6f 	isb	sy
 80034d6:	f3bf 8f4f 	dsb	sy
 80034da:	61fb      	str	r3, [r7, #28]
}
 80034dc:	bf00      	nop
 80034de:	bf00      	nop
 80034e0:	e7fd      	b.n	80034de <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80034e2:	f001 f875 	bl	80045d0 <xTaskGetSchedulerState>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d102      	bne.n	80034f2 <xQueueReceive+0x72>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <xQueueReceive+0x76>
 80034f2:	2301      	movs	r3, #1
 80034f4:	e000      	b.n	80034f8 <xQueueReceive+0x78>
 80034f6:	2300      	movs	r3, #0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d10b      	bne.n	8003514 <xQueueReceive+0x94>
	__asm volatile
 80034fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003500:	f383 8811 	msr	BASEPRI, r3
 8003504:	f3bf 8f6f 	isb	sy
 8003508:	f3bf 8f4f 	dsb	sy
 800350c:	61bb      	str	r3, [r7, #24]
}
 800350e:	bf00      	nop
 8003510:	bf00      	nop
 8003512:	e7fd      	b.n	8003510 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003514:	f001 fdc8 	bl	80050a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800351c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800351e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003520:	2b00      	cmp	r3, #0
 8003522:	d01f      	beq.n	8003564 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003524:	68b9      	ldr	r1, [r7, #8]
 8003526:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003528:	f000 f8f6 	bl	8003718 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800352c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352e:	1e5a      	subs	r2, r3, #1
 8003530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003532:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003536:	691b      	ldr	r3, [r3, #16]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00f      	beq.n	800355c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800353c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800353e:	3310      	adds	r3, #16
 8003540:	4618      	mov	r0, r3
 8003542:	f000 fe7f 	bl	8004244 <xTaskRemoveFromEventList>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d007      	beq.n	800355c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800354c:	4b3c      	ldr	r3, [pc, #240]	@ (8003640 <xQueueReceive+0x1c0>)
 800354e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003552:	601a      	str	r2, [r3, #0]
 8003554:	f3bf 8f4f 	dsb	sy
 8003558:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800355c:	f001 fdd6 	bl	800510c <vPortExitCritical>
				return pdPASS;
 8003560:	2301      	movs	r3, #1
 8003562:	e069      	b.n	8003638 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d103      	bne.n	8003572 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800356a:	f001 fdcf 	bl	800510c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800356e:	2300      	movs	r3, #0
 8003570:	e062      	b.n	8003638 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003574:	2b00      	cmp	r3, #0
 8003576:	d106      	bne.n	8003586 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003578:	f107 0310 	add.w	r3, r7, #16
 800357c:	4618      	mov	r0, r3
 800357e:	f000 fec5 	bl	800430c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003582:	2301      	movs	r3, #1
 8003584:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003586:	f001 fdc1 	bl	800510c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800358a:	f000 fc2d 	bl	8003de8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800358e:	f001 fd8b 	bl	80050a8 <vPortEnterCritical>
 8003592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003594:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003598:	b25b      	sxtb	r3, r3
 800359a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800359e:	d103      	bne.n	80035a8 <xQueueReceive+0x128>
 80035a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80035ae:	b25b      	sxtb	r3, r3
 80035b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b4:	d103      	bne.n	80035be <xQueueReceive+0x13e>
 80035b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80035be:	f001 fda5 	bl	800510c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80035c2:	1d3a      	adds	r2, r7, #4
 80035c4:	f107 0310 	add.w	r3, r7, #16
 80035c8:	4611      	mov	r1, r2
 80035ca:	4618      	mov	r0, r3
 80035cc:	f000 feb4 	bl	8004338 <xTaskCheckForTimeOut>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d123      	bne.n	800361e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80035d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80035d8:	f000 f916 	bl	8003808 <prvIsQueueEmpty>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d017      	beq.n	8003612 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80035e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035e4:	3324      	adds	r3, #36	@ 0x24
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	4611      	mov	r1, r2
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 fdd8 	bl	80041a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80035f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80035f2:	f000 f8b7 	bl	8003764 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80035f6:	f000 fc05 	bl	8003e04 <xTaskResumeAll>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d189      	bne.n	8003514 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003600:	4b0f      	ldr	r3, [pc, #60]	@ (8003640 <xQueueReceive+0x1c0>)
 8003602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	f3bf 8f4f 	dsb	sy
 800360c:	f3bf 8f6f 	isb	sy
 8003610:	e780      	b.n	8003514 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003612:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003614:	f000 f8a6 	bl	8003764 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003618:	f000 fbf4 	bl	8003e04 <xTaskResumeAll>
 800361c:	e77a      	b.n	8003514 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800361e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003620:	f000 f8a0 	bl	8003764 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003624:	f000 fbee 	bl	8003e04 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003628:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800362a:	f000 f8ed 	bl	8003808 <prvIsQueueEmpty>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	f43f af6f 	beq.w	8003514 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003636:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003638:	4618      	mov	r0, r3
 800363a:	3730      	adds	r7, #48	@ 0x30
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	e000ed04 	.word	0xe000ed04

08003644 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003650:	2300      	movs	r3, #0
 8003652:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003658:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10d      	bne.n	800367e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d14d      	bne.n	8003706 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	4618      	mov	r0, r3
 8003670:	f000 ffcc 	bl	800460c <xTaskPriorityDisinherit>
 8003674:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	609a      	str	r2, [r3, #8]
 800367c:	e043      	b.n	8003706 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d119      	bne.n	80036b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6858      	ldr	r0, [r3, #4]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368c:	461a      	mov	r2, r3
 800368e:	68b9      	ldr	r1, [r7, #8]
 8003690:	f002 fba1 	bl	8005dd6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369c:	441a      	add	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	685a      	ldr	r2, [r3, #4]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d32b      	bcc.n	8003706 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	605a      	str	r2, [r3, #4]
 80036b6:	e026      	b.n	8003706 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	68d8      	ldr	r0, [r3, #12]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c0:	461a      	mov	r2, r3
 80036c2:	68b9      	ldr	r1, [r7, #8]
 80036c4:	f002 fb87 	bl	8005dd6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	68da      	ldr	r2, [r3, #12]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d0:	425b      	negs	r3, r3
 80036d2:	441a      	add	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	68da      	ldr	r2, [r3, #12]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d207      	bcs.n	80036f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	689a      	ldr	r2, [r3, #8]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ec:	425b      	negs	r3, r3
 80036ee:	441a      	add	r2, r3
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d105      	bne.n	8003706 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d002      	beq.n	8003706 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	3b01      	subs	r3, #1
 8003704:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1c5a      	adds	r2, r3, #1
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800370e:	697b      	ldr	r3, [r7, #20]
}
 8003710:	4618      	mov	r0, r3
 8003712:	3718      	adds	r7, #24
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003726:	2b00      	cmp	r3, #0
 8003728:	d018      	beq.n	800375c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	68da      	ldr	r2, [r3, #12]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003732:	441a      	add	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	68da      	ldr	r2, [r3, #12]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	429a      	cmp	r2, r3
 8003742:	d303      	bcc.n	800374c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	68d9      	ldr	r1, [r3, #12]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003754:	461a      	mov	r2, r3
 8003756:	6838      	ldr	r0, [r7, #0]
 8003758:	f002 fb3d 	bl	8005dd6 <memcpy>
	}
}
 800375c:	bf00      	nop
 800375e:	3708      	adds	r7, #8
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800376c:	f001 fc9c 	bl	80050a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003776:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003778:	e011      	b.n	800379e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377e:	2b00      	cmp	r3, #0
 8003780:	d012      	beq.n	80037a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3324      	adds	r3, #36	@ 0x24
 8003786:	4618      	mov	r0, r3
 8003788:	f000 fd5c 	bl	8004244 <xTaskRemoveFromEventList>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003792:	f000 fe35 	bl	8004400 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003796:	7bfb      	ldrb	r3, [r7, #15]
 8003798:	3b01      	subs	r3, #1
 800379a:	b2db      	uxtb	r3, r3
 800379c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800379e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	dce9      	bgt.n	800377a <prvUnlockQueue+0x16>
 80037a6:	e000      	b.n	80037aa <prvUnlockQueue+0x46>
					break;
 80037a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	22ff      	movs	r2, #255	@ 0xff
 80037ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80037b2:	f001 fcab 	bl	800510c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80037b6:	f001 fc77 	bl	80050a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80037c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80037c2:	e011      	b.n	80037e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d012      	beq.n	80037f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3310      	adds	r3, #16
 80037d0:	4618      	mov	r0, r3
 80037d2:	f000 fd37 	bl	8004244 <xTaskRemoveFromEventList>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d001      	beq.n	80037e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80037dc:	f000 fe10 	bl	8004400 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80037e0:	7bbb      	ldrb	r3, [r7, #14]
 80037e2:	3b01      	subs	r3, #1
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80037e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	dce9      	bgt.n	80037c4 <prvUnlockQueue+0x60>
 80037f0:	e000      	b.n	80037f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80037f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	22ff      	movs	r2, #255	@ 0xff
 80037f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80037fc:	f001 fc86 	bl	800510c <vPortExitCritical>
}
 8003800:	bf00      	nop
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003810:	f001 fc4a 	bl	80050a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003818:	2b00      	cmp	r3, #0
 800381a:	d102      	bne.n	8003822 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800381c:	2301      	movs	r3, #1
 800381e:	60fb      	str	r3, [r7, #12]
 8003820:	e001      	b.n	8003826 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003822:	2300      	movs	r3, #0
 8003824:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003826:	f001 fc71 	bl	800510c <vPortExitCritical>

	return xReturn;
 800382a:	68fb      	ldr	r3, [r7, #12]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3710      	adds	r7, #16
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}

08003834 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800383c:	f001 fc34 	bl	80050a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003848:	429a      	cmp	r2, r3
 800384a:	d102      	bne.n	8003852 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800384c:	2301      	movs	r3, #1
 800384e:	60fb      	str	r3, [r7, #12]
 8003850:	e001      	b.n	8003856 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003852:	2300      	movs	r3, #0
 8003854:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003856:	f001 fc59 	bl	800510c <vPortExitCritical>

	return xReturn;
 800385a:	68fb      	ldr	r3, [r7, #12]
}
 800385c:	4618      	mov	r0, r3
 800385e:	3710      	adds	r7, #16
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}

08003864 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003864:	b480      	push	{r7}
 8003866:	b085      	sub	sp, #20
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800386e:	2300      	movs	r3, #0
 8003870:	60fb      	str	r3, [r7, #12]
 8003872:	e014      	b.n	800389e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003874:	4a0f      	ldr	r2, [pc, #60]	@ (80038b4 <vQueueAddToRegistry+0x50>)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d10b      	bne.n	8003898 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003880:	490c      	ldr	r1, [pc, #48]	@ (80038b4 <vQueueAddToRegistry+0x50>)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	683a      	ldr	r2, [r7, #0]
 8003886:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800388a:	4a0a      	ldr	r2, [pc, #40]	@ (80038b4 <vQueueAddToRegistry+0x50>)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	00db      	lsls	r3, r3, #3
 8003890:	4413      	add	r3, r2
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003896:	e006      	b.n	80038a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	3301      	adds	r3, #1
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2b07      	cmp	r3, #7
 80038a2:	d9e7      	bls.n	8003874 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80038a4:	bf00      	nop
 80038a6:	bf00      	nop
 80038a8:	3714      	adds	r7, #20
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop
 80038b4:	200008d8 	.word	0x200008d8

080038b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80038c8:	f001 fbee 	bl	80050a8 <vPortEnterCritical>
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80038d2:	b25b      	sxtb	r3, r3
 80038d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d8:	d103      	bne.n	80038e2 <vQueueWaitForMessageRestricted+0x2a>
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80038e8:	b25b      	sxtb	r3, r3
 80038ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ee:	d103      	bne.n	80038f8 <vQueueWaitForMessageRestricted+0x40>
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80038f8:	f001 fc08 	bl	800510c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003900:	2b00      	cmp	r3, #0
 8003902:	d106      	bne.n	8003912 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	3324      	adds	r3, #36	@ 0x24
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	68b9      	ldr	r1, [r7, #8]
 800390c:	4618      	mov	r0, r3
 800390e:	f000 fc6d 	bl	80041ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003912:	6978      	ldr	r0, [r7, #20]
 8003914:	f7ff ff26 	bl	8003764 <prvUnlockQueue>
	}
 8003918:	bf00      	nop
 800391a:	3718      	adds	r7, #24
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003920:	b580      	push	{r7, lr}
 8003922:	b08e      	sub	sp, #56	@ 0x38
 8003924:	af04      	add	r7, sp, #16
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
 800392c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800392e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003930:	2b00      	cmp	r3, #0
 8003932:	d10b      	bne.n	800394c <xTaskCreateStatic+0x2c>
	__asm volatile
 8003934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003938:	f383 8811 	msr	BASEPRI, r3
 800393c:	f3bf 8f6f 	isb	sy
 8003940:	f3bf 8f4f 	dsb	sy
 8003944:	623b      	str	r3, [r7, #32]
}
 8003946:	bf00      	nop
 8003948:	bf00      	nop
 800394a:	e7fd      	b.n	8003948 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800394c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800394e:	2b00      	cmp	r3, #0
 8003950:	d10b      	bne.n	800396a <xTaskCreateStatic+0x4a>
	__asm volatile
 8003952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003956:	f383 8811 	msr	BASEPRI, r3
 800395a:	f3bf 8f6f 	isb	sy
 800395e:	f3bf 8f4f 	dsb	sy
 8003962:	61fb      	str	r3, [r7, #28]
}
 8003964:	bf00      	nop
 8003966:	bf00      	nop
 8003968:	e7fd      	b.n	8003966 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800396a:	23a8      	movs	r3, #168	@ 0xa8
 800396c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	2ba8      	cmp	r3, #168	@ 0xa8
 8003972:	d00b      	beq.n	800398c <xTaskCreateStatic+0x6c>
	__asm volatile
 8003974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003978:	f383 8811 	msr	BASEPRI, r3
 800397c:	f3bf 8f6f 	isb	sy
 8003980:	f3bf 8f4f 	dsb	sy
 8003984:	61bb      	str	r3, [r7, #24]
}
 8003986:	bf00      	nop
 8003988:	bf00      	nop
 800398a:	e7fd      	b.n	8003988 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800398c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800398e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003990:	2b00      	cmp	r3, #0
 8003992:	d01e      	beq.n	80039d2 <xTaskCreateStatic+0xb2>
 8003994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003996:	2b00      	cmp	r3, #0
 8003998:	d01b      	beq.n	80039d2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800399a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800399c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800399e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80039a2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80039a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a6:	2202      	movs	r2, #2
 80039a8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80039ac:	2300      	movs	r3, #0
 80039ae:	9303      	str	r3, [sp, #12]
 80039b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b2:	9302      	str	r3, [sp, #8]
 80039b4:	f107 0314 	add.w	r3, r7, #20
 80039b8:	9301      	str	r3, [sp, #4]
 80039ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	68b9      	ldr	r1, [r7, #8]
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 f851 	bl	8003a6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039ca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80039cc:	f000 f8f6 	bl	8003bbc <prvAddNewTaskToReadyList>
 80039d0:	e001      	b.n	80039d6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80039d2:	2300      	movs	r3, #0
 80039d4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80039d6:	697b      	ldr	r3, [r7, #20]
	}
 80039d8:	4618      	mov	r0, r3
 80039da:	3728      	adds	r7, #40	@ 0x28
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b08c      	sub	sp, #48	@ 0x30
 80039e4:	af04      	add	r7, sp, #16
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	603b      	str	r3, [r7, #0]
 80039ec:	4613      	mov	r3, r2
 80039ee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80039f0:	88fb      	ldrh	r3, [r7, #6]
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	4618      	mov	r0, r3
 80039f6:	f001 fc79 	bl	80052ec <pvPortMalloc>
 80039fa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00e      	beq.n	8003a20 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003a02:	20a8      	movs	r0, #168	@ 0xa8
 8003a04:	f001 fc72 	bl	80052ec <pvPortMalloc>
 8003a08:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d003      	beq.n	8003a18 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a16:	e005      	b.n	8003a24 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003a18:	6978      	ldr	r0, [r7, #20]
 8003a1a:	f001 fd35 	bl	8005488 <vPortFree>
 8003a1e:	e001      	b.n	8003a24 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003a20:	2300      	movs	r3, #0
 8003a22:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d017      	beq.n	8003a5a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003a32:	88fa      	ldrh	r2, [r7, #6]
 8003a34:	2300      	movs	r3, #0
 8003a36:	9303      	str	r3, [sp, #12]
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	9302      	str	r3, [sp, #8]
 8003a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a3e:	9301      	str	r3, [sp, #4]
 8003a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a42:	9300      	str	r3, [sp, #0]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	68b9      	ldr	r1, [r7, #8]
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f000 f80f 	bl	8003a6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003a4e:	69f8      	ldr	r0, [r7, #28]
 8003a50:	f000 f8b4 	bl	8003bbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003a54:	2301      	movs	r3, #1
 8003a56:	61bb      	str	r3, [r7, #24]
 8003a58:	e002      	b.n	8003a60 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a5e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003a60:	69bb      	ldr	r3, [r7, #24]
	}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3720      	adds	r7, #32
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
	...

08003a6c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b088      	sub	sp, #32
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]
 8003a78:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a7c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	461a      	mov	r2, r3
 8003a84:	21a5      	movs	r1, #165	@ 0xa5
 8003a86:	f002 f8c5 	bl	8005c14 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003a94:	3b01      	subs	r3, #1
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	4413      	add	r3, r2
 8003a9a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	f023 0307 	bic.w	r3, r3, #7
 8003aa2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	f003 0307 	and.w	r3, r3, #7
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d00b      	beq.n	8003ac6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ab2:	f383 8811 	msr	BASEPRI, r3
 8003ab6:	f3bf 8f6f 	isb	sy
 8003aba:	f3bf 8f4f 	dsb	sy
 8003abe:	617b      	str	r3, [r7, #20]
}
 8003ac0:	bf00      	nop
 8003ac2:	bf00      	nop
 8003ac4:	e7fd      	b.n	8003ac2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d01f      	beq.n	8003b0c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003acc:	2300      	movs	r3, #0
 8003ace:	61fb      	str	r3, [r7, #28]
 8003ad0:	e012      	b.n	8003af8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003ad2:	68ba      	ldr	r2, [r7, #8]
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	4413      	add	r3, r2
 8003ad8:	7819      	ldrb	r1, [r3, #0]
 8003ada:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	4413      	add	r3, r2
 8003ae0:	3334      	adds	r3, #52	@ 0x34
 8003ae2:	460a      	mov	r2, r1
 8003ae4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003ae6:	68ba      	ldr	r2, [r7, #8]
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	4413      	add	r3, r2
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d006      	beq.n	8003b00 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	3301      	adds	r3, #1
 8003af6:	61fb      	str	r3, [r7, #28]
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	2b0f      	cmp	r3, #15
 8003afc:	d9e9      	bls.n	8003ad2 <prvInitialiseNewTask+0x66>
 8003afe:	e000      	b.n	8003b02 <prvInitialiseNewTask+0x96>
			{
				break;
 8003b00:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b0a:	e003      	b.n	8003b14 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b16:	2b37      	cmp	r3, #55	@ 0x37
 8003b18:	d901      	bls.n	8003b1e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003b1a:	2337      	movs	r3, #55	@ 0x37
 8003b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b22:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b28:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b32:	3304      	adds	r3, #4
 8003b34:	4618      	mov	r0, r3
 8003b36:	f7ff f965 	bl	8002e04 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3c:	3318      	adds	r3, #24
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7ff f960 	bl	8002e04 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b48:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b4c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b52:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b58:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b6c:	3354      	adds	r3, #84	@ 0x54
 8003b6e:	224c      	movs	r2, #76	@ 0x4c
 8003b70:	2100      	movs	r1, #0
 8003b72:	4618      	mov	r0, r3
 8003b74:	f002 f84e 	bl	8005c14 <memset>
 8003b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b7a:	4a0d      	ldr	r2, [pc, #52]	@ (8003bb0 <prvInitialiseNewTask+0x144>)
 8003b7c:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b80:	4a0c      	ldr	r2, [pc, #48]	@ (8003bb4 <prvInitialiseNewTask+0x148>)
 8003b82:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b86:	4a0c      	ldr	r2, [pc, #48]	@ (8003bb8 <prvInitialiseNewTask+0x14c>)
 8003b88:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003b8a:	683a      	ldr	r2, [r7, #0]
 8003b8c:	68f9      	ldr	r1, [r7, #12]
 8003b8e:	69b8      	ldr	r0, [r7, #24]
 8003b90:	f001 f95a 	bl	8004e48 <pxPortInitialiseStack>
 8003b94:	4602      	mov	r2, r0
 8003b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b98:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d002      	beq.n	8003ba6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ba4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ba6:	bf00      	nop
 8003ba8:	3720      	adds	r7, #32
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	20004b74 	.word	0x20004b74
 8003bb4:	20004bdc 	.word	0x20004bdc
 8003bb8:	20004c44 	.word	0x20004c44

08003bbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003bc4:	f001 fa70 	bl	80050a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003bc8:	4b2d      	ldr	r3, [pc, #180]	@ (8003c80 <prvAddNewTaskToReadyList+0xc4>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	4a2c      	ldr	r2, [pc, #176]	@ (8003c80 <prvAddNewTaskToReadyList+0xc4>)
 8003bd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8003c84 <prvAddNewTaskToReadyList+0xc8>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d109      	bne.n	8003bee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003bda:	4a2a      	ldr	r2, [pc, #168]	@ (8003c84 <prvAddNewTaskToReadyList+0xc8>)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003be0:	4b27      	ldr	r3, [pc, #156]	@ (8003c80 <prvAddNewTaskToReadyList+0xc4>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d110      	bne.n	8003c0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003be8:	f000 fc2e 	bl	8004448 <prvInitialiseTaskLists>
 8003bec:	e00d      	b.n	8003c0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003bee:	4b26      	ldr	r3, [pc, #152]	@ (8003c88 <prvAddNewTaskToReadyList+0xcc>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d109      	bne.n	8003c0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003bf6:	4b23      	ldr	r3, [pc, #140]	@ (8003c84 <prvAddNewTaskToReadyList+0xc8>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d802      	bhi.n	8003c0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003c04:	4a1f      	ldr	r2, [pc, #124]	@ (8003c84 <prvAddNewTaskToReadyList+0xc8>)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003c0a:	4b20      	ldr	r3, [pc, #128]	@ (8003c8c <prvAddNewTaskToReadyList+0xd0>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	3301      	adds	r3, #1
 8003c10:	4a1e      	ldr	r2, [pc, #120]	@ (8003c8c <prvAddNewTaskToReadyList+0xd0>)
 8003c12:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003c14:	4b1d      	ldr	r3, [pc, #116]	@ (8003c8c <prvAddNewTaskToReadyList+0xd0>)
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c20:	4b1b      	ldr	r3, [pc, #108]	@ (8003c90 <prvAddNewTaskToReadyList+0xd4>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d903      	bls.n	8003c30 <prvAddNewTaskToReadyList+0x74>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2c:	4a18      	ldr	r2, [pc, #96]	@ (8003c90 <prvAddNewTaskToReadyList+0xd4>)
 8003c2e:	6013      	str	r3, [r2, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c34:	4613      	mov	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	4413      	add	r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	4a15      	ldr	r2, [pc, #84]	@ (8003c94 <prvAddNewTaskToReadyList+0xd8>)
 8003c3e:	441a      	add	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	3304      	adds	r3, #4
 8003c44:	4619      	mov	r1, r3
 8003c46:	4610      	mov	r0, r2
 8003c48:	f7ff f8e9 	bl	8002e1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003c4c:	f001 fa5e 	bl	800510c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003c50:	4b0d      	ldr	r3, [pc, #52]	@ (8003c88 <prvAddNewTaskToReadyList+0xcc>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00e      	beq.n	8003c76 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003c58:	4b0a      	ldr	r3, [pc, #40]	@ (8003c84 <prvAddNewTaskToReadyList+0xc8>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d207      	bcs.n	8003c76 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003c66:	4b0c      	ldr	r3, [pc, #48]	@ (8003c98 <prvAddNewTaskToReadyList+0xdc>)
 8003c68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	f3bf 8f4f 	dsb	sy
 8003c72:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c76:	bf00      	nop
 8003c78:	3708      	adds	r7, #8
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	20000dec 	.word	0x20000dec
 8003c84:	20000918 	.word	0x20000918
 8003c88:	20000df8 	.word	0x20000df8
 8003c8c:	20000e08 	.word	0x20000e08
 8003c90:	20000df4 	.word	0x20000df4
 8003c94:	2000091c 	.word	0x2000091c
 8003c98:	e000ed04 	.word	0xe000ed04

08003c9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d018      	beq.n	8003ce0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003cae:	4b14      	ldr	r3, [pc, #80]	@ (8003d00 <vTaskDelay+0x64>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00b      	beq.n	8003cce <vTaskDelay+0x32>
	__asm volatile
 8003cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cba:	f383 8811 	msr	BASEPRI, r3
 8003cbe:	f3bf 8f6f 	isb	sy
 8003cc2:	f3bf 8f4f 	dsb	sy
 8003cc6:	60bb      	str	r3, [r7, #8]
}
 8003cc8:	bf00      	nop
 8003cca:	bf00      	nop
 8003ccc:	e7fd      	b.n	8003cca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003cce:	f000 f88b 	bl	8003de8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 fd09 	bl	80046ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003cda:	f000 f893 	bl	8003e04 <xTaskResumeAll>
 8003cde:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d107      	bne.n	8003cf6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003ce6:	4b07      	ldr	r3, [pc, #28]	@ (8003d04 <vTaskDelay+0x68>)
 8003ce8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	f3bf 8f4f 	dsb	sy
 8003cf2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003cf6:	bf00      	nop
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	20000e14 	.word	0x20000e14
 8003d04:	e000ed04 	.word	0xe000ed04

08003d08 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b08a      	sub	sp, #40	@ 0x28
 8003d0c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003d12:	2300      	movs	r3, #0
 8003d14:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003d16:	463a      	mov	r2, r7
 8003d18:	1d39      	adds	r1, r7, #4
 8003d1a:	f107 0308 	add.w	r3, r7, #8
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7ff f81c 	bl	8002d5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003d24:	6839      	ldr	r1, [r7, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	68ba      	ldr	r2, [r7, #8]
 8003d2a:	9202      	str	r2, [sp, #8]
 8003d2c:	9301      	str	r3, [sp, #4]
 8003d2e:	2300      	movs	r3, #0
 8003d30:	9300      	str	r3, [sp, #0]
 8003d32:	2300      	movs	r3, #0
 8003d34:	460a      	mov	r2, r1
 8003d36:	4924      	ldr	r1, [pc, #144]	@ (8003dc8 <vTaskStartScheduler+0xc0>)
 8003d38:	4824      	ldr	r0, [pc, #144]	@ (8003dcc <vTaskStartScheduler+0xc4>)
 8003d3a:	f7ff fdf1 	bl	8003920 <xTaskCreateStatic>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	4a23      	ldr	r2, [pc, #140]	@ (8003dd0 <vTaskStartScheduler+0xc8>)
 8003d42:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003d44:	4b22      	ldr	r3, [pc, #136]	@ (8003dd0 <vTaskStartScheduler+0xc8>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d002      	beq.n	8003d52 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	617b      	str	r3, [r7, #20]
 8003d50:	e001      	b.n	8003d56 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003d52:	2300      	movs	r3, #0
 8003d54:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d102      	bne.n	8003d62 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003d5c:	f000 fd1a 	bl	8004794 <xTimerCreateTimerTask>
 8003d60:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d11b      	bne.n	8003da0 <vTaskStartScheduler+0x98>
	__asm volatile
 8003d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d6c:	f383 8811 	msr	BASEPRI, r3
 8003d70:	f3bf 8f6f 	isb	sy
 8003d74:	f3bf 8f4f 	dsb	sy
 8003d78:	613b      	str	r3, [r7, #16]
}
 8003d7a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003d7c:	4b15      	ldr	r3, [pc, #84]	@ (8003dd4 <vTaskStartScheduler+0xcc>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	3354      	adds	r3, #84	@ 0x54
 8003d82:	4a15      	ldr	r2, [pc, #84]	@ (8003dd8 <vTaskStartScheduler+0xd0>)
 8003d84:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003d86:	4b15      	ldr	r3, [pc, #84]	@ (8003ddc <vTaskStartScheduler+0xd4>)
 8003d88:	f04f 32ff 	mov.w	r2, #4294967295
 8003d8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003d8e:	4b14      	ldr	r3, [pc, #80]	@ (8003de0 <vTaskStartScheduler+0xd8>)
 8003d90:	2201      	movs	r2, #1
 8003d92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003d94:	4b13      	ldr	r3, [pc, #76]	@ (8003de4 <vTaskStartScheduler+0xdc>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003d9a:	f001 f8e1 	bl	8004f60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003d9e:	e00f      	b.n	8003dc0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da6:	d10b      	bne.n	8003dc0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8003da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dac:	f383 8811 	msr	BASEPRI, r3
 8003db0:	f3bf 8f6f 	isb	sy
 8003db4:	f3bf 8f4f 	dsb	sy
 8003db8:	60fb      	str	r3, [r7, #12]
}
 8003dba:	bf00      	nop
 8003dbc:	bf00      	nop
 8003dbe:	e7fd      	b.n	8003dbc <vTaskStartScheduler+0xb4>
}
 8003dc0:	bf00      	nop
 8003dc2:	3718      	adds	r7, #24
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	08006140 	.word	0x08006140
 8003dcc:	08004419 	.word	0x08004419
 8003dd0:	20000e10 	.word	0x20000e10
 8003dd4:	20000918 	.word	0x20000918
 8003dd8:	2000001c 	.word	0x2000001c
 8003ddc:	20000e0c 	.word	0x20000e0c
 8003de0:	20000df8 	.word	0x20000df8
 8003de4:	20000df0 	.word	0x20000df0

08003de8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003de8:	b480      	push	{r7}
 8003dea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003dec:	4b04      	ldr	r3, [pc, #16]	@ (8003e00 <vTaskSuspendAll+0x18>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	3301      	adds	r3, #1
 8003df2:	4a03      	ldr	r2, [pc, #12]	@ (8003e00 <vTaskSuspendAll+0x18>)
 8003df4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003df6:	bf00      	nop
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr
 8003e00:	20000e14 	.word	0x20000e14

08003e04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003e12:	4b42      	ldr	r3, [pc, #264]	@ (8003f1c <xTaskResumeAll+0x118>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10b      	bne.n	8003e32 <xTaskResumeAll+0x2e>
	__asm volatile
 8003e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e1e:	f383 8811 	msr	BASEPRI, r3
 8003e22:	f3bf 8f6f 	isb	sy
 8003e26:	f3bf 8f4f 	dsb	sy
 8003e2a:	603b      	str	r3, [r7, #0]
}
 8003e2c:	bf00      	nop
 8003e2e:	bf00      	nop
 8003e30:	e7fd      	b.n	8003e2e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003e32:	f001 f939 	bl	80050a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003e36:	4b39      	ldr	r3, [pc, #228]	@ (8003f1c <xTaskResumeAll+0x118>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	4a37      	ldr	r2, [pc, #220]	@ (8003f1c <xTaskResumeAll+0x118>)
 8003e3e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e40:	4b36      	ldr	r3, [pc, #216]	@ (8003f1c <xTaskResumeAll+0x118>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d162      	bne.n	8003f0e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003e48:	4b35      	ldr	r3, [pc, #212]	@ (8003f20 <xTaskResumeAll+0x11c>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d05e      	beq.n	8003f0e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e50:	e02f      	b.n	8003eb2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e52:	4b34      	ldr	r3, [pc, #208]	@ (8003f24 <xTaskResumeAll+0x120>)
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	3318      	adds	r3, #24
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f7ff f83a 	bl	8002ed8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	3304      	adds	r3, #4
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7ff f835 	bl	8002ed8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e72:	4b2d      	ldr	r3, [pc, #180]	@ (8003f28 <xTaskResumeAll+0x124>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d903      	bls.n	8003e82 <xTaskResumeAll+0x7e>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8003f28 <xTaskResumeAll+0x124>)
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e86:	4613      	mov	r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	4413      	add	r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	4a27      	ldr	r2, [pc, #156]	@ (8003f2c <xTaskResumeAll+0x128>)
 8003e90:	441a      	add	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	3304      	adds	r3, #4
 8003e96:	4619      	mov	r1, r3
 8003e98:	4610      	mov	r0, r2
 8003e9a:	f7fe ffc0 	bl	8002e1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ea2:	4b23      	ldr	r3, [pc, #140]	@ (8003f30 <xTaskResumeAll+0x12c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d302      	bcc.n	8003eb2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003eac:	4b21      	ldr	r3, [pc, #132]	@ (8003f34 <xTaskResumeAll+0x130>)
 8003eae:	2201      	movs	r2, #1
 8003eb0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8003f24 <xTaskResumeAll+0x120>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1cb      	bne.n	8003e52 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d001      	beq.n	8003ec4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003ec0:	f000 fb66 	bl	8004590 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8003f38 <xTaskResumeAll+0x134>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d010      	beq.n	8003ef2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003ed0:	f000 f846 	bl	8003f60 <xTaskIncrementTick>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d002      	beq.n	8003ee0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003eda:	4b16      	ldr	r3, [pc, #88]	@ (8003f34 <xTaskResumeAll+0x130>)
 8003edc:	2201      	movs	r2, #1
 8003ede:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d1f1      	bne.n	8003ed0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003eec:	4b12      	ldr	r3, [pc, #72]	@ (8003f38 <xTaskResumeAll+0x134>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003ef2:	4b10      	ldr	r3, [pc, #64]	@ (8003f34 <xTaskResumeAll+0x130>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d009      	beq.n	8003f0e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003efa:	2301      	movs	r3, #1
 8003efc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003efe:	4b0f      	ldr	r3, [pc, #60]	@ (8003f3c <xTaskResumeAll+0x138>)
 8003f00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f04:	601a      	str	r2, [r3, #0]
 8003f06:	f3bf 8f4f 	dsb	sy
 8003f0a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003f0e:	f001 f8fd 	bl	800510c <vPortExitCritical>

	return xAlreadyYielded;
 8003f12:	68bb      	ldr	r3, [r7, #8]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3710      	adds	r7, #16
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	20000e14 	.word	0x20000e14
 8003f20:	20000dec 	.word	0x20000dec
 8003f24:	20000dac 	.word	0x20000dac
 8003f28:	20000df4 	.word	0x20000df4
 8003f2c:	2000091c 	.word	0x2000091c
 8003f30:	20000918 	.word	0x20000918
 8003f34:	20000e00 	.word	0x20000e00
 8003f38:	20000dfc 	.word	0x20000dfc
 8003f3c:	e000ed04 	.word	0xe000ed04

08003f40 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003f46:	4b05      	ldr	r3, [pc, #20]	@ (8003f5c <xTaskGetTickCount+0x1c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003f4c:	687b      	ldr	r3, [r7, #4]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	370c      	adds	r7, #12
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	20000df0 	.word	0x20000df0

08003f60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f6a:	4b4f      	ldr	r3, [pc, #316]	@ (80040a8 <xTaskIncrementTick+0x148>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f040 8090 	bne.w	8004094 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003f74:	4b4d      	ldr	r3, [pc, #308]	@ (80040ac <xTaskIncrementTick+0x14c>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	3301      	adds	r3, #1
 8003f7a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003f7c:	4a4b      	ldr	r2, [pc, #300]	@ (80040ac <xTaskIncrementTick+0x14c>)
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d121      	bne.n	8003fcc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003f88:	4b49      	ldr	r3, [pc, #292]	@ (80040b0 <xTaskIncrementTick+0x150>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00b      	beq.n	8003faa <xTaskIncrementTick+0x4a>
	__asm volatile
 8003f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f96:	f383 8811 	msr	BASEPRI, r3
 8003f9a:	f3bf 8f6f 	isb	sy
 8003f9e:	f3bf 8f4f 	dsb	sy
 8003fa2:	603b      	str	r3, [r7, #0]
}
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop
 8003fa8:	e7fd      	b.n	8003fa6 <xTaskIncrementTick+0x46>
 8003faa:	4b41      	ldr	r3, [pc, #260]	@ (80040b0 <xTaskIncrementTick+0x150>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	4b40      	ldr	r3, [pc, #256]	@ (80040b4 <xTaskIncrementTick+0x154>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a3e      	ldr	r2, [pc, #248]	@ (80040b0 <xTaskIncrementTick+0x150>)
 8003fb6:	6013      	str	r3, [r2, #0]
 8003fb8:	4a3e      	ldr	r2, [pc, #248]	@ (80040b4 <xTaskIncrementTick+0x154>)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6013      	str	r3, [r2, #0]
 8003fbe:	4b3e      	ldr	r3, [pc, #248]	@ (80040b8 <xTaskIncrementTick+0x158>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	4a3c      	ldr	r2, [pc, #240]	@ (80040b8 <xTaskIncrementTick+0x158>)
 8003fc6:	6013      	str	r3, [r2, #0]
 8003fc8:	f000 fae2 	bl	8004590 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003fcc:	4b3b      	ldr	r3, [pc, #236]	@ (80040bc <xTaskIncrementTick+0x15c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	693a      	ldr	r2, [r7, #16]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d349      	bcc.n	800406a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fd6:	4b36      	ldr	r3, [pc, #216]	@ (80040b0 <xTaskIncrementTick+0x150>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d104      	bne.n	8003fea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fe0:	4b36      	ldr	r3, [pc, #216]	@ (80040bc <xTaskIncrementTick+0x15c>)
 8003fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8003fe6:	601a      	str	r2, [r3, #0]
					break;
 8003fe8:	e03f      	b.n	800406a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fea:	4b31      	ldr	r3, [pc, #196]	@ (80040b0 <xTaskIncrementTick+0x150>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d203      	bcs.n	800400a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004002:	4a2e      	ldr	r2, [pc, #184]	@ (80040bc <xTaskIncrementTick+0x15c>)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004008:	e02f      	b.n	800406a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	3304      	adds	r3, #4
 800400e:	4618      	mov	r0, r3
 8004010:	f7fe ff62 	bl	8002ed8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004018:	2b00      	cmp	r3, #0
 800401a:	d004      	beq.n	8004026 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	3318      	adds	r3, #24
 8004020:	4618      	mov	r0, r3
 8004022:	f7fe ff59 	bl	8002ed8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800402a:	4b25      	ldr	r3, [pc, #148]	@ (80040c0 <xTaskIncrementTick+0x160>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	429a      	cmp	r2, r3
 8004030:	d903      	bls.n	800403a <xTaskIncrementTick+0xda>
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004036:	4a22      	ldr	r2, [pc, #136]	@ (80040c0 <xTaskIncrementTick+0x160>)
 8004038:	6013      	str	r3, [r2, #0]
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800403e:	4613      	mov	r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	4413      	add	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4a1f      	ldr	r2, [pc, #124]	@ (80040c4 <xTaskIncrementTick+0x164>)
 8004048:	441a      	add	r2, r3
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	3304      	adds	r3, #4
 800404e:	4619      	mov	r1, r3
 8004050:	4610      	mov	r0, r2
 8004052:	f7fe fee4 	bl	8002e1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800405a:	4b1b      	ldr	r3, [pc, #108]	@ (80040c8 <xTaskIncrementTick+0x168>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004060:	429a      	cmp	r2, r3
 8004062:	d3b8      	bcc.n	8003fd6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004064:	2301      	movs	r3, #1
 8004066:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004068:	e7b5      	b.n	8003fd6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800406a:	4b17      	ldr	r3, [pc, #92]	@ (80040c8 <xTaskIncrementTick+0x168>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004070:	4914      	ldr	r1, [pc, #80]	@ (80040c4 <xTaskIncrementTick+0x164>)
 8004072:	4613      	mov	r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	4413      	add	r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	440b      	add	r3, r1
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d901      	bls.n	8004086 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004082:	2301      	movs	r3, #1
 8004084:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004086:	4b11      	ldr	r3, [pc, #68]	@ (80040cc <xTaskIncrementTick+0x16c>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d007      	beq.n	800409e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800408e:	2301      	movs	r3, #1
 8004090:	617b      	str	r3, [r7, #20]
 8004092:	e004      	b.n	800409e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004094:	4b0e      	ldr	r3, [pc, #56]	@ (80040d0 <xTaskIncrementTick+0x170>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	3301      	adds	r3, #1
 800409a:	4a0d      	ldr	r2, [pc, #52]	@ (80040d0 <xTaskIncrementTick+0x170>)
 800409c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800409e:	697b      	ldr	r3, [r7, #20]
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3718      	adds	r7, #24
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	20000e14 	.word	0x20000e14
 80040ac:	20000df0 	.word	0x20000df0
 80040b0:	20000da4 	.word	0x20000da4
 80040b4:	20000da8 	.word	0x20000da8
 80040b8:	20000e04 	.word	0x20000e04
 80040bc:	20000e0c 	.word	0x20000e0c
 80040c0:	20000df4 	.word	0x20000df4
 80040c4:	2000091c 	.word	0x2000091c
 80040c8:	20000918 	.word	0x20000918
 80040cc:	20000e00 	.word	0x20000e00
 80040d0:	20000dfc 	.word	0x20000dfc

080040d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80040da:	4b2b      	ldr	r3, [pc, #172]	@ (8004188 <vTaskSwitchContext+0xb4>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80040e2:	4b2a      	ldr	r3, [pc, #168]	@ (800418c <vTaskSwitchContext+0xb8>)
 80040e4:	2201      	movs	r2, #1
 80040e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80040e8:	e047      	b.n	800417a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80040ea:	4b28      	ldr	r3, [pc, #160]	@ (800418c <vTaskSwitchContext+0xb8>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040f0:	4b27      	ldr	r3, [pc, #156]	@ (8004190 <vTaskSwitchContext+0xbc>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	60fb      	str	r3, [r7, #12]
 80040f6:	e011      	b.n	800411c <vTaskSwitchContext+0x48>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10b      	bne.n	8004116 <vTaskSwitchContext+0x42>
	__asm volatile
 80040fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004102:	f383 8811 	msr	BASEPRI, r3
 8004106:	f3bf 8f6f 	isb	sy
 800410a:	f3bf 8f4f 	dsb	sy
 800410e:	607b      	str	r3, [r7, #4]
}
 8004110:	bf00      	nop
 8004112:	bf00      	nop
 8004114:	e7fd      	b.n	8004112 <vTaskSwitchContext+0x3e>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	3b01      	subs	r3, #1
 800411a:	60fb      	str	r3, [r7, #12]
 800411c:	491d      	ldr	r1, [pc, #116]	@ (8004194 <vTaskSwitchContext+0xc0>)
 800411e:	68fa      	ldr	r2, [r7, #12]
 8004120:	4613      	mov	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	440b      	add	r3, r1
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d0e3      	beq.n	80040f8 <vTaskSwitchContext+0x24>
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	4613      	mov	r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	4413      	add	r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	4a16      	ldr	r2, [pc, #88]	@ (8004194 <vTaskSwitchContext+0xc0>)
 800413c:	4413      	add	r3, r2
 800413e:	60bb      	str	r3, [r7, #8]
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	685a      	ldr	r2, [r3, #4]
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	605a      	str	r2, [r3, #4]
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	3308      	adds	r3, #8
 8004152:	429a      	cmp	r2, r3
 8004154:	d104      	bne.n	8004160 <vTaskSwitchContext+0x8c>
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	605a      	str	r2, [r3, #4]
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	4a0c      	ldr	r2, [pc, #48]	@ (8004198 <vTaskSwitchContext+0xc4>)
 8004168:	6013      	str	r3, [r2, #0]
 800416a:	4a09      	ldr	r2, [pc, #36]	@ (8004190 <vTaskSwitchContext+0xbc>)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004170:	4b09      	ldr	r3, [pc, #36]	@ (8004198 <vTaskSwitchContext+0xc4>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	3354      	adds	r3, #84	@ 0x54
 8004176:	4a09      	ldr	r2, [pc, #36]	@ (800419c <vTaskSwitchContext+0xc8>)
 8004178:	6013      	str	r3, [r2, #0]
}
 800417a:	bf00      	nop
 800417c:	3714      	adds	r7, #20
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	20000e14 	.word	0x20000e14
 800418c:	20000e00 	.word	0x20000e00
 8004190:	20000df4 	.word	0x20000df4
 8004194:	2000091c 	.word	0x2000091c
 8004198:	20000918 	.word	0x20000918
 800419c:	2000001c 	.word	0x2000001c

080041a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b084      	sub	sp, #16
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d10b      	bne.n	80041c8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80041b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b4:	f383 8811 	msr	BASEPRI, r3
 80041b8:	f3bf 8f6f 	isb	sy
 80041bc:	f3bf 8f4f 	dsb	sy
 80041c0:	60fb      	str	r3, [r7, #12]
}
 80041c2:	bf00      	nop
 80041c4:	bf00      	nop
 80041c6:	e7fd      	b.n	80041c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80041c8:	4b07      	ldr	r3, [pc, #28]	@ (80041e8 <vTaskPlaceOnEventList+0x48>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	3318      	adds	r3, #24
 80041ce:	4619      	mov	r1, r3
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f7fe fe48 	bl	8002e66 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80041d6:	2101      	movs	r1, #1
 80041d8:	6838      	ldr	r0, [r7, #0]
 80041da:	f000 fa87 	bl	80046ec <prvAddCurrentTaskToDelayedList>
}
 80041de:	bf00      	nop
 80041e0:	3710      	adds	r7, #16
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	20000918 	.word	0x20000918

080041ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10b      	bne.n	8004216 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80041fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004202:	f383 8811 	msr	BASEPRI, r3
 8004206:	f3bf 8f6f 	isb	sy
 800420a:	f3bf 8f4f 	dsb	sy
 800420e:	617b      	str	r3, [r7, #20]
}
 8004210:	bf00      	nop
 8004212:	bf00      	nop
 8004214:	e7fd      	b.n	8004212 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004216:	4b0a      	ldr	r3, [pc, #40]	@ (8004240 <vTaskPlaceOnEventListRestricted+0x54>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	3318      	adds	r3, #24
 800421c:	4619      	mov	r1, r3
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f7fe fdfd 	bl	8002e1e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d002      	beq.n	8004230 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800422a:	f04f 33ff 	mov.w	r3, #4294967295
 800422e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004230:	6879      	ldr	r1, [r7, #4]
 8004232:	68b8      	ldr	r0, [r7, #8]
 8004234:	f000 fa5a 	bl	80046ec <prvAddCurrentTaskToDelayedList>
	}
 8004238:	bf00      	nop
 800423a:	3718      	adds	r7, #24
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	20000918 	.word	0x20000918

08004244 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d10b      	bne.n	8004272 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800425a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800425e:	f383 8811 	msr	BASEPRI, r3
 8004262:	f3bf 8f6f 	isb	sy
 8004266:	f3bf 8f4f 	dsb	sy
 800426a:	60fb      	str	r3, [r7, #12]
}
 800426c:	bf00      	nop
 800426e:	bf00      	nop
 8004270:	e7fd      	b.n	800426e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	3318      	adds	r3, #24
 8004276:	4618      	mov	r0, r3
 8004278:	f7fe fe2e 	bl	8002ed8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800427c:	4b1d      	ldr	r3, [pc, #116]	@ (80042f4 <xTaskRemoveFromEventList+0xb0>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d11d      	bne.n	80042c0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	3304      	adds	r3, #4
 8004288:	4618      	mov	r0, r3
 800428a:	f7fe fe25 	bl	8002ed8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004292:	4b19      	ldr	r3, [pc, #100]	@ (80042f8 <xTaskRemoveFromEventList+0xb4>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	429a      	cmp	r2, r3
 8004298:	d903      	bls.n	80042a2 <xTaskRemoveFromEventList+0x5e>
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429e:	4a16      	ldr	r2, [pc, #88]	@ (80042f8 <xTaskRemoveFromEventList+0xb4>)
 80042a0:	6013      	str	r3, [r2, #0]
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042a6:	4613      	mov	r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	4413      	add	r3, r2
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4a13      	ldr	r2, [pc, #76]	@ (80042fc <xTaskRemoveFromEventList+0xb8>)
 80042b0:	441a      	add	r2, r3
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	3304      	adds	r3, #4
 80042b6:	4619      	mov	r1, r3
 80042b8:	4610      	mov	r0, r2
 80042ba:	f7fe fdb0 	bl	8002e1e <vListInsertEnd>
 80042be:	e005      	b.n	80042cc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	3318      	adds	r3, #24
 80042c4:	4619      	mov	r1, r3
 80042c6:	480e      	ldr	r0, [pc, #56]	@ (8004300 <xTaskRemoveFromEventList+0xbc>)
 80042c8:	f7fe fda9 	bl	8002e1e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004304 <xTaskRemoveFromEventList+0xc0>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d905      	bls.n	80042e6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80042da:	2301      	movs	r3, #1
 80042dc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80042de:	4b0a      	ldr	r3, [pc, #40]	@ (8004308 <xTaskRemoveFromEventList+0xc4>)
 80042e0:	2201      	movs	r2, #1
 80042e2:	601a      	str	r2, [r3, #0]
 80042e4:	e001      	b.n	80042ea <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80042e6:	2300      	movs	r3, #0
 80042e8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80042ea:	697b      	ldr	r3, [r7, #20]
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3718      	adds	r7, #24
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	20000e14 	.word	0x20000e14
 80042f8:	20000df4 	.word	0x20000df4
 80042fc:	2000091c 	.word	0x2000091c
 8004300:	20000dac 	.word	0x20000dac
 8004304:	20000918 	.word	0x20000918
 8004308:	20000e00 	.word	0x20000e00

0800430c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004314:	4b06      	ldr	r3, [pc, #24]	@ (8004330 <vTaskInternalSetTimeOutState+0x24>)
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800431c:	4b05      	ldr	r3, [pc, #20]	@ (8004334 <vTaskInternalSetTimeOutState+0x28>)
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	605a      	str	r2, [r3, #4]
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr
 8004330:	20000e04 	.word	0x20000e04
 8004334:	20000df0 	.word	0x20000df0

08004338 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b088      	sub	sp, #32
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d10b      	bne.n	8004360 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800434c:	f383 8811 	msr	BASEPRI, r3
 8004350:	f3bf 8f6f 	isb	sy
 8004354:	f3bf 8f4f 	dsb	sy
 8004358:	613b      	str	r3, [r7, #16]
}
 800435a:	bf00      	nop
 800435c:	bf00      	nop
 800435e:	e7fd      	b.n	800435c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d10b      	bne.n	800437e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800436a:	f383 8811 	msr	BASEPRI, r3
 800436e:	f3bf 8f6f 	isb	sy
 8004372:	f3bf 8f4f 	dsb	sy
 8004376:	60fb      	str	r3, [r7, #12]
}
 8004378:	bf00      	nop
 800437a:	bf00      	nop
 800437c:	e7fd      	b.n	800437a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800437e:	f000 fe93 	bl	80050a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004382:	4b1d      	ldr	r3, [pc, #116]	@ (80043f8 <xTaskCheckForTimeOut+0xc0>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800439a:	d102      	bne.n	80043a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800439c:	2300      	movs	r3, #0
 800439e:	61fb      	str	r3, [r7, #28]
 80043a0:	e023      	b.n	80043ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	4b15      	ldr	r3, [pc, #84]	@ (80043fc <xTaskCheckForTimeOut+0xc4>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d007      	beq.n	80043be <xTaskCheckForTimeOut+0x86>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	69ba      	ldr	r2, [r7, #24]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d302      	bcc.n	80043be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80043b8:	2301      	movs	r3, #1
 80043ba:	61fb      	str	r3, [r7, #28]
 80043bc:	e015      	b.n	80043ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d20b      	bcs.n	80043e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	1ad2      	subs	r2, r2, r3
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f7ff ff99 	bl	800430c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80043da:	2300      	movs	r3, #0
 80043dc:	61fb      	str	r3, [r7, #28]
 80043de:	e004      	b.n	80043ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	2200      	movs	r2, #0
 80043e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80043e6:	2301      	movs	r3, #1
 80043e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80043ea:	f000 fe8f 	bl	800510c <vPortExitCritical>

	return xReturn;
 80043ee:	69fb      	ldr	r3, [r7, #28]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3720      	adds	r7, #32
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	20000df0 	.word	0x20000df0
 80043fc:	20000e04 	.word	0x20000e04

08004400 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004400:	b480      	push	{r7}
 8004402:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004404:	4b03      	ldr	r3, [pc, #12]	@ (8004414 <vTaskMissedYield+0x14>)
 8004406:	2201      	movs	r2, #1
 8004408:	601a      	str	r2, [r3, #0]
}
 800440a:	bf00      	nop
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	20000e00 	.word	0x20000e00

08004418 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004420:	f000 f852 	bl	80044c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004424:	4b06      	ldr	r3, [pc, #24]	@ (8004440 <prvIdleTask+0x28>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d9f9      	bls.n	8004420 <prvIdleTask+0x8>
			{
				taskYIELD();
 800442c:	4b05      	ldr	r3, [pc, #20]	@ (8004444 <prvIdleTask+0x2c>)
 800442e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004432:	601a      	str	r2, [r3, #0]
 8004434:	f3bf 8f4f 	dsb	sy
 8004438:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800443c:	e7f0      	b.n	8004420 <prvIdleTask+0x8>
 800443e:	bf00      	nop
 8004440:	2000091c 	.word	0x2000091c
 8004444:	e000ed04 	.word	0xe000ed04

08004448 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800444e:	2300      	movs	r3, #0
 8004450:	607b      	str	r3, [r7, #4]
 8004452:	e00c      	b.n	800446e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	4613      	mov	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4413      	add	r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	4a12      	ldr	r2, [pc, #72]	@ (80044a8 <prvInitialiseTaskLists+0x60>)
 8004460:	4413      	add	r3, r2
 8004462:	4618      	mov	r0, r3
 8004464:	f7fe fcae 	bl	8002dc4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	3301      	adds	r3, #1
 800446c:	607b      	str	r3, [r7, #4]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2b37      	cmp	r3, #55	@ 0x37
 8004472:	d9ef      	bls.n	8004454 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004474:	480d      	ldr	r0, [pc, #52]	@ (80044ac <prvInitialiseTaskLists+0x64>)
 8004476:	f7fe fca5 	bl	8002dc4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800447a:	480d      	ldr	r0, [pc, #52]	@ (80044b0 <prvInitialiseTaskLists+0x68>)
 800447c:	f7fe fca2 	bl	8002dc4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004480:	480c      	ldr	r0, [pc, #48]	@ (80044b4 <prvInitialiseTaskLists+0x6c>)
 8004482:	f7fe fc9f 	bl	8002dc4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004486:	480c      	ldr	r0, [pc, #48]	@ (80044b8 <prvInitialiseTaskLists+0x70>)
 8004488:	f7fe fc9c 	bl	8002dc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800448c:	480b      	ldr	r0, [pc, #44]	@ (80044bc <prvInitialiseTaskLists+0x74>)
 800448e:	f7fe fc99 	bl	8002dc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004492:	4b0b      	ldr	r3, [pc, #44]	@ (80044c0 <prvInitialiseTaskLists+0x78>)
 8004494:	4a05      	ldr	r2, [pc, #20]	@ (80044ac <prvInitialiseTaskLists+0x64>)
 8004496:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004498:	4b0a      	ldr	r3, [pc, #40]	@ (80044c4 <prvInitialiseTaskLists+0x7c>)
 800449a:	4a05      	ldr	r2, [pc, #20]	@ (80044b0 <prvInitialiseTaskLists+0x68>)
 800449c:	601a      	str	r2, [r3, #0]
}
 800449e:	bf00      	nop
 80044a0:	3708      	adds	r7, #8
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	2000091c 	.word	0x2000091c
 80044ac:	20000d7c 	.word	0x20000d7c
 80044b0:	20000d90 	.word	0x20000d90
 80044b4:	20000dac 	.word	0x20000dac
 80044b8:	20000dc0 	.word	0x20000dc0
 80044bc:	20000dd8 	.word	0x20000dd8
 80044c0:	20000da4 	.word	0x20000da4
 80044c4:	20000da8 	.word	0x20000da8

080044c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80044ce:	e019      	b.n	8004504 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80044d0:	f000 fdea 	bl	80050a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044d4:	4b10      	ldr	r3, [pc, #64]	@ (8004518 <prvCheckTasksWaitingTermination+0x50>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	3304      	adds	r3, #4
 80044e0:	4618      	mov	r0, r3
 80044e2:	f7fe fcf9 	bl	8002ed8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80044e6:	4b0d      	ldr	r3, [pc, #52]	@ (800451c <prvCheckTasksWaitingTermination+0x54>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	3b01      	subs	r3, #1
 80044ec:	4a0b      	ldr	r2, [pc, #44]	@ (800451c <prvCheckTasksWaitingTermination+0x54>)
 80044ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80044f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004520 <prvCheckTasksWaitingTermination+0x58>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	3b01      	subs	r3, #1
 80044f6:	4a0a      	ldr	r2, [pc, #40]	@ (8004520 <prvCheckTasksWaitingTermination+0x58>)
 80044f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80044fa:	f000 fe07 	bl	800510c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 f810 	bl	8004524 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004504:	4b06      	ldr	r3, [pc, #24]	@ (8004520 <prvCheckTasksWaitingTermination+0x58>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d1e1      	bne.n	80044d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800450c:	bf00      	nop
 800450e:	bf00      	nop
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	20000dc0 	.word	0x20000dc0
 800451c:	20000dec 	.word	0x20000dec
 8004520:	20000dd4 	.word	0x20000dd4

08004524 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	3354      	adds	r3, #84	@ 0x54
 8004530:	4618      	mov	r0, r3
 8004532:	f001 fb87 	bl	8005c44 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800453c:	2b00      	cmp	r3, #0
 800453e:	d108      	bne.n	8004552 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004544:	4618      	mov	r0, r3
 8004546:	f000 ff9f 	bl	8005488 <vPortFree>
				vPortFree( pxTCB );
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 ff9c 	bl	8005488 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004550:	e019      	b.n	8004586 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004558:	2b01      	cmp	r3, #1
 800455a:	d103      	bne.n	8004564 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 ff93 	bl	8005488 <vPortFree>
	}
 8004562:	e010      	b.n	8004586 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800456a:	2b02      	cmp	r3, #2
 800456c:	d00b      	beq.n	8004586 <prvDeleteTCB+0x62>
	__asm volatile
 800456e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004572:	f383 8811 	msr	BASEPRI, r3
 8004576:	f3bf 8f6f 	isb	sy
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	60fb      	str	r3, [r7, #12]
}
 8004580:	bf00      	nop
 8004582:	bf00      	nop
 8004584:	e7fd      	b.n	8004582 <prvDeleteTCB+0x5e>
	}
 8004586:	bf00      	nop
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
	...

08004590 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004596:	4b0c      	ldr	r3, [pc, #48]	@ (80045c8 <prvResetNextTaskUnblockTime+0x38>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d104      	bne.n	80045aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80045a0:	4b0a      	ldr	r3, [pc, #40]	@ (80045cc <prvResetNextTaskUnblockTime+0x3c>)
 80045a2:	f04f 32ff 	mov.w	r2, #4294967295
 80045a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80045a8:	e008      	b.n	80045bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045aa:	4b07      	ldr	r3, [pc, #28]	@ (80045c8 <prvResetNextTaskUnblockTime+0x38>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	4a04      	ldr	r2, [pc, #16]	@ (80045cc <prvResetNextTaskUnblockTime+0x3c>)
 80045ba:	6013      	str	r3, [r2, #0]
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	20000da4 	.word	0x20000da4
 80045cc:	20000e0c 	.word	0x20000e0c

080045d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80045d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004604 <xTaskGetSchedulerState+0x34>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d102      	bne.n	80045e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80045de:	2301      	movs	r3, #1
 80045e0:	607b      	str	r3, [r7, #4]
 80045e2:	e008      	b.n	80045f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045e4:	4b08      	ldr	r3, [pc, #32]	@ (8004608 <xTaskGetSchedulerState+0x38>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d102      	bne.n	80045f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80045ec:	2302      	movs	r3, #2
 80045ee:	607b      	str	r3, [r7, #4]
 80045f0:	e001      	b.n	80045f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80045f2:	2300      	movs	r3, #0
 80045f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80045f6:	687b      	ldr	r3, [r7, #4]
	}
 80045f8:	4618      	mov	r0, r3
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr
 8004604:	20000df8 	.word	0x20000df8
 8004608:	20000e14 	.word	0x20000e14

0800460c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800460c:	b580      	push	{r7, lr}
 800460e:	b086      	sub	sp, #24
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004618:	2300      	movs	r3, #0
 800461a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d058      	beq.n	80046d4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004622:	4b2f      	ldr	r3, [pc, #188]	@ (80046e0 <xTaskPriorityDisinherit+0xd4>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	429a      	cmp	r2, r3
 800462a:	d00b      	beq.n	8004644 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800462c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004630:	f383 8811 	msr	BASEPRI, r3
 8004634:	f3bf 8f6f 	isb	sy
 8004638:	f3bf 8f4f 	dsb	sy
 800463c:	60fb      	str	r3, [r7, #12]
}
 800463e:	bf00      	nop
 8004640:	bf00      	nop
 8004642:	e7fd      	b.n	8004640 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004648:	2b00      	cmp	r3, #0
 800464a:	d10b      	bne.n	8004664 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800464c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004650:	f383 8811 	msr	BASEPRI, r3
 8004654:	f3bf 8f6f 	isb	sy
 8004658:	f3bf 8f4f 	dsb	sy
 800465c:	60bb      	str	r3, [r7, #8]
}
 800465e:	bf00      	nop
 8004660:	bf00      	nop
 8004662:	e7fd      	b.n	8004660 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004668:	1e5a      	subs	r2, r3, #1
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004676:	429a      	cmp	r2, r3
 8004678:	d02c      	beq.n	80046d4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800467e:	2b00      	cmp	r3, #0
 8004680:	d128      	bne.n	80046d4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	3304      	adds	r3, #4
 8004686:	4618      	mov	r0, r3
 8004688:	f7fe fc26 	bl	8002ed8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004698:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046a4:	4b0f      	ldr	r3, [pc, #60]	@ (80046e4 <xTaskPriorityDisinherit+0xd8>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d903      	bls.n	80046b4 <xTaskPriorityDisinherit+0xa8>
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b0:	4a0c      	ldr	r2, [pc, #48]	@ (80046e4 <xTaskPriorityDisinherit+0xd8>)
 80046b2:	6013      	str	r3, [r2, #0]
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046b8:	4613      	mov	r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	4413      	add	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	4a09      	ldr	r2, [pc, #36]	@ (80046e8 <xTaskPriorityDisinherit+0xdc>)
 80046c2:	441a      	add	r2, r3
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	3304      	adds	r3, #4
 80046c8:	4619      	mov	r1, r3
 80046ca:	4610      	mov	r0, r2
 80046cc:	f7fe fba7 	bl	8002e1e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80046d0:	2301      	movs	r3, #1
 80046d2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80046d4:	697b      	ldr	r3, [r7, #20]
	}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3718      	adds	r7, #24
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	20000918 	.word	0x20000918
 80046e4:	20000df4 	.word	0x20000df4
 80046e8:	2000091c 	.word	0x2000091c

080046ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80046f6:	4b21      	ldr	r3, [pc, #132]	@ (800477c <prvAddCurrentTaskToDelayedList+0x90>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80046fc:	4b20      	ldr	r3, [pc, #128]	@ (8004780 <prvAddCurrentTaskToDelayedList+0x94>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	3304      	adds	r3, #4
 8004702:	4618      	mov	r0, r3
 8004704:	f7fe fbe8 	bl	8002ed8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800470e:	d10a      	bne.n	8004726 <prvAddCurrentTaskToDelayedList+0x3a>
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d007      	beq.n	8004726 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004716:	4b1a      	ldr	r3, [pc, #104]	@ (8004780 <prvAddCurrentTaskToDelayedList+0x94>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	3304      	adds	r3, #4
 800471c:	4619      	mov	r1, r3
 800471e:	4819      	ldr	r0, [pc, #100]	@ (8004784 <prvAddCurrentTaskToDelayedList+0x98>)
 8004720:	f7fe fb7d 	bl	8002e1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004724:	e026      	b.n	8004774 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4413      	add	r3, r2
 800472c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800472e:	4b14      	ldr	r3, [pc, #80]	@ (8004780 <prvAddCurrentTaskToDelayedList+0x94>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	68ba      	ldr	r2, [r7, #8]
 8004734:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004736:	68ba      	ldr	r2, [r7, #8]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	429a      	cmp	r2, r3
 800473c:	d209      	bcs.n	8004752 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800473e:	4b12      	ldr	r3, [pc, #72]	@ (8004788 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	4b0f      	ldr	r3, [pc, #60]	@ (8004780 <prvAddCurrentTaskToDelayedList+0x94>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	3304      	adds	r3, #4
 8004748:	4619      	mov	r1, r3
 800474a:	4610      	mov	r0, r2
 800474c:	f7fe fb8b 	bl	8002e66 <vListInsert>
}
 8004750:	e010      	b.n	8004774 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004752:	4b0e      	ldr	r3, [pc, #56]	@ (800478c <prvAddCurrentTaskToDelayedList+0xa0>)
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	4b0a      	ldr	r3, [pc, #40]	@ (8004780 <prvAddCurrentTaskToDelayedList+0x94>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	3304      	adds	r3, #4
 800475c:	4619      	mov	r1, r3
 800475e:	4610      	mov	r0, r2
 8004760:	f7fe fb81 	bl	8002e66 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004764:	4b0a      	ldr	r3, [pc, #40]	@ (8004790 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	429a      	cmp	r2, r3
 800476c:	d202      	bcs.n	8004774 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800476e:	4a08      	ldr	r2, [pc, #32]	@ (8004790 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	6013      	str	r3, [r2, #0]
}
 8004774:	bf00      	nop
 8004776:	3710      	adds	r7, #16
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	20000df0 	.word	0x20000df0
 8004780:	20000918 	.word	0x20000918
 8004784:	20000dd8 	.word	0x20000dd8
 8004788:	20000da8 	.word	0x20000da8
 800478c:	20000da4 	.word	0x20000da4
 8004790:	20000e0c 	.word	0x20000e0c

08004794 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b08a      	sub	sp, #40	@ 0x28
 8004798:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800479a:	2300      	movs	r3, #0
 800479c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800479e:	f000 fb13 	bl	8004dc8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80047a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004818 <xTimerCreateTimerTask+0x84>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d021      	beq.n	80047ee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80047aa:	2300      	movs	r3, #0
 80047ac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80047ae:	2300      	movs	r3, #0
 80047b0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80047b2:	1d3a      	adds	r2, r7, #4
 80047b4:	f107 0108 	add.w	r1, r7, #8
 80047b8:	f107 030c 	add.w	r3, r7, #12
 80047bc:	4618      	mov	r0, r3
 80047be:	f7fe fae7 	bl	8002d90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80047c2:	6879      	ldr	r1, [r7, #4]
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	9202      	str	r2, [sp, #8]
 80047ca:	9301      	str	r3, [sp, #4]
 80047cc:	2302      	movs	r3, #2
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	2300      	movs	r3, #0
 80047d2:	460a      	mov	r2, r1
 80047d4:	4911      	ldr	r1, [pc, #68]	@ (800481c <xTimerCreateTimerTask+0x88>)
 80047d6:	4812      	ldr	r0, [pc, #72]	@ (8004820 <xTimerCreateTimerTask+0x8c>)
 80047d8:	f7ff f8a2 	bl	8003920 <xTaskCreateStatic>
 80047dc:	4603      	mov	r3, r0
 80047de:	4a11      	ldr	r2, [pc, #68]	@ (8004824 <xTimerCreateTimerTask+0x90>)
 80047e0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80047e2:	4b10      	ldr	r3, [pc, #64]	@ (8004824 <xTimerCreateTimerTask+0x90>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d001      	beq.n	80047ee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80047ea:	2301      	movs	r3, #1
 80047ec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10b      	bne.n	800480c <xTimerCreateTimerTask+0x78>
	__asm volatile
 80047f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f8:	f383 8811 	msr	BASEPRI, r3
 80047fc:	f3bf 8f6f 	isb	sy
 8004800:	f3bf 8f4f 	dsb	sy
 8004804:	613b      	str	r3, [r7, #16]
}
 8004806:	bf00      	nop
 8004808:	bf00      	nop
 800480a:	e7fd      	b.n	8004808 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800480c:	697b      	ldr	r3, [r7, #20]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	20000e48 	.word	0x20000e48
 800481c:	08006148 	.word	0x08006148
 8004820:	08004961 	.word	0x08004961
 8004824:	20000e4c 	.word	0x20000e4c

08004828 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b08a      	sub	sp, #40	@ 0x28
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	607a      	str	r2, [r7, #4]
 8004834:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004836:	2300      	movs	r3, #0
 8004838:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d10b      	bne.n	8004858 <xTimerGenericCommand+0x30>
	__asm volatile
 8004840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004844:	f383 8811 	msr	BASEPRI, r3
 8004848:	f3bf 8f6f 	isb	sy
 800484c:	f3bf 8f4f 	dsb	sy
 8004850:	623b      	str	r3, [r7, #32]
}
 8004852:	bf00      	nop
 8004854:	bf00      	nop
 8004856:	e7fd      	b.n	8004854 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004858:	4b19      	ldr	r3, [pc, #100]	@ (80048c0 <xTimerGenericCommand+0x98>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d02a      	beq.n	80048b6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	2b05      	cmp	r3, #5
 8004870:	dc18      	bgt.n	80048a4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004872:	f7ff fead 	bl	80045d0 <xTaskGetSchedulerState>
 8004876:	4603      	mov	r3, r0
 8004878:	2b02      	cmp	r3, #2
 800487a:	d109      	bne.n	8004890 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800487c:	4b10      	ldr	r3, [pc, #64]	@ (80048c0 <xTimerGenericCommand+0x98>)
 800487e:	6818      	ldr	r0, [r3, #0]
 8004880:	f107 0110 	add.w	r1, r7, #16
 8004884:	2300      	movs	r3, #0
 8004886:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004888:	f7fe fc5a 	bl	8003140 <xQueueGenericSend>
 800488c:	6278      	str	r0, [r7, #36]	@ 0x24
 800488e:	e012      	b.n	80048b6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004890:	4b0b      	ldr	r3, [pc, #44]	@ (80048c0 <xTimerGenericCommand+0x98>)
 8004892:	6818      	ldr	r0, [r3, #0]
 8004894:	f107 0110 	add.w	r1, r7, #16
 8004898:	2300      	movs	r3, #0
 800489a:	2200      	movs	r2, #0
 800489c:	f7fe fc50 	bl	8003140 <xQueueGenericSend>
 80048a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80048a2:	e008      	b.n	80048b6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80048a4:	4b06      	ldr	r3, [pc, #24]	@ (80048c0 <xTimerGenericCommand+0x98>)
 80048a6:	6818      	ldr	r0, [r3, #0]
 80048a8:	f107 0110 	add.w	r1, r7, #16
 80048ac:	2300      	movs	r3, #0
 80048ae:	683a      	ldr	r2, [r7, #0]
 80048b0:	f7fe fd48 	bl	8003344 <xQueueGenericSendFromISR>
 80048b4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80048b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3728      	adds	r7, #40	@ 0x28
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	20000e48 	.word	0x20000e48

080048c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b088      	sub	sp, #32
 80048c8:	af02      	add	r7, sp, #8
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048ce:	4b23      	ldr	r3, [pc, #140]	@ (800495c <prvProcessExpiredTimer+0x98>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	3304      	adds	r3, #4
 80048dc:	4618      	mov	r0, r3
 80048de:	f7fe fafb 	bl	8002ed8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048e8:	f003 0304 	and.w	r3, r3, #4
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d023      	beq.n	8004938 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	699a      	ldr	r2, [r3, #24]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	18d1      	adds	r1, r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	6978      	ldr	r0, [r7, #20]
 80048fe:	f000 f8d5 	bl	8004aac <prvInsertTimerInActiveList>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d020      	beq.n	800494a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004908:	2300      	movs	r3, #0
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	2300      	movs	r3, #0
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	2100      	movs	r1, #0
 8004912:	6978      	ldr	r0, [r7, #20]
 8004914:	f7ff ff88 	bl	8004828 <xTimerGenericCommand>
 8004918:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d114      	bne.n	800494a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004924:	f383 8811 	msr	BASEPRI, r3
 8004928:	f3bf 8f6f 	isb	sy
 800492c:	f3bf 8f4f 	dsb	sy
 8004930:	60fb      	str	r3, [r7, #12]
}
 8004932:	bf00      	nop
 8004934:	bf00      	nop
 8004936:	e7fd      	b.n	8004934 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800493e:	f023 0301 	bic.w	r3, r3, #1
 8004942:	b2da      	uxtb	r2, r3
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	6978      	ldr	r0, [r7, #20]
 8004950:	4798      	blx	r3
}
 8004952:	bf00      	nop
 8004954:	3718      	adds	r7, #24
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	20000e40 	.word	0x20000e40

08004960 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004968:	f107 0308 	add.w	r3, r7, #8
 800496c:	4618      	mov	r0, r3
 800496e:	f000 f859 	bl	8004a24 <prvGetNextExpireTime>
 8004972:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	4619      	mov	r1, r3
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 f805 	bl	8004988 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800497e:	f000 f8d7 	bl	8004b30 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004982:	bf00      	nop
 8004984:	e7f0      	b.n	8004968 <prvTimerTask+0x8>
	...

08004988 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004992:	f7ff fa29 	bl	8003de8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004996:	f107 0308 	add.w	r3, r7, #8
 800499a:	4618      	mov	r0, r3
 800499c:	f000 f866 	bl	8004a6c <prvSampleTimeNow>
 80049a0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d130      	bne.n	8004a0a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d10a      	bne.n	80049c4 <prvProcessTimerOrBlockTask+0x3c>
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d806      	bhi.n	80049c4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80049b6:	f7ff fa25 	bl	8003e04 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80049ba:	68f9      	ldr	r1, [r7, #12]
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f7ff ff81 	bl	80048c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80049c2:	e024      	b.n	8004a0e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d008      	beq.n	80049dc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80049ca:	4b13      	ldr	r3, [pc, #76]	@ (8004a18 <prvProcessTimerOrBlockTask+0x90>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d101      	bne.n	80049d8 <prvProcessTimerOrBlockTask+0x50>
 80049d4:	2301      	movs	r3, #1
 80049d6:	e000      	b.n	80049da <prvProcessTimerOrBlockTask+0x52>
 80049d8:	2300      	movs	r3, #0
 80049da:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80049dc:	4b0f      	ldr	r3, [pc, #60]	@ (8004a1c <prvProcessTimerOrBlockTask+0x94>)
 80049de:	6818      	ldr	r0, [r3, #0]
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	683a      	ldr	r2, [r7, #0]
 80049e8:	4619      	mov	r1, r3
 80049ea:	f7fe ff65 	bl	80038b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80049ee:	f7ff fa09 	bl	8003e04 <xTaskResumeAll>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d10a      	bne.n	8004a0e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80049f8:	4b09      	ldr	r3, [pc, #36]	@ (8004a20 <prvProcessTimerOrBlockTask+0x98>)
 80049fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049fe:	601a      	str	r2, [r3, #0]
 8004a00:	f3bf 8f4f 	dsb	sy
 8004a04:	f3bf 8f6f 	isb	sy
}
 8004a08:	e001      	b.n	8004a0e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004a0a:	f7ff f9fb 	bl	8003e04 <xTaskResumeAll>
}
 8004a0e:	bf00      	nop
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	20000e44 	.word	0x20000e44
 8004a1c:	20000e48 	.word	0x20000e48
 8004a20:	e000ed04 	.word	0xe000ed04

08004a24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8004a68 <prvGetNextExpireTime+0x44>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <prvGetNextExpireTime+0x16>
 8004a36:	2201      	movs	r2, #1
 8004a38:	e000      	b.n	8004a3c <prvGetNextExpireTime+0x18>
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d105      	bne.n	8004a54 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004a48:	4b07      	ldr	r3, [pc, #28]	@ (8004a68 <prvGetNextExpireTime+0x44>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	60fb      	str	r3, [r7, #12]
 8004a52:	e001      	b.n	8004a58 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004a54:	2300      	movs	r3, #0
 8004a56:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004a58:	68fb      	ldr	r3, [r7, #12]
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3714      	adds	r7, #20
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	20000e40 	.word	0x20000e40

08004a6c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004a74:	f7ff fa64 	bl	8003f40 <xTaskGetTickCount>
 8004a78:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8004aa8 <prvSampleTimeNow+0x3c>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d205      	bcs.n	8004a90 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004a84:	f000 f93a 	bl	8004cfc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	601a      	str	r2, [r3, #0]
 8004a8e:	e002      	b.n	8004a96 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004a96:	4a04      	ldr	r2, [pc, #16]	@ (8004aa8 <prvSampleTimeNow+0x3c>)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3710      	adds	r7, #16
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	bf00      	nop
 8004aa8:	20000e50 	.word	0x20000e50

08004aac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b086      	sub	sp, #24
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
 8004ab8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004aba:	2300      	movs	r3, #0
 8004abc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	68ba      	ldr	r2, [r7, #8]
 8004ac2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	68fa      	ldr	r2, [r7, #12]
 8004ac8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004aca:	68ba      	ldr	r2, [r7, #8]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d812      	bhi.n	8004af8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	1ad2      	subs	r2, r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d302      	bcc.n	8004ae6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	617b      	str	r3, [r7, #20]
 8004ae4:	e01b      	b.n	8004b1e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004ae6:	4b10      	ldr	r3, [pc, #64]	@ (8004b28 <prvInsertTimerInActiveList+0x7c>)
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	3304      	adds	r3, #4
 8004aee:	4619      	mov	r1, r3
 8004af0:	4610      	mov	r0, r2
 8004af2:	f7fe f9b8 	bl	8002e66 <vListInsert>
 8004af6:	e012      	b.n	8004b1e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d206      	bcs.n	8004b0e <prvInsertTimerInActiveList+0x62>
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d302      	bcc.n	8004b0e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	617b      	str	r3, [r7, #20]
 8004b0c:	e007      	b.n	8004b1e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004b0e:	4b07      	ldr	r3, [pc, #28]	@ (8004b2c <prvInsertTimerInActiveList+0x80>)
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	3304      	adds	r3, #4
 8004b16:	4619      	mov	r1, r3
 8004b18:	4610      	mov	r0, r2
 8004b1a:	f7fe f9a4 	bl	8002e66 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004b1e:	697b      	ldr	r3, [r7, #20]
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3718      	adds	r7, #24
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	20000e44 	.word	0x20000e44
 8004b2c:	20000e40 	.word	0x20000e40

08004b30 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b08e      	sub	sp, #56	@ 0x38
 8004b34:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004b36:	e0ce      	b.n	8004cd6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	da19      	bge.n	8004b72 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004b3e:	1d3b      	adds	r3, r7, #4
 8004b40:	3304      	adds	r3, #4
 8004b42:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10b      	bne.n	8004b62 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b4e:	f383 8811 	msr	BASEPRI, r3
 8004b52:	f3bf 8f6f 	isb	sy
 8004b56:	f3bf 8f4f 	dsb	sy
 8004b5a:	61fb      	str	r3, [r7, #28]
}
 8004b5c:	bf00      	nop
 8004b5e:	bf00      	nop
 8004b60:	e7fd      	b.n	8004b5e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b68:	6850      	ldr	r0, [r2, #4]
 8004b6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b6c:	6892      	ldr	r2, [r2, #8]
 8004b6e:	4611      	mov	r1, r2
 8004b70:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f2c0 80ae 	blt.w	8004cd6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b80:	695b      	ldr	r3, [r3, #20]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d004      	beq.n	8004b90 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b88:	3304      	adds	r3, #4
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7fe f9a4 	bl	8002ed8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004b90:	463b      	mov	r3, r7
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7ff ff6a 	bl	8004a6c <prvSampleTimeNow>
 8004b98:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2b09      	cmp	r3, #9
 8004b9e:	f200 8097 	bhi.w	8004cd0 <prvProcessReceivedCommands+0x1a0>
 8004ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ba8 <prvProcessReceivedCommands+0x78>)
 8004ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba8:	08004bd1 	.word	0x08004bd1
 8004bac:	08004bd1 	.word	0x08004bd1
 8004bb0:	08004bd1 	.word	0x08004bd1
 8004bb4:	08004c47 	.word	0x08004c47
 8004bb8:	08004c5b 	.word	0x08004c5b
 8004bbc:	08004ca7 	.word	0x08004ca7
 8004bc0:	08004bd1 	.word	0x08004bd1
 8004bc4:	08004bd1 	.word	0x08004bd1
 8004bc8:	08004c47 	.word	0x08004c47
 8004bcc:	08004c5b 	.word	0x08004c5b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bd2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bd6:	f043 0301 	orr.w	r3, r3, #1
 8004bda:	b2da      	uxtb	r2, r3
 8004bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004be2:	68ba      	ldr	r2, [r7, #8]
 8004be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be6:	699b      	ldr	r3, [r3, #24]
 8004be8:	18d1      	adds	r1, r2, r3
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bf0:	f7ff ff5c 	bl	8004aac <prvInsertTimerInActiveList>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d06c      	beq.n	8004cd4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c00:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c08:	f003 0304 	and.w	r3, r3, #4
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d061      	beq.n	8004cd4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004c10:	68ba      	ldr	r2, [r7, #8]
 8004c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	441a      	add	r2, r3
 8004c18:	2300      	movs	r3, #0
 8004c1a:	9300      	str	r3, [sp, #0]
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	2100      	movs	r1, #0
 8004c20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c22:	f7ff fe01 	bl	8004828 <xTimerGenericCommand>
 8004c26:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004c28:	6a3b      	ldr	r3, [r7, #32]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d152      	bne.n	8004cd4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	61bb      	str	r3, [r7, #24]
}
 8004c40:	bf00      	nop
 8004c42:	bf00      	nop
 8004c44:	e7fd      	b.n	8004c42 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c4c:	f023 0301 	bic.w	r3, r3, #1
 8004c50:	b2da      	uxtb	r2, r3
 8004c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004c58:	e03d      	b.n	8004cd6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c60:	f043 0301 	orr.w	r3, r3, #1
 8004c64:	b2da      	uxtb	r2, r3
 8004c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c70:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10b      	bne.n	8004c92 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c7e:	f383 8811 	msr	BASEPRI, r3
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	f3bf 8f4f 	dsb	sy
 8004c8a:	617b      	str	r3, [r7, #20]
}
 8004c8c:	bf00      	nop
 8004c8e:	bf00      	nop
 8004c90:	e7fd      	b.n	8004c8e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c94:	699a      	ldr	r2, [r3, #24]
 8004c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c98:	18d1      	adds	r1, r2, r3
 8004c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ca0:	f7ff ff04 	bl	8004aac <prvInsertTimerInActiveList>
					break;
 8004ca4:	e017      	b.n	8004cd6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d103      	bne.n	8004cbc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004cb4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004cb6:	f000 fbe7 	bl	8005488 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004cba:	e00c      	b.n	8004cd6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cbe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004cc2:	f023 0301 	bic.w	r3, r3, #1
 8004cc6:	b2da      	uxtb	r2, r3
 8004cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004cce:	e002      	b.n	8004cd6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004cd0:	bf00      	nop
 8004cd2:	e000      	b.n	8004cd6 <prvProcessReceivedCommands+0x1a6>
					break;
 8004cd4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004cd6:	4b08      	ldr	r3, [pc, #32]	@ (8004cf8 <prvProcessReceivedCommands+0x1c8>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	1d39      	adds	r1, r7, #4
 8004cdc:	2200      	movs	r2, #0
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7fe fbce 	bl	8003480 <xQueueReceive>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	f47f af26 	bne.w	8004b38 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004cec:	bf00      	nop
 8004cee:	bf00      	nop
 8004cf0:	3730      	adds	r7, #48	@ 0x30
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	20000e48 	.word	0x20000e48

08004cfc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b088      	sub	sp, #32
 8004d00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d02:	e049      	b.n	8004d98 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d04:	4b2e      	ldr	r3, [pc, #184]	@ (8004dc0 <prvSwitchTimerLists+0xc4>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d0e:	4b2c      	ldr	r3, [pc, #176]	@ (8004dc0 <prvSwitchTimerLists+0xc4>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	3304      	adds	r3, #4
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7fe f8db 	bl	8002ed8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004d30:	f003 0304 	and.w	r3, r3, #4
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d02f      	beq.n	8004d98 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	4413      	add	r3, r2
 8004d40:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004d42:	68ba      	ldr	r2, [r7, #8]
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d90e      	bls.n	8004d68 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	68ba      	ldr	r2, [r7, #8]
 8004d4e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004d56:	4b1a      	ldr	r3, [pc, #104]	@ (8004dc0 <prvSwitchTimerLists+0xc4>)
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	3304      	adds	r3, #4
 8004d5e:	4619      	mov	r1, r3
 8004d60:	4610      	mov	r0, r2
 8004d62:	f7fe f880 	bl	8002e66 <vListInsert>
 8004d66:	e017      	b.n	8004d98 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004d68:	2300      	movs	r3, #0
 8004d6a:	9300      	str	r3, [sp, #0]
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	693a      	ldr	r2, [r7, #16]
 8004d70:	2100      	movs	r1, #0
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f7ff fd58 	bl	8004828 <xTimerGenericCommand>
 8004d78:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d10b      	bne.n	8004d98 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d84:	f383 8811 	msr	BASEPRI, r3
 8004d88:	f3bf 8f6f 	isb	sy
 8004d8c:	f3bf 8f4f 	dsb	sy
 8004d90:	603b      	str	r3, [r7, #0]
}
 8004d92:	bf00      	nop
 8004d94:	bf00      	nop
 8004d96:	e7fd      	b.n	8004d94 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d98:	4b09      	ldr	r3, [pc, #36]	@ (8004dc0 <prvSwitchTimerLists+0xc4>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1b0      	bne.n	8004d04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004da2:	4b07      	ldr	r3, [pc, #28]	@ (8004dc0 <prvSwitchTimerLists+0xc4>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004da8:	4b06      	ldr	r3, [pc, #24]	@ (8004dc4 <prvSwitchTimerLists+0xc8>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a04      	ldr	r2, [pc, #16]	@ (8004dc0 <prvSwitchTimerLists+0xc4>)
 8004dae:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004db0:	4a04      	ldr	r2, [pc, #16]	@ (8004dc4 <prvSwitchTimerLists+0xc8>)
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	6013      	str	r3, [r2, #0]
}
 8004db6:	bf00      	nop
 8004db8:	3718      	adds	r7, #24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	20000e40 	.word	0x20000e40
 8004dc4:	20000e44 	.word	0x20000e44

08004dc8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004dce:	f000 f96b 	bl	80050a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004dd2:	4b15      	ldr	r3, [pc, #84]	@ (8004e28 <prvCheckForValidListAndQueue+0x60>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d120      	bne.n	8004e1c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004dda:	4814      	ldr	r0, [pc, #80]	@ (8004e2c <prvCheckForValidListAndQueue+0x64>)
 8004ddc:	f7fd fff2 	bl	8002dc4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004de0:	4813      	ldr	r0, [pc, #76]	@ (8004e30 <prvCheckForValidListAndQueue+0x68>)
 8004de2:	f7fd ffef 	bl	8002dc4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004de6:	4b13      	ldr	r3, [pc, #76]	@ (8004e34 <prvCheckForValidListAndQueue+0x6c>)
 8004de8:	4a10      	ldr	r2, [pc, #64]	@ (8004e2c <prvCheckForValidListAndQueue+0x64>)
 8004dea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004dec:	4b12      	ldr	r3, [pc, #72]	@ (8004e38 <prvCheckForValidListAndQueue+0x70>)
 8004dee:	4a10      	ldr	r2, [pc, #64]	@ (8004e30 <prvCheckForValidListAndQueue+0x68>)
 8004df0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004df2:	2300      	movs	r3, #0
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	4b11      	ldr	r3, [pc, #68]	@ (8004e3c <prvCheckForValidListAndQueue+0x74>)
 8004df8:	4a11      	ldr	r2, [pc, #68]	@ (8004e40 <prvCheckForValidListAndQueue+0x78>)
 8004dfa:	2110      	movs	r1, #16
 8004dfc:	200a      	movs	r0, #10
 8004dfe:	f7fe f8ff 	bl	8003000 <xQueueGenericCreateStatic>
 8004e02:	4603      	mov	r3, r0
 8004e04:	4a08      	ldr	r2, [pc, #32]	@ (8004e28 <prvCheckForValidListAndQueue+0x60>)
 8004e06:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004e08:	4b07      	ldr	r3, [pc, #28]	@ (8004e28 <prvCheckForValidListAndQueue+0x60>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d005      	beq.n	8004e1c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004e10:	4b05      	ldr	r3, [pc, #20]	@ (8004e28 <prvCheckForValidListAndQueue+0x60>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	490b      	ldr	r1, [pc, #44]	@ (8004e44 <prvCheckForValidListAndQueue+0x7c>)
 8004e16:	4618      	mov	r0, r3
 8004e18:	f7fe fd24 	bl	8003864 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e1c:	f000 f976 	bl	800510c <vPortExitCritical>
}
 8004e20:	bf00      	nop
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	20000e48 	.word	0x20000e48
 8004e2c:	20000e18 	.word	0x20000e18
 8004e30:	20000e2c 	.word	0x20000e2c
 8004e34:	20000e40 	.word	0x20000e40
 8004e38:	20000e44 	.word	0x20000e44
 8004e3c:	20000ef4 	.word	0x20000ef4
 8004e40:	20000e54 	.word	0x20000e54
 8004e44:	08006150 	.word	0x08006150

08004e48 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	3b04      	subs	r3, #4
 8004e58:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004e60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	3b04      	subs	r3, #4
 8004e66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f023 0201 	bic.w	r2, r3, #1
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	3b04      	subs	r3, #4
 8004e76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004e78:	4a0c      	ldr	r2, [pc, #48]	@ (8004eac <pxPortInitialiseStack+0x64>)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	3b14      	subs	r3, #20
 8004e82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	3b04      	subs	r3, #4
 8004e8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f06f 0202 	mvn.w	r2, #2
 8004e96:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	3b20      	subs	r3, #32
 8004e9c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3714      	adds	r7, #20
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr
 8004eac:	08004eb1 	.word	0x08004eb1

08004eb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b085      	sub	sp, #20
 8004eb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004eba:	4b13      	ldr	r3, [pc, #76]	@ (8004f08 <prvTaskExitError+0x58>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec2:	d00b      	beq.n	8004edc <prvTaskExitError+0x2c>
	__asm volatile
 8004ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec8:	f383 8811 	msr	BASEPRI, r3
 8004ecc:	f3bf 8f6f 	isb	sy
 8004ed0:	f3bf 8f4f 	dsb	sy
 8004ed4:	60fb      	str	r3, [r7, #12]
}
 8004ed6:	bf00      	nop
 8004ed8:	bf00      	nop
 8004eda:	e7fd      	b.n	8004ed8 <prvTaskExitError+0x28>
	__asm volatile
 8004edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee0:	f383 8811 	msr	BASEPRI, r3
 8004ee4:	f3bf 8f6f 	isb	sy
 8004ee8:	f3bf 8f4f 	dsb	sy
 8004eec:	60bb      	str	r3, [r7, #8]
}
 8004eee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004ef0:	bf00      	nop
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d0fc      	beq.n	8004ef2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004ef8:	bf00      	nop
 8004efa:	bf00      	nop
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	2000000c 	.word	0x2000000c
 8004f0c:	00000000 	.word	0x00000000

08004f10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004f10:	4b07      	ldr	r3, [pc, #28]	@ (8004f30 <pxCurrentTCBConst2>)
 8004f12:	6819      	ldr	r1, [r3, #0]
 8004f14:	6808      	ldr	r0, [r1, #0]
 8004f16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f1a:	f380 8809 	msr	PSP, r0
 8004f1e:	f3bf 8f6f 	isb	sy
 8004f22:	f04f 0000 	mov.w	r0, #0
 8004f26:	f380 8811 	msr	BASEPRI, r0
 8004f2a:	4770      	bx	lr
 8004f2c:	f3af 8000 	nop.w

08004f30 <pxCurrentTCBConst2>:
 8004f30:	20000918 	.word	0x20000918
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004f34:	bf00      	nop
 8004f36:	bf00      	nop

08004f38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004f38:	4808      	ldr	r0, [pc, #32]	@ (8004f5c <prvPortStartFirstTask+0x24>)
 8004f3a:	6800      	ldr	r0, [r0, #0]
 8004f3c:	6800      	ldr	r0, [r0, #0]
 8004f3e:	f380 8808 	msr	MSP, r0
 8004f42:	f04f 0000 	mov.w	r0, #0
 8004f46:	f380 8814 	msr	CONTROL, r0
 8004f4a:	b662      	cpsie	i
 8004f4c:	b661      	cpsie	f
 8004f4e:	f3bf 8f4f 	dsb	sy
 8004f52:	f3bf 8f6f 	isb	sy
 8004f56:	df00      	svc	0
 8004f58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004f5a:	bf00      	nop
 8004f5c:	e000ed08 	.word	0xe000ed08

08004f60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b086      	sub	sp, #24
 8004f64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004f66:	4b47      	ldr	r3, [pc, #284]	@ (8005084 <xPortStartScheduler+0x124>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a47      	ldr	r2, [pc, #284]	@ (8005088 <xPortStartScheduler+0x128>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d10b      	bne.n	8004f88 <xPortStartScheduler+0x28>
	__asm volatile
 8004f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f74:	f383 8811 	msr	BASEPRI, r3
 8004f78:	f3bf 8f6f 	isb	sy
 8004f7c:	f3bf 8f4f 	dsb	sy
 8004f80:	613b      	str	r3, [r7, #16]
}
 8004f82:	bf00      	nop
 8004f84:	bf00      	nop
 8004f86:	e7fd      	b.n	8004f84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004f88:	4b3e      	ldr	r3, [pc, #248]	@ (8005084 <xPortStartScheduler+0x124>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a3f      	ldr	r2, [pc, #252]	@ (800508c <xPortStartScheduler+0x12c>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d10b      	bne.n	8004faa <xPortStartScheduler+0x4a>
	__asm volatile
 8004f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f96:	f383 8811 	msr	BASEPRI, r3
 8004f9a:	f3bf 8f6f 	isb	sy
 8004f9e:	f3bf 8f4f 	dsb	sy
 8004fa2:	60fb      	str	r3, [r7, #12]
}
 8004fa4:	bf00      	nop
 8004fa6:	bf00      	nop
 8004fa8:	e7fd      	b.n	8004fa6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004faa:	4b39      	ldr	r3, [pc, #228]	@ (8005090 <xPortStartScheduler+0x130>)
 8004fac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	22ff      	movs	r2, #255	@ 0xff
 8004fba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004fc4:	78fb      	ldrb	r3, [r7, #3]
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	4b31      	ldr	r3, [pc, #196]	@ (8005094 <xPortStartScheduler+0x134>)
 8004fd0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004fd2:	4b31      	ldr	r3, [pc, #196]	@ (8005098 <xPortStartScheduler+0x138>)
 8004fd4:	2207      	movs	r2, #7
 8004fd6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004fd8:	e009      	b.n	8004fee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004fda:	4b2f      	ldr	r3, [pc, #188]	@ (8005098 <xPortStartScheduler+0x138>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8005098 <xPortStartScheduler+0x138>)
 8004fe2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004fe4:	78fb      	ldrb	r3, [r7, #3]
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004fee:	78fb      	ldrb	r3, [r7, #3]
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ff6:	2b80      	cmp	r3, #128	@ 0x80
 8004ff8:	d0ef      	beq.n	8004fda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004ffa:	4b27      	ldr	r3, [pc, #156]	@ (8005098 <xPortStartScheduler+0x138>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f1c3 0307 	rsb	r3, r3, #7
 8005002:	2b04      	cmp	r3, #4
 8005004:	d00b      	beq.n	800501e <xPortStartScheduler+0xbe>
	__asm volatile
 8005006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800500a:	f383 8811 	msr	BASEPRI, r3
 800500e:	f3bf 8f6f 	isb	sy
 8005012:	f3bf 8f4f 	dsb	sy
 8005016:	60bb      	str	r3, [r7, #8]
}
 8005018:	bf00      	nop
 800501a:	bf00      	nop
 800501c:	e7fd      	b.n	800501a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800501e:	4b1e      	ldr	r3, [pc, #120]	@ (8005098 <xPortStartScheduler+0x138>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	021b      	lsls	r3, r3, #8
 8005024:	4a1c      	ldr	r2, [pc, #112]	@ (8005098 <xPortStartScheduler+0x138>)
 8005026:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005028:	4b1b      	ldr	r3, [pc, #108]	@ (8005098 <xPortStartScheduler+0x138>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005030:	4a19      	ldr	r2, [pc, #100]	@ (8005098 <xPortStartScheduler+0x138>)
 8005032:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	b2da      	uxtb	r2, r3
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800503c:	4b17      	ldr	r3, [pc, #92]	@ (800509c <xPortStartScheduler+0x13c>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a16      	ldr	r2, [pc, #88]	@ (800509c <xPortStartScheduler+0x13c>)
 8005042:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005046:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005048:	4b14      	ldr	r3, [pc, #80]	@ (800509c <xPortStartScheduler+0x13c>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a13      	ldr	r2, [pc, #76]	@ (800509c <xPortStartScheduler+0x13c>)
 800504e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005052:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005054:	f000 f8da 	bl	800520c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005058:	4b11      	ldr	r3, [pc, #68]	@ (80050a0 <xPortStartScheduler+0x140>)
 800505a:	2200      	movs	r2, #0
 800505c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800505e:	f000 f8f9 	bl	8005254 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005062:	4b10      	ldr	r3, [pc, #64]	@ (80050a4 <xPortStartScheduler+0x144>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a0f      	ldr	r2, [pc, #60]	@ (80050a4 <xPortStartScheduler+0x144>)
 8005068:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800506c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800506e:	f7ff ff63 	bl	8004f38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005072:	f7ff f82f 	bl	80040d4 <vTaskSwitchContext>
	prvTaskExitError();
 8005076:	f7ff ff1b 	bl	8004eb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	3718      	adds	r7, #24
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	e000ed00 	.word	0xe000ed00
 8005088:	410fc271 	.word	0x410fc271
 800508c:	410fc270 	.word	0x410fc270
 8005090:	e000e400 	.word	0xe000e400
 8005094:	20000f44 	.word	0x20000f44
 8005098:	20000f48 	.word	0x20000f48
 800509c:	e000ed20 	.word	0xe000ed20
 80050a0:	2000000c 	.word	0x2000000c
 80050a4:	e000ef34 	.word	0xe000ef34

080050a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
	__asm volatile
 80050ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b2:	f383 8811 	msr	BASEPRI, r3
 80050b6:	f3bf 8f6f 	isb	sy
 80050ba:	f3bf 8f4f 	dsb	sy
 80050be:	607b      	str	r3, [r7, #4]
}
 80050c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80050c2:	4b10      	ldr	r3, [pc, #64]	@ (8005104 <vPortEnterCritical+0x5c>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	3301      	adds	r3, #1
 80050c8:	4a0e      	ldr	r2, [pc, #56]	@ (8005104 <vPortEnterCritical+0x5c>)
 80050ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80050cc:	4b0d      	ldr	r3, [pc, #52]	@ (8005104 <vPortEnterCritical+0x5c>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d110      	bne.n	80050f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80050d4:	4b0c      	ldr	r3, [pc, #48]	@ (8005108 <vPortEnterCritical+0x60>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00b      	beq.n	80050f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80050de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e2:	f383 8811 	msr	BASEPRI, r3
 80050e6:	f3bf 8f6f 	isb	sy
 80050ea:	f3bf 8f4f 	dsb	sy
 80050ee:	603b      	str	r3, [r7, #0]
}
 80050f0:	bf00      	nop
 80050f2:	bf00      	nop
 80050f4:	e7fd      	b.n	80050f2 <vPortEnterCritical+0x4a>
	}
}
 80050f6:	bf00      	nop
 80050f8:	370c      	adds	r7, #12
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	2000000c 	.word	0x2000000c
 8005108:	e000ed04 	.word	0xe000ed04

0800510c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005112:	4b12      	ldr	r3, [pc, #72]	@ (800515c <vPortExitCritical+0x50>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d10b      	bne.n	8005132 <vPortExitCritical+0x26>
	__asm volatile
 800511a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800511e:	f383 8811 	msr	BASEPRI, r3
 8005122:	f3bf 8f6f 	isb	sy
 8005126:	f3bf 8f4f 	dsb	sy
 800512a:	607b      	str	r3, [r7, #4]
}
 800512c:	bf00      	nop
 800512e:	bf00      	nop
 8005130:	e7fd      	b.n	800512e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005132:	4b0a      	ldr	r3, [pc, #40]	@ (800515c <vPortExitCritical+0x50>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	3b01      	subs	r3, #1
 8005138:	4a08      	ldr	r2, [pc, #32]	@ (800515c <vPortExitCritical+0x50>)
 800513a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800513c:	4b07      	ldr	r3, [pc, #28]	@ (800515c <vPortExitCritical+0x50>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d105      	bne.n	8005150 <vPortExitCritical+0x44>
 8005144:	2300      	movs	r3, #0
 8005146:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	f383 8811 	msr	BASEPRI, r3
}
 800514e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005150:	bf00      	nop
 8005152:	370c      	adds	r7, #12
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr
 800515c:	2000000c 	.word	0x2000000c

08005160 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005160:	f3ef 8009 	mrs	r0, PSP
 8005164:	f3bf 8f6f 	isb	sy
 8005168:	4b15      	ldr	r3, [pc, #84]	@ (80051c0 <pxCurrentTCBConst>)
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	f01e 0f10 	tst.w	lr, #16
 8005170:	bf08      	it	eq
 8005172:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005176:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800517a:	6010      	str	r0, [r2, #0]
 800517c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005180:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005184:	f380 8811 	msr	BASEPRI, r0
 8005188:	f3bf 8f4f 	dsb	sy
 800518c:	f3bf 8f6f 	isb	sy
 8005190:	f7fe ffa0 	bl	80040d4 <vTaskSwitchContext>
 8005194:	f04f 0000 	mov.w	r0, #0
 8005198:	f380 8811 	msr	BASEPRI, r0
 800519c:	bc09      	pop	{r0, r3}
 800519e:	6819      	ldr	r1, [r3, #0]
 80051a0:	6808      	ldr	r0, [r1, #0]
 80051a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051a6:	f01e 0f10 	tst.w	lr, #16
 80051aa:	bf08      	it	eq
 80051ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80051b0:	f380 8809 	msr	PSP, r0
 80051b4:	f3bf 8f6f 	isb	sy
 80051b8:	4770      	bx	lr
 80051ba:	bf00      	nop
 80051bc:	f3af 8000 	nop.w

080051c0 <pxCurrentTCBConst>:
 80051c0:	20000918 	.word	0x20000918
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80051c4:	bf00      	nop
 80051c6:	bf00      	nop

080051c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
	__asm volatile
 80051ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d2:	f383 8811 	msr	BASEPRI, r3
 80051d6:	f3bf 8f6f 	isb	sy
 80051da:	f3bf 8f4f 	dsb	sy
 80051de:	607b      	str	r3, [r7, #4]
}
 80051e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80051e2:	f7fe febd 	bl	8003f60 <xTaskIncrementTick>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d003      	beq.n	80051f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80051ec:	4b06      	ldr	r3, [pc, #24]	@ (8005208 <xPortSysTickHandler+0x40>)
 80051ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051f2:	601a      	str	r2, [r3, #0]
 80051f4:	2300      	movs	r3, #0
 80051f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	f383 8811 	msr	BASEPRI, r3
}
 80051fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005200:	bf00      	nop
 8005202:	3708      	adds	r7, #8
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	e000ed04 	.word	0xe000ed04

0800520c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005210:	4b0b      	ldr	r3, [pc, #44]	@ (8005240 <vPortSetupTimerInterrupt+0x34>)
 8005212:	2200      	movs	r2, #0
 8005214:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005216:	4b0b      	ldr	r3, [pc, #44]	@ (8005244 <vPortSetupTimerInterrupt+0x38>)
 8005218:	2200      	movs	r2, #0
 800521a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800521c:	4b0a      	ldr	r3, [pc, #40]	@ (8005248 <vPortSetupTimerInterrupt+0x3c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a0a      	ldr	r2, [pc, #40]	@ (800524c <vPortSetupTimerInterrupt+0x40>)
 8005222:	fba2 2303 	umull	r2, r3, r2, r3
 8005226:	099b      	lsrs	r3, r3, #6
 8005228:	4a09      	ldr	r2, [pc, #36]	@ (8005250 <vPortSetupTimerInterrupt+0x44>)
 800522a:	3b01      	subs	r3, #1
 800522c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800522e:	4b04      	ldr	r3, [pc, #16]	@ (8005240 <vPortSetupTimerInterrupt+0x34>)
 8005230:	2207      	movs	r2, #7
 8005232:	601a      	str	r2, [r3, #0]
}
 8005234:	bf00      	nop
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	e000e010 	.word	0xe000e010
 8005244:	e000e018 	.word	0xe000e018
 8005248:	20000000 	.word	0x20000000
 800524c:	10624dd3 	.word	0x10624dd3
 8005250:	e000e014 	.word	0xe000e014

08005254 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005254:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005264 <vPortEnableVFP+0x10>
 8005258:	6801      	ldr	r1, [r0, #0]
 800525a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800525e:	6001      	str	r1, [r0, #0]
 8005260:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005262:	bf00      	nop
 8005264:	e000ed88 	.word	0xe000ed88

08005268 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800526e:	f3ef 8305 	mrs	r3, IPSR
 8005272:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2b0f      	cmp	r3, #15
 8005278:	d915      	bls.n	80052a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800527a:	4a18      	ldr	r2, [pc, #96]	@ (80052dc <vPortValidateInterruptPriority+0x74>)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	4413      	add	r3, r2
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005284:	4b16      	ldr	r3, [pc, #88]	@ (80052e0 <vPortValidateInterruptPriority+0x78>)
 8005286:	781b      	ldrb	r3, [r3, #0]
 8005288:	7afa      	ldrb	r2, [r7, #11]
 800528a:	429a      	cmp	r2, r3
 800528c:	d20b      	bcs.n	80052a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800528e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005292:	f383 8811 	msr	BASEPRI, r3
 8005296:	f3bf 8f6f 	isb	sy
 800529a:	f3bf 8f4f 	dsb	sy
 800529e:	607b      	str	r3, [r7, #4]
}
 80052a0:	bf00      	nop
 80052a2:	bf00      	nop
 80052a4:	e7fd      	b.n	80052a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80052a6:	4b0f      	ldr	r3, [pc, #60]	@ (80052e4 <vPortValidateInterruptPriority+0x7c>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80052ae:	4b0e      	ldr	r3, [pc, #56]	@ (80052e8 <vPortValidateInterruptPriority+0x80>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d90b      	bls.n	80052ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80052b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052ba:	f383 8811 	msr	BASEPRI, r3
 80052be:	f3bf 8f6f 	isb	sy
 80052c2:	f3bf 8f4f 	dsb	sy
 80052c6:	603b      	str	r3, [r7, #0]
}
 80052c8:	bf00      	nop
 80052ca:	bf00      	nop
 80052cc:	e7fd      	b.n	80052ca <vPortValidateInterruptPriority+0x62>
	}
 80052ce:	bf00      	nop
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	e000e3f0 	.word	0xe000e3f0
 80052e0:	20000f44 	.word	0x20000f44
 80052e4:	e000ed0c 	.word	0xe000ed0c
 80052e8:	20000f48 	.word	0x20000f48

080052ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b08a      	sub	sp, #40	@ 0x28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80052f4:	2300      	movs	r3, #0
 80052f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80052f8:	f7fe fd76 	bl	8003de8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80052fc:	4b5c      	ldr	r3, [pc, #368]	@ (8005470 <pvPortMalloc+0x184>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d101      	bne.n	8005308 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005304:	f000 f924 	bl	8005550 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005308:	4b5a      	ldr	r3, [pc, #360]	@ (8005474 <pvPortMalloc+0x188>)
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4013      	ands	r3, r2
 8005310:	2b00      	cmp	r3, #0
 8005312:	f040 8095 	bne.w	8005440 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d01e      	beq.n	800535a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800531c:	2208      	movs	r2, #8
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4413      	add	r3, r2
 8005322:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f003 0307 	and.w	r3, r3, #7
 800532a:	2b00      	cmp	r3, #0
 800532c:	d015      	beq.n	800535a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f023 0307 	bic.w	r3, r3, #7
 8005334:	3308      	adds	r3, #8
 8005336:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f003 0307 	and.w	r3, r3, #7
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00b      	beq.n	800535a <pvPortMalloc+0x6e>
	__asm volatile
 8005342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005346:	f383 8811 	msr	BASEPRI, r3
 800534a:	f3bf 8f6f 	isb	sy
 800534e:	f3bf 8f4f 	dsb	sy
 8005352:	617b      	str	r3, [r7, #20]
}
 8005354:	bf00      	nop
 8005356:	bf00      	nop
 8005358:	e7fd      	b.n	8005356 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d06f      	beq.n	8005440 <pvPortMalloc+0x154>
 8005360:	4b45      	ldr	r3, [pc, #276]	@ (8005478 <pvPortMalloc+0x18c>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	429a      	cmp	r2, r3
 8005368:	d86a      	bhi.n	8005440 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800536a:	4b44      	ldr	r3, [pc, #272]	@ (800547c <pvPortMalloc+0x190>)
 800536c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800536e:	4b43      	ldr	r3, [pc, #268]	@ (800547c <pvPortMalloc+0x190>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005374:	e004      	b.n	8005380 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005378:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800537a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	429a      	cmp	r2, r3
 8005388:	d903      	bls.n	8005392 <pvPortMalloc+0xa6>
 800538a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1f1      	bne.n	8005376 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005392:	4b37      	ldr	r3, [pc, #220]	@ (8005470 <pvPortMalloc+0x184>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005398:	429a      	cmp	r2, r3
 800539a:	d051      	beq.n	8005440 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800539c:	6a3b      	ldr	r3, [r7, #32]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2208      	movs	r2, #8
 80053a2:	4413      	add	r3, r2
 80053a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80053a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	6a3b      	ldr	r3, [r7, #32]
 80053ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80053ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	1ad2      	subs	r2, r2, r3
 80053b6:	2308      	movs	r3, #8
 80053b8:	005b      	lsls	r3, r3, #1
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d920      	bls.n	8005400 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80053be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4413      	add	r3, r2
 80053c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	f003 0307 	and.w	r3, r3, #7
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00b      	beq.n	80053e8 <pvPortMalloc+0xfc>
	__asm volatile
 80053d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d4:	f383 8811 	msr	BASEPRI, r3
 80053d8:	f3bf 8f6f 	isb	sy
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	613b      	str	r3, [r7, #16]
}
 80053e2:	bf00      	nop
 80053e4:	bf00      	nop
 80053e6:	e7fd      	b.n	80053e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80053e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	1ad2      	subs	r2, r2, r3
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80053f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80053fa:	69b8      	ldr	r0, [r7, #24]
 80053fc:	f000 f90a 	bl	8005614 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005400:	4b1d      	ldr	r3, [pc, #116]	@ (8005478 <pvPortMalloc+0x18c>)
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	4a1b      	ldr	r2, [pc, #108]	@ (8005478 <pvPortMalloc+0x18c>)
 800540c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800540e:	4b1a      	ldr	r3, [pc, #104]	@ (8005478 <pvPortMalloc+0x18c>)
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	4b1b      	ldr	r3, [pc, #108]	@ (8005480 <pvPortMalloc+0x194>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	429a      	cmp	r2, r3
 8005418:	d203      	bcs.n	8005422 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800541a:	4b17      	ldr	r3, [pc, #92]	@ (8005478 <pvPortMalloc+0x18c>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a18      	ldr	r2, [pc, #96]	@ (8005480 <pvPortMalloc+0x194>)
 8005420:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005424:	685a      	ldr	r2, [r3, #4]
 8005426:	4b13      	ldr	r3, [pc, #76]	@ (8005474 <pvPortMalloc+0x188>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	431a      	orrs	r2, r3
 800542c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005432:	2200      	movs	r2, #0
 8005434:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005436:	4b13      	ldr	r3, [pc, #76]	@ (8005484 <pvPortMalloc+0x198>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	3301      	adds	r3, #1
 800543c:	4a11      	ldr	r2, [pc, #68]	@ (8005484 <pvPortMalloc+0x198>)
 800543e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005440:	f7fe fce0 	bl	8003e04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	f003 0307 	and.w	r3, r3, #7
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00b      	beq.n	8005466 <pvPortMalloc+0x17a>
	__asm volatile
 800544e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005452:	f383 8811 	msr	BASEPRI, r3
 8005456:	f3bf 8f6f 	isb	sy
 800545a:	f3bf 8f4f 	dsb	sy
 800545e:	60fb      	str	r3, [r7, #12]
}
 8005460:	bf00      	nop
 8005462:	bf00      	nop
 8005464:	e7fd      	b.n	8005462 <pvPortMalloc+0x176>
	return pvReturn;
 8005466:	69fb      	ldr	r3, [r7, #28]
}
 8005468:	4618      	mov	r0, r3
 800546a:	3728      	adds	r7, #40	@ 0x28
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	20004b54 	.word	0x20004b54
 8005474:	20004b68 	.word	0x20004b68
 8005478:	20004b58 	.word	0x20004b58
 800547c:	20004b4c 	.word	0x20004b4c
 8005480:	20004b5c 	.word	0x20004b5c
 8005484:	20004b60 	.word	0x20004b60

08005488 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d04f      	beq.n	800553a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800549a:	2308      	movs	r3, #8
 800549c:	425b      	negs	r3, r3
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	4413      	add	r3, r2
 80054a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	4b25      	ldr	r3, [pc, #148]	@ (8005544 <vPortFree+0xbc>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4013      	ands	r3, r2
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d10b      	bne.n	80054ce <vPortFree+0x46>
	__asm volatile
 80054b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ba:	f383 8811 	msr	BASEPRI, r3
 80054be:	f3bf 8f6f 	isb	sy
 80054c2:	f3bf 8f4f 	dsb	sy
 80054c6:	60fb      	str	r3, [r7, #12]
}
 80054c8:	bf00      	nop
 80054ca:	bf00      	nop
 80054cc:	e7fd      	b.n	80054ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00b      	beq.n	80054ee <vPortFree+0x66>
	__asm volatile
 80054d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054da:	f383 8811 	msr	BASEPRI, r3
 80054de:	f3bf 8f6f 	isb	sy
 80054e2:	f3bf 8f4f 	dsb	sy
 80054e6:	60bb      	str	r3, [r7, #8]
}
 80054e8:	bf00      	nop
 80054ea:	bf00      	nop
 80054ec:	e7fd      	b.n	80054ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	4b14      	ldr	r3, [pc, #80]	@ (8005544 <vPortFree+0xbc>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4013      	ands	r3, r2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d01e      	beq.n	800553a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d11a      	bne.n	800553a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	4b0e      	ldr	r3, [pc, #56]	@ (8005544 <vPortFree+0xbc>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	43db      	mvns	r3, r3
 800550e:	401a      	ands	r2, r3
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005514:	f7fe fc68 	bl	8003de8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	4b0a      	ldr	r3, [pc, #40]	@ (8005548 <vPortFree+0xc0>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4413      	add	r3, r2
 8005522:	4a09      	ldr	r2, [pc, #36]	@ (8005548 <vPortFree+0xc0>)
 8005524:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005526:	6938      	ldr	r0, [r7, #16]
 8005528:	f000 f874 	bl	8005614 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800552c:	4b07      	ldr	r3, [pc, #28]	@ (800554c <vPortFree+0xc4>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	3301      	adds	r3, #1
 8005532:	4a06      	ldr	r2, [pc, #24]	@ (800554c <vPortFree+0xc4>)
 8005534:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005536:	f7fe fc65 	bl	8003e04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800553a:	bf00      	nop
 800553c:	3718      	adds	r7, #24
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	20004b68 	.word	0x20004b68
 8005548:	20004b58 	.word	0x20004b58
 800554c:	20004b64 	.word	0x20004b64

08005550 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005550:	b480      	push	{r7}
 8005552:	b085      	sub	sp, #20
 8005554:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005556:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800555a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800555c:	4b27      	ldr	r3, [pc, #156]	@ (80055fc <prvHeapInit+0xac>)
 800555e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f003 0307 	and.w	r3, r3, #7
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00c      	beq.n	8005584 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	3307      	adds	r3, #7
 800556e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f023 0307 	bic.w	r3, r3, #7
 8005576:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005578:	68ba      	ldr	r2, [r7, #8]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	4a1f      	ldr	r2, [pc, #124]	@ (80055fc <prvHeapInit+0xac>)
 8005580:	4413      	add	r3, r2
 8005582:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005588:	4a1d      	ldr	r2, [pc, #116]	@ (8005600 <prvHeapInit+0xb0>)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800558e:	4b1c      	ldr	r3, [pc, #112]	@ (8005600 <prvHeapInit+0xb0>)
 8005590:	2200      	movs	r2, #0
 8005592:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	68ba      	ldr	r2, [r7, #8]
 8005598:	4413      	add	r3, r2
 800559a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800559c:	2208      	movs	r2, #8
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	1a9b      	subs	r3, r3, r2
 80055a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f023 0307 	bic.w	r3, r3, #7
 80055aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	4a15      	ldr	r2, [pc, #84]	@ (8005604 <prvHeapInit+0xb4>)
 80055b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80055b2:	4b14      	ldr	r3, [pc, #80]	@ (8005604 <prvHeapInit+0xb4>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2200      	movs	r2, #0
 80055b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80055ba:	4b12      	ldr	r3, [pc, #72]	@ (8005604 <prvHeapInit+0xb4>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	1ad2      	subs	r2, r2, r3
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80055d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005604 <prvHeapInit+0xb4>)
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	4a0a      	ldr	r2, [pc, #40]	@ (8005608 <prvHeapInit+0xb8>)
 80055de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	4a09      	ldr	r2, [pc, #36]	@ (800560c <prvHeapInit+0xbc>)
 80055e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80055e8:	4b09      	ldr	r3, [pc, #36]	@ (8005610 <prvHeapInit+0xc0>)
 80055ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80055ee:	601a      	str	r2, [r3, #0]
}
 80055f0:	bf00      	nop
 80055f2:	3714      	adds	r7, #20
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr
 80055fc:	20000f4c 	.word	0x20000f4c
 8005600:	20004b4c 	.word	0x20004b4c
 8005604:	20004b54 	.word	0x20004b54
 8005608:	20004b5c 	.word	0x20004b5c
 800560c:	20004b58 	.word	0x20004b58
 8005610:	20004b68 	.word	0x20004b68

08005614 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005614:	b480      	push	{r7}
 8005616:	b085      	sub	sp, #20
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800561c:	4b28      	ldr	r3, [pc, #160]	@ (80056c0 <prvInsertBlockIntoFreeList+0xac>)
 800561e:	60fb      	str	r3, [r7, #12]
 8005620:	e002      	b.n	8005628 <prvInsertBlockIntoFreeList+0x14>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	60fb      	str	r3, [r7, #12]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	429a      	cmp	r2, r3
 8005630:	d8f7      	bhi.n	8005622 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	4413      	add	r3, r2
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	429a      	cmp	r2, r3
 8005642:	d108      	bne.n	8005656 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	685a      	ldr	r2, [r3, #4]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	441a      	add	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	68ba      	ldr	r2, [r7, #8]
 8005660:	441a      	add	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	429a      	cmp	r2, r3
 8005668:	d118      	bne.n	800569c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	4b15      	ldr	r3, [pc, #84]	@ (80056c4 <prvInsertBlockIntoFreeList+0xb0>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	429a      	cmp	r2, r3
 8005674:	d00d      	beq.n	8005692 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	441a      	add	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	601a      	str	r2, [r3, #0]
 8005690:	e008      	b.n	80056a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005692:	4b0c      	ldr	r3, [pc, #48]	@ (80056c4 <prvInsertBlockIntoFreeList+0xb0>)
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	601a      	str	r2, [r3, #0]
 800569a:	e003      	b.n	80056a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d002      	beq.n	80056b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056b2:	bf00      	nop
 80056b4:	3714      	adds	r7, #20
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop
 80056c0:	20004b4c 	.word	0x20004b4c
 80056c4:	20004b54 	.word	0x20004b54

080056c8 <sbrk_aligned>:
 80056c8:	b570      	push	{r4, r5, r6, lr}
 80056ca:	4e0f      	ldr	r6, [pc, #60]	@ (8005708 <sbrk_aligned+0x40>)
 80056cc:	460c      	mov	r4, r1
 80056ce:	6831      	ldr	r1, [r6, #0]
 80056d0:	4605      	mov	r5, r0
 80056d2:	b911      	cbnz	r1, 80056da <sbrk_aligned+0x12>
 80056d4:	f000 fb30 	bl	8005d38 <_sbrk_r>
 80056d8:	6030      	str	r0, [r6, #0]
 80056da:	4621      	mov	r1, r4
 80056dc:	4628      	mov	r0, r5
 80056de:	f000 fb2b 	bl	8005d38 <_sbrk_r>
 80056e2:	1c43      	adds	r3, r0, #1
 80056e4:	d103      	bne.n	80056ee <sbrk_aligned+0x26>
 80056e6:	f04f 34ff 	mov.w	r4, #4294967295
 80056ea:	4620      	mov	r0, r4
 80056ec:	bd70      	pop	{r4, r5, r6, pc}
 80056ee:	1cc4      	adds	r4, r0, #3
 80056f0:	f024 0403 	bic.w	r4, r4, #3
 80056f4:	42a0      	cmp	r0, r4
 80056f6:	d0f8      	beq.n	80056ea <sbrk_aligned+0x22>
 80056f8:	1a21      	subs	r1, r4, r0
 80056fa:	4628      	mov	r0, r5
 80056fc:	f000 fb1c 	bl	8005d38 <_sbrk_r>
 8005700:	3001      	adds	r0, #1
 8005702:	d1f2      	bne.n	80056ea <sbrk_aligned+0x22>
 8005704:	e7ef      	b.n	80056e6 <sbrk_aligned+0x1e>
 8005706:	bf00      	nop
 8005708:	20004b6c 	.word	0x20004b6c

0800570c <_malloc_r>:
 800570c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005710:	1ccd      	adds	r5, r1, #3
 8005712:	f025 0503 	bic.w	r5, r5, #3
 8005716:	3508      	adds	r5, #8
 8005718:	2d0c      	cmp	r5, #12
 800571a:	bf38      	it	cc
 800571c:	250c      	movcc	r5, #12
 800571e:	2d00      	cmp	r5, #0
 8005720:	4606      	mov	r6, r0
 8005722:	db01      	blt.n	8005728 <_malloc_r+0x1c>
 8005724:	42a9      	cmp	r1, r5
 8005726:	d904      	bls.n	8005732 <_malloc_r+0x26>
 8005728:	230c      	movs	r3, #12
 800572a:	6033      	str	r3, [r6, #0]
 800572c:	2000      	movs	r0, #0
 800572e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005732:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005808 <_malloc_r+0xfc>
 8005736:	f000 f869 	bl	800580c <__malloc_lock>
 800573a:	f8d8 3000 	ldr.w	r3, [r8]
 800573e:	461c      	mov	r4, r3
 8005740:	bb44      	cbnz	r4, 8005794 <_malloc_r+0x88>
 8005742:	4629      	mov	r1, r5
 8005744:	4630      	mov	r0, r6
 8005746:	f7ff ffbf 	bl	80056c8 <sbrk_aligned>
 800574a:	1c43      	adds	r3, r0, #1
 800574c:	4604      	mov	r4, r0
 800574e:	d158      	bne.n	8005802 <_malloc_r+0xf6>
 8005750:	f8d8 4000 	ldr.w	r4, [r8]
 8005754:	4627      	mov	r7, r4
 8005756:	2f00      	cmp	r7, #0
 8005758:	d143      	bne.n	80057e2 <_malloc_r+0xd6>
 800575a:	2c00      	cmp	r4, #0
 800575c:	d04b      	beq.n	80057f6 <_malloc_r+0xea>
 800575e:	6823      	ldr	r3, [r4, #0]
 8005760:	4639      	mov	r1, r7
 8005762:	4630      	mov	r0, r6
 8005764:	eb04 0903 	add.w	r9, r4, r3
 8005768:	f000 fae6 	bl	8005d38 <_sbrk_r>
 800576c:	4581      	cmp	r9, r0
 800576e:	d142      	bne.n	80057f6 <_malloc_r+0xea>
 8005770:	6821      	ldr	r1, [r4, #0]
 8005772:	1a6d      	subs	r5, r5, r1
 8005774:	4629      	mov	r1, r5
 8005776:	4630      	mov	r0, r6
 8005778:	f7ff ffa6 	bl	80056c8 <sbrk_aligned>
 800577c:	3001      	adds	r0, #1
 800577e:	d03a      	beq.n	80057f6 <_malloc_r+0xea>
 8005780:	6823      	ldr	r3, [r4, #0]
 8005782:	442b      	add	r3, r5
 8005784:	6023      	str	r3, [r4, #0]
 8005786:	f8d8 3000 	ldr.w	r3, [r8]
 800578a:	685a      	ldr	r2, [r3, #4]
 800578c:	bb62      	cbnz	r2, 80057e8 <_malloc_r+0xdc>
 800578e:	f8c8 7000 	str.w	r7, [r8]
 8005792:	e00f      	b.n	80057b4 <_malloc_r+0xa8>
 8005794:	6822      	ldr	r2, [r4, #0]
 8005796:	1b52      	subs	r2, r2, r5
 8005798:	d420      	bmi.n	80057dc <_malloc_r+0xd0>
 800579a:	2a0b      	cmp	r2, #11
 800579c:	d917      	bls.n	80057ce <_malloc_r+0xc2>
 800579e:	1961      	adds	r1, r4, r5
 80057a0:	42a3      	cmp	r3, r4
 80057a2:	6025      	str	r5, [r4, #0]
 80057a4:	bf18      	it	ne
 80057a6:	6059      	strne	r1, [r3, #4]
 80057a8:	6863      	ldr	r3, [r4, #4]
 80057aa:	bf08      	it	eq
 80057ac:	f8c8 1000 	streq.w	r1, [r8]
 80057b0:	5162      	str	r2, [r4, r5]
 80057b2:	604b      	str	r3, [r1, #4]
 80057b4:	4630      	mov	r0, r6
 80057b6:	f000 f82f 	bl	8005818 <__malloc_unlock>
 80057ba:	f104 000b 	add.w	r0, r4, #11
 80057be:	1d23      	adds	r3, r4, #4
 80057c0:	f020 0007 	bic.w	r0, r0, #7
 80057c4:	1ac2      	subs	r2, r0, r3
 80057c6:	bf1c      	itt	ne
 80057c8:	1a1b      	subne	r3, r3, r0
 80057ca:	50a3      	strne	r3, [r4, r2]
 80057cc:	e7af      	b.n	800572e <_malloc_r+0x22>
 80057ce:	6862      	ldr	r2, [r4, #4]
 80057d0:	42a3      	cmp	r3, r4
 80057d2:	bf0c      	ite	eq
 80057d4:	f8c8 2000 	streq.w	r2, [r8]
 80057d8:	605a      	strne	r2, [r3, #4]
 80057da:	e7eb      	b.n	80057b4 <_malloc_r+0xa8>
 80057dc:	4623      	mov	r3, r4
 80057de:	6864      	ldr	r4, [r4, #4]
 80057e0:	e7ae      	b.n	8005740 <_malloc_r+0x34>
 80057e2:	463c      	mov	r4, r7
 80057e4:	687f      	ldr	r7, [r7, #4]
 80057e6:	e7b6      	b.n	8005756 <_malloc_r+0x4a>
 80057e8:	461a      	mov	r2, r3
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	42a3      	cmp	r3, r4
 80057ee:	d1fb      	bne.n	80057e8 <_malloc_r+0xdc>
 80057f0:	2300      	movs	r3, #0
 80057f2:	6053      	str	r3, [r2, #4]
 80057f4:	e7de      	b.n	80057b4 <_malloc_r+0xa8>
 80057f6:	230c      	movs	r3, #12
 80057f8:	6033      	str	r3, [r6, #0]
 80057fa:	4630      	mov	r0, r6
 80057fc:	f000 f80c 	bl	8005818 <__malloc_unlock>
 8005800:	e794      	b.n	800572c <_malloc_r+0x20>
 8005802:	6005      	str	r5, [r0, #0]
 8005804:	e7d6      	b.n	80057b4 <_malloc_r+0xa8>
 8005806:	bf00      	nop
 8005808:	20004b70 	.word	0x20004b70

0800580c <__malloc_lock>:
 800580c:	4801      	ldr	r0, [pc, #4]	@ (8005814 <__malloc_lock+0x8>)
 800580e:	f000 bae0 	b.w	8005dd2 <__retarget_lock_acquire_recursive>
 8005812:	bf00      	nop
 8005814:	20004cb4 	.word	0x20004cb4

08005818 <__malloc_unlock>:
 8005818:	4801      	ldr	r0, [pc, #4]	@ (8005820 <__malloc_unlock+0x8>)
 800581a:	f000 badb 	b.w	8005dd4 <__retarget_lock_release_recursive>
 800581e:	bf00      	nop
 8005820:	20004cb4 	.word	0x20004cb4

08005824 <std>:
 8005824:	2300      	movs	r3, #0
 8005826:	b510      	push	{r4, lr}
 8005828:	4604      	mov	r4, r0
 800582a:	e9c0 3300 	strd	r3, r3, [r0]
 800582e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005832:	6083      	str	r3, [r0, #8]
 8005834:	8181      	strh	r1, [r0, #12]
 8005836:	6643      	str	r3, [r0, #100]	@ 0x64
 8005838:	81c2      	strh	r2, [r0, #14]
 800583a:	6183      	str	r3, [r0, #24]
 800583c:	4619      	mov	r1, r3
 800583e:	2208      	movs	r2, #8
 8005840:	305c      	adds	r0, #92	@ 0x5c
 8005842:	f000 f9e7 	bl	8005c14 <memset>
 8005846:	4b0d      	ldr	r3, [pc, #52]	@ (800587c <std+0x58>)
 8005848:	6263      	str	r3, [r4, #36]	@ 0x24
 800584a:	4b0d      	ldr	r3, [pc, #52]	@ (8005880 <std+0x5c>)
 800584c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800584e:	4b0d      	ldr	r3, [pc, #52]	@ (8005884 <std+0x60>)
 8005850:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005852:	4b0d      	ldr	r3, [pc, #52]	@ (8005888 <std+0x64>)
 8005854:	6323      	str	r3, [r4, #48]	@ 0x30
 8005856:	4b0d      	ldr	r3, [pc, #52]	@ (800588c <std+0x68>)
 8005858:	6224      	str	r4, [r4, #32]
 800585a:	429c      	cmp	r4, r3
 800585c:	d006      	beq.n	800586c <std+0x48>
 800585e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005862:	4294      	cmp	r4, r2
 8005864:	d002      	beq.n	800586c <std+0x48>
 8005866:	33d0      	adds	r3, #208	@ 0xd0
 8005868:	429c      	cmp	r4, r3
 800586a:	d105      	bne.n	8005878 <std+0x54>
 800586c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005874:	f000 baac 	b.w	8005dd0 <__retarget_lock_init_recursive>
 8005878:	bd10      	pop	{r4, pc}
 800587a:	bf00      	nop
 800587c:	08005a65 	.word	0x08005a65
 8005880:	08005a87 	.word	0x08005a87
 8005884:	08005abf 	.word	0x08005abf
 8005888:	08005ae3 	.word	0x08005ae3
 800588c:	20004b74 	.word	0x20004b74

08005890 <stdio_exit_handler>:
 8005890:	4a02      	ldr	r2, [pc, #8]	@ (800589c <stdio_exit_handler+0xc>)
 8005892:	4903      	ldr	r1, [pc, #12]	@ (80058a0 <stdio_exit_handler+0x10>)
 8005894:	4803      	ldr	r0, [pc, #12]	@ (80058a4 <stdio_exit_handler+0x14>)
 8005896:	f000 b869 	b.w	800596c <_fwalk_sglue>
 800589a:	bf00      	nop
 800589c:	20000010 	.word	0x20000010
 80058a0:	08005f91 	.word	0x08005f91
 80058a4:	20000020 	.word	0x20000020

080058a8 <cleanup_stdio>:
 80058a8:	6841      	ldr	r1, [r0, #4]
 80058aa:	4b0c      	ldr	r3, [pc, #48]	@ (80058dc <cleanup_stdio+0x34>)
 80058ac:	4299      	cmp	r1, r3
 80058ae:	b510      	push	{r4, lr}
 80058b0:	4604      	mov	r4, r0
 80058b2:	d001      	beq.n	80058b8 <cleanup_stdio+0x10>
 80058b4:	f000 fb6c 	bl	8005f90 <_fflush_r>
 80058b8:	68a1      	ldr	r1, [r4, #8]
 80058ba:	4b09      	ldr	r3, [pc, #36]	@ (80058e0 <cleanup_stdio+0x38>)
 80058bc:	4299      	cmp	r1, r3
 80058be:	d002      	beq.n	80058c6 <cleanup_stdio+0x1e>
 80058c0:	4620      	mov	r0, r4
 80058c2:	f000 fb65 	bl	8005f90 <_fflush_r>
 80058c6:	68e1      	ldr	r1, [r4, #12]
 80058c8:	4b06      	ldr	r3, [pc, #24]	@ (80058e4 <cleanup_stdio+0x3c>)
 80058ca:	4299      	cmp	r1, r3
 80058cc:	d004      	beq.n	80058d8 <cleanup_stdio+0x30>
 80058ce:	4620      	mov	r0, r4
 80058d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058d4:	f000 bb5c 	b.w	8005f90 <_fflush_r>
 80058d8:	bd10      	pop	{r4, pc}
 80058da:	bf00      	nop
 80058dc:	20004b74 	.word	0x20004b74
 80058e0:	20004bdc 	.word	0x20004bdc
 80058e4:	20004c44 	.word	0x20004c44

080058e8 <global_stdio_init.part.0>:
 80058e8:	b510      	push	{r4, lr}
 80058ea:	4b0b      	ldr	r3, [pc, #44]	@ (8005918 <global_stdio_init.part.0+0x30>)
 80058ec:	4c0b      	ldr	r4, [pc, #44]	@ (800591c <global_stdio_init.part.0+0x34>)
 80058ee:	4a0c      	ldr	r2, [pc, #48]	@ (8005920 <global_stdio_init.part.0+0x38>)
 80058f0:	601a      	str	r2, [r3, #0]
 80058f2:	4620      	mov	r0, r4
 80058f4:	2200      	movs	r2, #0
 80058f6:	2104      	movs	r1, #4
 80058f8:	f7ff ff94 	bl	8005824 <std>
 80058fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005900:	2201      	movs	r2, #1
 8005902:	2109      	movs	r1, #9
 8005904:	f7ff ff8e 	bl	8005824 <std>
 8005908:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800590c:	2202      	movs	r2, #2
 800590e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005912:	2112      	movs	r1, #18
 8005914:	f7ff bf86 	b.w	8005824 <std>
 8005918:	20004cac 	.word	0x20004cac
 800591c:	20004b74 	.word	0x20004b74
 8005920:	08005891 	.word	0x08005891

08005924 <__sfp_lock_acquire>:
 8005924:	4801      	ldr	r0, [pc, #4]	@ (800592c <__sfp_lock_acquire+0x8>)
 8005926:	f000 ba54 	b.w	8005dd2 <__retarget_lock_acquire_recursive>
 800592a:	bf00      	nop
 800592c:	20004cb5 	.word	0x20004cb5

08005930 <__sfp_lock_release>:
 8005930:	4801      	ldr	r0, [pc, #4]	@ (8005938 <__sfp_lock_release+0x8>)
 8005932:	f000 ba4f 	b.w	8005dd4 <__retarget_lock_release_recursive>
 8005936:	bf00      	nop
 8005938:	20004cb5 	.word	0x20004cb5

0800593c <__sinit>:
 800593c:	b510      	push	{r4, lr}
 800593e:	4604      	mov	r4, r0
 8005940:	f7ff fff0 	bl	8005924 <__sfp_lock_acquire>
 8005944:	6a23      	ldr	r3, [r4, #32]
 8005946:	b11b      	cbz	r3, 8005950 <__sinit+0x14>
 8005948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800594c:	f7ff bff0 	b.w	8005930 <__sfp_lock_release>
 8005950:	4b04      	ldr	r3, [pc, #16]	@ (8005964 <__sinit+0x28>)
 8005952:	6223      	str	r3, [r4, #32]
 8005954:	4b04      	ldr	r3, [pc, #16]	@ (8005968 <__sinit+0x2c>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d1f5      	bne.n	8005948 <__sinit+0xc>
 800595c:	f7ff ffc4 	bl	80058e8 <global_stdio_init.part.0>
 8005960:	e7f2      	b.n	8005948 <__sinit+0xc>
 8005962:	bf00      	nop
 8005964:	080058a9 	.word	0x080058a9
 8005968:	20004cac 	.word	0x20004cac

0800596c <_fwalk_sglue>:
 800596c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005970:	4607      	mov	r7, r0
 8005972:	4688      	mov	r8, r1
 8005974:	4614      	mov	r4, r2
 8005976:	2600      	movs	r6, #0
 8005978:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800597c:	f1b9 0901 	subs.w	r9, r9, #1
 8005980:	d505      	bpl.n	800598e <_fwalk_sglue+0x22>
 8005982:	6824      	ldr	r4, [r4, #0]
 8005984:	2c00      	cmp	r4, #0
 8005986:	d1f7      	bne.n	8005978 <_fwalk_sglue+0xc>
 8005988:	4630      	mov	r0, r6
 800598a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800598e:	89ab      	ldrh	r3, [r5, #12]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d907      	bls.n	80059a4 <_fwalk_sglue+0x38>
 8005994:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005998:	3301      	adds	r3, #1
 800599a:	d003      	beq.n	80059a4 <_fwalk_sglue+0x38>
 800599c:	4629      	mov	r1, r5
 800599e:	4638      	mov	r0, r7
 80059a0:	47c0      	blx	r8
 80059a2:	4306      	orrs	r6, r0
 80059a4:	3568      	adds	r5, #104	@ 0x68
 80059a6:	e7e9      	b.n	800597c <_fwalk_sglue+0x10>

080059a8 <_puts_r>:
 80059a8:	6a03      	ldr	r3, [r0, #32]
 80059aa:	b570      	push	{r4, r5, r6, lr}
 80059ac:	6884      	ldr	r4, [r0, #8]
 80059ae:	4605      	mov	r5, r0
 80059b0:	460e      	mov	r6, r1
 80059b2:	b90b      	cbnz	r3, 80059b8 <_puts_r+0x10>
 80059b4:	f7ff ffc2 	bl	800593c <__sinit>
 80059b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80059ba:	07db      	lsls	r3, r3, #31
 80059bc:	d405      	bmi.n	80059ca <_puts_r+0x22>
 80059be:	89a3      	ldrh	r3, [r4, #12]
 80059c0:	0598      	lsls	r0, r3, #22
 80059c2:	d402      	bmi.n	80059ca <_puts_r+0x22>
 80059c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059c6:	f000 fa04 	bl	8005dd2 <__retarget_lock_acquire_recursive>
 80059ca:	89a3      	ldrh	r3, [r4, #12]
 80059cc:	0719      	lsls	r1, r3, #28
 80059ce:	d502      	bpl.n	80059d6 <_puts_r+0x2e>
 80059d0:	6923      	ldr	r3, [r4, #16]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d135      	bne.n	8005a42 <_puts_r+0x9a>
 80059d6:	4621      	mov	r1, r4
 80059d8:	4628      	mov	r0, r5
 80059da:	f000 f8c5 	bl	8005b68 <__swsetup_r>
 80059de:	b380      	cbz	r0, 8005a42 <_puts_r+0x9a>
 80059e0:	f04f 35ff 	mov.w	r5, #4294967295
 80059e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80059e6:	07da      	lsls	r2, r3, #31
 80059e8:	d405      	bmi.n	80059f6 <_puts_r+0x4e>
 80059ea:	89a3      	ldrh	r3, [r4, #12]
 80059ec:	059b      	lsls	r3, r3, #22
 80059ee:	d402      	bmi.n	80059f6 <_puts_r+0x4e>
 80059f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059f2:	f000 f9ef 	bl	8005dd4 <__retarget_lock_release_recursive>
 80059f6:	4628      	mov	r0, r5
 80059f8:	bd70      	pop	{r4, r5, r6, pc}
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	da04      	bge.n	8005a08 <_puts_r+0x60>
 80059fe:	69a2      	ldr	r2, [r4, #24]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	dc17      	bgt.n	8005a34 <_puts_r+0x8c>
 8005a04:	290a      	cmp	r1, #10
 8005a06:	d015      	beq.n	8005a34 <_puts_r+0x8c>
 8005a08:	6823      	ldr	r3, [r4, #0]
 8005a0a:	1c5a      	adds	r2, r3, #1
 8005a0c:	6022      	str	r2, [r4, #0]
 8005a0e:	7019      	strb	r1, [r3, #0]
 8005a10:	68a3      	ldr	r3, [r4, #8]
 8005a12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005a16:	3b01      	subs	r3, #1
 8005a18:	60a3      	str	r3, [r4, #8]
 8005a1a:	2900      	cmp	r1, #0
 8005a1c:	d1ed      	bne.n	80059fa <_puts_r+0x52>
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	da11      	bge.n	8005a46 <_puts_r+0x9e>
 8005a22:	4622      	mov	r2, r4
 8005a24:	210a      	movs	r1, #10
 8005a26:	4628      	mov	r0, r5
 8005a28:	f000 f85f 	bl	8005aea <__swbuf_r>
 8005a2c:	3001      	adds	r0, #1
 8005a2e:	d0d7      	beq.n	80059e0 <_puts_r+0x38>
 8005a30:	250a      	movs	r5, #10
 8005a32:	e7d7      	b.n	80059e4 <_puts_r+0x3c>
 8005a34:	4622      	mov	r2, r4
 8005a36:	4628      	mov	r0, r5
 8005a38:	f000 f857 	bl	8005aea <__swbuf_r>
 8005a3c:	3001      	adds	r0, #1
 8005a3e:	d1e7      	bne.n	8005a10 <_puts_r+0x68>
 8005a40:	e7ce      	b.n	80059e0 <_puts_r+0x38>
 8005a42:	3e01      	subs	r6, #1
 8005a44:	e7e4      	b.n	8005a10 <_puts_r+0x68>
 8005a46:	6823      	ldr	r3, [r4, #0]
 8005a48:	1c5a      	adds	r2, r3, #1
 8005a4a:	6022      	str	r2, [r4, #0]
 8005a4c:	220a      	movs	r2, #10
 8005a4e:	701a      	strb	r2, [r3, #0]
 8005a50:	e7ee      	b.n	8005a30 <_puts_r+0x88>
	...

08005a54 <puts>:
 8005a54:	4b02      	ldr	r3, [pc, #8]	@ (8005a60 <puts+0xc>)
 8005a56:	4601      	mov	r1, r0
 8005a58:	6818      	ldr	r0, [r3, #0]
 8005a5a:	f7ff bfa5 	b.w	80059a8 <_puts_r>
 8005a5e:	bf00      	nop
 8005a60:	2000001c 	.word	0x2000001c

08005a64 <__sread>:
 8005a64:	b510      	push	{r4, lr}
 8005a66:	460c      	mov	r4, r1
 8005a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a6c:	f000 f952 	bl	8005d14 <_read_r>
 8005a70:	2800      	cmp	r0, #0
 8005a72:	bfab      	itete	ge
 8005a74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005a76:	89a3      	ldrhlt	r3, [r4, #12]
 8005a78:	181b      	addge	r3, r3, r0
 8005a7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005a7e:	bfac      	ite	ge
 8005a80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a82:	81a3      	strhlt	r3, [r4, #12]
 8005a84:	bd10      	pop	{r4, pc}

08005a86 <__swrite>:
 8005a86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a8a:	461f      	mov	r7, r3
 8005a8c:	898b      	ldrh	r3, [r1, #12]
 8005a8e:	05db      	lsls	r3, r3, #23
 8005a90:	4605      	mov	r5, r0
 8005a92:	460c      	mov	r4, r1
 8005a94:	4616      	mov	r6, r2
 8005a96:	d505      	bpl.n	8005aa4 <__swrite+0x1e>
 8005a98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a9c:	2302      	movs	r3, #2
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f000 f926 	bl	8005cf0 <_lseek_r>
 8005aa4:	89a3      	ldrh	r3, [r4, #12]
 8005aa6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005aaa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005aae:	81a3      	strh	r3, [r4, #12]
 8005ab0:	4632      	mov	r2, r6
 8005ab2:	463b      	mov	r3, r7
 8005ab4:	4628      	mov	r0, r5
 8005ab6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005aba:	f000 b94d 	b.w	8005d58 <_write_r>

08005abe <__sseek>:
 8005abe:	b510      	push	{r4, lr}
 8005ac0:	460c      	mov	r4, r1
 8005ac2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ac6:	f000 f913 	bl	8005cf0 <_lseek_r>
 8005aca:	1c43      	adds	r3, r0, #1
 8005acc:	89a3      	ldrh	r3, [r4, #12]
 8005ace:	bf15      	itete	ne
 8005ad0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005ad2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005ad6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005ada:	81a3      	strheq	r3, [r4, #12]
 8005adc:	bf18      	it	ne
 8005ade:	81a3      	strhne	r3, [r4, #12]
 8005ae0:	bd10      	pop	{r4, pc}

08005ae2 <__sclose>:
 8005ae2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ae6:	f000 b89d 	b.w	8005c24 <_close_r>

08005aea <__swbuf_r>:
 8005aea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aec:	460e      	mov	r6, r1
 8005aee:	4614      	mov	r4, r2
 8005af0:	4605      	mov	r5, r0
 8005af2:	b118      	cbz	r0, 8005afc <__swbuf_r+0x12>
 8005af4:	6a03      	ldr	r3, [r0, #32]
 8005af6:	b90b      	cbnz	r3, 8005afc <__swbuf_r+0x12>
 8005af8:	f7ff ff20 	bl	800593c <__sinit>
 8005afc:	69a3      	ldr	r3, [r4, #24]
 8005afe:	60a3      	str	r3, [r4, #8]
 8005b00:	89a3      	ldrh	r3, [r4, #12]
 8005b02:	071a      	lsls	r2, r3, #28
 8005b04:	d501      	bpl.n	8005b0a <__swbuf_r+0x20>
 8005b06:	6923      	ldr	r3, [r4, #16]
 8005b08:	b943      	cbnz	r3, 8005b1c <__swbuf_r+0x32>
 8005b0a:	4621      	mov	r1, r4
 8005b0c:	4628      	mov	r0, r5
 8005b0e:	f000 f82b 	bl	8005b68 <__swsetup_r>
 8005b12:	b118      	cbz	r0, 8005b1c <__swbuf_r+0x32>
 8005b14:	f04f 37ff 	mov.w	r7, #4294967295
 8005b18:	4638      	mov	r0, r7
 8005b1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b1c:	6823      	ldr	r3, [r4, #0]
 8005b1e:	6922      	ldr	r2, [r4, #16]
 8005b20:	1a98      	subs	r0, r3, r2
 8005b22:	6963      	ldr	r3, [r4, #20]
 8005b24:	b2f6      	uxtb	r6, r6
 8005b26:	4283      	cmp	r3, r0
 8005b28:	4637      	mov	r7, r6
 8005b2a:	dc05      	bgt.n	8005b38 <__swbuf_r+0x4e>
 8005b2c:	4621      	mov	r1, r4
 8005b2e:	4628      	mov	r0, r5
 8005b30:	f000 fa2e 	bl	8005f90 <_fflush_r>
 8005b34:	2800      	cmp	r0, #0
 8005b36:	d1ed      	bne.n	8005b14 <__swbuf_r+0x2a>
 8005b38:	68a3      	ldr	r3, [r4, #8]
 8005b3a:	3b01      	subs	r3, #1
 8005b3c:	60a3      	str	r3, [r4, #8]
 8005b3e:	6823      	ldr	r3, [r4, #0]
 8005b40:	1c5a      	adds	r2, r3, #1
 8005b42:	6022      	str	r2, [r4, #0]
 8005b44:	701e      	strb	r6, [r3, #0]
 8005b46:	6962      	ldr	r2, [r4, #20]
 8005b48:	1c43      	adds	r3, r0, #1
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d004      	beq.n	8005b58 <__swbuf_r+0x6e>
 8005b4e:	89a3      	ldrh	r3, [r4, #12]
 8005b50:	07db      	lsls	r3, r3, #31
 8005b52:	d5e1      	bpl.n	8005b18 <__swbuf_r+0x2e>
 8005b54:	2e0a      	cmp	r6, #10
 8005b56:	d1df      	bne.n	8005b18 <__swbuf_r+0x2e>
 8005b58:	4621      	mov	r1, r4
 8005b5a:	4628      	mov	r0, r5
 8005b5c:	f000 fa18 	bl	8005f90 <_fflush_r>
 8005b60:	2800      	cmp	r0, #0
 8005b62:	d0d9      	beq.n	8005b18 <__swbuf_r+0x2e>
 8005b64:	e7d6      	b.n	8005b14 <__swbuf_r+0x2a>
	...

08005b68 <__swsetup_r>:
 8005b68:	b538      	push	{r3, r4, r5, lr}
 8005b6a:	4b29      	ldr	r3, [pc, #164]	@ (8005c10 <__swsetup_r+0xa8>)
 8005b6c:	4605      	mov	r5, r0
 8005b6e:	6818      	ldr	r0, [r3, #0]
 8005b70:	460c      	mov	r4, r1
 8005b72:	b118      	cbz	r0, 8005b7c <__swsetup_r+0x14>
 8005b74:	6a03      	ldr	r3, [r0, #32]
 8005b76:	b90b      	cbnz	r3, 8005b7c <__swsetup_r+0x14>
 8005b78:	f7ff fee0 	bl	800593c <__sinit>
 8005b7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b80:	0719      	lsls	r1, r3, #28
 8005b82:	d422      	bmi.n	8005bca <__swsetup_r+0x62>
 8005b84:	06da      	lsls	r2, r3, #27
 8005b86:	d407      	bmi.n	8005b98 <__swsetup_r+0x30>
 8005b88:	2209      	movs	r2, #9
 8005b8a:	602a      	str	r2, [r5, #0]
 8005b8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b90:	81a3      	strh	r3, [r4, #12]
 8005b92:	f04f 30ff 	mov.w	r0, #4294967295
 8005b96:	e033      	b.n	8005c00 <__swsetup_r+0x98>
 8005b98:	0758      	lsls	r0, r3, #29
 8005b9a:	d512      	bpl.n	8005bc2 <__swsetup_r+0x5a>
 8005b9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b9e:	b141      	cbz	r1, 8005bb2 <__swsetup_r+0x4a>
 8005ba0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ba4:	4299      	cmp	r1, r3
 8005ba6:	d002      	beq.n	8005bae <__swsetup_r+0x46>
 8005ba8:	4628      	mov	r0, r5
 8005baa:	f000 f923 	bl	8005df4 <_free_r>
 8005bae:	2300      	movs	r3, #0
 8005bb0:	6363      	str	r3, [r4, #52]	@ 0x34
 8005bb2:	89a3      	ldrh	r3, [r4, #12]
 8005bb4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005bb8:	81a3      	strh	r3, [r4, #12]
 8005bba:	2300      	movs	r3, #0
 8005bbc:	6063      	str	r3, [r4, #4]
 8005bbe:	6923      	ldr	r3, [r4, #16]
 8005bc0:	6023      	str	r3, [r4, #0]
 8005bc2:	89a3      	ldrh	r3, [r4, #12]
 8005bc4:	f043 0308 	orr.w	r3, r3, #8
 8005bc8:	81a3      	strh	r3, [r4, #12]
 8005bca:	6923      	ldr	r3, [r4, #16]
 8005bcc:	b94b      	cbnz	r3, 8005be2 <__swsetup_r+0x7a>
 8005bce:	89a3      	ldrh	r3, [r4, #12]
 8005bd0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005bd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bd8:	d003      	beq.n	8005be2 <__swsetup_r+0x7a>
 8005bda:	4621      	mov	r1, r4
 8005bdc:	4628      	mov	r0, r5
 8005bde:	f000 fa25 	bl	800602c <__smakebuf_r>
 8005be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005be6:	f013 0201 	ands.w	r2, r3, #1
 8005bea:	d00a      	beq.n	8005c02 <__swsetup_r+0x9a>
 8005bec:	2200      	movs	r2, #0
 8005bee:	60a2      	str	r2, [r4, #8]
 8005bf0:	6962      	ldr	r2, [r4, #20]
 8005bf2:	4252      	negs	r2, r2
 8005bf4:	61a2      	str	r2, [r4, #24]
 8005bf6:	6922      	ldr	r2, [r4, #16]
 8005bf8:	b942      	cbnz	r2, 8005c0c <__swsetup_r+0xa4>
 8005bfa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005bfe:	d1c5      	bne.n	8005b8c <__swsetup_r+0x24>
 8005c00:	bd38      	pop	{r3, r4, r5, pc}
 8005c02:	0799      	lsls	r1, r3, #30
 8005c04:	bf58      	it	pl
 8005c06:	6962      	ldrpl	r2, [r4, #20]
 8005c08:	60a2      	str	r2, [r4, #8]
 8005c0a:	e7f4      	b.n	8005bf6 <__swsetup_r+0x8e>
 8005c0c:	2000      	movs	r0, #0
 8005c0e:	e7f7      	b.n	8005c00 <__swsetup_r+0x98>
 8005c10:	2000001c 	.word	0x2000001c

08005c14 <memset>:
 8005c14:	4402      	add	r2, r0
 8005c16:	4603      	mov	r3, r0
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d100      	bne.n	8005c1e <memset+0xa>
 8005c1c:	4770      	bx	lr
 8005c1e:	f803 1b01 	strb.w	r1, [r3], #1
 8005c22:	e7f9      	b.n	8005c18 <memset+0x4>

08005c24 <_close_r>:
 8005c24:	b538      	push	{r3, r4, r5, lr}
 8005c26:	4d06      	ldr	r5, [pc, #24]	@ (8005c40 <_close_r+0x1c>)
 8005c28:	2300      	movs	r3, #0
 8005c2a:	4604      	mov	r4, r0
 8005c2c:	4608      	mov	r0, r1
 8005c2e:	602b      	str	r3, [r5, #0]
 8005c30:	f7fa ffff 	bl	8000c32 <_close>
 8005c34:	1c43      	adds	r3, r0, #1
 8005c36:	d102      	bne.n	8005c3e <_close_r+0x1a>
 8005c38:	682b      	ldr	r3, [r5, #0]
 8005c3a:	b103      	cbz	r3, 8005c3e <_close_r+0x1a>
 8005c3c:	6023      	str	r3, [r4, #0]
 8005c3e:	bd38      	pop	{r3, r4, r5, pc}
 8005c40:	20004cb0 	.word	0x20004cb0

08005c44 <_reclaim_reent>:
 8005c44:	4b29      	ldr	r3, [pc, #164]	@ (8005cec <_reclaim_reent+0xa8>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4283      	cmp	r3, r0
 8005c4a:	b570      	push	{r4, r5, r6, lr}
 8005c4c:	4604      	mov	r4, r0
 8005c4e:	d04b      	beq.n	8005ce8 <_reclaim_reent+0xa4>
 8005c50:	69c3      	ldr	r3, [r0, #28]
 8005c52:	b1ab      	cbz	r3, 8005c80 <_reclaim_reent+0x3c>
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	b16b      	cbz	r3, 8005c74 <_reclaim_reent+0x30>
 8005c58:	2500      	movs	r5, #0
 8005c5a:	69e3      	ldr	r3, [r4, #28]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	5959      	ldr	r1, [r3, r5]
 8005c60:	2900      	cmp	r1, #0
 8005c62:	d13b      	bne.n	8005cdc <_reclaim_reent+0x98>
 8005c64:	3504      	adds	r5, #4
 8005c66:	2d80      	cmp	r5, #128	@ 0x80
 8005c68:	d1f7      	bne.n	8005c5a <_reclaim_reent+0x16>
 8005c6a:	69e3      	ldr	r3, [r4, #28]
 8005c6c:	4620      	mov	r0, r4
 8005c6e:	68d9      	ldr	r1, [r3, #12]
 8005c70:	f000 f8c0 	bl	8005df4 <_free_r>
 8005c74:	69e3      	ldr	r3, [r4, #28]
 8005c76:	6819      	ldr	r1, [r3, #0]
 8005c78:	b111      	cbz	r1, 8005c80 <_reclaim_reent+0x3c>
 8005c7a:	4620      	mov	r0, r4
 8005c7c:	f000 f8ba 	bl	8005df4 <_free_r>
 8005c80:	6961      	ldr	r1, [r4, #20]
 8005c82:	b111      	cbz	r1, 8005c8a <_reclaim_reent+0x46>
 8005c84:	4620      	mov	r0, r4
 8005c86:	f000 f8b5 	bl	8005df4 <_free_r>
 8005c8a:	69e1      	ldr	r1, [r4, #28]
 8005c8c:	b111      	cbz	r1, 8005c94 <_reclaim_reent+0x50>
 8005c8e:	4620      	mov	r0, r4
 8005c90:	f000 f8b0 	bl	8005df4 <_free_r>
 8005c94:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005c96:	b111      	cbz	r1, 8005c9e <_reclaim_reent+0x5a>
 8005c98:	4620      	mov	r0, r4
 8005c9a:	f000 f8ab 	bl	8005df4 <_free_r>
 8005c9e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ca0:	b111      	cbz	r1, 8005ca8 <_reclaim_reent+0x64>
 8005ca2:	4620      	mov	r0, r4
 8005ca4:	f000 f8a6 	bl	8005df4 <_free_r>
 8005ca8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005caa:	b111      	cbz	r1, 8005cb2 <_reclaim_reent+0x6e>
 8005cac:	4620      	mov	r0, r4
 8005cae:	f000 f8a1 	bl	8005df4 <_free_r>
 8005cb2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005cb4:	b111      	cbz	r1, 8005cbc <_reclaim_reent+0x78>
 8005cb6:	4620      	mov	r0, r4
 8005cb8:	f000 f89c 	bl	8005df4 <_free_r>
 8005cbc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005cbe:	b111      	cbz	r1, 8005cc6 <_reclaim_reent+0x82>
 8005cc0:	4620      	mov	r0, r4
 8005cc2:	f000 f897 	bl	8005df4 <_free_r>
 8005cc6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005cc8:	b111      	cbz	r1, 8005cd0 <_reclaim_reent+0x8c>
 8005cca:	4620      	mov	r0, r4
 8005ccc:	f000 f892 	bl	8005df4 <_free_r>
 8005cd0:	6a23      	ldr	r3, [r4, #32]
 8005cd2:	b14b      	cbz	r3, 8005ce8 <_reclaim_reent+0xa4>
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005cda:	4718      	bx	r3
 8005cdc:	680e      	ldr	r6, [r1, #0]
 8005cde:	4620      	mov	r0, r4
 8005ce0:	f000 f888 	bl	8005df4 <_free_r>
 8005ce4:	4631      	mov	r1, r6
 8005ce6:	e7bb      	b.n	8005c60 <_reclaim_reent+0x1c>
 8005ce8:	bd70      	pop	{r4, r5, r6, pc}
 8005cea:	bf00      	nop
 8005cec:	2000001c 	.word	0x2000001c

08005cf0 <_lseek_r>:
 8005cf0:	b538      	push	{r3, r4, r5, lr}
 8005cf2:	4d07      	ldr	r5, [pc, #28]	@ (8005d10 <_lseek_r+0x20>)
 8005cf4:	4604      	mov	r4, r0
 8005cf6:	4608      	mov	r0, r1
 8005cf8:	4611      	mov	r1, r2
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	602a      	str	r2, [r5, #0]
 8005cfe:	461a      	mov	r2, r3
 8005d00:	f7fa ffbe 	bl	8000c80 <_lseek>
 8005d04:	1c43      	adds	r3, r0, #1
 8005d06:	d102      	bne.n	8005d0e <_lseek_r+0x1e>
 8005d08:	682b      	ldr	r3, [r5, #0]
 8005d0a:	b103      	cbz	r3, 8005d0e <_lseek_r+0x1e>
 8005d0c:	6023      	str	r3, [r4, #0]
 8005d0e:	bd38      	pop	{r3, r4, r5, pc}
 8005d10:	20004cb0 	.word	0x20004cb0

08005d14 <_read_r>:
 8005d14:	b538      	push	{r3, r4, r5, lr}
 8005d16:	4d07      	ldr	r5, [pc, #28]	@ (8005d34 <_read_r+0x20>)
 8005d18:	4604      	mov	r4, r0
 8005d1a:	4608      	mov	r0, r1
 8005d1c:	4611      	mov	r1, r2
 8005d1e:	2200      	movs	r2, #0
 8005d20:	602a      	str	r2, [r5, #0]
 8005d22:	461a      	mov	r2, r3
 8005d24:	f7fa ff4c 	bl	8000bc0 <_read>
 8005d28:	1c43      	adds	r3, r0, #1
 8005d2a:	d102      	bne.n	8005d32 <_read_r+0x1e>
 8005d2c:	682b      	ldr	r3, [r5, #0]
 8005d2e:	b103      	cbz	r3, 8005d32 <_read_r+0x1e>
 8005d30:	6023      	str	r3, [r4, #0]
 8005d32:	bd38      	pop	{r3, r4, r5, pc}
 8005d34:	20004cb0 	.word	0x20004cb0

08005d38 <_sbrk_r>:
 8005d38:	b538      	push	{r3, r4, r5, lr}
 8005d3a:	4d06      	ldr	r5, [pc, #24]	@ (8005d54 <_sbrk_r+0x1c>)
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	4604      	mov	r4, r0
 8005d40:	4608      	mov	r0, r1
 8005d42:	602b      	str	r3, [r5, #0]
 8005d44:	f7fa ffaa 	bl	8000c9c <_sbrk>
 8005d48:	1c43      	adds	r3, r0, #1
 8005d4a:	d102      	bne.n	8005d52 <_sbrk_r+0x1a>
 8005d4c:	682b      	ldr	r3, [r5, #0]
 8005d4e:	b103      	cbz	r3, 8005d52 <_sbrk_r+0x1a>
 8005d50:	6023      	str	r3, [r4, #0]
 8005d52:	bd38      	pop	{r3, r4, r5, pc}
 8005d54:	20004cb0 	.word	0x20004cb0

08005d58 <_write_r>:
 8005d58:	b538      	push	{r3, r4, r5, lr}
 8005d5a:	4d07      	ldr	r5, [pc, #28]	@ (8005d78 <_write_r+0x20>)
 8005d5c:	4604      	mov	r4, r0
 8005d5e:	4608      	mov	r0, r1
 8005d60:	4611      	mov	r1, r2
 8005d62:	2200      	movs	r2, #0
 8005d64:	602a      	str	r2, [r5, #0]
 8005d66:	461a      	mov	r2, r3
 8005d68:	f7fa ff47 	bl	8000bfa <_write>
 8005d6c:	1c43      	adds	r3, r0, #1
 8005d6e:	d102      	bne.n	8005d76 <_write_r+0x1e>
 8005d70:	682b      	ldr	r3, [r5, #0]
 8005d72:	b103      	cbz	r3, 8005d76 <_write_r+0x1e>
 8005d74:	6023      	str	r3, [r4, #0]
 8005d76:	bd38      	pop	{r3, r4, r5, pc}
 8005d78:	20004cb0 	.word	0x20004cb0

08005d7c <__errno>:
 8005d7c:	4b01      	ldr	r3, [pc, #4]	@ (8005d84 <__errno+0x8>)
 8005d7e:	6818      	ldr	r0, [r3, #0]
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop
 8005d84:	2000001c 	.word	0x2000001c

08005d88 <__libc_init_array>:
 8005d88:	b570      	push	{r4, r5, r6, lr}
 8005d8a:	4d0d      	ldr	r5, [pc, #52]	@ (8005dc0 <__libc_init_array+0x38>)
 8005d8c:	4c0d      	ldr	r4, [pc, #52]	@ (8005dc4 <__libc_init_array+0x3c>)
 8005d8e:	1b64      	subs	r4, r4, r5
 8005d90:	10a4      	asrs	r4, r4, #2
 8005d92:	2600      	movs	r6, #0
 8005d94:	42a6      	cmp	r6, r4
 8005d96:	d109      	bne.n	8005dac <__libc_init_array+0x24>
 8005d98:	4d0b      	ldr	r5, [pc, #44]	@ (8005dc8 <__libc_init_array+0x40>)
 8005d9a:	4c0c      	ldr	r4, [pc, #48]	@ (8005dcc <__libc_init_array+0x44>)
 8005d9c:	f000 f9a4 	bl	80060e8 <_init>
 8005da0:	1b64      	subs	r4, r4, r5
 8005da2:	10a4      	asrs	r4, r4, #2
 8005da4:	2600      	movs	r6, #0
 8005da6:	42a6      	cmp	r6, r4
 8005da8:	d105      	bne.n	8005db6 <__libc_init_array+0x2e>
 8005daa:	bd70      	pop	{r4, r5, r6, pc}
 8005dac:	f855 3b04 	ldr.w	r3, [r5], #4
 8005db0:	4798      	blx	r3
 8005db2:	3601      	adds	r6, #1
 8005db4:	e7ee      	b.n	8005d94 <__libc_init_array+0xc>
 8005db6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dba:	4798      	blx	r3
 8005dbc:	3601      	adds	r6, #1
 8005dbe:	e7f2      	b.n	8005da6 <__libc_init_array+0x1e>
 8005dc0:	080061e4 	.word	0x080061e4
 8005dc4:	080061e4 	.word	0x080061e4
 8005dc8:	080061e4 	.word	0x080061e4
 8005dcc:	080061e8 	.word	0x080061e8

08005dd0 <__retarget_lock_init_recursive>:
 8005dd0:	4770      	bx	lr

08005dd2 <__retarget_lock_acquire_recursive>:
 8005dd2:	4770      	bx	lr

08005dd4 <__retarget_lock_release_recursive>:
 8005dd4:	4770      	bx	lr

08005dd6 <memcpy>:
 8005dd6:	440a      	add	r2, r1
 8005dd8:	4291      	cmp	r1, r2
 8005dda:	f100 33ff 	add.w	r3, r0, #4294967295
 8005dde:	d100      	bne.n	8005de2 <memcpy+0xc>
 8005de0:	4770      	bx	lr
 8005de2:	b510      	push	{r4, lr}
 8005de4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005de8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005dec:	4291      	cmp	r1, r2
 8005dee:	d1f9      	bne.n	8005de4 <memcpy+0xe>
 8005df0:	bd10      	pop	{r4, pc}
	...

08005df4 <_free_r>:
 8005df4:	b538      	push	{r3, r4, r5, lr}
 8005df6:	4605      	mov	r5, r0
 8005df8:	2900      	cmp	r1, #0
 8005dfa:	d041      	beq.n	8005e80 <_free_r+0x8c>
 8005dfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e00:	1f0c      	subs	r4, r1, #4
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	bfb8      	it	lt
 8005e06:	18e4      	addlt	r4, r4, r3
 8005e08:	f7ff fd00 	bl	800580c <__malloc_lock>
 8005e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005e84 <_free_r+0x90>)
 8005e0e:	6813      	ldr	r3, [r2, #0]
 8005e10:	b933      	cbnz	r3, 8005e20 <_free_r+0x2c>
 8005e12:	6063      	str	r3, [r4, #4]
 8005e14:	6014      	str	r4, [r2, #0]
 8005e16:	4628      	mov	r0, r5
 8005e18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e1c:	f7ff bcfc 	b.w	8005818 <__malloc_unlock>
 8005e20:	42a3      	cmp	r3, r4
 8005e22:	d908      	bls.n	8005e36 <_free_r+0x42>
 8005e24:	6820      	ldr	r0, [r4, #0]
 8005e26:	1821      	adds	r1, r4, r0
 8005e28:	428b      	cmp	r3, r1
 8005e2a:	bf01      	itttt	eq
 8005e2c:	6819      	ldreq	r1, [r3, #0]
 8005e2e:	685b      	ldreq	r3, [r3, #4]
 8005e30:	1809      	addeq	r1, r1, r0
 8005e32:	6021      	streq	r1, [r4, #0]
 8005e34:	e7ed      	b.n	8005e12 <_free_r+0x1e>
 8005e36:	461a      	mov	r2, r3
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	b10b      	cbz	r3, 8005e40 <_free_r+0x4c>
 8005e3c:	42a3      	cmp	r3, r4
 8005e3e:	d9fa      	bls.n	8005e36 <_free_r+0x42>
 8005e40:	6811      	ldr	r1, [r2, #0]
 8005e42:	1850      	adds	r0, r2, r1
 8005e44:	42a0      	cmp	r0, r4
 8005e46:	d10b      	bne.n	8005e60 <_free_r+0x6c>
 8005e48:	6820      	ldr	r0, [r4, #0]
 8005e4a:	4401      	add	r1, r0
 8005e4c:	1850      	adds	r0, r2, r1
 8005e4e:	4283      	cmp	r3, r0
 8005e50:	6011      	str	r1, [r2, #0]
 8005e52:	d1e0      	bne.n	8005e16 <_free_r+0x22>
 8005e54:	6818      	ldr	r0, [r3, #0]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	6053      	str	r3, [r2, #4]
 8005e5a:	4408      	add	r0, r1
 8005e5c:	6010      	str	r0, [r2, #0]
 8005e5e:	e7da      	b.n	8005e16 <_free_r+0x22>
 8005e60:	d902      	bls.n	8005e68 <_free_r+0x74>
 8005e62:	230c      	movs	r3, #12
 8005e64:	602b      	str	r3, [r5, #0]
 8005e66:	e7d6      	b.n	8005e16 <_free_r+0x22>
 8005e68:	6820      	ldr	r0, [r4, #0]
 8005e6a:	1821      	adds	r1, r4, r0
 8005e6c:	428b      	cmp	r3, r1
 8005e6e:	bf04      	itt	eq
 8005e70:	6819      	ldreq	r1, [r3, #0]
 8005e72:	685b      	ldreq	r3, [r3, #4]
 8005e74:	6063      	str	r3, [r4, #4]
 8005e76:	bf04      	itt	eq
 8005e78:	1809      	addeq	r1, r1, r0
 8005e7a:	6021      	streq	r1, [r4, #0]
 8005e7c:	6054      	str	r4, [r2, #4]
 8005e7e:	e7ca      	b.n	8005e16 <_free_r+0x22>
 8005e80:	bd38      	pop	{r3, r4, r5, pc}
 8005e82:	bf00      	nop
 8005e84:	20004b70 	.word	0x20004b70

08005e88 <__sflush_r>:
 8005e88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e90:	0716      	lsls	r6, r2, #28
 8005e92:	4605      	mov	r5, r0
 8005e94:	460c      	mov	r4, r1
 8005e96:	d454      	bmi.n	8005f42 <__sflush_r+0xba>
 8005e98:	684b      	ldr	r3, [r1, #4]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	dc02      	bgt.n	8005ea4 <__sflush_r+0x1c>
 8005e9e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	dd48      	ble.n	8005f36 <__sflush_r+0xae>
 8005ea4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ea6:	2e00      	cmp	r6, #0
 8005ea8:	d045      	beq.n	8005f36 <__sflush_r+0xae>
 8005eaa:	2300      	movs	r3, #0
 8005eac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005eb0:	682f      	ldr	r7, [r5, #0]
 8005eb2:	6a21      	ldr	r1, [r4, #32]
 8005eb4:	602b      	str	r3, [r5, #0]
 8005eb6:	d030      	beq.n	8005f1a <__sflush_r+0x92>
 8005eb8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005eba:	89a3      	ldrh	r3, [r4, #12]
 8005ebc:	0759      	lsls	r1, r3, #29
 8005ebe:	d505      	bpl.n	8005ecc <__sflush_r+0x44>
 8005ec0:	6863      	ldr	r3, [r4, #4]
 8005ec2:	1ad2      	subs	r2, r2, r3
 8005ec4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005ec6:	b10b      	cbz	r3, 8005ecc <__sflush_r+0x44>
 8005ec8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005eca:	1ad2      	subs	r2, r2, r3
 8005ecc:	2300      	movs	r3, #0
 8005ece:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ed0:	6a21      	ldr	r1, [r4, #32]
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	47b0      	blx	r6
 8005ed6:	1c43      	adds	r3, r0, #1
 8005ed8:	89a3      	ldrh	r3, [r4, #12]
 8005eda:	d106      	bne.n	8005eea <__sflush_r+0x62>
 8005edc:	6829      	ldr	r1, [r5, #0]
 8005ede:	291d      	cmp	r1, #29
 8005ee0:	d82b      	bhi.n	8005f3a <__sflush_r+0xb2>
 8005ee2:	4a2a      	ldr	r2, [pc, #168]	@ (8005f8c <__sflush_r+0x104>)
 8005ee4:	410a      	asrs	r2, r1
 8005ee6:	07d6      	lsls	r6, r2, #31
 8005ee8:	d427      	bmi.n	8005f3a <__sflush_r+0xb2>
 8005eea:	2200      	movs	r2, #0
 8005eec:	6062      	str	r2, [r4, #4]
 8005eee:	04d9      	lsls	r1, r3, #19
 8005ef0:	6922      	ldr	r2, [r4, #16]
 8005ef2:	6022      	str	r2, [r4, #0]
 8005ef4:	d504      	bpl.n	8005f00 <__sflush_r+0x78>
 8005ef6:	1c42      	adds	r2, r0, #1
 8005ef8:	d101      	bne.n	8005efe <__sflush_r+0x76>
 8005efa:	682b      	ldr	r3, [r5, #0]
 8005efc:	b903      	cbnz	r3, 8005f00 <__sflush_r+0x78>
 8005efe:	6560      	str	r0, [r4, #84]	@ 0x54
 8005f00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f02:	602f      	str	r7, [r5, #0]
 8005f04:	b1b9      	cbz	r1, 8005f36 <__sflush_r+0xae>
 8005f06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f0a:	4299      	cmp	r1, r3
 8005f0c:	d002      	beq.n	8005f14 <__sflush_r+0x8c>
 8005f0e:	4628      	mov	r0, r5
 8005f10:	f7ff ff70 	bl	8005df4 <_free_r>
 8005f14:	2300      	movs	r3, #0
 8005f16:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f18:	e00d      	b.n	8005f36 <__sflush_r+0xae>
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	47b0      	blx	r6
 8005f20:	4602      	mov	r2, r0
 8005f22:	1c50      	adds	r0, r2, #1
 8005f24:	d1c9      	bne.n	8005eba <__sflush_r+0x32>
 8005f26:	682b      	ldr	r3, [r5, #0]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d0c6      	beq.n	8005eba <__sflush_r+0x32>
 8005f2c:	2b1d      	cmp	r3, #29
 8005f2e:	d001      	beq.n	8005f34 <__sflush_r+0xac>
 8005f30:	2b16      	cmp	r3, #22
 8005f32:	d11e      	bne.n	8005f72 <__sflush_r+0xea>
 8005f34:	602f      	str	r7, [r5, #0]
 8005f36:	2000      	movs	r0, #0
 8005f38:	e022      	b.n	8005f80 <__sflush_r+0xf8>
 8005f3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f3e:	b21b      	sxth	r3, r3
 8005f40:	e01b      	b.n	8005f7a <__sflush_r+0xf2>
 8005f42:	690f      	ldr	r7, [r1, #16]
 8005f44:	2f00      	cmp	r7, #0
 8005f46:	d0f6      	beq.n	8005f36 <__sflush_r+0xae>
 8005f48:	0793      	lsls	r3, r2, #30
 8005f4a:	680e      	ldr	r6, [r1, #0]
 8005f4c:	bf08      	it	eq
 8005f4e:	694b      	ldreq	r3, [r1, #20]
 8005f50:	600f      	str	r7, [r1, #0]
 8005f52:	bf18      	it	ne
 8005f54:	2300      	movne	r3, #0
 8005f56:	eba6 0807 	sub.w	r8, r6, r7
 8005f5a:	608b      	str	r3, [r1, #8]
 8005f5c:	f1b8 0f00 	cmp.w	r8, #0
 8005f60:	dde9      	ble.n	8005f36 <__sflush_r+0xae>
 8005f62:	6a21      	ldr	r1, [r4, #32]
 8005f64:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005f66:	4643      	mov	r3, r8
 8005f68:	463a      	mov	r2, r7
 8005f6a:	4628      	mov	r0, r5
 8005f6c:	47b0      	blx	r6
 8005f6e:	2800      	cmp	r0, #0
 8005f70:	dc08      	bgt.n	8005f84 <__sflush_r+0xfc>
 8005f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f7a:	81a3      	strh	r3, [r4, #12]
 8005f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f84:	4407      	add	r7, r0
 8005f86:	eba8 0800 	sub.w	r8, r8, r0
 8005f8a:	e7e7      	b.n	8005f5c <__sflush_r+0xd4>
 8005f8c:	dfbffffe 	.word	0xdfbffffe

08005f90 <_fflush_r>:
 8005f90:	b538      	push	{r3, r4, r5, lr}
 8005f92:	690b      	ldr	r3, [r1, #16]
 8005f94:	4605      	mov	r5, r0
 8005f96:	460c      	mov	r4, r1
 8005f98:	b913      	cbnz	r3, 8005fa0 <_fflush_r+0x10>
 8005f9a:	2500      	movs	r5, #0
 8005f9c:	4628      	mov	r0, r5
 8005f9e:	bd38      	pop	{r3, r4, r5, pc}
 8005fa0:	b118      	cbz	r0, 8005faa <_fflush_r+0x1a>
 8005fa2:	6a03      	ldr	r3, [r0, #32]
 8005fa4:	b90b      	cbnz	r3, 8005faa <_fflush_r+0x1a>
 8005fa6:	f7ff fcc9 	bl	800593c <__sinit>
 8005faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d0f3      	beq.n	8005f9a <_fflush_r+0xa>
 8005fb2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005fb4:	07d0      	lsls	r0, r2, #31
 8005fb6:	d404      	bmi.n	8005fc2 <_fflush_r+0x32>
 8005fb8:	0599      	lsls	r1, r3, #22
 8005fba:	d402      	bmi.n	8005fc2 <_fflush_r+0x32>
 8005fbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fbe:	f7ff ff08 	bl	8005dd2 <__retarget_lock_acquire_recursive>
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	4621      	mov	r1, r4
 8005fc6:	f7ff ff5f 	bl	8005e88 <__sflush_r>
 8005fca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fcc:	07da      	lsls	r2, r3, #31
 8005fce:	4605      	mov	r5, r0
 8005fd0:	d4e4      	bmi.n	8005f9c <_fflush_r+0xc>
 8005fd2:	89a3      	ldrh	r3, [r4, #12]
 8005fd4:	059b      	lsls	r3, r3, #22
 8005fd6:	d4e1      	bmi.n	8005f9c <_fflush_r+0xc>
 8005fd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fda:	f7ff fefb 	bl	8005dd4 <__retarget_lock_release_recursive>
 8005fde:	e7dd      	b.n	8005f9c <_fflush_r+0xc>

08005fe0 <__swhatbuf_r>:
 8005fe0:	b570      	push	{r4, r5, r6, lr}
 8005fe2:	460c      	mov	r4, r1
 8005fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fe8:	2900      	cmp	r1, #0
 8005fea:	b096      	sub	sp, #88	@ 0x58
 8005fec:	4615      	mov	r5, r2
 8005fee:	461e      	mov	r6, r3
 8005ff0:	da0d      	bge.n	800600e <__swhatbuf_r+0x2e>
 8005ff2:	89a3      	ldrh	r3, [r4, #12]
 8005ff4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005ff8:	f04f 0100 	mov.w	r1, #0
 8005ffc:	bf14      	ite	ne
 8005ffe:	2340      	movne	r3, #64	@ 0x40
 8006000:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006004:	2000      	movs	r0, #0
 8006006:	6031      	str	r1, [r6, #0]
 8006008:	602b      	str	r3, [r5, #0]
 800600a:	b016      	add	sp, #88	@ 0x58
 800600c:	bd70      	pop	{r4, r5, r6, pc}
 800600e:	466a      	mov	r2, sp
 8006010:	f000 f848 	bl	80060a4 <_fstat_r>
 8006014:	2800      	cmp	r0, #0
 8006016:	dbec      	blt.n	8005ff2 <__swhatbuf_r+0x12>
 8006018:	9901      	ldr	r1, [sp, #4]
 800601a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800601e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006022:	4259      	negs	r1, r3
 8006024:	4159      	adcs	r1, r3
 8006026:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800602a:	e7eb      	b.n	8006004 <__swhatbuf_r+0x24>

0800602c <__smakebuf_r>:
 800602c:	898b      	ldrh	r3, [r1, #12]
 800602e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006030:	079d      	lsls	r5, r3, #30
 8006032:	4606      	mov	r6, r0
 8006034:	460c      	mov	r4, r1
 8006036:	d507      	bpl.n	8006048 <__smakebuf_r+0x1c>
 8006038:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800603c:	6023      	str	r3, [r4, #0]
 800603e:	6123      	str	r3, [r4, #16]
 8006040:	2301      	movs	r3, #1
 8006042:	6163      	str	r3, [r4, #20]
 8006044:	b003      	add	sp, #12
 8006046:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006048:	ab01      	add	r3, sp, #4
 800604a:	466a      	mov	r2, sp
 800604c:	f7ff ffc8 	bl	8005fe0 <__swhatbuf_r>
 8006050:	9f00      	ldr	r7, [sp, #0]
 8006052:	4605      	mov	r5, r0
 8006054:	4639      	mov	r1, r7
 8006056:	4630      	mov	r0, r6
 8006058:	f7ff fb58 	bl	800570c <_malloc_r>
 800605c:	b948      	cbnz	r0, 8006072 <__smakebuf_r+0x46>
 800605e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006062:	059a      	lsls	r2, r3, #22
 8006064:	d4ee      	bmi.n	8006044 <__smakebuf_r+0x18>
 8006066:	f023 0303 	bic.w	r3, r3, #3
 800606a:	f043 0302 	orr.w	r3, r3, #2
 800606e:	81a3      	strh	r3, [r4, #12]
 8006070:	e7e2      	b.n	8006038 <__smakebuf_r+0xc>
 8006072:	89a3      	ldrh	r3, [r4, #12]
 8006074:	6020      	str	r0, [r4, #0]
 8006076:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800607a:	81a3      	strh	r3, [r4, #12]
 800607c:	9b01      	ldr	r3, [sp, #4]
 800607e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006082:	b15b      	cbz	r3, 800609c <__smakebuf_r+0x70>
 8006084:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006088:	4630      	mov	r0, r6
 800608a:	f000 f81d 	bl	80060c8 <_isatty_r>
 800608e:	b128      	cbz	r0, 800609c <__smakebuf_r+0x70>
 8006090:	89a3      	ldrh	r3, [r4, #12]
 8006092:	f023 0303 	bic.w	r3, r3, #3
 8006096:	f043 0301 	orr.w	r3, r3, #1
 800609a:	81a3      	strh	r3, [r4, #12]
 800609c:	89a3      	ldrh	r3, [r4, #12]
 800609e:	431d      	orrs	r5, r3
 80060a0:	81a5      	strh	r5, [r4, #12]
 80060a2:	e7cf      	b.n	8006044 <__smakebuf_r+0x18>

080060a4 <_fstat_r>:
 80060a4:	b538      	push	{r3, r4, r5, lr}
 80060a6:	4d07      	ldr	r5, [pc, #28]	@ (80060c4 <_fstat_r+0x20>)
 80060a8:	2300      	movs	r3, #0
 80060aa:	4604      	mov	r4, r0
 80060ac:	4608      	mov	r0, r1
 80060ae:	4611      	mov	r1, r2
 80060b0:	602b      	str	r3, [r5, #0]
 80060b2:	f7fa fdca 	bl	8000c4a <_fstat>
 80060b6:	1c43      	adds	r3, r0, #1
 80060b8:	d102      	bne.n	80060c0 <_fstat_r+0x1c>
 80060ba:	682b      	ldr	r3, [r5, #0]
 80060bc:	b103      	cbz	r3, 80060c0 <_fstat_r+0x1c>
 80060be:	6023      	str	r3, [r4, #0]
 80060c0:	bd38      	pop	{r3, r4, r5, pc}
 80060c2:	bf00      	nop
 80060c4:	20004cb0 	.word	0x20004cb0

080060c8 <_isatty_r>:
 80060c8:	b538      	push	{r3, r4, r5, lr}
 80060ca:	4d06      	ldr	r5, [pc, #24]	@ (80060e4 <_isatty_r+0x1c>)
 80060cc:	2300      	movs	r3, #0
 80060ce:	4604      	mov	r4, r0
 80060d0:	4608      	mov	r0, r1
 80060d2:	602b      	str	r3, [r5, #0]
 80060d4:	f7fa fdc9 	bl	8000c6a <_isatty>
 80060d8:	1c43      	adds	r3, r0, #1
 80060da:	d102      	bne.n	80060e2 <_isatty_r+0x1a>
 80060dc:	682b      	ldr	r3, [r5, #0]
 80060de:	b103      	cbz	r3, 80060e2 <_isatty_r+0x1a>
 80060e0:	6023      	str	r3, [r4, #0]
 80060e2:	bd38      	pop	{r3, r4, r5, pc}
 80060e4:	20004cb0 	.word	0x20004cb0

080060e8 <_init>:
 80060e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ea:	bf00      	nop
 80060ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ee:	bc08      	pop	{r3}
 80060f0:	469e      	mov	lr, r3
 80060f2:	4770      	bx	lr

080060f4 <_fini>:
 80060f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060f6:	bf00      	nop
 80060f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060fa:	bc08      	pop	{r3}
 80060fc:	469e      	mov	lr, r3
 80060fe:	4770      	bx	lr
