// Seed: 3412000305
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_4 = {id_4, -1};
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wire id_2#(
        .id_9 (1),
        .id_10(1)
    ),
    input wand id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wor id_7
);
  assign id_9 = id_10 > -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
