# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do CPU_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_half.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_half
# 
# Top level modules:
# 	Add_half
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_full
# 
# Top level modules:
# 	Add_full
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_4
# 
# Top level modules:
# 	Add_rca_4
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_16
# 
# Top level modules:
# 	Add_rca_16
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_32
# 
# Top level modules:
# 	Add_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/negate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sub_rca_32
# 
# Top level modules:
# 	Sub_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_right.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_left.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ror.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/rol.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shra.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ALU_tb 
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.and_or
# Loading work.Add_rca_32
# Loading work.Add_rca_16
# Loading work.Add_rca_4
# Loading work.Add_full
# Loading work.Add_half
# Loading work.Sub_rca_32
# Loading work.negate
# Loading work.shift_right
# Loading work.shift_left
# Loading work.ror
# Loading work.rol
# Loading work.shra
# Loading work.mult
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(5): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/and_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(6): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/or_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_half.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_half
# 
# Top level modules:
# 	Add_half
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_full
# 
# Top level modules:
# 	Add_full
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_4
# 
# Top level modules:
# 	Add_rca_4
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_16
# 
# Top level modules:
# 	Add_rca_16
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_32
# 
# Top level modules:
# 	Add_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/negate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sub_rca_32
# 
# Top level modules:
# 	Sub_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_right.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_left.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ror.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/rol.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shra.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ALU_tb 
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.and_or
# Loading work.Add_rca_32
# Loading work.Add_rca_16
# Loading work.Add_rca_4
# Loading work.Add_full
# Loading work.Add_half
# Loading work.Sub_rca_32
# Loading work.negate
# Loading work.shift_right
# Loading work.shift_left
# Loading work.ror
# Loading work.rol
# Loading work.shra
# Loading work.mult
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(5): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/and_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(6): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/or_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_half.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_half
# 
# Top level modules:
# 	Add_half
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_full
# 
# Top level modules:
# 	Add_full
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_4
# 
# Top level modules:
# 	Add_rca_4
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_16
# 
# Top level modules:
# 	Add_rca_16
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_32
# 
# Top level modules:
# 	Add_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/negate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sub_rca_32
# 
# Top level modules:
# 	Sub_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_right.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_left.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ror.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/rol.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shra.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ALU_tb 
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.and_or
# Loading work.Add_rca_32
# Loading work.Add_rca_16
# Loading work.Add_rca_4
# Loading work.Add_full
# Loading work.Add_half
# Loading work.Sub_rca_32
# Loading work.negate
# Loading work.shift_right
# Loading work.shift_left
# Loading work.ror
# Loading work.rol
# Loading work.shra
# Loading work.mult
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(5): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/and_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(6): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/or_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_half.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_half
# 
# Top level modules:
# 	Add_half
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_full
# 
# Top level modules:
# 	Add_full
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_4
# 
# Top level modules:
# 	Add_rca_4
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_16
# 
# Top level modules:
# 	Add_rca_16
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_32
# 
# Top level modules:
# 	Add_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/negate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sub_rca_32
# 
# Top level modules:
# 	Sub_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_right.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_left.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ror.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/rol.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shra.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# ** Error: C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v(5): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v(6): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./CPU_run_msim_rtl_verilog.do line 22
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v}"
do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_half.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_half
# 
# Top level modules:
# 	Add_half
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_full
# 
# Top level modules:
# 	Add_full
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_4
# 
# Top level modules:
# 	Add_rca_4
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_16
# 
# Top level modules:
# 	Add_rca_16
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_32
# 
# Top level modules:
# 	Add_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/negate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sub_rca_32
# 
# Top level modules:
# 	Sub_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_right.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_left.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ror.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/rol.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shra.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ALU_tb 
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.and_or
# Loading work.Add_rca_32
# Loading work.Add_rca_16
# Loading work.Add_rca_4
# Loading work.Add_full
# Loading work.Add_half
# Loading work.Sub_rca_32
# Loading work.negate
# Loading work.shift_right
# Loading work.shift_left
# Loading work.ror
# Loading work.rol
# Loading work.shra
# Loading work.mult
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(5): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/and_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(6): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/or_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_half.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_half
# 
# Top level modules:
# 	Add_half
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_full
# 
# Top level modules:
# 	Add_full
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_4
# 
# Top level modules:
# 	Add_rca_4
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_16
# 
# Top level modules:
# 	Add_rca_16
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_32
# 
# Top level modules:
# 	Add_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/negate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sub_rca_32
# 
# Top level modules:
# 	Sub_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_right.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_left.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ror.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/rol.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shra.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ALU_tb 
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.and_or
# Loading work.Add_rca_32
# Loading work.Add_rca_16
# Loading work.Add_rca_4
# Loading work.Add_full
# Loading work.Add_half
# Loading work.Sub_rca_32
# Loading work.negate
# Loading work.shift_right
# Loading work.shift_left
# Loading work.ror
# Loading work.rol
# Loading work.shra
# Loading work.mult
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(5): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/and_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(6): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/or_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position end  sim:/ALU_tb/ALU_instance/mult_instance/cc
do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_half.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_half
# 
# Top level modules:
# 	Add_half
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_full
# 
# Top level modules:
# 	Add_full
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_4
# 
# Top level modules:
# 	Add_rca_4
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_16
# 
# Top level modules:
# 	Add_rca_16
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_32
# 
# Top level modules:
# 	Add_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/negate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sub_rca_32
# 
# Top level modules:
# 	Sub_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_right.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_left.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ror.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/rol.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shra.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ALU_tb 
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.and_or
# Loading work.Add_rca_32
# Loading work.Add_rca_16
# Loading work.Add_rca_4
# Loading work.Add_full
# Loading work.Add_half
# Loading work.Sub_rca_32
# Loading work.negate
# Loading work.shift_right
# Loading work.shift_left
# Loading work.ror
# Loading work.rol
# Loading work.shra
# Loading work.mult
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(5): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/and_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(6): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/or_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position end  sim:/ALU_tb/ALU_instance/mult_instance/cc
add wave -position insertpoint  \
sim:/ALU_tb/ALU_instance/mult_instance/cc
do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_half.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_half
# 
# Top level modules:
# 	Add_half
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_full
# 
# Top level modules:
# 	Add_full
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_4
# 
# Top level modules:
# 	Add_rca_4
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_16
# 
# Top level modules:
# 	Add_rca_16
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_32
# 
# Top level modules:
# 	Add_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/negate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sub_rca_32
# 
# Top level modules:
# 	Sub_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_right.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_left.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ror.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/rol.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shra.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ALU_tb 
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.and_or
# Loading work.Add_rca_32
# Loading work.Add_rca_16
# Loading work.Add_rca_4
# Loading work.Add_full
# Loading work.Add_half
# Loading work.Sub_rca_32
# Loading work.negate
# Loading work.shift_right
# Loading work.shift_left
# Loading work.ror
# Loading work.rol
# Loading work.shra
# Loading work.mult
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(5): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/and_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(6): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/or_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add dataflow  \
sim:/ALU_tb/ALU_instance/mult_instance/cc
# WARNING: No extended dataflow license exists
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/ALU_tb/ALU_instance/mult_instance/cc
do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_half.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_half
# 
# Top level modules:
# 	Add_half
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_full.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_full
# 
# Top level modules:
# 	Add_full
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_4
# 
# Top level modules:
# 	Add_rca_4
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_16
# 
# Top level modules:
# 	Add_rca_16
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_32
# 
# Top level modules:
# 	Add_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/negate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sub_rca_32
# 
# Top level modules:
# 	Sub_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_right.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shift_left.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ror.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/rol.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/shra.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/elec374/RISC_Computer_Design {C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ALU_tb 
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.and_or
# Loading work.Add_rca_32
# Loading work.Add_rca_16
# Loading work.Add_rca_4
# Loading work.Add_full
# Loading work.Add_half
# Loading work.Sub_rca_32
# Loading work.negate
# Loading work.shift_right
# Loading work.shift_left
# Loading work.ror
# Loading work.rol
# Loading work.shra
# Loading work.mult
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(5): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/and_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(6): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'selection'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/and_or.v(1).
# 
#         Region: /ALU_tb/ALU_instance/or_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(7): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Add_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/add_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_out'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# ** Warning: (vsim-3015) C:/altera/13.0sp1/elec374/RISC_Computer_Design/ALU.v(8): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/altera/13.0sp1/elec374/RISC_Computer_Design/Sub_rca_32.v(1).
# 
#         Region: /ALU_tb/ALU_instance/sub_instance
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
