\hypertarget{group__USART__Macros}{}\doxysection{Macros for USART Configuration}
\label{group__USART__Macros}\index{Macros for USART Configuration@{Macros for USART Configuration}}
Collaboration diagram for Macros for USART Configuration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__USART__Macros}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__USART__Macros_gabb2bbf3bd5486f6ac32ab7787e56cf51}\label{group__USART__Macros_gabb2bbf3bd5486f6ac32ab7787e56cf51}} 
\#define \mbox{\hyperlink{group__USART__Macros_gabb2bbf3bd5486f6ac32ab7787e56cf51}{UART\+\_\+\+Mode\+\_\+\+RX}}~((uint32\+\_\+t)(1UL $<$$<$ 2))
\begin{DoxyCompactList}\small\item\em USART Mode Definitions. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__USART__Macros_ga96f8e2251ad23c2cb7fb7a7a337aa9ea}\label{group__USART__Macros_ga96f8e2251ad23c2cb7fb7a7a337aa9ea}} 
\#define {\bfseries UART\+\_\+\+Mode\+\_\+\+TX}~((uint32\+\_\+t)(1UL $<$$<$ 3))
\item 
\mbox{\Hypertarget{group__USART__Macros_gae048ef471b4c07056e7315fcdcfd15e1}\label{group__USART__Macros_gae048ef471b4c07056e7315fcdcfd15e1}} 
\#define {\bfseries UART\+\_\+\+Mode\+\_\+\+TX\+\_\+\+RX}~((uint32\+\_\+t)(1UL $<$$<$ 2 $\vert$ 1UL $<$$<$ 3))
\item 
\mbox{\Hypertarget{group__USART__Macros_gaeec1eaf082d5a6cfad574e8c3d4f56f9}\label{group__USART__Macros_gaeec1eaf082d5a6cfad574e8c3d4f56f9}} 
\#define \mbox{\hyperlink{group__USART__Macros_gaeec1eaf082d5a6cfad574e8c3d4f56f9}{UART\+\_\+\+Baud\+Rate\+\_\+2400}}~2400
\begin{DoxyCompactList}\small\item\em Baud Rate Definitions. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__USART__Macros_gae69bab00a38277206f8d0eac9540faa2}\label{group__USART__Macros_gae69bab00a38277206f8d0eac9540faa2}} 
\#define {\bfseries UART\+\_\+\+Baud\+Rate\+\_\+9600}~9600
\item 
\mbox{\Hypertarget{group__USART__Macros_gad3d58946b54331fb10d6fcf1f37672da}\label{group__USART__Macros_gad3d58946b54331fb10d6fcf1f37672da}} 
\#define {\bfseries UART\+\_\+\+Baud\+Rate\+\_\+19200}~19200
\item 
\mbox{\Hypertarget{group__USART__Macros_ga9b54687922f5185ae3437426e6f9b086}\label{group__USART__Macros_ga9b54687922f5185ae3437426e6f9b086}} 
\#define {\bfseries UART\+\_\+\+Baud\+Rate\+\_\+57600}~57600
\item 
\mbox{\Hypertarget{group__USART__Macros_gaef2654ccba6ea8a145f84c5cd8fdcbae}\label{group__USART__Macros_gaef2654ccba6ea8a145f84c5cd8fdcbae}} 
\#define {\bfseries UART\+\_\+\+Baud\+Rate\+\_\+115200}~115200
\item 
\mbox{\Hypertarget{group__USART__Macros_gac7952637eb195f0a0964c0b998418438}\label{group__USART__Macros_gac7952637eb195f0a0964c0b998418438}} 
\#define {\bfseries UART\+\_\+\+Baud\+Rate\+\_\+230400}~230400
\item 
\mbox{\Hypertarget{group__USART__Macros_gaa5ed1c2edc9d356d6ac0d81271fb8866}\label{group__USART__Macros_gaa5ed1c2edc9d356d6ac0d81271fb8866}} 
\#define {\bfseries UART\+\_\+\+Baud\+Rate\+\_\+460800}~460800
\item 
\mbox{\Hypertarget{group__USART__Macros_ga376c94aee801b288e43fd1e71a9a347a}\label{group__USART__Macros_ga376c94aee801b288e43fd1e71a9a347a}} 
\#define {\bfseries UART\+\_\+\+Baud\+Rate\+\_\+921600}~921600
\item 
\mbox{\Hypertarget{group__USART__Macros_ga25268dc84b9d6a1a0a1bc7f47bb7a43f}\label{group__USART__Macros_ga25268dc84b9d6a1a0a1bc7f47bb7a43f}} 
\#define {\bfseries UART\+\_\+\+Baud\+Rate\+\_\+2250000}~2250000
\item 
\mbox{\Hypertarget{group__USART__Macros_ga167448eb906c451847582620b87a4b74}\label{group__USART__Macros_ga167448eb906c451847582620b87a4b74}} 
\#define {\bfseries UART\+\_\+\+Baud\+Rate\+\_\+4500000}~4500000
\item 
\mbox{\Hypertarget{group__USART__Macros_ga93ad84b362d250d2f508f6c84efd1c67}\label{group__USART__Macros_ga93ad84b362d250d2f508f6c84efd1c67}} 
\#define \mbox{\hyperlink{group__USART__Macros_ga93ad84b362d250d2f508f6c84efd1c67}{UART\+\_\+\+Payload\+\_\+\+Length\+\_\+8B}}~((uint32\+\_\+t)(0))
\begin{DoxyCompactList}\small\item\em Payload Length Definitions. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__USART__Macros_ga06dcf4faee68df24f57b5d6accd1a3a4}\label{group__USART__Macros_ga06dcf4faee68df24f57b5d6accd1a3a4}} 
\#define {\bfseries UART\+\_\+\+Payload\+\_\+\+Length\+\_\+9B}~((uint32\+\_\+t)(1UL $<$$<$ 12))
\item 
\mbox{\Hypertarget{group__USART__Macros_gaaba70dddd4d5b13b4249a76cf73d3c48}\label{group__USART__Macros_gaaba70dddd4d5b13b4249a76cf73d3c48}} 
\#define \mbox{\hyperlink{group__USART__Macros_gaaba70dddd4d5b13b4249a76cf73d3c48}{UART\+\_\+\+Parity\+\_\+\+NONE}}~((uint32\+\_\+t)(0))
\begin{DoxyCompactList}\small\item\em Parity Definitions. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__USART__Macros_ga941144b534439320fd3cdd19f4623cb6}\label{group__USART__Macros_ga941144b534439320fd3cdd19f4623cb6}} 
\#define {\bfseries UART\+\_\+\+Parity\+\_\+\+EVEN}~((uint32\+\_\+t)(1UL $<$$<$ 10))
\item 
\mbox{\Hypertarget{group__USART__Macros_ga7e4ffd04e2da577a523865809d1d3d47}\label{group__USART__Macros_ga7e4ffd04e2da577a523865809d1d3d47}} 
\#define {\bfseries UART\+\_\+\+Parity\+\_\+\+ODD}~((uint32\+\_\+t)(1UL $<$$<$ 10) $\vert$ (1UL $<$$<$ 9))
\item 
\mbox{\Hypertarget{group__USART__Macros_ga7a7a4fc884602b7d56f302069a067cae}\label{group__USART__Macros_ga7a7a4fc884602b7d56f302069a067cae}} 
\#define \mbox{\hyperlink{group__USART__Macros_ga7a7a4fc884602b7d56f302069a067cae}{UART\+\_\+\+Stop\+Bits\+\_\+half}}~((uint32\+\_\+t)(1 $<$$<$ 12))
\begin{DoxyCompactList}\small\item\em Stop Bits Definitions. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__USART__Macros_gaca3da57927c6b075ee979b7283bee7f0}\label{group__USART__Macros_gaca3da57927c6b075ee979b7283bee7f0}} 
\#define {\bfseries UART\+\_\+\+Stop\+Bits\+\_\+1}~((uint32\+\_\+t)(0))
\item 
\mbox{\Hypertarget{group__USART__Macros_ga64f06dcdf388fe43eb92c1952dc289b4}\label{group__USART__Macros_ga64f06dcdf388fe43eb92c1952dc289b4}} 
\#define {\bfseries UART\+\_\+\+Stop\+Bits\+\_\+1\+\_\+half}~((uint32\+\_\+t)(3 $<$$<$ 12))
\item 
\mbox{\Hypertarget{group__USART__Macros_gacf856ae3b9b5851670cb5303106bb3bd}\label{group__USART__Macros_gacf856ae3b9b5851670cb5303106bb3bd}} 
\#define {\bfseries UART\+\_\+\+Stop\+Bits\+\_\+2}~((uint32\+\_\+t)(2 $<$$<$ 12))
\item 
\mbox{\Hypertarget{group__USART__Macros_ga8f307fd2d5577d9fe9d4db7791a6361c}\label{group__USART__Macros_ga8f307fd2d5577d9fe9d4db7791a6361c}} 
\#define \mbox{\hyperlink{group__USART__Macros_ga8f307fd2d5577d9fe9d4db7791a6361c}{UART\+\_\+\+Hw\+Flow\+Ctl\+\_\+\+NONE}}~((uint32\+\_\+t)(0))
\begin{DoxyCompactList}\small\item\em Hardware Flow Control Definitions. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__USART__Macros_gabdbabcff91544338a904d34dddb8e05b}\label{group__USART__Macros_gabdbabcff91544338a904d34dddb8e05b}} 
\#define {\bfseries UART\+\_\+\+Hw\+Flow\+Ctl\+\_\+\+RTS}~((uint32\+\_\+t)(1UL $<$$<$ 8))
\item 
\mbox{\Hypertarget{group__USART__Macros_ga3a1007b8b9ff10d5f8f790968c58d1a5}\label{group__USART__Macros_ga3a1007b8b9ff10d5f8f790968c58d1a5}} 
\#define {\bfseries UART\+\_\+\+Hw\+Flow\+Ctl\+\_\+\+CTS}~((uint32\+\_\+t)(1UL $<$$<$ 9))
\item 
\mbox{\Hypertarget{group__USART__Macros_ga535426ac4ead5f2692ae4ebcd3983ee1}\label{group__USART__Macros_ga535426ac4ead5f2692ae4ebcd3983ee1}} 
\#define {\bfseries UART\+\_\+\+Hw\+Flow\+Ctl\+\_\+\+RTS\+\_\+\+CTS}~((uint32\+\_\+t)(1UL $<$$<$ 8 $\vert$ 1UL $<$$<$ 9))
\item 
\mbox{\Hypertarget{group__USART__Macros_gafce1d8e1cd1cede0862f37f764a8d7be}\label{group__USART__Macros_gafce1d8e1cd1cede0862f37f764a8d7be}} 
\#define \mbox{\hyperlink{group__USART__Macros_gafce1d8e1cd1cede0862f37f764a8d7be}{UART\+\_\+\+IRQ\+\_\+\+Enable\+\_\+\+NONE}}~((uint32\+\_\+t)(0))
\begin{DoxyCompactList}\small\item\em IRQ Enable Definitions. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__USART__Macros_ga023a3b6df9f5bcf2bbf777bca57c940c}\label{group__USART__Macros_ga023a3b6df9f5bcf2bbf777bca57c940c}} 
\#define {\bfseries UART\+\_\+\+IRQ\+\_\+\+Enable\+\_\+\+TXE}~((uint32\+\_\+t)(1UL $<$$<$ 7))
\item 
\mbox{\Hypertarget{group__USART__Macros_ga83e4e45a0d1e43c5e924f1bf396582e7}\label{group__USART__Macros_ga83e4e45a0d1e43c5e924f1bf396582e7}} 
\#define {\bfseries UART\+\_\+\+IRQ\+\_\+\+Enable\+\_\+\+TC}~((uint32\+\_\+t)(1UL $<$$<$ 6))
\item 
\mbox{\Hypertarget{group__USART__Macros_gaaebf7b8048c4c4054e32b841167e9002}\label{group__USART__Macros_gaaebf7b8048c4c4054e32b841167e9002}} 
\#define {\bfseries UART\+\_\+\+IRQ\+\_\+\+Enable\+\_\+\+RXNE}~((uint32\+\_\+t)(1UL $<$$<$ 5))
\item 
\mbox{\Hypertarget{group__USART__Macros_ga12cdb1aaf2615a9f52131dc2c4ec88ef}\label{group__USART__Macros_ga12cdb1aaf2615a9f52131dc2c4ec88ef}} 
\#define {\bfseries UART\+\_\+\+IRQ\+\_\+\+Enable\+\_\+\+PE}~((uint32\+\_\+t)(1UL $<$$<$ 8))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
