INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sources_1/new/output_val.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_val
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sim_1/new/RAM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_test
