$date
	Sun Oct 23 05:13:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#990926
b1111 &
b1111 %
1$
b1111 !
1"
#990927
0"
#990930
b101110 &
b101110 %
#990934
b10111 &
b10111 %
#990938
b1000110 &
b1000110 %
#990942
b100011 &
b100011 %
#990946
b1101010 &
b1101010 %
#990950
b110101 &
b110101 %
#990954
b10100000 &
b10100000 %
#990958
b1010000 &
b1010000 %
#990962
b101000 &
b101000 %
#990966
b10100 &
b10100 %
#990970
b1010 &
b1010 %
#990974
b101 &
b101 %
#990978
b10000 &
b10000 %
#990982
b1000 &
b1000 %
#990986
b100 &
b100 %
#990990
b10 &
b10 %
#990994
b1 &
b1 %
1#
#990998
b0 &
0#
b0 %
0$
#1982618
b111 &
b111 %
1$
b111 !
1"
#1982619
0"
#1982622
b10110 &
b10110 %
#1982626
b1011 &
b1011 %
#1982630
b100010 &
b100010 %
#1982634
b10001 &
b10001 %
#1982638
b110100 &
b110100 %
#1982642
b11010 &
b11010 %
#1982646
b1101 &
b1101 %
#1982650
b101000 &
b101000 %
#1982654
b10100 &
b10100 %
#1982658
b1010 &
b1010 %
#1982662
b101 &
b101 %
#1982666
b10000 &
b10000 %
#1982670
b1000 &
b1000 %
#1982674
b100 &
b100 %
#1982678
b10 &
b10 %
#1982682
b1 &
b1 %
1#
#1982686
b0 &
0#
b0 %
0$
#2987344
b100 !
1"
#2987346
b100 &
b100 %
1$
#2987347
0"
#2987350
b10 &
b10 %
#2987354
b1 &
b1 %
1#
#2987358
b0 &
0#
b0 %
0$
#4500012
