-- all messages logged in file C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/impl1/reveal_error.log
-- Analyzing Verilog file 'C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/UART.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/top.v' (VERI-1482)
C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/top.v(1): INFO: compiling module 'top' (VERI-1018)
C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/top.v(44): INFO: elaborating module 'top' (VERI-9000)
C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/UART.v(126): INFO: elaborating module 'UART_uniq_1' (VERI-9000)
-- Pretty printing all design elements in library 'work' to file 'C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/impl1/reveal_workspace/tmpreveal/top_rvl.v' (VERI-1491)
