<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8094</identifier><datestamp>2011-12-27T05:40:01Z</datestamp><dc:title>Optimised weighted-resistor digital to analogue converter</dc:title><dc:creator>RATHORE, TS</dc:creator><dc:subject>weighted resistor</dc:subject><dc:subject>digital to analogue converter</dc:subject><dc:description>From the classical weighted-resistor (WR) digital to analogue converter (DAC), two-stage DACs are derived. Conditions for minimum spread and the minimum total resistance for the two-stage DACs are derived. The theory is extended to multistage WR DACs. Thus, an optimised WR DAC is obtained that has minimum spread and the minimum total resistance and is therefore, suitable for economic fabrication in integrated circuit form.</dc:description><dc:publisher>IEE-INST ELEC ENG</dc:publisher><dc:date>2011-07-31T11:05:49Z</dc:date><dc:date>2011-12-26T12:52:59Z</dc:date><dc:date>2011-12-27T05:40:01Z</dc:date><dc:date>2011-07-31T11:05:49Z</dc:date><dc:date>2011-12-26T12:52:59Z</dc:date><dc:date>2011-12-27T05:40:01Z</dc:date><dc:date>1998</dc:date><dc:type>Article</dc:type><dc:identifier>IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 145(3), 197-200</dc:identifier><dc:identifier>1350-2409</dc:identifier><dc:identifier>http://dx.doi.org/10.1049/ip-cds:19981814</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8094</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8094</dc:identifier><dc:language>en</dc:language></oai_dc:dc>