<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="toe_top" language="c" hwCtrl="ap_ctrl_none" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="ipRxData" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_tcp_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="txBufferWriteStatus" src_type="stream&lt;mmStatus, 0&gt;&amp;" src_isptr="1" src_bitwidth="40" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_txwrite_sts" hw_bitwidth="8" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="rxBufferReadData" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_rxread_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="txBufferReadData" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_txread_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="ipTxData" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_tcp_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="5" access_type="w" src_name="txBufferWriteCmd" src_type="stream&lt;mmCmd, 0&gt;&amp;" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_txwrite_cmd" hw_bitwidth="72" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="6" access_type="w" src_name="txBufferReadCmd" src_type="stream&lt;mmCmd, 0&gt;&amp;" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_txread_cmd" hw_bitwidth="72" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="7" access_type="w" src_name="rxBufferWriteData" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_rxwrite_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="8" access_type="w" src_name="txBufferWriteData" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_txwrite_data" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="9" access_type="r" src_name="sessionLookup_rsp" src_type="stream&lt;rtlSessionLookupReply, 0&gt;&amp;" src_isptr="1" src_bitwidth="128" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_session_lup_rsp" hw_bitwidth="120" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="10" access_type="r" src_name="sessionUpdate_rsp" src_type="stream&lt;rtlSessionUpdateReply, 0&gt;&amp;" src_isptr="1" src_bitwidth="160" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_session_upd_rsp" hw_bitwidth="152" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="11" access_type="w" src_name="sessionLookup_req" src_type="stream&lt;rtlSessionLookupRequest, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_session_lup_req" hw_bitwidth="96" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="12" access_type="w" src_name="sessionUpdate_req" src_type="stream&lt;rtlSessionUpdateRequest, 0&gt;&amp;" src_isptr="1" src_bitwidth="160" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_session_upd_req" hw_bitwidth="144" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="13" access_type="r" src_name="listenPortReq" src_type="stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_listen_port_req" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="14" access_type="r" src_name="rxDataReq" src_type="stream&lt;appReadRequest, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_rx_data_req" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="15" access_type="r" src_name="openConnReq" src_type="stream&lt;ipTuple, 0&gt;&amp;" src_isptr="1" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_open_conn_req" hw_bitwidth="48" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="16" access_type="r" src_name="closeConnReq" src_type="stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_close_conn_req" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="17" access_type="r" src_name="txDataReqMeta" src_type="stream&lt;appTxMeta, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_tx_data_req_metadata" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="18" access_type="r" src_name="txDataReq" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="s_axis_tx_data_req" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="19" access_type="w" src_name="listenPortRsp" src_type="stream&lt;bool, 0&gt;&amp;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_listen_port_rsp" hw_bitwidth="8" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="20" access_type="w" src_name="notification" src_type="stream&lt;appNotification, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_notification" hw_bitwidth="88" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="21" access_type="w" src_name="rxDataRspMeta" src_type="stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_rx_data_rsp_metadata" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="22" access_type="w" src_name="rxDataRsp" src_type="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="1024" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_rx_data_rsp" hw_bitwidth="512" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="23" access_type="w" src_name="openConnRsp" src_type="stream&lt;openStatus, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_open_conn_rsp" hw_bitwidth="72" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="24" access_type="w" src_name="txDataRsp" src_type="stream&lt;appTxRsp, 0&gt;&amp;" src_isptr="1" src_bitwidth="96" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="m_axis_tx_data_rsp" hw_bitwidth="64" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="25" access_type="r" src_name="axis_data_count" src_type="ap_uint&lt;16&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="axis_data_count" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="1"/>
        </hw>
      </arg>
      <arg id="26" access_type="r" src_name="axis_max_data_count" src_type="ap_uint&lt;16&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="axis_max_data_count" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="1"/>
        </hw>
      </arg>
      <arg id="27" access_type="r" src_name="myIpAddress" src_type="ap_uint&lt;32&gt;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="myIpAddress" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="1"/>
        </hw>
      </arg>
      <arg id="28" access_type="w" src_name="regSessionCount" src_type="ap_uint&lt;16&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="regSessionCount" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
