#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jun  6 16:40:54 2024
# Process ID: 9236
# Current directory: D:/Verilog/CompArch/RV32I_Pipelined
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3748 D:\Verilog\CompArch\RV32I_Pipelined\RV32I_Pipelined.xpr
# Log file: D:/Verilog/CompArch/RV32I_Pipelined/vivado.log
# Journal file: D:/Verilog/CompArch/RV32I_Pipelined\vivado.jou
# Running On: DESKTOP-K6E9EK3, OS: Windows, CPU Frequency: 1896 MHz, CPU Physical cores: 4, Host memory: 25595 MB
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 1490.504 ; gain = 294.812
close [ open D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v w ]
add_files D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v
close [ open D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM_MUX_E.v w ]
add_files D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM_MUX_E.v
set_property top BrSelect [current_fileset]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: BrSelect
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2288.707 ; gain = 427.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BrSelect' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BrSelect' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
WARNING: [Synth 8-7129] Port instrE[31] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[30] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[29] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[28] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[27] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[26] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[25] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[24] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[23] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[22] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[21] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[20] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[19] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[18] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[17] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[16] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[15] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[11] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[10] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[9] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[8] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[7] in module BrSelect is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2350.305 ; gain = 488.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2350.305 ; gain = 488.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2350.305 ; gain = 488.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2350.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2442.301 ; gain = 580.625
5 Infos, 119 Warnings, 53 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2442.301 ; gain = 933.320
refresh_design
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
INFO: [Synth 8-11241] undeclared symbol 'PCPlusIMM', assumed default net type 'wire' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM_MUX_E.v:5]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2521.730 ; gain = 79.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BrSelect' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BrSelect' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
WARNING: [Synth 8-7129] Port instrE[31] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[30] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[29] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[28] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[27] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[26] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[25] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[24] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[23] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[22] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[21] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[20] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[19] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[18] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[17] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[16] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[15] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[11] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[10] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[9] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[8] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[7] in module BrSelect is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2604.809 ; gain = 162.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2604.809 ; gain = 162.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2604.809 ; gain = 162.508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2605.195 ; gain = 162.895
set_property top PCplusIMM_MUX_E [current_fileset]
export_ip_user_files -of_objects  [get_files D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM_MUX_E.v] -no_script -reset -force -quiet
remove_files  D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM_MUX_E.v
file delete -force D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM_MUX_E.v
refresh_design
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2622.648 ; gain = 17.445
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'PCplusIMM_MUX_E' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2626.531 ; gain = 21.328
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2626.617 ; gain = 21.414
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
set_property top pipelineProcessor [current_fileset]
close [ open D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v w ]
add_files D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v
set_property top PCplusIMM [current_fileset]
refresh_design
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2656.664 ; gain = 5.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PCplusIMM' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCplusIMM' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2656.688 ; gain = 5.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2663.055 ; gain = 12.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2663.055 ; gain = 12.148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2677.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.480 ; gain = 26.574
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'br_sel', assumed default net type 'wire' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:157]
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PCplusIMM' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCplusIMM' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2677.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.480 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'br_sel', assumed default net type 'wire' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:157]
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PCplusIMM' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCplusIMM' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2677.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.480 ; gain = 0.000
set_property top pipelineProcessor [current_fileset]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'br_sel', assumed default net type 'wire' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:168]
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelineProcessor' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
INFO: [Synth 8-6157] synthesizing module 'br_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'br_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_F' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_F' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCPlus4' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PCPlus4' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/mem_1/testBranch.imem' is read successfully [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_D' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_D' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_dec' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_dec' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immGen' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immGen' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_E' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_E' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWa_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWa_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWb_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWb_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'brcomp' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'brcomp' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'op_a_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_a_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'op_b_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_b_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_M' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_M' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6157] synthesizing module 'lsu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_W' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_W' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl_unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelineProcessor' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
WARNING: [Synth 8-3848] Net br_sel in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:168]
WARNING: [Synth 8-3848] Net br_selE in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:55]
WARNING: [Synth 8-3848] Net PCplusIMM in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:47]
WARNING: [Synth 8-7129] Port instr[24] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module inst_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2677.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2677.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2733.168 ; gain = 55.688
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'br_sel', assumed default net type 'wire' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:106]
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2739.977 ; gain = 6.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelineProcessor' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
INFO: [Synth 8-6157] synthesizing module 'br_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'br_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_F' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_F' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCPlus4' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PCPlus4' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/mem_1/testBranch.imem' is read successfully [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_D' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_D' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_dec' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_dec' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immGen' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immGen' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_E' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_E' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWa_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWa_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWb_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWb_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'brcomp' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'brcomp' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:106]
INFO: [Synth 8-6157] synthesizing module 'BrSelect' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BrSelect' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
ERROR: [Synth 8-11365] for the instance 'nolabel_line106' of module 'BrSelect' declared at 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1', named port connection 'br_sel' does not exist [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:106]
INFO: [Synth 8-6157] synthesizing module 'op_a_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'op_a_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'pipelineProcessor' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2739.977 ; gain = 6.809
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2739.977 ; gain = 6.809
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'br_sel', assumed default net type 'wire' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:169]
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2748.406 ; gain = 8.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelineProcessor' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
INFO: [Synth 8-6157] synthesizing module 'br_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'br_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_F' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_F' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCPlus4' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PCPlus4' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/mem_1/testBranch.imem' is read successfully [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_D' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_D' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_dec' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_dec' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immGen' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immGen' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_E' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_E' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWa_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWa_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWb_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWb_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'brcomp' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'brcomp' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'BrSelect' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BrSelect' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_a_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_a_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'op_b_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_b_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_M' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_M' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6157] synthesizing module 'lsu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_W' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_W' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl_unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelineProcessor' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
WARNING: [Synth 8-3848] Net br_sel in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:169]
WARNING: [Synth 8-3848] Net PCplusIMM in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:47]
WARNING: [Synth 8-3848] Net instrE in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:44]
WARNING: [Synth 8-7129] Port instr[24] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[31] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[30] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[29] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[28] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[27] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[26] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[25] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[24] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[23] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[22] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[21] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[20] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[19] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[18] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[17] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[16] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[15] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[11] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[10] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[9] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[8] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[7] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module inst_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2748.406 ; gain = 8.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2753.379 ; gain = 13.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2753.379 ; gain = 13.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2767.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2767.855 ; gain = 27.879
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'br_sel', assumed default net type 'wire' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:170]
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2767.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelineProcessor' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
INFO: [Synth 8-6157] synthesizing module 'br_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'br_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_F' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_F' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCPlus4' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PCPlus4' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/mem_1/testBranch.imem' is read successfully [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_D' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_D' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_dec' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_dec' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immGen' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immGen' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_E' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_E' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWa_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWa_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWb_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWb_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'brcomp' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'brcomp' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'BrSelect' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BrSelect' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:107]
INFO: [Synth 8-6157] synthesizing module 'PCplusIMM' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCplusIMM' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
WARNING: [Synth 8-7071] port 'PCplusIMM' of module 'PCplusIMM' is unconnected for instance 'nolabel_line107' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:107]
WARNING: [Synth 8-7023] instance 'nolabel_line107' of module 'PCplusIMM' has 3 connections declared, but only 2 given [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:107]
INFO: [Synth 8-6157] synthesizing module 'op_a_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_a_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'op_b_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_b_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_M' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_M' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6157] synthesizing module 'lsu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_W' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_W' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl_unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelineProcessor' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
WARNING: [Synth 8-3848] Net br_sel in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:170]
WARNING: [Synth 8-3848] Net PCplusIMM in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:47]
WARNING: [Synth 8-3848] Net instrE in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:44]
WARNING: [Synth 8-7129] Port instr[24] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[31] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[30] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[29] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[28] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[27] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[26] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[25] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[24] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[23] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[22] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[21] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[20] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[19] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[18] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[17] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[16] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[15] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[11] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[10] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[9] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[8] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[7] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module inst_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2767.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2767.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2767.855 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2774.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3012.258 ; gain = 244.402
refresh_design
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3038.660 ; gain = 21.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelineProcessor' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
INFO: [Synth 8-6157] synthesizing module 'br_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'br_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_F' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_F' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCPlus4' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PCPlus4' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/mem_1/testBranch.imem' is read successfully [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_D' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_D' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_dec' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_dec' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immGen' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immGen' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_E' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_E' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWa_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWa_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWb_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWb_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'brcomp' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'brcomp' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'BrSelect' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BrSelect' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCplusIMM' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCplusIMM' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_a_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_a_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'op_b_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_b_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_M' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_M' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6157] synthesizing module 'lsu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_W' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_W' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl_unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelineProcessor' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
WARNING: [Synth 8-3848] Net instrE in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:44]
WARNING: [Synth 8-7129] Port instr[24] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[31] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[30] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[29] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[28] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[27] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[26] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[25] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[24] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[23] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[22] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[21] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[20] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[19] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[18] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[17] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[16] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[15] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[11] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[10] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[9] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[8] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[7] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module inst_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.660 ; gain = 21.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.660 ; gain = 21.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3038.660 ; gain = 21.840
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3038.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3038.660 ; gain = 21.840
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module shift_right_arithmetic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brcomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_a_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_b_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3038.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module shift_right_arithmetic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brcomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_a_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_b_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.660 ; gain = 0.000
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3474.207 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module shift_right_arithmetic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brcomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_a_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_b_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3540.523 ; gain = 22.535
refresh_design
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:26]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3878.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelineProcessor' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
INFO: [Synth 8-6157] synthesizing module 'br_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'br_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_F' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_F' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCPlus4' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PCPlus4' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/mem_1/testBranch.imem' is read successfully [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_D' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_D' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_dec' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_dec' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immGen' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immGen' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_E' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_E' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWa_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWa_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWb_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWb_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'brcomp' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'brcomp' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'BrSelect' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BrSelect' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCplusIMM' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCplusIMM' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_a_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_a_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'op_b_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_b_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_M' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_M' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6157] synthesizing module 'lsu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_W' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_W' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl_unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelineProcessor' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
WARNING: [Synth 8-3848] Net instrE in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:44]
WARNING: [Synth 8-7129] Port instr[24] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[31] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[30] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[29] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[28] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[27] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[26] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[25] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[24] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[23] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[22] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[21] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[20] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[19] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[18] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[17] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[16] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[15] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[11] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[10] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[9] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[8] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[7] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module inst_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3878.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3878.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3878.168 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 3878.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3878.168 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3878.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3878.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3878.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3878.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module shift_right_arithmetic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brcomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_a_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_b_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3878.168 ; gain = 0.000
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module shift_right_arithmetic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brcomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_a_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_b_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3878.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module shift_right_arithmetic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brcomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_a_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_b_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3878.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3878.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module shift_right_arithmetic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brcomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_a_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_b_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3878.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'immE' is not allowed [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:45]
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'immE_x' on this module [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3878.168 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'immE_x', assumed default net type 'wire' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'immE' is not allowed [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:45]
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'instrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
WARNING: [Synth 8-6901] identifier 'br_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3878.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelineProcessor' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
INFO: [Synth 8-6157] synthesizing module 'br_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'br_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_F' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_F' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCPlus4' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PCPlus4' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/mem_1/testJAL.imem' is read successfully [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_D' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_D' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_dec' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_dec' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immGen' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immGen' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_E' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_E' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWa_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWa_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWb_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWb_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'brcomp' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'brcomp' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'BrSelect' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BrSelect' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCplusIMM' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCplusIMM' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_a_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_a_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'op_b_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_b_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_M' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_M' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6157] synthesizing module 'lsu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_W' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_W' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl_unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelineProcessor' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
WARNING: [Synth 8-3848] Net _x in module/entity pipelineProcessor does not have driver. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:6]
WARNING: [Synth 8-7129] Port instr[24] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[31] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[30] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[29] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[28] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[27] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[26] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[25] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[24] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[23] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[22] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[21] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[20] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[19] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[18] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[17] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[16] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[15] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[11] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[10] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[9] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[8] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[7] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[31] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[30] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[29] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[28] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[27] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[26] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[25] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[24] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[23] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[22] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[21] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[20] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[19] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[18] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[17] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[16] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[15] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[14] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[13] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[12] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[11] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[10] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[9] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[8] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[7] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[6] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[5] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[4] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[3] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[2] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[1] in module pipelineProcessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port _x[0] in module pipelineProcessor is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3878.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3878.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3878.168 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 3878.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3878.168 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'immE' is not allowed [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:45]
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'immE_x' on this module [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3878.168 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3878.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3878.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3878.168 ; gain = 0.000
close [ open D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v w ]
add_files D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpDes_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:160]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v" Line 1. Module JumpDes_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v" Line 1. Module JumpDes_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.JumpDes_MUX
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3878.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipeline_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj pipeline_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module shift_right_arithmetic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brcomp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_a_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_b_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWa_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWb_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelineProcessor
WARNING: [VRFC 10-3380] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [VRFC 10-3380] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [VRFC 10-3380] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [VRFC 10-3380] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [VRFC 10-3380] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [VRFC 10-3380] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [VRFC 10-3380] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [VRFC 10-3380] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [VRFC 10-3380] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [VRFC 10-3380] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [VRFC 10-3380] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [VRFC 10-3380] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [VRFC 10-3380] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [VRFC 10-3380] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [VRFC 10-3380] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplusIMM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpDes_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/reg_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_less' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:159]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'br_equal' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:160]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v" Line 1. Module JumpDes_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v" Line 1. Module pipelineProcessor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v" Line 1. Module reg_F doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v" Line 1. Module reg_D doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v" Line 1. Module reg_E doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v" Line 1. Module FWa_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v" Line 1. Module FWb_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v" Line 1. Module BrSelect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v" Line 1. Module PCplusIMM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v" Line 1. Module JumpDes_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv" Line 51. Module shift_right_arithmetic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v" Line 1. Module reg_M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v" Line 1. Module reg_W doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.br_mux
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.reg_dec
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.FWa_MUX
Compiling module xil_defaultlib.FWb_MUX
Compiling module xil_defaultlib.brcomp
Compiling module xil_defaultlib.BrSelect
Compiling module xil_defaultlib.PCplusIMM
Compiling module xil_defaultlib.JumpDes_MUX
Compiling module xil_defaultlib.op_a_mux
Compiling module xil_defaultlib.op_b_mux
Compiling module xil_defaultlib.shift_right_arithmetic
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.reg_W
Compiling module xil_defaultlib.wb_mux
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.pipelineProcessor
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3878.168 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
run 1000 ns
run 1000 ns
$finish called at time : 2017 ns : File "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" Line 75
run 1000 ns
refresh_design
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'instrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'immE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
WARNING: [Synth 8-6901] identifier 'br_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3938.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelineProcessor' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
INFO: [Synth 8-6157] synthesizing module 'br_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'br_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_F' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_F' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCPlus4' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PCPlus4' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/mem_1/test2.imem' is read successfully [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_D' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_D' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_dec' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_dec' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immGen' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immGen' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_E' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_E' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWa_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWa_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWb_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWb_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'brcomp' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'brcomp' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'BrSelect' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BrSelect' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCplusIMM' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCplusIMM' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6157] synthesizing module 'JumpDes_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'JumpDes_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_a_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_a_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'op_b_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_b_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_M' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_M' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6157] synthesizing module 'lsu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_W' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_W' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl_unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelineProcessor' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
WARNING: [Synth 8-7129] Port instr[24] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[31] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[30] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[29] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[28] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[27] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[26] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[25] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[24] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[23] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[22] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[21] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[20] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[19] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[18] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[17] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[16] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[15] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[11] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[10] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[9] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[8] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[7] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module inst_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3938.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3938.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3938.363 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 3938.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3938.363 ; gain = 0.000
refresh_design
WARNING: [Synth 8-6901] identifier 'wb_selD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'wb_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'wb_selM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'wb_selW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:27]
WARNING: [Synth 8-6901] identifier 'alu_opD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'alu_opE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:28]
WARNING: [Synth 8-6901] identifier 'rd_wrenD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'rd_wrenE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'rd_wrenM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'rd_wrenW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:29]
WARNING: [Synth 8-6901] identifier 'pc' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'pcD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'pcE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:30]
WARNING: [Synth 8-6901] identifier 'instr' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'instrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'instrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'immE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:31]
WARNING: [Synth 8-6901] identifier 'rs1_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rs1_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rs2_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rs2_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:32]
WARNING: [Synth 8-6901] identifier 'rd_addrD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'rd_addrE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'rd_addrM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'rd_addrW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:33]
WARNING: [Synth 8-6901] identifier 'FWa_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'FWb_sel' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:34]
WARNING: [Synth 8-6901] identifier 'wb_data' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:35]
WARNING: [Synth 8-6901] identifier 'rs1_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs2_dataD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:36]
WARNING: [Synth 8-6901] identifier 'rs1_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'FWaE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'oprand_aE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:37]
WARNING: [Synth 8-6901] identifier 'rs2_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'FWbE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'oprand_bE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:38]
WARNING: [Synth 8-6901] identifier 'alu_dataE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'alu_dataM' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'alu_dataW' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:39]
WARNING: [Synth 8-6901] identifier 'StallF' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'StallD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'FlushD' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'FlushE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:40]
WARNING: [Synth 8-6901] identifier 'br_less' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
WARNING: [Synth 8-6901] identifier 'br_equal' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
WARNING: [Synth 8-6901] identifier 'br_selE' is used before its declaration [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3938.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelineProcessor' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
INFO: [Synth 8-6157] synthesizing module 'br_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'br_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_F' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_F' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_F.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCPlus4' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PCPlus4' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/mem_1/test2.imem' is read successfully [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_D' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_D' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_D.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_dec' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_dec' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immGen' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immGen' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_E' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_E' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_E.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWa_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWa_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWa_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'FWb_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FWb_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/FWb_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'brcomp' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'brcomp' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'BrSelect' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BrSelect' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCplusIMM' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCplusIMM' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v:1]
INFO: [Synth 8-6157] synthesizing module 'JumpDes_MUX' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'JumpDes_MUX' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_a_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_a_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'op_b_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_b_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_M' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_M' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_M.v:1]
INFO: [Synth 8-6157] synthesizing module 'lsu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_W' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_W' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_W.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl_unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelineProcessor' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/pipelineProcessor.v:1]
WARNING: [Synth 8-7129] Port instr[24] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[31] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[30] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[29] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[28] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[27] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[26] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[25] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[24] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[23] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[22] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[21] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[20] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[19] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[18] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[17] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[16] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[15] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[11] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[10] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[9] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[8] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrE[7] in module BrSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module inst_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3938.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3938.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3938.363 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 3938.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[0]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[1]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[2]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[3]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[4]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3938.363 ; gain = 0.000
write_schematic -format pdf -orientation portrait D:/Verilog/CompArch/RV32I_Pipelined/schematic.pdf
D:/Verilog/CompArch/RV32I_Pipelined/schematic.pdf
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 12:23:20 2024...
