module Register_32 (

	input clr,
	input clk,
	input enable,
	input D[31:0],
	output Q[31:0]
	
);

	always @(posedge clk) begin
		if (enable) begin
			Q = D;
		end
		else if (clr) begin
			Q = 32'b0;
		end
	end

endmodule