{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_1_n_28_n\|res_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_1_n_28_n\|res_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1441547979253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1441547979253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 21 " "Parameter WIDTH set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1441547979253 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979253 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 0 1441547979253 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "112 " "Inferred 112 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|Mult2\"" {  } { { "Source/ultrasonicReceiver.v" "Mult2" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|Mult1\"" {  } { { "Source/ultrasonicReceiver.v" "Mult1" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|Mult0\"" {  } { { "Source/ultrasonicReceiver.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 133 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_104_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_104_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_88_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_88_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_50_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_50_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_23_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_23_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_110_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_110_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_72_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_72_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_53_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_53_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_97_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_97_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_2_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_2_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_109_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_109_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_107_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_107_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_100_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_100_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_103_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_103_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_85_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_85_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_84_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_84_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_83_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_83_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_70_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_70_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_59_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_59_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_48_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_48_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_44_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_44_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_47_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_47_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_46_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_46_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_43_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_43_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_40_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_40_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_39_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_39_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_28_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_28_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_25_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_25_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_24_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_24_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_21_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_21_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_14_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_14_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_13_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_13_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_10_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_10_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_8_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_8_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_6_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_6_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_0_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_0_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_106_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_106_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_101_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_101_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_102_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_102_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_94_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_94_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_81_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_81_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_58_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_58_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_54_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_54_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_49_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_49_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_42_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_42_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_41_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_41_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_34_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_34_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_26_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_26_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_20_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_20_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_18_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_18_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_7_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_7_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_98_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_98_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_92_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_92_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_76_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_76_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_75_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_75_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_71_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_71_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_65_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_65_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_64_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_64_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_61_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_61_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_57_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_57_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_56_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_56_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_45_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_45_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_38_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_38_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_31_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_31_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_30_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_30_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_15_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_15_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_11_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_11_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_1_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_1_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_95_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_95_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_93_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_93_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_89_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_89_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_87_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_87_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_86_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_86_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_78_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_78_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_73_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_73_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_69_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_69_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_67_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_67_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_60_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_60_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_55_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_55_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_51_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_51_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_35_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_35_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_33_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_33_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_29_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_29_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_22_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_22_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_105_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_105_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_96_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_96_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_74_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_74_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_66_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_66_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_37_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_37_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_19_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_19_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_9_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_9_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_91_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_91_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_82_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_82_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_79_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_79_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_68_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_68_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_27_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_27_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_5_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_5_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_3_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_3_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_32_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_32_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_16_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_16_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_12_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_12_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_52_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_52_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_4_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_4_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979263 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1441547979263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_1_n_28_n\|altshift_taps:res_rtl_0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_1_n_28_n\|altshift_taps:res_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_1_n_28_n\|altshift_taps:res_rtl_0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_1_n_28_n\|altshift_taps:res_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 21 " "Parameter \"WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547979369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3jm " "Found entity 1: shift_taps_3jm" {  } { { "db/shift_taps_3jm.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/shift_taps_3jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547979427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547979427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9g31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9g31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9g31 " "Found entity 1: altsyncram_9g31" {  } { { "db/altsyncram_9g31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_9g31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547979493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547979493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547979574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547979574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547979633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547979633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547979695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547979695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979735 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547979735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|multcore:mult_core ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979774 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m3h " "Found entity 1: add_sub_m3h" {  } { { "db/add_sub_m3h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_m3h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547979888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547979888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rfh " "Found entity 1: add_sub_rfh" {  } { { "db/add_sub_rfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_rfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547979965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547979965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|altshift:external_latency_ffs ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult2\"" {  } { { "Source/ultrasonicReceiver.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547979997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547979998 ""}  } { { "Source/ultrasonicReceiver.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547979998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dct " "Found entity 1: mult_dct" {  } { { "db/mult_dct.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_dct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547980061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547980061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult1\"" {  } { { "Source/ultrasonicReceiver.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547980127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 27 " "Parameter \"LPM_WIDTHB\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 54 " "Parameter \"LPM_WIDTHP\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 54 " "Parameter \"LPM_WIDTHR\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980127 ""}  } { { "Source/ultrasonicReceiver.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547980127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s8t " "Found entity 1: mult_s8t" {  } { { "db/mult_s8t.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_s8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547980194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547980194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult0\"" {  } { { "Source/ultrasonicReceiver.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547980220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980220 ""}  } { { "Source/ultrasonicReceiver.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547980220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_f1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_f1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_f1t " "Found entity 1: mult_f1t" {  } { { "db/mult_f1t.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_f1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547980283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547980283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547980301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980301 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547980301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547980340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980340 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547980340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|multcore:mult_core ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980356 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v4h " "Found entity 1: add_sub_v4h" {  } { { "db/add_sub_v4h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_v4h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547980427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547980427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tfh " "Found entity 1: add_sub_tfh" {  } { { "db/add_sub_tfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_tfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547980507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547980507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|altshift:external_latency_ffs ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547980530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980530 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547980530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547980567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980568 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547980568 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|multcore:mult_core ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980582 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u4h " "Found entity 1: add_sub_u4h" {  } { { "db/add_sub_u4h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_u4h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547980652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547980652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sfh " "Found entity 1: add_sub_sfh" {  } { { "db/add_sub_sfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_sfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547980731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547980731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|altshift:external_latency_ffs ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547980754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980754 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547980754 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|multcore:mult_core ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980765 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_05h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_05h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_05h " "Found entity 1: add_sub_05h" {  } { { "db/add_sub_05h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_05h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547980839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547980839 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ufh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ufh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ufh " "Found entity 1: add_sub_ufh" {  } { { "db/add_sub_ufh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_ufh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547980917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547980917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|altshift:external_latency_ffs ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547980967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980967 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547980967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|multcore:mult_core ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547980992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15h " "Found entity 1: add_sub_15h" {  } { { "db/add_sub_15h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_15h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547981052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547981052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981057 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vfh " "Found entity 1: add_sub_vfh" {  } { { "db/add_sub_vfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_vfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547981125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547981125 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|altshift:external_latency_ffs ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981148 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981186 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|multcore:mult_core ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981197 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_25h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_25h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_25h " "Found entity 1: add_sub_25h" {  } { { "db/add_sub_25h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_25h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547981268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547981268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981274 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0gh " "Found entity 1: add_sub_0gh" {  } { { "db/add_sub_0gh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_0gh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547981341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547981341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|altshift:external_latency_ffs ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981365 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981402 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|multcore:mult_core ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981416 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l3h " "Found entity 1: add_sub_l3h" {  } { { "db/add_sub_l3h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_l3h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547981483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547981483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981489 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qfh " "Found entity 1: add_sub_qfh" {  } { { "db/add_sub_qfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_qfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1441547981563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1441547981563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|altshift:external_latency_ffs ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981586 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981628 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981669 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981710 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981750 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_107_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_107_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_107_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_107_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981790 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981829 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981871 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981910 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_84_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_84_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_84_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_84_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981951 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547981991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547981991 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547981991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982032 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982072 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982113 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982154 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982223 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982265 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982307 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982345 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_28_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_28_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_28_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_28_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982385 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982427 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982467 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982510 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982552 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982595 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982640 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982684 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_6_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_6_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_6_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_6_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982729 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982775 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_106_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_106_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_106_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_106_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982817 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982858 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982901 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982943 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547982986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547982986 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547982986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_58_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_58_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_58_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_58_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983028 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983074 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983117 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983163 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983210 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983256 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983299 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_20_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_20_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_20_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_20_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983344 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983391 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983440 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983485 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983528 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983573 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983617 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983688 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983732 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983778 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983822 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983867 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983917 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547983968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547983968 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547983968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984018 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_30_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_30_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_30_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_30_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984066 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984115 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984167 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984225 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984274 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984322 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984369 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984415 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984464 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984509 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984591 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984637 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984718 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984766 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984820 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984906 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547984958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547984959 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547984959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985005 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985055 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985105 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985152 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985200 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985320 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985368 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985418 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985466 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985521 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985573 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985628 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985683 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985733 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985783 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_52_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_52_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_52_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_52_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985833 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547985891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0 " "Instantiated megafunction \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1441547985891 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1441547985891 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult1\|mult_s8t:auto_generated\|mac_mult7 " "Synthesized away node \"ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult1\|mult_s8t:auto_generated\|mac_mult7\"" {  } { { "db/mult_s8t.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_s8t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Source/ultrasonicReceiver.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 158 -1 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547987589 "|main|ultrasonicReceiver:usonicRX_ch0_inst|lpm_mult:Mult1|mult_s8t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult1\|mult_s8t:auto_generated\|mac_out8 " "Synthesized away node \"ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult1\|mult_s8t:auto_generated\|mac_out8\"" {  } { { "db/mult_s8t.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_s8t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Source/ultrasonicReceiver.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 158 -1 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547987589 "|main|ultrasonicReceiver:usonicRX_ch0_inst|lpm_mult:Mult1|mult_s8t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult2\|mult_dct:auto_generated\|mac_mult7 " "Synthesized away node \"ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult2\|mult_dct:auto_generated\|mac_mult7\"" {  } { { "db/mult_dct.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_dct.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Source/ultrasonicReceiver.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 159 -1 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547987589 "|main|ultrasonicReceiver:usonicRX_ch0_inst|lpm_mult:Mult2|mult_dct:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult2\|mult_dct:auto_generated\|mac_out8 " "Synthesized away node \"ultrasonicReceiver:usonicRX_ch0_inst\|lpm_mult:Mult2\|mult_dct:auto_generated\|mac_out8\"" {  } { { "db/mult_dct.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_dct.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Source/ultrasonicReceiver.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/ultrasonicReceiver.v" 159 -1 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547987589 "|main|ultrasonicReceiver:usonicRX_ch0_inst|lpm_mult:Mult2|mult_dct:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 0 1441547987589 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 0 1441547987589 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1441547989311 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "144 " "Ignored 144 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "144 " "Ignored 144 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 0 1441547989470 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 0 1441547989470 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1441547989634 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1441547989634 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1441547989634 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 0 1441547989634 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 71 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 72 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1441547990211 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1441547990211 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547997335 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547997335 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547997335 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547997335 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1441547997335 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1441547997335 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[0\] GND " "Pin \"oLEDR\[0\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[1\] GND " "Pin \"oLEDR\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Pin \"oLEDR\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Pin \"oLEDR\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Pin \"oLEDR\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Pin \"oLEDR\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Pin \"oLEDR\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Pin \"oLEDR\[7\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Pin \"oLEDR\[8\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Pin \"oLEDR\[9\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Pin \"oLEDR\[10\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Pin \"oLEDR\[11\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Pin \"oLEDR\[12\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Pin \"oLEDR\[13\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Pin \"oLEDR\[14\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Pin \"oLEDR\[15\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[16\] GND " "Pin \"oLEDR\[16\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[17\] GND " "Pin \"oLEDR\[17\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[0\] GND " "Pin \"oLEDG\[0\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Pin \"oLEDG\[8\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oLEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[1\] GND " "Pin \"oHEX2_D\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[0\] VCC " "Pin \"oHEX3_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[1\] VCC " "Pin \"oHEX3_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[2\] VCC " "Pin \"oHEX3_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[3\] VCC " "Pin \"oHEX3_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[4\] VCC " "Pin \"oHEX3_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[5\] VCC " "Pin \"oHEX3_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[6\] VCC " "Pin \"oHEX3_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[1\] GND " "Pin \"oHEX4_D\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[0\] VCC " "Pin \"oHEX5_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[1\] VCC " "Pin \"oHEX5_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[2\] VCC " "Pin \"oHEX5_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[3\] VCC " "Pin \"oHEX5_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[4\] VCC " "Pin \"oHEX5_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[5\] VCC " "Pin \"oHEX5_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[6\] VCC " "Pin \"oHEX5_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[0\] VCC " "Pin \"oHEX7_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[1\] VCC " "Pin \"oHEX7_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[2\] VCC " "Pin \"oHEX7_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[3\] VCC " "Pin \"oHEX7_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[4\] VCC " "Pin \"oHEX7_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[5\] VCC " "Pin \"oHEX7_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[6\] VCC " "Pin \"oHEX7_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1441547997337 "|main|oHEX7_D[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1441547997337 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "5 ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl\|stall_reg " "Inserted 5 logic cells for Maximum Fan-Out assignment on \"ultrasonicReceiver:usonicRX_ch0_inst\|fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Quartus II" 0 0 1441548001002 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Quartus II" 0 0 1441548001002 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1441548001179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13497 " "Implemented 13497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1441548001322 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1441548001322 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "128 " "Implemented 128 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1441548001322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13178 " "Implemented 13178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1441548001322 ""} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Implemented 69 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1441548001322 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1441548001322 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 0 1441548001322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1441548001322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1441548002109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 00:00:02 2015 " "Processing ended: Mon Sep 07 00:00:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1441548002109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1441548002109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1441548002109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1441548002109 ""}
