/*
 *    kinetis_sysinit.c - Default init routines for Flycatcher
 *                     		Kinetis ARM systems
 *    Copyright © 2012 Freescale semiConductor Inc. All Rights Reserved.
 */

#include "kinetis_sysinit.h"
#include "uart_kl05.h"
#include "derivative.h"
#include "isr.h"

/* Actual system clock frequency */
int mcg_clk_hz;

/**
 **===========================================================================
 **  External declarations
 **===========================================================================
 */
#if __cplusplus
extern "C" {
#endif
extern unsigned long _estack;
extern void __thumb_startup(void);
#if __cplusplus
}
#endif

/* ISR prototype */
typedef void (*const tIsrFunc)(void);
typedef struct {
  uint32_t * __ptr;
  tIsrFunc __fun[0x2F];
} tVectorTable;

/**
 **===========================================================================
 **  Default interrupt handler
 **===========================================================================
 */
void Default_Handler()
{
	__asm("bkpt");
}

__attribute__ ((section (".vectortable"))) const tVectorTable __vector_table = { /* Interrupt vector table */

  /* ISR name                             No. Address      Pri Name                          Description */
  &_estack,                       /* 0x00  0x00000000   -   ivINT_Initial_Stack_Pointer   used by PE */
  {
  (tIsrFunc)&__thumb_startup,     /* 0x01  0x00000004   -   ivINT_Initial_Program_Counter used by PE */
  (tIsrFunc)&Default_Handler,     /* 0x02  0x00000008   -2   ivINT_NMI                     used by PE */
  (tIsrFunc)&Default_Handler,     /* 0x03  0x0000000C   -1   ivINT_Hard_Fault              unused by PE */
  (tIsrFunc)&VECTOR_003,          /* 0x04  0x00000010   -   ivINT_Reserved4               unused by PE */
  (tIsrFunc)&VECTOR_004,          /* 0x05  0x00000014   -   ivINT_Reserved5               unused by PE */
  (tIsrFunc)&VECTOR_005,          /* 0x06  0x00000018   -   ivINT_Reserved6               unused by PE */
  (tIsrFunc)&VECTOR_006,          /* 0x07  0x0000001C   -   ivINT_Reserved7               unused by PE */
  (tIsrFunc)&VECTOR_007,          /* 0x08  0x00000020   -   ivINT_Reserved8               unused by PE */
  (tIsrFunc)&VECTOR_008,          /* 0x09  0x00000024   -   ivINT_Reserved9               unused by PE */
  (tIsrFunc)&VECTOR_009,          /* 0x0A  0x00000028   -   ivINT_Reserved10              unused by PE */
  (tIsrFunc)&VECTOR_010,          /* 0x0B  0x0000002C   -   ivINT_SVCall                  unused by PE */
  (tIsrFunc)&VECTOR_011,          /* 0x0C  0x00000030   -   ivINT_Reserved12              unused by PE */
  (tIsrFunc)&VECTOR_012,          /* 0x0D  0x00000034   -   ivINT_Reserved13              unused by PE */
  (tIsrFunc)&VECTOR_013,          /* 0x0E  0x00000038   -   ivINT_PendableSrvReq          unused by PE */
  (tIsrFunc)&VECTOR_014,          /* 0x0F  0x0000003C   -   ivINT_SysTick                 unused by PE */
  (tIsrFunc)&VECTOR_015,          /* 0x10  0x00000040   -   ivINT_DMA0                    unused by PE */
  (tIsrFunc)&VECTOR_016,          /* 0x11  0x00000044   -   ivINT_DMA1                    unused by PE */
  (tIsrFunc)&VECTOR_017,          /* 0x12  0x00000048   -   ivINT_DMA2                    unused by PE */
  (tIsrFunc)&VECTOR_018,          /* 0x13  0x0000004C   -   ivINT_DMA3                    unused by PE */
  (tIsrFunc)&VECTOR_019,          /* 0x14  0x00000050   -   ivINT_Reserved20              unused by PE */
  (tIsrFunc)&VECTOR_020,          /* 0x15  0x00000054   -   ivINT_FTFA                    unused by PE */
  (tIsrFunc)&VECTOR_021,          /* 0x16  0x00000058   -   ivINT_LVD_LVW                 unused by PE */
  (tIsrFunc)&VECTOR_023,          /* 0x17  0x0000005C   -   ivINT_LLW                     unused by PE */
  (tIsrFunc)&VECTOR_024,          /* 0x18  0x00000060   -   ivINT_I2C0                    unused by PE */
  (tIsrFunc)&VECTOR_025,          /* 0x19  0x00000064   -   ivINT_I2C1                    unused by PE */
  (tIsrFunc)&VECTOR_026,          /* 0x1A  0x00000068   -   ivINT_SPI0                    unused by PE */
  (tIsrFunc)&VECTOR_027,          /* 0x1B  0x0000006C   -   ivINT_SPI1                    unused by PE */
  (tIsrFunc)&VECTOR_028,          /* 0x1C  0x00000070   -   ivINT_UART0                   unused by PE */
  (tIsrFunc)&VECTOR_029,          /* 0x1D  0x00000074   -   ivINT_UART1                   unused by PE */
  (tIsrFunc)&VECTOR_030,          /* 0x1E  0x00000078   -   ivINT_UART2                   unused by PE */
  (tIsrFunc)&VECTOR_031,          /* 0x1F  0x0000007C   -   ivINT_ADC0                    unused by PE */
  (tIsrFunc)&VECTOR_032,          /* 0x20  0x00000080   -   ivINT_CMP0                    unused by PE */
  (tIsrFunc)&VECTOR_033,          /* 0x21  0x00000084   -   ivINT_TPM0                    unused by PE */
  (tIsrFunc)&VECTOR_034,          /* 0x22  0x00000088   -   ivINT_TPM1                    unused by PE */
  (tIsrFunc)&VECTOR_035,          /* 0x23  0x0000008C   -   ivINT_TPM2                    unused by PE */
  (tIsrFunc)&VECTOR_036,          /* 0x24  0x00000090   -   ivINT_RTC                     unused by PE */
  (tIsrFunc)&VECTOR_037,          /* 0x25  0x00000094   -   ivINT_RTC_Seconds             unused by PE */
  (tIsrFunc)&VECTOR_038,          /* 0x26  0x00000098   -   ivINT_PIT                     unused by PE */
  (tIsrFunc)&VECTOR_039,          /* 0x27  0x0000009C   -   ivINT_Reserved39              unused by PE */
  (tIsrFunc)&VECTOR_040,          /* 0x28  0x000000A0   -   ivINT_USB0                    unused by PE */
  (tIsrFunc)&VECTOR_041,          /* 0x29  0x000000A4   -   ivINT_DAC0                    unused by PE */
  (tIsrFunc)&VECTOR_042,          /* 0x2A  0x000000A8   -   ivINT_TSI0                    used by PE */
  (tIsrFunc)&VECTOR_043,          /* 0x2B  0x000000AC   -   ivINT_MCG                     unused by PE */
  (tIsrFunc)&VECTOR_044,          /* 0x2C  0x000000B0   -   ivINT_LPTimer                 unused by PE */
  (tIsrFunc)&VECTOR_045,          /* 0x2D  0x000000B4   -   ivINT_Reserved45              unused by PE */
  (tIsrFunc)&VECTOR_046,          /* 0x2E  0x000000B8   -   ivINT_PORTA                   unused by PE */
  (tIsrFunc)&VECTOR_047           /* 0x2F  0x000000BC   -   ivINT_PORTD                   unused by PE */
  }
};


int fll_freq(int fll_ref)
{
  int fll_freq_hz;
  
  if (MCG_C4 & MCG_C4_DMX32_MASK) // if DMX32 set
  {
    switch ((MCG_C4 & MCG_C4_DRST_DRS_MASK) >> MCG_C4_DRST_DRS_SHIFT) // determine multiplier based on DRS
    {
    case 0:
      fll_freq_hz = (fll_ref * 732);
      if (fll_freq_hz < 20000000) {return 0x33;}
      else if (fll_freq_hz > 25000000) {return 0x34;}
      break;
    case 1:
      fll_freq_hz = (fll_ref * 1464);
      if (fll_freq_hz < 40000000) {return 0x35;}
      else if (fll_freq_hz > 50000000) {return 0x36;}
      break;
    case 2:
      fll_freq_hz = (fll_ref * 2197);
      if (fll_freq_hz < 60000000) {return 0x37;}
      else if (fll_freq_hz > 75000000) {return 0x38;}
      break;
    case 3:
      fll_freq_hz = (fll_ref * 2929);
      if (fll_freq_hz < 80000000) {return 0x39;}
      else if (fll_freq_hz > 100000000) {return 0x3A;}
      break;
    }
  }
  else // if DMX32 = 0
  {
    switch ((MCG_C4 & MCG_C4_DRST_DRS_MASK) >> MCG_C4_DRST_DRS_SHIFT) // determine multiplier based on DRS
    {
    case 0:
      fll_freq_hz = (fll_ref * 640);
      if (fll_freq_hz < 20000000) {return 0x33;}
      else if (fll_freq_hz > 25000000) {return 0x34;}
      break;
    case 1:
      fll_freq_hz = (fll_ref * 1280);
      if (fll_freq_hz < 40000000) {return 0x35;}
      else if (fll_freq_hz > 50000000) {return 0x36;}
      break;
    case 2:
      fll_freq_hz = (fll_ref * 1920);
      if (fll_freq_hz < 60000000) {return 0x37;}
      else if (fll_freq_hz > 75000000) {return 0x38;}
      break;
    case 3:
      fll_freq_hz = (fll_ref * 2560);
      if (fll_freq_hz < 80000000) {return 0x39;}
      else if (fll_freq_hz > 100000000) {return 0x3A;}
      break;
    }
  }    
  return fll_freq_hz;
} // fll_freq

int fei_fee(int crystal_val, unsigned char hgo_val, unsigned char erefs_val)
{
  unsigned char frdiv_val;
  unsigned char temp_reg;
 // short i;
  int mcg_out, fll_ref_freq, i;

  // check if in FEI mode

  if (!((((MCG_S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) == 0x0) && // check CLKS mux has selcted FLL output
    (MCG_S & MCG_S_IREFST_MASK)))                 // check PLLS mux has selected FLL

    {
        return 0x1;                                                     // return error code
    }


// check external frequency is less than the maximum frequency
  if  (crystal_val > 50000000) {return 0x21;}

 //check crystal frequency is within spec. if crystal osc is being used
  if (erefs_val)
  {
  if (
       ((crystal_val > 40000) && (crystal_val < 3000000)) ||
      (crystal_val > 32000000)) {return 0x22;} // return error if one of the available crystal options is not available
  }

// make sure HGO will never be greater than 1. Could return an error instead if desired.
  if (hgo_val > 0)
  {
    hgo_val = 1; // force hgo_val to 1 if > 0
  }

  OSC0_CR = OSC_CR_ERCLKEN_MASK
    |OSC_CR_EREFSTEN_MASK
    //|OSC_CR_SC16P_MASK
            ;

// configure the MCG_C2 register
// the RANGE value is determined by the external frequency. Since the RANGE parameter affects the FRDIV divide value
// it still needs to be set correctly even if the oscillator is not being used
  temp_reg = MCG_C2;
  temp_reg &= ~(MCG_C2_RANGE0_MASK | MCG_C2_HGO0_MASK | MCG_C2_EREFS0_MASK); // clear fields before writing new values
  if (crystal_val <= 40000)
  {
    temp_reg |= (MCG_C2_RANGE0(0) | (hgo_val << MCG_C2_HGO0_SHIFT) | (erefs_val << MCG_C2_EREFS0_SHIFT));
  }
  else if (crystal_val <= 8000000)
  {
    temp_reg |= (MCG_C2_RANGE0(1) | (hgo_val << MCG_C2_HGO0_SHIFT) | (erefs_val << MCG_C2_EREFS0_SHIFT));
  }
  else
  {
    temp_reg |= (MCG_C2_RANGE0(2) | (hgo_val << MCG_C2_HGO0_SHIFT) | (erefs_val << MCG_C2_EREFS0_SHIFT));
  }
  MCG_C2 = temp_reg;
  // if the external oscillator is used need to wait for OSCINIT to set
   if (erefs_val)
  {
  for (i = 0 ; i < 20000000 ; i++)
  {
    if (MCG_S & MCG_S_OSCINIT0_MASK) break; // jump out early if OSCINIT sets before loop finishes
  }
  if (!(MCG_S & MCG_S_OSCINIT0_MASK)) return 0x23; // check bit is really set and return with error if not set
  }

// determine FRDIV based on reference clock frequency
// since the external frequency has already been checked only the maximum frequency for each FRDIV value needs to be compared here.
  if (crystal_val <= 1250000) {frdiv_val = 0;}
  else if (crystal_val <= 2500000) {frdiv_val = 1;}
  else if (crystal_val <= 5000000) {frdiv_val = 2;}
  else if (crystal_val <= 10000000) {frdiv_val = 3;}
  else if (crystal_val <= 20000000) {frdiv_val = 4;}
  else {frdiv_val = 5;}

  // The FLL ref clk divide value depends on FRDIV and the RANGE value
  if (((MCG_C2 & MCG_C2_RANGE0_MASK) >> MCG_C2_RANGE0_SHIFT) > 0)
  {
    fll_ref_freq = ((crystal_val) / (32 << frdiv_val));
  }
  else
  {
    fll_ref_freq = ((crystal_val) / (1 << frdiv_val));
  }
   if( crystal_val == 32768 )
   {
      MCG_C4 |= MCG_C4_DMX32_MASK | MCG_C4_DRST_DRS(1);
   }

// Check resulting FLL frequency
  mcg_out = fll_freq(fll_ref_freq); // FLL reference frequency calculated from ext ref freq and FRDIV
  if (mcg_out < 0x5B) {return mcg_out;} // If error code returned, return the code to calling function

// Select external oscilator and Reference Divider and clear IREFS to start ext osc
// If IRCLK is required it must be enabled outside of this driver, existing state will be maintained
// CLKS=0, FRDIV=frdiv_val, IREFS=0, IRCLKEN=0, IREFSTEN=0
  temp_reg = MCG_C1;
  temp_reg &= ~(MCG_C1_CLKS_MASK | MCG_C1_FRDIV_MASK | MCG_C1_IREFS_MASK); // Clear values in these fields
  temp_reg |= (MCG_C1_CLKS(0) | MCG_C1_FRDIV(frdiv_val)); // Set the required CLKS and FRDIV values
  MCG_C1 = temp_reg;

// wait for Reference clock Status bit to clear
  for (i = 0 ; i < 20000 ; i++)
  {
    if (!(MCG_S & MCG_S_IREFST_MASK)) break; // jump out early if IREFST clears before loop finishes
  }
  if (MCG_S & MCG_S_IREFST_MASK) return 0x11; // check bit is really clear and return with error if not set

// Now in FBE
// It is recommended that the clock monitor is enabled when using an external clock as the clock source/reference.
// It is enabled here but can be removed if this is not required.
  MCG_C6 |= MCG_C6_CME_MASK;

  return mcg_out; // MCGOUT frequency equals FLL frequency
} // fei_fee

/**
 **===========================================================================
 **  Reset handler
 **===========================================================================
 */
void __init_hardware()
{
    SCB_VTOR = (uint32_t)&__vector_table; /* Set the interrupt vector table position */
    // Disable the Watchdog because it may reset the core before entering main().
    SIM_COPC = KINETIS_WDOG_DISABLED_CTRL;

    /* Setup Allowed Power modes */
    SMC_PMPROT = (SMC_PMPROT_AVLP_MASK
                  | SMC_PMPROT_AVLLS_MASK);

    /* Read RCM for identification of Chip Reset reason */
    if (RCM_SRS0 & RCM_SRS0_WAKEUP_MASK)
    {
      /* Releases hold with ACKISO:  Only has an effect if recovering from VLLS1, VLLS2, or VLLS3
         if ACKISO is set you must clear ackiso before calling pll_init
         or pll init hangs waiting for OSC to initialize
         if osc enabled in low power modes - enable it first before ack
         if I/O needs to be maintained without glitches enable outputs and modules first before ack. */
      if (PMC_REGSC &  PMC_REGSC_ACKISO_MASK)
      {
        PMC_REGSC |= PMC_REGSC_ACKISO_MASK; /* Clear ACKISO bit */
      }
    } else if (RCM_SRS0 & RCM_SRS0_LOC_MASK)
    {
      /* Loss of clock case */
    }

    /* Enable all of the port clocks. These have to be enabled to configure
     * pin muxing options, so most code will need all of these on anyway.
     */
    SIM_SCGC5 |= (SIM_SCGC5_PORTA_MASK
                  | SIM_SCGC5_PORTB_MASK );


#if defined(NO_PLL_INIT)

        mcg_clk_hz = 21000000; //FEI mode

#else
       /* Ramp up the system clock */
       /* Set the system dividers */
       /* NOTE: The PLL init will not configure the system clock dividers,
        * so they must be configured appropriately before calling the PLL
        * init function to ensure that clocks remain in valid ranges.
        */
        SIM_CLKDIV1 = ( 0
                        | SIM_CLKDIV1_OUTDIV1(0)
                        | SIM_CLKDIV1_OUTDIV4(1) );

       /* Initialize PLL */
       /* PLL will be the source for MCG CLKOUT so the core, system, and flash clocks are derived from it */
       mcg_clk_hz = fei_fee(CLK0_FREQ_HZ,HIGH_GAIN,CLK0_TYPE);

       /* Check the value returned from pll_init() to make sure there wasn't an error */
       if (mcg_clk_hz < 0x100)
         while(1);

#endif
}
