Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Fri Nov  7 18:06:57 2025
| Host             : PC-1000-times running 64-bit major release  (build 9200)
| Command          : report_power -file XC7A200_TOP_power_routed.rpt -pb XC7A200_TOP_power_summary_routed.pb -rpx XC7A200_TOP_power_routed.rpx
| Design           : XC7A200_TOP
| Device           : xc7a200tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.700        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.556        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |       14 |       --- |             --- |
| Slice Logic             |     0.001 |     4219 |       --- |             --- |
|   LUT as Logic          |     0.001 |     1447 |    133800 |            1.08 |
|   Register              |    <0.001 |     2040 |    267600 |            0.76 |
|   CARRY4                |    <0.001 |      116 |     33450 |            0.35 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |       35 |     46200 |            0.08 |
|   Others                |     0.000 |      264 |       --- |             --- |
|   BUFR                  |     0.000 |        1 |       160 |            0.63 |
|   F7/F8 Muxes           |     0.000 |       17 |    133800 |            0.01 |
| Signals                 |     0.001 |     3067 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |       365 |            0.14 |
| MMCM                    |     0.329 |        3 |        10 |           30.00 |
| I/O                     |    <0.001 |       25 |       285 |            8.77 |
| GTP                     |     0.215 |        2 |       --- |             --- |
| Static Power            |     0.145 |          |           |                 |
| Total                   |     0.700 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.056 |       0.025 |      0.032 |
| Vccaux    |       1.800 |     0.213 |       0.182 |      0.031 |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.102 |       0.101 |      0.001 |
| MGTAVtt   |       1.200 |     0.087 |       0.085 |      0.003 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                  | Domain                                                                                                                           | Constraint (ns) |
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
| aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/tx_out_clk |            16.0 |
| aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtpe2_i/TXOUTCLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/tx_out_clk |            16.0 |
| clk_out1_clk_wiz_0                                                                                                                     | instance_name/inst/clk_out1_clk_wiz_0                                                                                            |            20.0 |
| clkfbout                                                                                                                               | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkfbout                                                       |            16.0 |
| clkfbout_1                                                                                                                             | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkfbout                                                       |            16.0 |
| clkfbout_clk_wiz_0                                                                                                                     | instance_name/inst/clkfbout_clk_wiz_0                                                                                            |            20.0 |
| clkout0                                                                                                                                | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0                                                        |            32.0 |
| clkout0_1                                                                                                                              | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout0                                                        |            32.0 |
| clkout1                                                                                                                                | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/clkout1                                                        |            16.0 |
| clkout1_1                                                                                                                              | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/clkout1                                                        |            16.0 |
| cmos_pclk                                                                                                                              | cam_pclk                                                                                                                         |            40.0 |
| instance_name/inst/clk_in1                                                                                                             | i_clk_50M_IBUF_BUFG                                                                                                              |            20.0 |
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| XC7A200_TOP                          |     0.556 |
|   aurora_module_u0                   |     0.448 |
|     aurora_channel_u0                |     0.224 |
|       aurora_8b10b_0_CLOCK_MODULE_u0 |     0.113 |
|       aurora_8b10b_0_u0              |     0.112 |
|     aurora_channel_u1                |     0.224 |
|       aurora_8b10b_0_CLOCK_MODULE_u0 |     0.113 |
|       aurora_8b10b_0_u0              |     0.111 |
|   instance_name                      |     0.105 |
|     inst                             |     0.105 |
|   u_img_data_pkt                     |     0.001 |
+--------------------------------------+-----------+


