

================================================================
== Vitis HLS Report for 'LinearImageFilter_Pipeline_ker_rows_ker_cols'
================================================================
* Date:           Thu May 30 20:38:02 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        work
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ker_rows_ker_cols  |        ?|        ?|        26|          5|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1526|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     466|    758|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    220|    -|
|Register         |        -|    -|    1212|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    1678|   2568|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |mul_30s_30s_30_2_1_U3              |mul_30s_30s_30_2_1              |        0|   3|  118|   47|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   8|  466|  758|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_620_p2                |         +|   0|  0|  30|          30|           2|
    |add_ln37_1_fu_345_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln37_fu_328_p2                 |         +|   0|  0|  71|          64|           1|
    |add_ln39_fu_678_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln49_1_fu_709_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln49_2_fu_640_p2               |         +|   0|  0|  37|          30|          30|
    |add_ln49_3_fu_653_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln49_fu_696_p2                 |         +|   0|  0|  37|          30|          30|
    |add_ln92_fu_593_p2                 |         +|   0|  0|  30|          30|           2|
    |newCol_4_fu_535_p2                 |         +|   0|  0|  39|          32|           2|
    |newCol_fu_423_p2                   |         +|   0|  0|  32|          32|          32|
    |newRow_5_fu_502_p2                 |         +|   0|  0|  39|          32|           2|
    |newRow_fu_365_p2                   |         +|   0|  0|  39|          32|          32|
    |neg1_fu_518_p2                     |         -|   0|  0|  39|           1|          32|
    |neg_fu_485_p2                      |         -|   0|  0|  39|           1|          32|
    |newCol_6_fu_625_p2                 |         -|   0|  0|  30|          30|          30|
    |newRow_6_fu_598_p2                 |         -|   0|  0|  30|          30|          30|
    |sub_ln42_fu_419_p2                 |         -|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage3_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage1_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_456                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_466                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_820                   |       and|   0|  0|   2|           1|           1|
    |abscond2_fu_523_p2                 |      icmp|   0|  0|  39|          32|           1|
    |abscond_fu_490_p2                  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln37_fu_323_p2                |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln39_fu_340_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln63_fu_459_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln80_fu_565_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln90_fu_583_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln98_fu_610_p2                |      icmp|   0|  0|  39|          32|          32|
    |ult43_fu_401_p2                    |      icmp|   0|  0|  39|          32|          32|
    |ult_fu_445_p2                      |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op139_readreq_state6  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op154_readreq_state9  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op165_read_state14    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op168_read_state17    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred506_state27       |        or|   0|  0|   2|           1|           1|
    |or_ln63_1_fu_479_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln63_2_fu_469_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln63_fu_474_p2                  |        or|   0|  0|   2|           1|           1|
    |abs3_fu_528_p3                     |    select|   0|  0|  32|           1|          32|
    |abs_fu_495_p3                      |    select|   0|  0|  32|           1|          32|
    |newCol_1_fu_551_p3                 |    select|   0|  0|  31|           1|           1|
    |newCol_3_fu_576_p3                 |    select|   0|  0|  30|           1|          30|
    |newCol_5_fu_541_p3                 |    select|   0|  0|  32|           1|          32|
    |newCol_7_fu_630_p3                 |    select|   0|  0|  30|           1|          30|
    |newRow_1_fu_412_p3                 |    select|   0|  0|  30|           1|          30|
    |newRow_2_fu_508_p3                 |    select|   0|  0|  32|           1|          32|
    |newRow_3_fu_385_p3                 |    select|   0|  0|  31|           1|           1|
    |newRow_7_fu_603_p3                 |    select|   0|  0|  30|           1|          30|
    |select_ln24_fu_359_p3              |    select|   0|  0|  32|           1|           1|
    |select_ln37_fu_351_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |rev44_fu_406_p2                    |       xor|   0|  0|   2|           1|           2|
    |rev_fu_449_p2                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln63_fu_463_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln80_fu_570_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln90_fu_587_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln98_fu_614_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1526|         923|         960|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  31|          6|    1|          6|
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg          |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg          |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_newCol_6_ph_reg_255  |   9|          2|   30|         60|
    |ap_phi_reg_pp0_iter0_newRow_6_ph_reg_267  |   9|          2|   30|         60|
    |ap_phi_reg_pp0_iter1_newCol_6_ph_reg_255  |   9|          2|   30|         60|
    |ap_phi_reg_pp0_iter1_newRow_6_ph_reg_267  |   9|          2|   30|         60|
    |ap_sig_allocacmp_sum_load_1               |   9|          2|   32|         64|
    |i_fu_122                                  |   9|          2|   32|         64|
    |image_in_blk_n_AR                         |   9|          2|    1|          2|
    |image_in_blk_n_R                          |   9|          2|    1|          2|
    |indvar_flatten_fu_126                     |   9|          2|   64|        128|
    |j_fu_118                                  |   9|          2|   32|         64|
    |kernel_blk_n_AR                           |   9|          2|    1|          2|
    |kernel_blk_n_R                            |   9|          2|    1|          2|
    |sum_fu_130                                |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 220|         48|  325|        654|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln37_reg_866                          |  64|   0|   64|          0|
    |ap_CS_fsm                                 |   5|   0|    5|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_newCol_6_ph_reg_255  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter0_newRow_6_ph_reg_267  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter1_newCol_6_ph_reg_255  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter1_newRow_6_ph_reg_267  |  30|   0|   30|          0|
    |ap_predicate_pred208_state6               |   1|   0|    1|          0|
    |ap_predicate_pred231_state14              |   1|   0|    1|          0|
    |ap_predicate_pred247_state9               |   1|   0|    1|          0|
    |ap_predicate_pred265_state17              |   1|   0|    1|          0|
    |ap_predicate_pred506_state27              |   1|   0|    1|          0|
    |empty_37_reg_903                          |  30|   0|   30|          0|
    |i_fu_122                                  |  32|   0|   32|          0|
    |icmp_ln37_reg_862                         |   1|   0|    1|          0|
    |icmp_ln39_reg_876                         |   1|   0|    1|          0|
    |image_in_addr_read_reg_1023               |  32|   0|   32|          0|
    |indvar_flatten_fu_126                     |  64|   0|   64|          0|
    |j_fu_118                                  |  32|   0|   32|          0|
    |j_load_reg_871                            |  32|   0|   32|          0|
    |kernel_addr_read_reg_1018                 |  32|   0|   32|          0|
    |mul_ln49_reg_1002                         |  30|   0|   30|          0|
    |mul_reg_1038                              |  32|   0|   32|          0|
    |newCol_5_reg_965                          |  32|   0|   32|          0|
    |newCol_6_ph_reg_255                       |  30|   0|   30|          0|
    |newCol_reg_919                            |  32|   0|   32|          0|
    |newRow_1_reg_914                          |  30|   0|   30|          0|
    |newRow_2_reg_954                          |  32|   0|   32|          0|
    |newRow_reg_894                            |  32|   0|   32|          0|
    |or_ln63_1_reg_950                         |   1|   0|    1|          0|
    |p_cast_reg_857                            |  31|   0|   32|          1|
    |select_ln24_reg_888                       |  32|   0|   32|          0|
    |select_ln37_reg_881                       |  32|   0|   32|          0|
    |sum_1_reg_1048                            |  32|   0|   32|          0|
    |sum_fu_130                                |  32|   0|   32|          0|
    |tmp_2_reg_908                             |   1|   0|    1|          0|
    |tmp_3_reg_938                             |   1|   0|    1|          0|
    |trunc_ln26_reg_959                        |  30|   0|   30|          0|
    |trunc_ln27_1_reg_933                      |  31|   0|   31|          0|
    |trunc_ln27_3_reg_970                      |  30|   0|   30|          0|
    |trunc_ln27_reg_928                        |  30|   0|   30|          0|
    |trunc_ln49_1_reg_1007                     |  30|   0|   30|          0|
    |trunc_ln49_4_reg_991                      |  30|   0|   30|          0|
    |trunc_ln49_reg_945                        |  30|   0|   30|          0|
    |icmp_ln37_reg_862                         |  64|  32|    1|          0|
    |or_ln63_1_reg_950                         |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1212|  64| 1087|          1|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|grp_fu_249_p_din0        |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|grp_fu_249_p_din1        |  out|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|grp_fu_249_p_dout0       |   in|   32|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|grp_fu_249_p_ce          |  out|    1|  ap_ctrl_hs|  LinearImageFilter_Pipeline_ker_rows_ker_cols|  return value|
|m_axi_kernel_AWVALID     |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWREADY     |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWADDR      |  out|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWID        |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWLEN       |  out|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWSIZE      |  out|    3|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWBURST     |  out|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWLOCK      |  out|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWCACHE     |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWPROT      |  out|    3|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWQOS       |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWREGION    |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_AWUSER      |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WVALID      |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WREADY      |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WDATA       |  out|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WSTRB       |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WLAST       |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WID         |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_WUSER       |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARVALID     |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARREADY     |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARADDR      |  out|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARID        |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARLEN       |  out|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARSIZE      |  out|    3|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARBURST     |  out|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARLOCK      |  out|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARCACHE     |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARPROT      |  out|    3|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARQOS       |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARREGION    |  out|    4|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_ARUSER      |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RVALID      |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RREADY      |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RDATA       |   in|   32|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RLAST       |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RID         |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RFIFONUM    |   in|    9|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RUSER       |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_RRESP       |   in|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_BVALID      |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_BREADY      |  out|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_BRESP       |   in|    2|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_BID         |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_kernel_BUSER       |   in|    1|       m_axi|                                        kernel|       pointer|
|m_axi_image_in_AWVALID   |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWREADY   |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWADDR    |  out|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWID      |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWLEN     |  out|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWSIZE    |  out|    3|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWBURST   |  out|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWLOCK    |  out|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWCACHE   |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWPROT    |  out|    3|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWQOS     |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWREGION  |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_AWUSER    |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WVALID    |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WREADY    |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WDATA     |  out|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WSTRB     |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WLAST     |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WID       |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_WUSER     |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARVALID   |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARREADY   |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARADDR    |  out|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARID      |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARLEN     |  out|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARSIZE    |  out|    3|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARBURST   |  out|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARLOCK    |  out|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARCACHE   |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARPROT    |  out|    3|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARQOS     |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARREGION  |  out|    4|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_ARUSER    |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RVALID    |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RREADY    |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RDATA     |   in|   32|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RLAST     |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RID       |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RFIFONUM  |   in|    9|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RUSER     |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_RRESP     |   in|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_BVALID    |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_BREADY    |  out|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_BRESP     |   in|    2|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_BID       |   in|    1|       m_axi|                                      image_in|       pointer|
|m_axi_image_in_BUSER     |   in|    1|       m_axi|                                      image_in|       pointer|
|mul_ln7                  |   in|   64|     ap_none|                                       mul_ln7|        scalar|
|padding                  |   in|    8|     ap_none|                                       padding|        scalar|
|kernel_dim               |   in|   32|     ap_none|                                    kernel_dim|        scalar|
|add                      |   in|   32|     ap_none|                                           add|        scalar|
|rows                     |   in|   32|     ap_none|                                          rows|        scalar|
|newRow_4                 |   in|   30|     ap_none|                                      newRow_4|        scalar|
|col                      |   in|   32|     ap_none|                                           col|        scalar|
|empty_26                 |   in|   31|     ap_none|                                      empty_26|        scalar|
|cols                     |   in|   32|     ap_none|                                          cols|        scalar|
|empty                    |   in|   30|     ap_none|                                         empty|        scalar|
|image_in_offset          |   in|   32|     ap_none|                               image_in_offset|        scalar|
|kernel_offset            |   in|   32|     ap_none|                                 kernel_offset|        scalar|
|newCol_2                 |   in|   30|     ap_none|                                      newCol_2|        scalar|
|mul_i                    |   in|   30|     ap_none|                                         mul_i|        scalar|
|mul35_i                  |   in|   30|     ap_none|                                       mul35_i|        scalar|
|sum_1_out                |  out|   32|      ap_vld|                                     sum_1_out|       pointer|
|sum_1_out_ap_vld         |  out|    1|      ap_vld|                                     sum_1_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 5, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 32 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mul35_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul35_i"   --->   Operation 33 'read' 'mul35_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mul_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul_i"   --->   Operation 34 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%newCol_2_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newCol_2"   --->   Operation 35 'read' 'newCol_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_offset"   --->   Operation 36 'read' 'kernel_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_in_offset"   --->   Operation 37 'read' 'image_in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty"   --->   Operation 38 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 39 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty_26"   --->   Operation 40 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %col"   --->   Operation 41 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%newRow_4_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newRow_4"   --->   Operation 42 'read' 'newRow_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 43 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add"   --->   Operation 44 'read' 'add_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_dim"   --->   Operation 45 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%padding_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %padding"   --->   Operation 46 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mul_ln7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln7"   --->   Operation 47 'read' 'mul_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast = zext i31 %tmp_1"   --->   Operation 48 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmaxicache_ln0 = specmaxicache void @_ssdm_op_SpecMAXICache, i32 %image_in, i64 256, i64 128, i64 1, i64 1, i64 0, i64 0, void @empty_2"   --->   Operation 49 'specmaxicache' 'specmaxicache_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmaxicache_ln0 = specmaxicache void @_ssdm_op_SpecMAXICache, i32 %kernel, i64 1, i64 128, i64 1, i64 1, i64 0, i64 0, void @empty_2"   --->   Operation 50 'specmaxicache' 'specmaxicache_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 1000, void @empty_6, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 10000000, void @empty_5, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 0, i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 53 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 0, i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 55 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 0, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 56 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 58 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.52ns)   --->   "%icmp_ln37 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln7_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 61 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (3.52ns)   --->   "%add_ln37 = add i64 %indvar_flatten_load, i64 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 62 'add' 'add_ln37' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc23, void %for.inc33.loopexit.exitStub" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 63 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 64 'load' 'j_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 65 'load' 'i_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.55ns)   --->   "%icmp_ln39 = icmp_eq  i32 %j_load, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 66 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln37_1 = add i32 %i_load, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 67 'add' 'add_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln37 = select i1 %icmp_ln39, i32 %add_ln37_1, i32 %i_load" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 68 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 69 [1/1] (0.69ns)   --->   "%select_ln24 = select i1 %icmp_ln39, i32 0, i32 %j_load" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 69 'select' 'select_ln24' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (2.55ns)   --->   "%newRow = add i32 %select_ln37, i32 %add_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 70 'add' 'newRow' <Predicate = (!icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 71 'trunc' 'empty_37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 72 'trunc' 'empty_38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newRow, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 73 'bitselect' 'tmp_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (6.91ns)   --->   "%mul17 = mul i32 %select_ln37, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 74 'mul' 'mul17' <Predicate = (!icmp_ln37)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.73ns)   --->   "%newRow_3 = select i1 %tmp_2, i31 0, i31 %empty_38" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 75 'select' 'newRow_3' <Predicate = (!icmp_ln37)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%newRow_3_cast4 = zext i31 %newRow_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 76 'zext' 'newRow_3_cast4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node newRow_1)   --->   "%empty_39 = trunc i31 %newRow_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 77 'trunc' 'empty_39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (2.55ns)   --->   "%ult43 = icmp_ult  i32 %newRow_3_cast4, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 78 'icmp' 'ult43' <Predicate = (!icmp_ln37)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node newRow_1)   --->   "%rev44 = xor i1 %ult43, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 79 'xor' 'rev44' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_1 = select i1 %rev44, i30 %newRow_4_read, i30 %empty_39" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 80 'select' 'newRow_1' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42 = sub i32 %col_read, i32 %p_cast" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:42]   --->   Operation 81 'sub' 'sub_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%newCol = add i32 %select_ln24, i32 %sub_ln42" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:42]   --->   Operation 82 'add' 'newCol' <Predicate = (!icmp_ln37)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 83 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 84 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newCol, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:63->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 85 'bitselect' 'tmp_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ker_rows_ker_cols_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %newRow, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 87 'icmp' 'ult' <Predicate = (!icmp_ln37)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln63_1)   --->   "%rev = xor i1 %ult, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 88 'xor' 'rev' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/2] (6.91ns)   --->   "%mul17 = mul i32 %select_ln37, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 89 'mul' 'mul17' <Predicate = (!icmp_ln37)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %mul17" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 90 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 91 'specpipeline' 'specpipeline_ln24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln63 = icmp_ult  i32 %newCol, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:63->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 92 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln37)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln63_1)   --->   "%xor_ln63 = xor i1 %icmp_ln63, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:63->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 93 'xor' 'xor_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln63_1)   --->   "%or_ln63_2 = or i1 %tmp_3, i1 %xor_ln63" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:63->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 94 'or' 'or_ln63_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln63_1)   --->   "%or_ln63 = or i1 %rev, i1 %tmp_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:63->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 95 'or' 'or_ln63' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln63_1 = or i1 %or_ln63, i1 %or_ln63_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:63->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 96 'or' 'or_ln63_1' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.70ns)   --->   "%br_ln63 = br i1 %or_ln63_1, void %if.end, void %if.then.i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:63->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 97 'br' 'br_ln63' <Predicate = (!icmp_ln37)> <Delay = 1.70>
ST_4 : Operation 98 [1/1] (1.93ns)   --->   "%switch_ln65 = switch i8 %padding_read, void %for.inc, i8 1, void %sw.bb.i, i8 2, void %sw.bb18.i_ifconv" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:65->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 98 'switch' 'switch_ln65' <Predicate = (!icmp_ln37 & or_ln63_1)> <Delay = 1.93>
ST_4 : Operation 99 [1/1] (2.55ns)   --->   "%neg = sub i32 0, i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 99 'sub' 'neg' <Predicate = (!icmp_ln37 & or_ln63_1 & tmp_2 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.55ns)   --->   "%abscond = icmp_sgt  i32 %newRow, i32 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 100 'icmp' 'abscond' <Predicate = (!icmp_ln37 & or_ln63_1 & tmp_2 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node newRow_5)   --->   "%abs = select i1 %abscond, i32 %newRow, i32 %neg" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 101 'select' 'abs' <Predicate = (!icmp_ln37 & or_ln63_1 & tmp_2 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (2.55ns) (out node of the LUT)   --->   "%newRow_5 = add i32 %abs, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:88->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 102 'add' 'newRow_5' <Predicate = (!icmp_ln37 & or_ln63_1 & tmp_2 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.69ns)   --->   "%newRow_2 = select i1 %tmp_2, i32 %newRow_5, i32 %newRow" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 103 'select' 'newRow_2' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %newRow_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:26]   --->   Operation 104 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.55ns)   --->   "%neg1 = sub i32 0, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:42]   --->   Operation 105 'sub' 'neg1' <Predicate = (!icmp_ln37 & or_ln63_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (2.55ns)   --->   "%abscond2 = icmp_sgt  i32 %newCol, i32 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:42]   --->   Operation 106 'icmp' 'abscond2' <Predicate = (!icmp_ln37 & or_ln63_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node newCol_4)   --->   "%abs3 = select i1 %abscond2, i32 %newCol, i32 %neg1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:42]   --->   Operation 107 'select' 'abs3' <Predicate = (!icmp_ln37 & or_ln63_1 & tmp_3 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (2.55ns) (out node of the LUT)   --->   "%newCol_4 = add i32 %abs3, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:96->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 108 'add' 'newCol_4' <Predicate = (!icmp_ln37 & or_ln63_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.69ns)   --->   "%newCol_5 = select i1 %tmp_3, i32 %newCol_4, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:63->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 109 'select' 'newCol_5' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = trunc i32 %newCol_5" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 110 'trunc' 'trunc_ln27_3' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.73ns)   --->   "%newCol_1 = select i1 %tmp_3, i31 0, i31 %trunc_ln27_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:76->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 111 'select' 'newCol_1' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %newCol_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 112 'zext' 'zext_ln27' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 1)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node newCol_3)   --->   "%trunc_ln27_2 = trunc i31 %newCol_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:27]   --->   Operation 113 'trunc' 'trunc_ln27_2' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 1)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (2.55ns)   --->   "%icmp_ln80 = icmp_ult  i32 %zext_ln27, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:80->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 114 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node newCol_3)   --->   "%xor_ln80 = xor i1 %icmp_ln80, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:80->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 115 'xor' 'xor_ln80' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_3 = select i1 %xor_ln80, i30 %newCol_2_read, i30 %trunc_ln27_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:80->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 116 'select' 'newCol_3' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.70ns)   --->   "%br_ln84 = br void %if.end" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:84->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 117 'br' 'br_ln84' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 1)> <Delay = 1.70>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 118 [1/1] (2.55ns)   --->   "%icmp_ln90 = icmp_ult  i32 %newRow_2, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:90->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 118 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node newRow_7)   --->   "%xor_ln90 = xor i1 %icmp_ln90, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:90->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 119 'xor' 'xor_ln90' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92 = add i30 %mul_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 120 'add' 'add_ln92' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newRow_6 = sub i30 %add_ln92, i30 %trunc_ln26" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 121 'sub' 'newRow_6' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_7 = select i1 %xor_ln90, i30 %newRow_6, i30 %trunc_ln26" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:90->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 122 'select' 'newRow_7' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (2.55ns)   --->   "%icmp_ln98 = icmp_ult  i32 %newCol_5, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:98->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 123 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node newCol_7)   --->   "%xor_ln98 = xor i1 %icmp_ln98, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:98->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 124 'xor' 'xor_ln98' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100 = add i30 %mul35_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:100->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 125 'add' 'add_ln100' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newCol_6 = sub i30 %add_ln100, i30 %trunc_ln27_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:100->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 126 'sub' 'newCol_6' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_7 = select i1 %xor_ln98, i30 %newCol_6, i30 %trunc_ln27_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:98->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 127 'select' 'newCol_7' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.70ns)   --->   "%br_ln102 = br void %if.end" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:44]   --->   Operation 128 'br' 'br_ln102' <Predicate = (!icmp_ln37 & or_ln63_1 & padding_read == 2)> <Delay = 1.70>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln49_2 = trunc i32 %select_ln24" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 129 'trunc' 'trunc_ln49_2' <Predicate = (!icmp_ln37 & padding_read == 2) | (!icmp_ln37 & padding_read == 1) | (!icmp_ln37 & !or_ln63_1)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (2.49ns)   --->   "%add_ln49_2 = add i30 %trunc_ln49_2, i30 %trunc_ln49" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 130 'add' 'add_ln49_2' <Predicate = (!icmp_ln37 & padding_read == 2) | (!icmp_ln37 & padding_read == 1) | (!icmp_ln37 & !or_ln63_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln49_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln49_2, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 131 'bitconcatenate' 'shl_ln49_1' <Predicate = (!icmp_ln37 & padding_read == 2) | (!icmp_ln37 & padding_read == 1) | (!icmp_ln37 & !or_ln63_1)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (2.55ns)   --->   "%add_ln49_3 = add i32 %shl_ln49_1, i32 %kernel_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 132 'add' 'add_ln49_3' <Predicate = (!icmp_ln37 & padding_read == 2) | (!icmp_ln37 & padding_read == 1) | (!icmp_ln37 & !or_ln63_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln49_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln49_3, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 133 'partselect' 'trunc_ln49_4' <Predicate = (!icmp_ln37 & padding_read == 2) | (!icmp_ln37 & padding_read == 1) | (!icmp_ln37 & !or_ln63_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%newCol_6_ph = phi i30 %newCol_3, void %sw.bb.i, i30 %newCol_7, void %sw.bb18.i_ifconv, i30 %trunc_ln27, void %for.inc23"   --->   Operation 134 'phi' 'newCol_6_ph' <Predicate = (!icmp_ln37 & padding_read == 2) | (!icmp_ln37 & padding_read == 1) | (!icmp_ln37 & !or_ln63_1)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%newRow_6_ph = phi i30 %newRow_1, void %sw.bb.i, i30 %newRow_7, void %sw.bb18.i_ifconv, i30 %empty_37, void %for.inc23"   --->   Operation 135 'phi' 'newRow_6_ph' <Predicate = (!icmp_ln37 & padding_read == 2) | (!icmp_ln37 & padding_read == 1) | (!icmp_ln37 & !or_ln63_1)> <Delay = 0.00>
ST_6 : Operation 136 [2/2] (6.91ns)   --->   "%mul_ln49 = mul i30 %newRow_6_ph, i30 %tmp" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 136 'mul' 'mul_ln49' <Predicate = (!icmp_ln37 & padding_read == 2) | (!icmp_ln37 & padding_read == 1) | (!icmp_ln37 & !or_ln63_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i30 %trunc_ln49_4" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 137 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln37 & padding_read == 2) | (!icmp_ln37 & padding_read == 1) | (!icmp_ln37 & !or_ln63_1)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i32 %sext_ln49_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 138 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln37 & padding_read == 2) | (!icmp_ln37 & padding_read == 1) | (!icmp_ln37 & !or_ln63_1)> <Delay = 0.00>
ST_6 : Operation 139 [8/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 139 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln37 & padding_read == 2) | (!icmp_ln37 & padding_read == 1) | (!icmp_ln37 & !or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 140 [1/1] (2.55ns)   --->   "%add_ln39 = add i32 %select_ln24, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 140 'add' 'add_ln39' <Predicate = (!icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.58ns)   --->   "%store_ln37 = store i64 %add_ln37, i64 %indvar_flatten" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 141 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_6 : Operation 142 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %select_ln37, i32 %i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:37]   --->   Operation 142 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_6 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 %add_ln39, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 143 'store' 'store_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body12" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39]   --->   Operation 144 'br' 'br_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 145 [1/2] (6.91ns)   --->   "%mul_ln49 = mul i30 %newRow_6_ph, i30 %tmp" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 145 'mul' 'mul_ln49' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [7/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 146 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 147 [1/1] (2.49ns)   --->   "%add_ln49 = add i30 %mul_ln49, i30 %newCol_6_ph" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 147 'add' 'add_ln49' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln49, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 148 'bitconcatenate' 'shl_ln1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (2.55ns)   --->   "%add_ln49_1 = add i32 %shl_ln1, i32 %image_in_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 149 'add' 'add_ln49_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln49_1, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 150 'partselect' 'trunc_ln49_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 0.00>
ST_8 : Operation 151 [6/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 151 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i30 %trunc_ln49_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 152 'sext' 'sext_ln49' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i32 %sext_ln49" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 153 'getelementptr' 'image_in_addr' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 0.00>
ST_9 : Operation 154 [8/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 154 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 155 [5/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 155 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 156 [7/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 156 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 157 [4/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 157 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 158 [6/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 158 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 159 [3/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 159 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 160 [5/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 160 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 161 [2/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 161 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 162 [4/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 162 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 163 [1/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 163 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 164 [3/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 164 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 165 [1/1] (7.30ns)   --->   "%kernel_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %kernel_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 165 'read' 'kernel_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 166 [2/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 166 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 167 [1/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 167 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 168 [1/1] (7.30ns)   --->   "%image_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %image_in_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 168 'read' 'image_in_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %image_in_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 169 'bitcast' 'bitcast_ln49' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln49_1 = bitcast i32 %kernel_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 170 'bitcast' 'bitcast_ln49_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 0.00>
ST_18 : Operation 171 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 171 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 172 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 172 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 173 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 173 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 174 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln49, i32 %bitcast_ln49_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 174 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 175 'load' 'sum_load_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 0.00>
ST_22 : Operation 176 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 176 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 183 'load' 'sum_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_1_out, i32 %sum_load"   --->   Operation 184 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 185 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 177 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 177 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 178 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 178 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 179 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 179 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 180 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 180 'fadd' 'sum_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.58>
ST_27 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %sum_1, i32 %sum" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 181 'store' 'store_ln24' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 1.58>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 182 'br' 'br_ln50' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln63_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ newRow_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ newCol_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul35_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca        ) [ 0111111000000000000000000000]
i                    (alloca        ) [ 0111111000000000000000000000]
indvar_flatten       (alloca        ) [ 0111111000000000000000000000]
sum                  (alloca        ) [ 0111111111111111111111111111]
mul35_i_read         (read          ) [ 0011110000000000000000000000]
mul_i_read           (read          ) [ 0011110000000000000000000000]
newCol_2_read        (read          ) [ 0011100000000000000000000000]
kernel_offset_read   (read          ) [ 0011110000000000000000000000]
image_in_offset_read (read          ) [ 0111111110000000000000000000]
tmp                  (read          ) [ 0111111100000000000000000000]
cols_read            (read          ) [ 0011110000000000000000000000]
tmp_1                (read          ) [ 0000000000000000000000000000]
col_read             (read          ) [ 0011000000000000000000000000]
newRow_4_read        (read          ) [ 0011000000000000000000000000]
rows_read            (read          ) [ 0011110000000000000000000000]
add_read             (read          ) [ 0011000000000000000000000000]
kernel_dim_read      (read          ) [ 0011100000000000000000000000]
padding_read         (read          ) [ 0111111111111111111111111111]
mul_ln7_read         (read          ) [ 0010000000000000000000000000]
p_cast               (zext          ) [ 0011000000000000000000000000]
specmaxicache_ln0    (specmaxicache ) [ 0000000000000000000000000000]
specmaxicache_ln0    (specmaxicache ) [ 0000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0    (specinterface ) [ 0000000000000000000000000000]
store_ln24           (store         ) [ 0000000000000000000000000000]
store_ln0            (store         ) [ 0000000000000000000000000000]
store_ln37           (store         ) [ 0000000000000000000000000000]
store_ln39           (store         ) [ 0000000000000000000000000000]
br_ln0               (br            ) [ 0000000000000000000000000000]
indvar_flatten_load  (load          ) [ 0000000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 0000000000000000000000000000]
specbitsmap_ln0      (specbitsmap   ) [ 0000000000000000000000000000]
icmp_ln37            (icmp          ) [ 0111111111111111111111111111]
add_ln37             (add           ) [ 0101111000000000000000000000]
br_ln37              (br            ) [ 0000000000000000000000000000]
j_load               (load          ) [ 0001000000000000000000000000]
i_load               (load          ) [ 0000000000000000000000000000]
icmp_ln39            (icmp          ) [ 0001000000000000000000000000]
add_ln37_1           (add           ) [ 0000000000000000000000000000]
select_ln37          (select        ) [ 0101111000000000000000000000]
select_ln24          (select        ) [ 0100111000000000000000000000]
newRow               (add           ) [ 0000100000000000000000000000]
empty_37             (trunc         ) [ 0100111000000000000000000000]
empty_38             (trunc         ) [ 0000000000000000000000000000]
tmp_2                (bitselect     ) [ 0000100000000000000000000000]
newRow_3             (select        ) [ 0000000000000000000000000000]
newRow_3_cast4       (zext          ) [ 0000000000000000000000000000]
empty_39             (trunc         ) [ 0000000000000000000000000000]
ult43                (icmp          ) [ 0000000000000000000000000000]
rev44                (xor           ) [ 0000000000000000000000000000]
newRow_1             (select        ) [ 0100111000000000000000000000]
sub_ln42             (sub           ) [ 0000000000000000000000000000]
newCol               (add           ) [ 0000100000000000000000000000]
trunc_ln27           (trunc         ) [ 0100111000000000000000000000]
trunc_ln27_1         (trunc         ) [ 0000100000000000000000000000]
tmp_3                (bitselect     ) [ 0000100000000000000000000000]
specloopname_ln0     (specloopname  ) [ 0000000000000000000000000000]
ult                  (icmp          ) [ 0000000000000000000000000000]
rev                  (xor           ) [ 0000000000000000000000000000]
mul17                (mul           ) [ 0000000000000000000000000000]
trunc_ln49           (trunc         ) [ 0000010000000000000000000000]
specpipeline_ln24    (specpipeline  ) [ 0000000000000000000000000000]
icmp_ln63            (icmp          ) [ 0000000000000000000000000000]
xor_ln63             (xor           ) [ 0000000000000000000000000000]
or_ln63_2            (or            ) [ 0000000000000000000000000000]
or_ln63              (or            ) [ 0000000000000000000000000000]
or_ln63_1            (or            ) [ 0111111111111111111111111111]
br_ln63              (br            ) [ 0100111000000000000000000000]
switch_ln65          (switch        ) [ 0000000000000000000000000000]
neg                  (sub           ) [ 0000000000000000000000000000]
abscond              (icmp          ) [ 0000000000000000000000000000]
abs                  (select        ) [ 0000000000000000000000000000]
newRow_5             (add           ) [ 0000000000000000000000000000]
newRow_2             (select        ) [ 0000010000000000000000000000]
trunc_ln26           (trunc         ) [ 0000010000000000000000000000]
neg1                 (sub           ) [ 0000000000000000000000000000]
abscond2             (icmp          ) [ 0000000000000000000000000000]
abs3                 (select        ) [ 0000000000000000000000000000]
newCol_4             (add           ) [ 0000000000000000000000000000]
newCol_5             (select        ) [ 0000010000000000000000000000]
trunc_ln27_3         (trunc         ) [ 0000010000000000000000000000]
newCol_1             (select        ) [ 0000000000000000000000000000]
zext_ln27            (zext          ) [ 0000000000000000000000000000]
trunc_ln27_2         (trunc         ) [ 0000000000000000000000000000]
icmp_ln80            (icmp          ) [ 0000000000000000000000000000]
xor_ln80             (xor           ) [ 0000000000000000000000000000]
newCol_3             (select        ) [ 0100111000000000000000000000]
br_ln84              (br            ) [ 0100111000000000000000000000]
icmp_ln90            (icmp          ) [ 0000000000000000000000000000]
xor_ln90             (xor           ) [ 0000000000000000000000000000]
add_ln92             (add           ) [ 0000000000000000000000000000]
newRow_6             (sub           ) [ 0000000000000000000000000000]
newRow_7             (select        ) [ 0100111000000000000000000000]
icmp_ln98            (icmp          ) [ 0000000000000000000000000000]
xor_ln98             (xor           ) [ 0000000000000000000000000000]
add_ln100            (add           ) [ 0000000000000000000000000000]
newCol_6             (sub           ) [ 0000000000000000000000000000]
newCol_7             (select        ) [ 0100111000000000000000000000]
br_ln102             (br            ) [ 0100111000000000000000000000]
trunc_ln49_2         (trunc         ) [ 0000000000000000000000000000]
add_ln49_2           (add           ) [ 0000000000000000000000000000]
shl_ln49_1           (bitconcatenate) [ 0000000000000000000000000000]
add_ln49_3           (add           ) [ 0000000000000000000000000000]
trunc_ln49_4         (partselect    ) [ 0100001000000000000000000000]
newCol_6_ph          (phi           ) [ 0111001110000000000000000000]
newRow_6_ph          (phi           ) [ 0110001100000000000000000000]
sext_ln49_1          (sext          ) [ 0000000000000000000000000000]
kernel_addr          (getelementptr ) [ 0111110111111110000000000000]
add_ln39             (add           ) [ 0000000000000000000000000000]
store_ln37           (store         ) [ 0000000000000000000000000000]
store_ln37           (store         ) [ 0000000000000000000000000000]
store_ln39           (store         ) [ 0000000000000000000000000000]
br_ln39              (br            ) [ 0000000000000000000000000000]
mul_ln49             (mul           ) [ 0001000010000000000000000000]
add_ln49             (add           ) [ 0000000000000000000000000000]
shl_ln1              (bitconcatenate) [ 0000000000000000000000000000]
add_ln49_1           (add           ) [ 0000000000000000000000000000]
trunc_ln49_1         (partselect    ) [ 0000100001000000000000000000]
sext_ln49            (sext          ) [ 0000000000000000000000000000]
image_in_addr        (getelementptr ) [ 0111110000111111110000000000]
kernel_load_req      (readreq       ) [ 0000000000000000000000000000]
kernel_addr_read     (read          ) [ 0111010000000001111000000000]
image_in_load_req    (readreq       ) [ 0000000000000000000000000000]
image_in_addr_read   (read          ) [ 0001000000000000001000000000]
bitcast_ln49         (bitcast       ) [ 0100110000000000000111000000]
bitcast_ln49_1       (bitcast       ) [ 0100110000000000000111000000]
mul                  (fmul          ) [ 0111110000000000000000111110]
sum_load_1           (load          ) [ 0101110000000000000000011110]
sum_1                (fadd          ) [ 0010000000000000000000000001]
store_ln24           (store         ) [ 0000000000000000000000000000]
br_ln50              (br            ) [ 0000000000000000000000000000]
sum_load             (load          ) [ 0000000000000000000000000000]
write_ln0            (write         ) [ 0000000000000000000000000000]
ret_ln0              (ret           ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="padding">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rows">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="newRow_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newRow_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="col">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="empty_26">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cols">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="empty">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="image_in_offset">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_offset">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_offset"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="newCol_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newCol_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mul_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mul35_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul35_i"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sum_1_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMAXICache"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ker_rows_ker_cols_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="j_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sum_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mul35_i_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="30" slack="0"/>
<pin id="136" dir="0" index="1" bw="30" slack="0"/>
<pin id="137" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul35_i_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mul_i_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="30" slack="0"/>
<pin id="142" dir="0" index="1" bw="30" slack="0"/>
<pin id="143" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="newCol_2_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="30" slack="0"/>
<pin id="148" dir="0" index="1" bw="30" slack="0"/>
<pin id="149" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="newCol_2_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="kernel_offset_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_offset_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="image_in_offset_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="30" slack="0"/>
<pin id="166" dir="0" index="1" bw="30" slack="0"/>
<pin id="167" dir="1" index="2" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="cols_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_1_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="0"/>
<pin id="178" dir="0" index="1" bw="31" slack="0"/>
<pin id="179" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="col_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="newRow_4_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="30" slack="0"/>
<pin id="190" dir="0" index="1" bw="30" slack="0"/>
<pin id="191" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="newRow_4_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="rows_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="kernel_dim_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_dim_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="padding_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mul_ln7_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln7_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_readreq_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="kernel_load_req/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_readreq_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="image_in_load_req/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="kernel_addr_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="8"/>
<pin id="241" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_addr_read/14 "/>
</bind>
</comp>

<comp id="243" class="1004" name="image_in_addr_read_read_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="8"/>
<pin id="246" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_addr_read/17 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln0_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="255" class="1005" name="newCol_6_ph_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="30" slack="2"/>
<pin id="257" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_6_ph (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="newCol_6_ph_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="30" slack="2"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="30" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="4" bw="30" slack="3"/>
<pin id="264" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="6" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newCol_6_ph/6 "/>
</bind>
</comp>

<comp id="267" class="1005" name="newRow_6_ph_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="30" slack="1"/>
<pin id="269" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opset="newRow_6_ph (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="newRow_6_ph_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="30" slack="3"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="30" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="4" bw="30" slack="3"/>
<pin id="276" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="6" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newRow_6_ph/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/22 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/18 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="30" slack="0"/>
<pin id="289" dir="0" index="1" bw="30" slack="5"/>
<pin id="290" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="0" index="1" bw="32" slack="2"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul17/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="31" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln24_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln0_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln37_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln39_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="indvar_flatten_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln37_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="1"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln37_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="j_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln39_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln37_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln37_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln24_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="1"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="newRow_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="32" slack="2"/>
<pin id="368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="empty_37_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="empty_38_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="newRow_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="31" slack="0"/>
<pin id="388" dir="0" index="2" bw="31" slack="0"/>
<pin id="389" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_3/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="newRow_3_cast4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newRow_3_cast4/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="empty_39_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="31" slack="0"/>
<pin id="399" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="ult43_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="2"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult43/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="rev44_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev44/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="newRow_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="30" slack="2"/>
<pin id="415" dir="0" index="2" bw="30" slack="0"/>
<pin id="416" dir="1" index="3" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_1/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sub_ln42_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="0" index="1" bw="31" slack="2"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="newCol_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln27_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln27_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="ult_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="0" index="1" bw="32" slack="3"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="rev_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln49_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln63_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="0" index="1" bw="32" slack="3"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="xor_ln63_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln63/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln63_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63_2/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln63_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="1"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_ln63_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63_1/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="neg_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="1"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="abscond_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="abs_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="1"/>
<pin id="498" dir="0" index="2" bw="32" slack="0"/>
<pin id="499" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="newRow_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow_5/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="newRow_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="32" slack="1"/>
<pin id="512" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_2/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln26_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="neg1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg1/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="abscond2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond2/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="abs3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="1"/>
<pin id="531" dir="0" index="2" bw="32" slack="0"/>
<pin id="532" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs3/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="newCol_4_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol_4/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="newCol_5_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="32" slack="1"/>
<pin id="545" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_5/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln27_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_3/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="newCol_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="31" slack="0"/>
<pin id="554" dir="0" index="2" bw="31" slack="1"/>
<pin id="555" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_1/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln27_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="31" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln27_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="31" slack="0"/>
<pin id="563" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_2/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln80_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="3"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln80_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln80/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="newCol_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="30" slack="3"/>
<pin id="579" dir="0" index="2" bw="30" slack="0"/>
<pin id="580" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_3/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln90_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="0" index="1" bw="32" slack="4"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="xor_ln90_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln90/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln92_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="30" slack="4"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="newRow_6_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="30" slack="0"/>
<pin id="600" dir="0" index="1" bw="30" slack="1"/>
<pin id="601" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newRow_6/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="newRow_7_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="30" slack="0"/>
<pin id="606" dir="0" index="2" bw="30" slack="1"/>
<pin id="607" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newRow_7/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln98_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="0" index="1" bw="32" slack="4"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="xor_ln98_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln100_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="30" slack="4"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="newCol_6_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="30" slack="0"/>
<pin id="627" dir="0" index="1" bw="30" slack="1"/>
<pin id="628" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newCol_6/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="newCol_7_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="30" slack="0"/>
<pin id="633" dir="0" index="2" bw="30" slack="1"/>
<pin id="634" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newCol_7/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln49_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="2"/>
<pin id="639" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_2/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln49_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="30" slack="0"/>
<pin id="642" dir="0" index="1" bw="30" slack="1"/>
<pin id="643" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_2/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="shl_ln49_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="30" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln49_1/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln49_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="4"/>
<pin id="656" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_3/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="trunc_ln49_4_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="30" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="3" slack="0"/>
<pin id="662" dir="0" index="3" bw="6" slack="0"/>
<pin id="663" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln49_4/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sext_ln49_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="30" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="kernel_addr_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln39_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="3"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/6 "/>
</bind>
</comp>

<comp id="683" class="1004" name="store_ln37_store_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="4"/>
<pin id="685" dir="0" index="1" bw="64" slack="5"/>
<pin id="686" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln37_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="4"/>
<pin id="689" dir="0" index="1" bw="32" slack="5"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="store_ln39_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="5"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln49_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="30" slack="1"/>
<pin id="698" dir="0" index="1" bw="30" slack="2"/>
<pin id="699" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="shl_ln1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="30" slack="0"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln49_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="7"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="trunc_ln49_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="30" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="0" index="2" bw="3" slack="0"/>
<pin id="718" dir="0" index="3" bw="6" slack="0"/>
<pin id="719" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln49_1/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sext_ln49_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="30" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="image_in_addr_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/9 "/>
</bind>
</comp>

<comp id="734" class="1004" name="bitcast_ln49_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/18 "/>
</bind>
</comp>

<comp id="738" class="1004" name="bitcast_ln49_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="4"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49_1/18 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sum_load_1_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="21"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/22 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln24_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="0" index="1" bw="32" slack="26"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/27 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sum_load_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="21"/>
<pin id="752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/22 "/>
</bind>
</comp>

<comp id="754" class="1005" name="j_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="761" class="1005" name="i_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="768" class="1005" name="indvar_flatten_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="0"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="775" class="1005" name="sum_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="783" class="1005" name="mul35_i_read_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="30" slack="4"/>
<pin id="785" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul35_i_read "/>
</bind>
</comp>

<comp id="788" class="1005" name="mul_i_read_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="30" slack="4"/>
<pin id="790" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="mul_i_read "/>
</bind>
</comp>

<comp id="793" class="1005" name="newCol_2_read_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="30" slack="3"/>
<pin id="795" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newCol_2_read "/>
</bind>
</comp>

<comp id="798" class="1005" name="kernel_offset_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="4"/>
<pin id="800" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_offset_read "/>
</bind>
</comp>

<comp id="803" class="1005" name="image_in_offset_read_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="7"/>
<pin id="805" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="image_in_offset_read "/>
</bind>
</comp>

<comp id="808" class="1005" name="tmp_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="30" slack="5"/>
<pin id="810" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="813" class="1005" name="cols_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="3"/>
<pin id="815" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="col_read_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="2"/>
<pin id="822" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="col_read "/>
</bind>
</comp>

<comp id="825" class="1005" name="newRow_4_read_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="30" slack="2"/>
<pin id="827" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newRow_4_read "/>
</bind>
</comp>

<comp id="830" class="1005" name="rows_read_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="2"/>
<pin id="832" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="837" class="1005" name="add_read_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="2"/>
<pin id="839" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_read "/>
</bind>
</comp>

<comp id="842" class="1005" name="kernel_dim_read_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_dim_read "/>
</bind>
</comp>

<comp id="848" class="1005" name="padding_read_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="3"/>
<pin id="850" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="padding_read "/>
</bind>
</comp>

<comp id="852" class="1005" name="mul_ln7_read_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln7_read "/>
</bind>
</comp>

<comp id="857" class="1005" name="p_cast_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="2"/>
<pin id="859" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="862" class="1005" name="icmp_ln37_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="866" class="1005" name="add_ln37_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="64" slack="4"/>
<pin id="868" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="871" class="1005" name="j_load_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_load "/>
</bind>
</comp>

<comp id="876" class="1005" name="icmp_ln39_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="881" class="1005" name="select_ln37_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="888" class="1005" name="select_ln24_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="2"/>
<pin id="890" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="894" class="1005" name="newRow_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="1"/>
<pin id="896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow "/>
</bind>
</comp>

<comp id="903" class="1005" name="empty_37_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="30" slack="3"/>
<pin id="905" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_2_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="914" class="1005" name="newRow_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="30" slack="3"/>
<pin id="916" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="newRow_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="newCol_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol "/>
</bind>
</comp>

<comp id="928" class="1005" name="trunc_ln27_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="30" slack="3"/>
<pin id="930" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="933" class="1005" name="trunc_ln27_1_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="31" slack="1"/>
<pin id="935" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="tmp_3_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="945" class="1005" name="trunc_ln49_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="30" slack="1"/>
<pin id="947" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="950" class="1005" name="or_ln63_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln63_1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="newRow_2_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newRow_2 "/>
</bind>
</comp>

<comp id="959" class="1005" name="trunc_ln26_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="30" slack="1"/>
<pin id="961" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="965" class="1005" name="newCol_5_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="1"/>
<pin id="967" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newCol_5 "/>
</bind>
</comp>

<comp id="970" class="1005" name="trunc_ln27_3_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="30" slack="1"/>
<pin id="972" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27_3 "/>
</bind>
</comp>

<comp id="976" class="1005" name="newCol_3_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="30" slack="2"/>
<pin id="978" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_3 "/>
</bind>
</comp>

<comp id="981" class="1005" name="newRow_7_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="30" slack="1"/>
<pin id="983" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newRow_7 "/>
</bind>
</comp>

<comp id="986" class="1005" name="newCol_7_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="30" slack="1"/>
<pin id="988" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newCol_7 "/>
</bind>
</comp>

<comp id="991" class="1005" name="trunc_ln49_4_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="30" slack="1"/>
<pin id="993" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln49_4 "/>
</bind>
</comp>

<comp id="996" class="1005" name="kernel_addr_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="mul_ln49_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="30" slack="1"/>
<pin id="1004" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln49 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="trunc_ln49_1_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="30" slack="1"/>
<pin id="1009" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln49_1 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="image_in_addr_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="1"/>
<pin id="1014" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr "/>
</bind>
</comp>

<comp id="1018" class="1005" name="kernel_addr_read_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="4"/>
<pin id="1020" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_read "/>
</bind>
</comp>

<comp id="1023" class="1005" name="image_in_addr_read_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_read "/>
</bind>
</comp>

<comp id="1028" class="1005" name="bitcast_ln49_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln49 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="bitcast_ln49_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln49_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="mul_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1043" class="1005" name="sum_load_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="sum_1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="1"/>
<pin id="1050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="112" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="112" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="114" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="114" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="116" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="266"><net_src comp="258" pin="6"/><net_sink comp="255" pin=0"/></net>

<net id="278"><net_src comp="270" pin="6"/><net_sink comp="267" pin=0"/></net>

<net id="291"><net_src comp="270" pin="6"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="176" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="80" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="64" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="320" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="337" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="340" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="337" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="64" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="372"><net_src comp="365" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="84" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="365" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="86" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="88" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="373" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="385" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="393" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="90" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="397" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="427"><net_src comp="359" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="423" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="84" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="423" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="86" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="453"><net_src comp="445" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="90" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="292" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="90" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="449" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="469" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="64" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="485" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="74" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="64" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="64" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="518" pin="2"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="74" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="88" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="551" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="557" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="90" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="561" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="591"><net_src comp="583" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="90" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="102" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="587" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="618"><net_src comp="610" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="90" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="102" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="635"><net_src comp="614" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="625" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="650"><net_src comp="104" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="640" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="106" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="664"><net_src comp="108" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="653" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="110" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="86" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="675"><net_src comp="0" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="677"><net_src comp="671" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="682"><net_src comp="36" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="695"><net_src comp="678" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="255" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="104" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="696" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="106" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="701" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="720"><net_src comp="108" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="709" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="110" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="723"><net_src comp="86" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="731"><net_src comp="2" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="733"><net_src comp="727" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="737"><net_src comp="734" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="741"><net_src comp="738" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="745"><net_src comp="742" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="753"><net_src comp="750" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="757"><net_src comp="118" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="764"><net_src comp="122" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="771"><net_src comp="126" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="778"><net_src comp="130" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="786"><net_src comp="134" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="791"><net_src comp="140" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="796"><net_src comp="146" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="801"><net_src comp="152" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="806"><net_src comp="158" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="811"><net_src comp="164" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="816"><net_src comp="170" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="823"><net_src comp="182" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="828"><net_src comp="188" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="833"><net_src comp="194" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="840"><net_src comp="200" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="845"><net_src comp="206" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="851"><net_src comp="212" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="218" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="860"><net_src comp="296" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="865"><net_src comp="323" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="328" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="874"><net_src comp="334" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="879"><net_src comp="340" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="884"><net_src comp="351" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="891"><net_src comp="359" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="897"><net_src comp="365" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="901"><net_src comp="894" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="906"><net_src comp="369" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="270" pin=4"/></net>

<net id="911"><net_src comp="377" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="917"><net_src comp="412" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="922"><net_src comp="423" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="926"><net_src comp="919" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="927"><net_src comp="919" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="931"><net_src comp="429" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="258" pin=4"/></net>

<net id="936"><net_src comp="433" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="941"><net_src comp="437" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="944"><net_src comp="938" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="948"><net_src comp="455" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="953"><net_src comp="479" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="508" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="962"><net_src comp="514" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="968"><net_src comp="541" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="973"><net_src comp="547" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="979"><net_src comp="576" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="984"><net_src comp="603" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="989"><net_src comp="630" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="994"><net_src comp="658" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="999"><net_src comp="671" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1005"><net_src comp="287" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1010"><net_src comp="714" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1015"><net_src comp="727" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1021"><net_src comp="238" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1026"><net_src comp="243" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1031"><net_src comp="734" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1036"><net_src comp="738" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1041"><net_src comp="283" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1046"><net_src comp="742" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1051"><net_src comp="279" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="746" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel | {}
	Port: image_in | {}
	Port: sum_1_out | {22 }
 - Input state : 
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : kernel | {6 7 8 9 10 11 12 13 14 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : image_in | {9 10 11 12 13 14 15 16 17 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : mul_ln7 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : padding | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : kernel_dim | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : add | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : rows | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : newRow_4 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : col | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : empty_26 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : cols | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : empty | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : image_in_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : kernel_offset | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : newCol_2 | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : mul_i | {1 }
	Port: LinearImageFilter_Pipeline_ker_rows_ker_cols : mul35_i | {1 }
  - Chain level:
	State 1
		store_ln24 : 1
		store_ln0 : 1
		store_ln37 : 1
		store_ln39 : 1
	State 2
		icmp_ln37 : 1
		add_ln37 : 1
		br_ln37 : 2
		icmp_ln39 : 1
		add_ln37_1 : 1
		select_ln37 : 2
	State 3
		empty_37 : 1
		empty_38 : 1
		tmp_2 : 1
		newRow_3 : 2
		newRow_3_cast4 : 3
		empty_39 : 3
		ult43 : 4
		rev44 : 5
		newRow_1 : 5
		newCol : 1
		trunc_ln27 : 2
		trunc_ln27_1 : 2
		tmp_3 : 2
	State 4
		rev : 1
		trunc_ln49 : 1
		xor_ln63 : 1
		or_ln63_2 : 1
		or_ln63 : 1
		or_ln63_1 : 1
		br_ln63 : 1
		abs : 1
		newRow_5 : 2
		newRow_2 : 3
		trunc_ln26 : 4
		abs3 : 1
		newCol_4 : 2
		newCol_5 : 3
		trunc_ln27_3 : 4
		zext_ln27 : 1
		trunc_ln27_2 : 1
		icmp_ln80 : 2
		xor_ln80 : 3
		newCol_3 : 3
	State 5
		xor_ln90 : 1
		newRow_6 : 1
		newRow_7 : 2
		xor_ln98 : 1
		newCol_6 : 1
		newCol_7 : 2
		add_ln49_2 : 1
		shl_ln49_1 : 2
		add_ln49_3 : 3
		trunc_ln49_4 : 4
	State 6
		mul_ln49 : 1
		kernel_addr : 1
		kernel_load_req : 2
		store_ln39 : 1
	State 7
	State 8
		shl_ln1 : 1
		add_ln49_1 : 2
		trunc_ln49_1 : 3
	State 9
		image_in_addr : 1
		image_in_load_req : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		mul : 1
	State 19
	State 20
	State 21
	State 22
		sum_1 : 1
		write_ln0 : 1
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_279            |    2    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln37_fu_328         |    0    |    0    |    71   |
|          |         add_ln37_1_fu_345        |    0    |    0    |    39   |
|          |           newRow_fu_365          |    0    |    0    |    39   |
|          |           newCol_fu_423          |    0    |    0    |    32   |
|          |          newRow_5_fu_502         |    0    |    0    |    39   |
|          |          newCol_4_fu_535         |    0    |    0    |    39   |
|    add   |          add_ln92_fu_593         |    0    |    0    |    30   |
|          |         add_ln100_fu_620         |    0    |    0    |    30   |
|          |         add_ln49_2_fu_640        |    0    |    0    |    37   |
|          |         add_ln49_3_fu_653        |    0    |    0    |    39   |
|          |          add_ln39_fu_678         |    0    |    0    |    39   |
|          |          add_ln49_fu_696         |    0    |    0    |    37   |
|          |         add_ln49_1_fu_709        |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_283            |    3    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln37_fu_323         |    0    |    0    |    71   |
|          |         icmp_ln39_fu_340         |    0    |    0    |    39   |
|          |           ult43_fu_401           |    0    |    0    |    39   |
|          |            ult_fu_445            |    0    |    0    |    39   |
|   icmp   |         icmp_ln63_fu_459         |    0    |    0    |    39   |
|          |          abscond_fu_490          |    0    |    0    |    39   |
|          |          abscond2_fu_523         |    0    |    0    |    39   |
|          |         icmp_ln80_fu_565         |    0    |    0    |    39   |
|          |         icmp_ln90_fu_583         |    0    |    0    |    39   |
|          |         icmp_ln98_fu_610         |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            grp_fu_287            |    3    |   118   |    47   |
|          |            grp_fu_292            |    3    |   165   |    50   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln37_fu_351        |    0    |    0    |    32   |
|          |        select_ln24_fu_359        |    0    |    0    |    32   |
|          |          newRow_3_fu_385         |    0    |    0    |    31   |
|          |          newRow_1_fu_412         |    0    |    0    |    30   |
|          |            abs_fu_495            |    0    |    0    |    32   |
|  select  |          newRow_2_fu_508         |    0    |    0    |    32   |
|          |            abs3_fu_528           |    0    |    0    |    32   |
|          |          newCol_5_fu_541         |    0    |    0    |    32   |
|          |          newCol_1_fu_551         |    0    |    0    |    31   |
|          |          newCol_3_fu_576         |    0    |    0    |    30   |
|          |          newRow_7_fu_603         |    0    |    0    |    30   |
|          |          newCol_7_fu_630         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|          |          sub_ln42_fu_419         |    0    |    0    |    32   |
|          |            neg_fu_485            |    0    |    0    |    39   |
|    sub   |            neg1_fu_518           |    0    |    0    |    39   |
|          |          newRow_6_fu_598         |    0    |    0    |    30   |
|          |          newCol_6_fu_625         |    0    |    0    |    30   |
|----------|----------------------------------|---------|---------|---------|
|          |           rev44_fu_406           |    0    |    0    |    2    |
|          |            rev_fu_449            |    0    |    0    |    2    |
|    xor   |          xor_ln63_fu_463         |    0    |    0    |    2    |
|          |          xor_ln80_fu_570         |    0    |    0    |    2    |
|          |          xor_ln90_fu_587         |    0    |    0    |    2    |
|          |          xor_ln98_fu_614         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         or_ln63_2_fu_469         |    0    |    0    |    2    |
|    or    |          or_ln63_fu_474          |    0    |    0    |    2    |
|          |         or_ln63_1_fu_479         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |     mul35_i_read_read_fu_134     |    0    |    0    |    0    |
|          |      mul_i_read_read_fu_140      |    0    |    0    |    0    |
|          |     newCol_2_read_read_fu_146    |    0    |    0    |    0    |
|          |  kernel_offset_read_read_fu_152  |    0    |    0    |    0    |
|          | image_in_offset_read_read_fu_158 |    0    |    0    |    0    |
|          |          tmp_read_fu_164         |    0    |    0    |    0    |
|          |       cols_read_read_fu_170      |    0    |    0    |    0    |
|          |         tmp_1_read_fu_176        |    0    |    0    |    0    |
|   read   |       col_read_read_fu_182       |    0    |    0    |    0    |
|          |     newRow_4_read_read_fu_188    |    0    |    0    |    0    |
|          |       rows_read_read_fu_194      |    0    |    0    |    0    |
|          |       add_read_read_fu_200       |    0    |    0    |    0    |
|          |    kernel_dim_read_read_fu_206   |    0    |    0    |    0    |
|          |     padding_read_read_fu_212     |    0    |    0    |    0    |
|          |     mul_ln7_read_read_fu_218     |    0    |    0    |    0    |
|          |   kernel_addr_read_read_fu_238   |    0    |    0    |    0    |
|          |  image_in_addr_read_read_fu_243  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_224        |    0    |    0    |    0    |
|          |        grp_readreq_fu_231        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_248      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           p_cast_fu_296          |    0    |    0    |    0    |
|   zext   |       newRow_3_cast4_fu_393      |    0    |    0    |    0    |
|          |         zext_ln27_fu_557         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          empty_37_fu_369         |    0    |    0    |    0    |
|          |          empty_38_fu_373         |    0    |    0    |    0    |
|          |          empty_39_fu_397         |    0    |    0    |    0    |
|          |         trunc_ln27_fu_429        |    0    |    0    |    0    |
|   trunc  |        trunc_ln27_1_fu_433       |    0    |    0    |    0    |
|          |         trunc_ln49_fu_455        |    0    |    0    |    0    |
|          |         trunc_ln26_fu_514        |    0    |    0    |    0    |
|          |        trunc_ln27_3_fu_547       |    0    |    0    |    0    |
|          |        trunc_ln27_2_fu_561       |    0    |    0    |    0    |
|          |        trunc_ln49_2_fu_637       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_2_fu_377           |    0    |    0    |    0    |
|          |           tmp_3_fu_437           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln49_1_fu_645        |    0    |    0    |    0    |
|          |          shl_ln1_fu_701          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|        trunc_ln49_4_fu_658       |    0    |    0    |    0    |
|          |        trunc_ln49_1_fu_714       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln49_1_fu_668        |    0    |    0    |    0    |
|          |         sext_ln49_fu_724         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    11   |   631   |   2302  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln37_reg_866      |   64   |
|      add_read_reg_837      |   32   |
|   bitcast_ln49_1_reg_1033  |   32   |
|    bitcast_ln49_reg_1028   |   32   |
|      col_read_reg_820      |   32   |
|      cols_read_reg_813     |   32   |
|      empty_37_reg_903      |   30   |
|          i_reg_761         |   32   |
|      icmp_ln37_reg_862     |    1   |
|      icmp_ln39_reg_876     |    1   |
| image_in_addr_read_reg_1023|   32   |
|   image_in_addr_reg_1012   |   32   |
|image_in_offset_read_reg_803|   32   |
|   indvar_flatten_reg_768   |   64   |
|       j_load_reg_871       |   32   |
|          j_reg_754         |   32   |
|  kernel_addr_read_reg_1018 |   32   |
|     kernel_addr_reg_996    |   32   |
|   kernel_dim_read_reg_842  |   32   |
| kernel_offset_read_reg_798 |   32   |
|    mul35_i_read_reg_783    |   30   |
|     mul_i_read_reg_788     |   30   |
|      mul_ln49_reg_1002     |   30   |
|    mul_ln7_read_reg_852    |   64   |
|        mul_reg_1038        |   32   |
|    newCol_2_read_reg_793   |   30   |
|      newCol_3_reg_976      |   30   |
|      newCol_5_reg_965      |   32   |
|     newCol_6_ph_reg_255    |   30   |
|      newCol_7_reg_986      |   30   |
|       newCol_reg_919       |   32   |
|      newRow_1_reg_914      |   30   |
|      newRow_2_reg_954      |   32   |
|    newRow_4_read_reg_825   |   30   |
|     newRow_6_ph_reg_267    |   30   |
|      newRow_7_reg_981      |   30   |
|       newRow_reg_894       |   32   |
|      or_ln63_1_reg_950     |    1   |
|       p_cast_reg_857       |   32   |
|    padding_read_reg_848    |    8   |
|      rows_read_reg_830     |   32   |
|     select_ln24_reg_888    |   32   |
|     select_ln37_reg_881    |   32   |
|       sum_1_reg_1048       |   32   |
|     sum_load_1_reg_1043    |   32   |
|         sum_reg_775        |   32   |
|        tmp_2_reg_908       |    1   |
|        tmp_3_reg_938       |    1   |
|         tmp_reg_808        |   30   |
|     trunc_ln26_reg_959     |   30   |
|    trunc_ln27_1_reg_933    |   31   |
|    trunc_ln27_3_reg_970    |   30   |
|     trunc_ln27_reg_928     |   30   |
|    trunc_ln49_1_reg_1007   |   30   |
|    trunc_ln49_4_reg_991    |   30   |
|     trunc_ln49_reg_945     |   30   |
+----------------------------+--------+
|            Total           |  1670  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_224 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_231 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_279     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_283     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_283     |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   320  ||   7.94  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   631  |  2302  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |  1670  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    7   |  2301  |  2347  |
+-----------+--------+--------+--------+--------+
