{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 14:27:41 2015 " "Info: Processing started: Mon Apr 13 14:27:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_flash_memory_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_Controller-rtl " "Info: Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl" {  } { { "Altera_UP_Flash_Memory_Controller.vhd" "" { Text "E:/Lab-5/Altera_UP_Flash_Memory_Controller.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_Controller " "Info: Found entity 1: Altera_UP_Flash_Memory_Controller" {  } { { "Altera_UP_Flash_Memory_Controller.vhd" "" { Text "E:/Lab-5/Altera_UP_Flash_Memory_Controller.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g26_tempo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g26_tempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g26_tempo-func " "Info: Found design unit 1: g26_tempo-func" {  } { { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g26_tempo " "Info: Found entity 1: g26_tempo" {  } { { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g26_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g26_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g26_segment_decoder-func " "Info: Found design unit 1: g26_segment_decoder-func" {  } { { "g26_segment_decoder.vhd" "" { Text "E:/Lab-5/g26_segment_decoder.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g26_segment_decoder " "Info: Found entity 1: g26_segment_decoder" {  } { { "g26_segment_decoder.vhd" "" { Text "E:/Lab-5/g26_segment_decoder.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g26_note_timer_board.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g26_note_timer_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g26_note_timer_board-func " "Info: Found design unit 1: g26_note_timer_board-func" {  } { { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g26_note_timer_board " "Info: Found entity 1: g26_note_timer_board" {  } { { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g26_lab5_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g26_lab5_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g26_lab5_FSM-arc " "Info: Found design unit 1: g26_lab5_FSM-arc" {  } { { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g26_lab5_FSM " "Info: Found entity 1: g26_lab5_FSM" {  } { { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g26_flash_read_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g26_flash_read_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g26_flash_read_control-a " "Info: Found design unit 1: g26_flash_read_control-a" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g26_flash_read_control " "Info: Found entity 1: g26_flash_read_control" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g26_flash_read.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g26_flash_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g26_flash_read-func " "Info: Found design unit 1: g26_flash_read-func" {  } { { "g26_flash_read.vhd" "" { Text "E:/Lab-5/g26_flash_read.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g26_flash_read " "Info: Found entity 1: g26_flash_read" {  } { { "g26_flash_read.vhd" "" { Text "E:/Lab-5/g26_flash_read.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g26_audio_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g26_audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g26_audio_interface-a " "Info: Found design unit 1: g26_audio_interface-a" {  } { { "g26_audio_interface.vhd" "" { Text "E:/Lab-5/g26_audio_interface.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g26_audio_interface " "Info: Found entity 1: g26_audio_interface" {  } { { "g26_audio_interface.vhd" "" { Text "E:/Lab-5/g26_audio_interface.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_flash_memory_user_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_user_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_User_Interface-rtl " "Info: Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl" {  } { { "Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "E:/Lab-5/Altera_UP_Flash_Memory_User_Interface.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_User_Interface " "Info: Found entity 1: Altera_UP_Flash_Memory_User_Interface" {  } { { "Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "E:/Lab-5/Altera_UP_Flash_Memory_User_Interface.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_flash_memory_ip_core_standalone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_ip_core_standalone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone-rtl " "Info: Found design unit 1: Altera_UP_Flash_Memory_UP_Core_Standalone-rtl" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "E:/Lab-5/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone " "Info: Found entity 1: Altera_UP_Flash_Memory_UP_Core_Standalone" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "E:/Lab-5/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Slowed_Altera_UP_Flash_Memory_IP_Core_Standalone.vhd " "Warning: Can't analyze file -- file Slowed_Altera_UP_Flash_Memory_IP_Core_Standalone.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g26_lab5_fsm_simulation.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g26_lab5_fsm_simulation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g26_lab5_FSM_simulation-arc " "Info: Found design unit 1: g26_lab5_FSM_simulation-arc" {  } { { "g26_lab5_FSM_simulation.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM_simulation.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g26_lab5_FSM_simulation " "Info: Found entity 1: g26_lab5_FSM_simulation" {  } { { "g26_lab5_FSM_simulation.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM_simulation.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g26_lab5_FSM " "Info: Elaborating entity \"g26_lab5_FSM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "playend g26_lab5_FSM.vhd(82) " "Warning (10541): VHDL Signal Declaration warning at g26_lab5_FSM.vhd(82): used implicit default value for signal \"playend\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:crc_table " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:crc_table\"" {  } { { "g26_lab5_FSM.vhd" "crc_table" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"LPM_ROM:crc_table\"" {  } { { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:crc_table " "Info: Instantiated megafunction \"LPM_ROM:crc_table\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE g26_demo_song.mif " "Info: Parameter \"LPM_FILE\" = \"g26_demo_song.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 135 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:crc_table\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:crc_table\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:crc_table\|altrom:srom LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"LPM_ROM:crc_table\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:crc_table\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:crc_table\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 135 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mo01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mo01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mo01 " "Info: Found entity 1: altsyncram_mo01" {  } { { "db/altsyncram_mo01.tdf" "" { Text "E:/Lab-5/db/altsyncram_mo01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mo01 LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated " "Info: Elaborating entity \"altsyncram_mo01\" for hierarchy \"LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:crc_table2 " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:crc_table2\"" {  } { { "g26_lab5_FSM.vhd" "crc_table2" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:crc_table2 " "Info: Elaborated megafunction instantiation \"LPM_ROM:crc_table2\"" {  } { { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 150 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:crc_table2 " "Info: Instantiated megafunction \"LPM_ROM:crc_table2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE g26_demo_song2.mif " "Info: Parameter \"LPM_FILE\" = \"g26_demo_song2.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 150 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:crc_table2\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:crc_table2\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:crc_table2\|altrom:srom LPM_ROM:crc_table2 " "Info: Elaborated megafunction instantiation \"LPM_ROM:crc_table2\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:crc_table2\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 150 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:crc_table2\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:crc_table2\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:crc_table2\|altrom:srom\|altsyncram:rom_block LPM_ROM:crc_table2 " "Info: Elaborated megafunction instantiation \"LPM_ROM:crc_table2\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:crc_table2\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 150 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8q01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8q01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8q01 " "Info: Found entity 1: altsyncram_8q01" {  } { { "db/altsyncram_8q01.tdf" "" { Text "E:/Lab-5/db/altsyncram_8q01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8q01 LPM_ROM:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated " "Info: Elaborating entity \"altsyncram_8q01\" for hierarchy \"LPM_ROM:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g26_note_timer_board g26_note_timer_board:Gate1 " "Info: Elaborating entity \"g26_note_timer_board\" for hierarchy \"g26_note_timer_board:Gate1\"" {  } { { "g26_lab5_FSM.vhd" "Gate1" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g26_tempo g26_note_timer_board:Gate1\|g26_tempo:Gate1 " "Info: Elaborating entity \"g26_tempo\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\"" {  } { { "g26_note_timer_board.vhd" "Gate1" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bpm_offset g26_tempo.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at g26_tempo.vhd(30): object \"bpm_offset\" assigned a value but never read" {  } { { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\"" {  } { { "g26_tempo.vhd" "crc_table" { Text "E:/Lab-5/g26_tempo.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\"" {  } { { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 36 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table " "Info: Instantiated megafunction \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE g26_tempo_div.mif " "Info: Parameter \"LPM_FILE\" = \"g26_tempo_div.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 36 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\|altrom:srom g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\|altrom:srom\", which is child of megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 36 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 36 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1p01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1p01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1p01 " "Info: Found entity 1: altsyncram_1p01" {  } { { "db/altsyncram_1p01.tdf" "" { Text "E:/Lab-5/db/altsyncram_1p01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1p01 g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_1p01:auto_generated " "Info: Elaborating entity \"altsyncram_1p01\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_1p01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U1 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U1\"" {  } { { "g26_tempo.vhd" "U1" { Text "E:/Lab-5/g26_tempo.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U1 " "Info: Elaborated megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U1\"" {  } { { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 51 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U1 " "Info: Instantiated megafunction \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Info: Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 51 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_akk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_akk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_akk " "Info: Found entity 1: cntr_akk" {  } { { "db/cntr_akk.tdf" "" { Text "E:/Lab-5/db/cntr_akk.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_akk g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U1\|cntr_akk:auto_generated " "Info: Elaborating entity \"cntr_akk\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U1\|cntr_akk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U2 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U2\"" {  } { { "g26_tempo.vhd" "U2" { Text "E:/Lab-5/g26_tempo.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U2 " "Info: Elaborated megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U2\"" {  } { { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U2 " "Info: Instantiated megafunction \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g7l.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g7l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g7l " "Info: Found entity 1: cntr_g7l" {  } { { "db/cntr_g7l.tdf" "" { Text "E:/Lab-5/db/cntr_g7l.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g7l g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U2\|cntr_g7l:auto_generated " "Info: Elaborating entity \"cntr_g7l\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_COUNTER:U2\|cntr_g7l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\"" {  } { { "g26_tempo.vhd" "bpm_table" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table " "Info: Elaborated megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\"" {  } { { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table " "Info: Instantiated megafunction \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE g26_bpm_BCD.mif " "Info: Parameter \"LPM_FILE\" = \"g26_bpm_BCD.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\|altrom:srom g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table " "Info: Elaborated megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\|altrom:srom\", which is child of megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\|altrom:srom\|altsyncram:rom_block g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table " "Info: Elaborated megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ug01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ug01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ug01 " "Info: Found entity 1: altsyncram_ug01" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ug01 g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated " "Info: Elaborating entity \"altsyncram_ug01\" for hierarchy \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|LPM_ROM:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM g26_note_timer_board:Gate1\|LPM_ROM:crc_table " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"g26_note_timer_board:Gate1\|LPM_ROM:crc_table\"" {  } { { "g26_note_timer_board.vhd" "crc_table" { Text "E:/Lab-5/g26_note_timer_board.vhd" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g26_note_timer_board:Gate1\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g26_note_timer_board:Gate1\|LPM_ROM:crc_table\"" {  } { { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 55 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g26_note_timer_board:Gate1\|LPM_ROM:crc_table " "Info: Instantiated megafunction \"g26_note_timer_board:Gate1\|LPM_ROM:crc_table\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 4 " "Info: Parameter \"LPM_WIDTHAD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 16 " "Info: Parameter \"LPM_NUMWORDS\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE g26_note_timer.mif " "Info: Parameter \"LPM_FILE\" = \"g26_note_timer.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 55 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom g26_note_timer_board:Gate1\|LPM_ROM:crc_table\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"g26_note_timer_board:Gate1\|LPM_ROM:crc_table\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g26_note_timer_board:Gate1\|LPM_ROM:crc_table\|altrom:srom g26_note_timer_board:Gate1\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g26_note_timer_board:Gate1\|LPM_ROM:crc_table\|altrom:srom\", which is child of megafunction instantiation \"g26_note_timer_board:Gate1\|LPM_ROM:crc_table\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 55 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g26_note_timer_board:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"g26_note_timer_board:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g26_note_timer_board:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block g26_note_timer_board:Gate1\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g26_note_timer_board:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"g26_note_timer_board:Gate1\|LPM_ROM:crc_table\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 55 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9p01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9p01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9p01 " "Info: Found entity 1: altsyncram_9p01" {  } { { "db/altsyncram_9p01.tdf" "" { Text "E:/Lab-5/db/altsyncram_9p01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9p01 g26_note_timer_board:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_9p01:auto_generated " "Info: Elaborating entity \"altsyncram_9p01\" for hierarchy \"g26_note_timer_board:Gate1\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_9p01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g26_flash_read g26_flash_read:Gate2 " "Info: Elaborating entity \"g26_flash_read\" for hierarchy \"g26_flash_read:Gate2\"" {  } { { "g26_lab5_FSM.vhd" "Gate2" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g26_flash_read_control g26_flash_read:Gate2\|g26_flash_read_control:Gate1 " "Info: Elaborating entity \"g26_flash_read_control\" for hierarchy \"g26_flash_read:Gate2\|g26_flash_read_control:Gate1\"" {  } { { "g26_flash_read.vhd" "Gate1" { Text "E:/Lab-5/g26_flash_read.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g26_flash_read_control.vhd(209) " "Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(209): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g26_flash_read_control.vhd(211) " "Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(211): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g26_flash_read_control.vhd(213) " "Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(213): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g26_flash_read_control.vhd(215) " "Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(215): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g26_flash_read_control.vhd(217) " "Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(217): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g26_flash_read_control.vhd(219) " "Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(219): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g26_flash_read_control.vhd(221) " "Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(221): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g26_flash_read_control.vhd(223) " "Warning (10492): VHDL Process Statement warning at g26_flash_read_control.vhd(223): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_UP_Core_Standalone g26_flash_read:Gate2\|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2 " "Info: Elaborating entity \"Altera_UP_Flash_Memory_UP_Core_Standalone\" for hierarchy \"g26_flash_read:Gate2\|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2\"" {  } { { "g26_flash_read.vhd" "Gate2" { Text "E:/Lab-5/g26_flash_read.vhd" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_User_Interface g26_flash_read:Gate2\|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2\|Altera_UP_Flash_Memory_User_Interface:ui " "Info: Elaborating entity \"Altera_UP_Flash_Memory_User_Interface\" for hierarchy \"g26_flash_read:Gate2\|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2\|Altera_UP_Flash_Memory_User_Interface:ui\"" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "ui" { Text "E:/Lab-5/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_Controller g26_flash_read:Gate2\|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2\|Altera_UP_Flash_Memory_Controller:fm " "Info: Elaborating entity \"Altera_UP_Flash_Memory_Controller\" for hierarchy \"g26_flash_read:Gate2\|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2\|Altera_UP_Flash_Memory_Controller:fm\"" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "fm" { Text "E:/Lab-5/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g26_audio_interface g26_flash_read:Gate2\|g26_audio_interface:Gate3 " "Info: Elaborating entity \"g26_audio_interface\" for hierarchy \"g26_flash_read:Gate2\|g26_audio_interface:Gate3\"" {  } { { "g26_flash_read.vhd" "Gate3" { Text "E:/Lab-5/g26_flash_read.vhd" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:bpm_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_ug01:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ug01.tdf" "" { Text "E:/Lab-5/db/altsyncram_ug01.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_tempo.vhd" "" { Text "E:/Lab-5/g26_tempo.vhd" 98 0 0 } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 45 0 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_8q01.tdf" "" { Text "E:/Lab-5/db/altsyncram_8q01.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_8q01.tdf" "" { Text "E:/Lab-5/db/altsyncram_8q01.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_8q01.tdf" "" { Text "E:/Lab-5/db/altsyncram_8q01.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_8q01.tdf" "" { Text "E:/Lab-5/db/altsyncram_8q01.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 150 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_mo01.tdf" "" { Text "E:/Lab-5/db/altsyncram_mo01.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_mo01.tdf" "" { Text "E:/Lab-5/db/altsyncram_mo01.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_mo01.tdf" "" { Text "E:/Lab-5/db/altsyncram_mo01.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_mo01.tdf" "" { Text "E:/Lab-5/db/altsyncram_mo01.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[8\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[7\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[6\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[5\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[4\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[3\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[2\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[1\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[0\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|lpm_rom:crc_table\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[23\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[23\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[22\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[21\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[21\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[20\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[20\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[19\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[19\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[18\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[18\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[17\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[17\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[16\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[16\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[15\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[14\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[13\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[12\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[11\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[10\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[9\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[8\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[7\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[6\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[5\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[4\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[3\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[2\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[1\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[0\] " "Warning: Converted tri-state buffer \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[15\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[10\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[9\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[8\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[7\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[6\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[5\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[4\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[3\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[2\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[1\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table2\|otri\[0\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table2\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[15\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[10\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[9\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[8\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[7\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[6\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[5\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[4\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[3\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[2\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[1\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:crc_table\|otri\[0\] " "Warning: Converted tri-state buffer \"lpm_rom:crc_table\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 26 -1 0 } } { "Altera_UP_Flash_Memory_Controller.vhd" "" { Text "E:/Lab-5/Altera_UP_Flash_Memory_Controller.vhd" 141 -1 0 } } { "g26_audio_interface.vhd" "" { Text "E:/Lab-5/g26_audio_interface.vhd" 47 -1 0 } } { "g26_audio_interface.vhd" "" { Text "E:/Lab-5/g26_audio_interface.vhd" 67 -1 0 } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 77 -1 0 } } { "g26_audio_interface.vhd" "" { Text "E:/Lab-5/g26_audio_interface.vhd" 179 -1 0 } } { "g26_audio_interface.vhd" "" { Text "E:/Lab-5/g26_audio_interface.vhd" 55 -1 0 } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 36 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g26_flash_read:Gate2\|g26_audio_interface:Gate3\|bit_count\[2\] High " "Critical Warning (18010): Register g26_flash_read:Gate2\|g26_audio_interface:Gate3\|bit_count\[2\] will power up to High" {  } { { "g26_audio_interface.vhd" "" { Text "E:/Lab-5/g26_audio_interface.vhd" 179 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g26_flash_read:Gate2\|g26_audio_interface:Gate3\|bit_count\[0\] High " "Critical Warning (18010): Register g26_flash_read:Gate2\|g26_audio_interface:Gate3\|bit_count\[0\] will power up to High" {  } { { "g26_audio_interface.vhd" "" { Text "E:/Lab-5/g26_audio_interface.vhd" 179 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g26_flash_read:Gate2\|g26_audio_interface:Gate3\|bit_count\[1\] High " "Critical Warning (18010): Register g26_flash_read:Gate2\|g26_audio_interface:Gate3\|bit_count\[1\] will power up to High" {  } { { "g26_audio_interface.vhd" "" { Text "E:/Lab-5/g26_audio_interface.vhd" 179 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_counter:U2\|cntr_g7l:auto_generated\|safe_q\[4\] " "Info: Register \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_counter:U2\|cntr_g7l:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_counter:U2\|cntr_g7l:auto_generated\|safe_q\[3\] " "Info: Register \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_counter:U2\|cntr_g7l:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_counter:U2\|cntr_g7l:auto_generated\|safe_q\[2\] " "Info: Register \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_counter:U2\|cntr_g7l:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_counter:U2\|cntr_g7l:auto_generated\|safe_q\[1\] " "Info: Register \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_counter:U2\|cntr_g7l:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_counter:U2\|cntr_g7l:auto_generated\|safe_q\[0\] " "Info: Register \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_counter:U2\|cntr_g7l:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g26_flash_read:Gate2\|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_SECTOR " "Info: Register \"g26_flash_read:Gate2\|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_SECTOR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g26_flash_read:Gate2\|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_CHIP " "Info: Register \"g26_flash_read:Gate2\|Altera_UP_Flash_Memory_UP_Core_Standalone:Gate2\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_CHIP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab5 " "Warning: Ignored assignments for entity \"lab5\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity lab5 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab5 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab5 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab5 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "866 " "Info: Implemented 866 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "745 " "Info: Implemented 745 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "57 " "Info: Implemented 57 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 14:28:19 2015 " "Info: Processing ended: Mon Apr 13 14:28:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Info: Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 14:28:23 2015 " "Info: Processing started: Mon Apr 13 14:28:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"lab5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 2274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 2275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 2276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 64 " "Critical Warning: No exact pin location assignment(s) for 8 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[7\] " "Info: Pin i_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[7] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 840 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[0\] " "Info: Pin i_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[0] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 833 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[1\] " "Info: Pin i_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[1] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 834 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[2\] " "Info: Pin i_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[2] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 835 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[3\] " "Info: Pin i_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[3] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 836 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[4\] " "Info: Pin i_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[4] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 837 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[5\] " "Info: Pin i_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[5] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 838 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[6\] " "Info: Pin i_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[6] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 839 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 880 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 8 0 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 8 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 37 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 29 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 4 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[0\] " "Warning: Node \"segmentsofnoteduration\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[1\] " "Warning: Node \"segmentsofnoteduration\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[2\] " "Warning: Node \"segmentsofnoteduration\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[3\] " "Warning: Node \"segmentsofnoteduration\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[4\] " "Warning: Node \"segmentsofnoteduration\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[5\] " "Warning: Node \"segmentsofnoteduration\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[6\] " "Warning: Node \"segmentsofnoteduration\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[0\] " "Warning: Node \"segmentsofnotenumber\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[1\] " "Warning: Node \"segmentsofnotenumber\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[2\] " "Warning: Node \"segmentsofnotenumber\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[3\] " "Warning: Node \"segmentsofnotenumber\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[4\] " "Warning: Node \"segmentsofnotenumber\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[5\] " "Warning: Node \"segmentsofnotenumber\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[6\] " "Warning: Node \"segmentsofnotenumber\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[0\] " "Warning: Node \"segmentsofoctave\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[1\] " "Warning: Node \"segmentsofoctave\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[2\] " "Warning: Node \"segmentsofoctave\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[3\] " "Warning: Node \"segmentsofoctave\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[4\] " "Warning: Node \"segmentsofoctave\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[5\] " "Warning: Node \"segmentsofoctave\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[6\] " "Warning: Node \"segmentsofoctave\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[0\] " "Warning: Node \"segmentsofvolume\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[1\] " "Warning: Node \"segmentsofvolume\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[2\] " "Warning: Node \"segmentsofvolume\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[3\] " "Warning: Node \"segmentsofvolume\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[4\] " "Warning: Node \"segmentsofvolume\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[5\] " "Warning: Node \"segmentsofvolume\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[6\] " "Warning: Node \"segmentsofvolume\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.987 ns memory register " "Info: Estimated most critical path is memory to register delay of 14.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|ram_block1a3~porta_address_reg7 1 MEM M4K_X17_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y20; Fanout = 1; MEM Node = 'lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|ram_block1a3~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|ram_block1a3~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_mo01.tdf" "" { Text "E:/Lab-5/db/altsyncram_mo01.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[3\] 2 MEM M4K_X17_Y20 1 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y20; Fanout = 1; MEM Node = 'lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|ram_block1a3~porta_address_reg7 lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_mo01.tdf" "" { Text "E:/Lab-5/db/altsyncram_mo01.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.521 ns) 4.915 ns tempofnotenumber\[3\]~3 3 COMB LAB_X21_Y21 20 " "Info: 3: + IC(1.017 ns) + CELL(0.521 ns) = 4.915 ns; Loc. = LAB_X21_Y21; Fanout = 20; COMB Node = 'tempofnotenumber\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|q_a[3] tempofnotenumber[3]~3 } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 6.166 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux81~0 4 COMB LAB_X21_Y20 3 " "Info: 4: + IC(1.073 ns) + CELL(0.178 ns) = 6.166 ns; Loc. = LAB_X21_Y20; Fanout = 3; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux81~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { tempofnotenumber[3]~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.322 ns) 7.725 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~2 5 COMB LAB_X23_Y21 1 " "Info: 5: + IC(1.237 ns) + CELL(0.322 ns) = 7.725 ns; Loc. = LAB_X23_Y21; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 8.635 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~3 6 COMB LAB_X22_Y21 2 " "Info: 6: + IC(0.732 ns) + CELL(0.178 ns) = 8.635 ns; Loc. = LAB_X22_Y21; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.521 ns) 9.885 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux103~3 7 COMB LAB_X22_Y20 2 " "Info: 7: + IC(0.729 ns) + CELL(0.521 ns) = 9.885 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux103~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.517 ns) 10.877 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[1\]~48 8 COMB LAB_X22_Y20 2 " "Info: 8: + IC(0.475 ns) + CELL(0.517 ns) = 10.877 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[1\]~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.957 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[2\]~50 9 COMB LAB_X22_Y20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 10.957 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[2\]~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.037 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[3\]~52 10 COMB LAB_X22_Y20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 11.037 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[3\]~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.117 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[4\]~54 11 COMB LAB_X22_Y20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 11.117 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[4\]~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.197 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[5\]~56 12 COMB LAB_X22_Y20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 11.197 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[5\]~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.277 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[6\]~58 13 COMB LAB_X22_Y20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 11.277 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[6\]~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.357 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[7\]~60 14 COMB LAB_X22_Y20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 11.357 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[7\]~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.437 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[8\]~62 15 COMB LAB_X22_Y20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 11.437 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[8\]~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.517 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[9\]~64 16 COMB LAB_X22_Y20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 11.517 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[9\]~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.597 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[10\]~66 17 COMB LAB_X22_Y20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 11.597 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[10\]~66'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.677 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[11\]~68 18 COMB LAB_X22_Y20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 11.677 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[11\]~68'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.757 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[12\]~70 19 COMB LAB_X22_Y20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 11.757 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[12\]~70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.837 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[13\]~72 20 COMB LAB_X22_Y20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 11.837 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[13\]~72'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 12.015 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[14\]~74 21 COMB LAB_X22_Y19 2 " "Info: 21: + IC(0.098 ns) + CELL(0.080 ns) = 12.015 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[14\]~74'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.095 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[15\]~76 22 COMB LAB_X22_Y19 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 12.095 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[15\]~76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.175 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[16\]~78 23 COMB LAB_X22_Y19 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 12.175 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[16\]~78'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.255 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[17\]~80 24 COMB LAB_X22_Y19 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 12.255 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[17\]~80'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.335 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[18\]~82 25 COMB LAB_X22_Y19 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 12.335 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[18\]~82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.415 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[19\]~84 26 COMB LAB_X22_Y19 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 12.415 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[19\]~84'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.495 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[20\]~86 27 COMB LAB_X22_Y19 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 12.495 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[20\]~86'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.575 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[21\]~88 28 COMB LAB_X22_Y19 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 12.575 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[21\]~88'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.655 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[22\]~90 29 COMB LAB_X22_Y19 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 12.655 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[22\]~90'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.735 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[23\]~92 30 COMB LAB_X22_Y19 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 12.735 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[23\]~92'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.815 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[24\]~94 31 COMB LAB_X22_Y19 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 12.815 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[24\]~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.895 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[25\]~97 32 COMB LAB_X22_Y19 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 12.895 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[25\]~97'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.975 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[26\]~99 33 COMB LAB_X22_Y19 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 12.975 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[26\]~99'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.055 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[27\]~101 34 COMB LAB_X22_Y19 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 13.055 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[27\]~101'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.135 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[28\]~103 35 COMB LAB_X22_Y19 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 13.135 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[28\]~103'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.215 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[29\]~105 36 COMB LAB_X22_Y19 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 13.215 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[29\]~105'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 13.393 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[30\]~107 37 COMB LAB_X22_Y18 2 " "Info: 37: + IC(0.098 ns) + CELL(0.080 ns) = 13.393 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[30\]~107'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.473 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[31\]~109 38 COMB LAB_X22_Y18 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 13.473 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[31\]~109'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.553 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[32\]~111 39 COMB LAB_X22_Y18 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 13.553 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[32\]~111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.633 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[33\]~113 40 COMB LAB_X22_Y18 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 13.633 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[33\]~113'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.713 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[34\]~115 41 COMB LAB_X22_Y18 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 13.713 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[34\]~115'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.793 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[35\]~117 42 COMB LAB_X22_Y18 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 13.793 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[35\]~117'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.873 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[36\]~119 43 COMB LAB_X22_Y18 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 13.873 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[36\]~119'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.953 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[37\]~121 44 COMB LAB_X22_Y18 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 13.953 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[37\]~121'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.033 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[38\]~123 45 COMB LAB_X22_Y18 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 14.033 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[38\]~123'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.113 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[39\]~125 46 COMB LAB_X22_Y18 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 14.113 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[39\]~125'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.193 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[40\]~127 47 COMB LAB_X22_Y18 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 14.193 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[40\]~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.273 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[41\]~129 48 COMB LAB_X22_Y18 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 14.273 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[41\]~129'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.353 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[42\]~131 49 COMB LAB_X22_Y18 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 14.353 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[42\]~131'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.433 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[43\]~133 50 COMB LAB_X22_Y18 1 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 14.433 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[43\]~133'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.891 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]~134 51 COMB LAB_X22_Y18 1 " "Info: 51: + IC(0.000 ns) + CELL(0.458 ns) = 14.891 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]~134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 14.987 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\] 52 REG LAB_X22_Y18 3 " "Info: 52: + IC(0.000 ns) + CELL(0.096 ns) = 14.987 ns; Loc. = LAB_X22_Y18; Fanout = 3; REG Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.528 ns ( 63.58 % ) " "Info: Total cell delay = 9.528 ns ( 63.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.459 ns ( 36.42 % ) " "Info: Total interconnect delay = 5.459 ns ( 36.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.987 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|ram_block1a3~porta_address_reg7 lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|q_a[3] tempofnotenumber[3]~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "41 " "Warning: Found 41 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "triggerforled 0 " "Info: Pin \"triggerforled\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_MCLK 0 " "Info: Pin \"AUD_MCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Lab-5/lab5.fit.smsg " "Info: Generated suppressed messages file E:/Lab-5/lab5.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 14:28:40 2015 " "Info: Processing ended: Mon Apr 13 14:28:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 14:28:47 2015 " "Info: Processing started: Mon Apr 13 14:28:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 14:29:00 2015 " "Info: Processing ended: Mon Apr 13 14:29:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 14:29:04 2015 " "Info: Processing started: Mon Apr 13 14:29:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|ram_block1a0~porta_address_reg0 register g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\] 66.83 MHz 14.964 ns Internal " "Info: Clock \"clk\" has Internal fmax of 66.83 MHz between source memory \"lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]\" (period= 14.964 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.705 ns + Longest memory register " "Info: + Longest memory to register delay is 14.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y20; Fanout = 6; MEM Node = 'lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_8q01.tdf" "" { Text "E:/Lab-5/db/altsyncram_8q01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y20 1 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y20; Fanout = 1; MEM Node = 'lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_8q01.tdf" "" { Text "E:/Lab-5/db/altsyncram_8q01.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.319 ns) 5.107 ns tempofnotenumber\[0\]~2 3 COMB LCCOMB_X21_Y21_N12 19 " "Info: 3: + IC(1.411 ns) + CELL(0.319 ns) = 5.107 ns; Loc. = LCCOMB_X21_Y21_N12; Fanout = 19; COMB Node = 'tempofnotenumber\[0\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|q_a[0] tempofnotenumber[0]~2 } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.322 ns) 6.033 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux79~0 4 COMB LCCOMB_X21_Y21_N28 3 " "Info: 4: + IC(0.604 ns) + CELL(0.322 ns) = 6.033 ns; Loc. = LCCOMB_X21_Y21_N28; Fanout = 3; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux79~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { tempofnotenumber[0]~2 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux79~0 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.521 ns) 6.876 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux86~36 5 COMB LCCOMB_X21_Y21_N0 1 " "Info: 5: + IC(0.322 ns) + CELL(0.521 ns) = 6.876 ns; Loc. = LCCOMB_X21_Y21_N0; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux86~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux79~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~36 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 7.346 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux86~37 6 COMB LCCOMB_X21_Y21_N26 2 " "Info: 6: + IC(0.292 ns) + CELL(0.178 ns) = 7.346 ns; Loc. = LCCOMB_X21_Y21_N26; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux86~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~36 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~37 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.521 ns) 8.185 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux86~38 7 COMB LCCOMB_X21_Y21_N20 2 " "Info: 7: + IC(0.318 ns) + CELL(0.521 ns) = 8.185 ns; Loc. = LCCOMB_X21_Y21_N20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux86~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~37 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~38 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.319 ns) 9.479 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux104~3 8 COMB LCCOMB_X22_Y20_N2 2 " "Info: 8: + IC(0.975 ns) + CELL(0.319 ns) = 9.479 ns; Loc. = LCCOMB_X22_Y20_N2; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux104~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~38 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux104~3 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.495 ns) 10.267 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[0\]~46 9 COMB LCCOMB_X22_Y20_N4 2 " "Info: 9: + IC(0.293 ns) + CELL(0.495 ns) = 10.267 ns; Loc. = LCCOMB_X22_Y20_N4; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[0\]~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux104~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[0]~46 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.347 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[1\]~48 10 COMB LCCOMB_X22_Y20_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 10.347 ns; Loc. = LCCOMB_X22_Y20_N6; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[1\]~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[0]~46 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.427 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[2\]~50 11 COMB LCCOMB_X22_Y20_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 10.427 ns; Loc. = LCCOMB_X22_Y20_N8; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[2\]~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.507 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[3\]~52 12 COMB LCCOMB_X22_Y20_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 10.507 ns; Loc. = LCCOMB_X22_Y20_N10; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[3\]~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.587 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[4\]~54 13 COMB LCCOMB_X22_Y20_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 10.587 ns; Loc. = LCCOMB_X22_Y20_N12; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[4\]~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 10.761 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[5\]~56 14 COMB LCCOMB_X22_Y20_N14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.174 ns) = 10.761 ns; Loc. = LCCOMB_X22_Y20_N14; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[5\]~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.841 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[6\]~58 15 COMB LCCOMB_X22_Y20_N16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 10.841 ns; Loc. = LCCOMB_X22_Y20_N16; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[6\]~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.921 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[7\]~60 16 COMB LCCOMB_X22_Y20_N18 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 10.921 ns; Loc. = LCCOMB_X22_Y20_N18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[7\]~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.001 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[8\]~62 17 COMB LCCOMB_X22_Y20_N20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 11.001 ns; Loc. = LCCOMB_X22_Y20_N20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[8\]~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.081 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[9\]~64 18 COMB LCCOMB_X22_Y20_N22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 11.081 ns; Loc. = LCCOMB_X22_Y20_N22; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[9\]~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.161 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[10\]~66 19 COMB LCCOMB_X22_Y20_N24 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 11.161 ns; Loc. = LCCOMB_X22_Y20_N24; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[10\]~66'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.241 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[11\]~68 20 COMB LCCOMB_X22_Y20_N26 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 11.241 ns; Loc. = LCCOMB_X22_Y20_N26; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[11\]~68'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.321 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[12\]~70 21 COMB LCCOMB_X22_Y20_N28 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 11.321 ns; Loc. = LCCOMB_X22_Y20_N28; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[12\]~70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 11.482 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[13\]~72 22 COMB LCCOMB_X22_Y20_N30 2 " "Info: 22: + IC(0.000 ns) + CELL(0.161 ns) = 11.482 ns; Loc. = LCCOMB_X22_Y20_N30; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[13\]~72'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.562 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[14\]~74 23 COMB LCCOMB_X22_Y19_N0 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 11.562 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[14\]~74'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.642 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[15\]~76 24 COMB LCCOMB_X22_Y19_N2 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 11.642 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[15\]~76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.722 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[16\]~78 25 COMB LCCOMB_X22_Y19_N4 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 11.722 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[16\]~78'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.802 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[17\]~80 26 COMB LCCOMB_X22_Y19_N6 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 11.802 ns; Loc. = LCCOMB_X22_Y19_N6; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[17\]~80'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.882 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[18\]~82 27 COMB LCCOMB_X22_Y19_N8 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 11.882 ns; Loc. = LCCOMB_X22_Y19_N8; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[18\]~82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.962 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[19\]~84 28 COMB LCCOMB_X22_Y19_N10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 11.962 ns; Loc. = LCCOMB_X22_Y19_N10; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[19\]~84'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.042 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[20\]~86 29 COMB LCCOMB_X22_Y19_N12 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 12.042 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[20\]~86'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 12.216 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[21\]~88 30 COMB LCCOMB_X22_Y19_N14 2 " "Info: 30: + IC(0.000 ns) + CELL(0.174 ns) = 12.216 ns; Loc. = LCCOMB_X22_Y19_N14; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[21\]~88'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.296 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[22\]~90 31 COMB LCCOMB_X22_Y19_N16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 12.296 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[22\]~90'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.376 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[23\]~92 32 COMB LCCOMB_X22_Y19_N18 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 12.376 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[23\]~92'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.456 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[24\]~94 33 COMB LCCOMB_X22_Y19_N20 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 12.456 ns; Loc. = LCCOMB_X22_Y19_N20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[24\]~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.536 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[25\]~97 34 COMB LCCOMB_X22_Y19_N22 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 12.536 ns; Loc. = LCCOMB_X22_Y19_N22; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[25\]~97'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.616 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[26\]~99 35 COMB LCCOMB_X22_Y19_N24 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 12.616 ns; Loc. = LCCOMB_X22_Y19_N24; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[26\]~99'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.696 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[27\]~101 36 COMB LCCOMB_X22_Y19_N26 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 12.696 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[27\]~101'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.776 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[28\]~103 37 COMB LCCOMB_X22_Y19_N28 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 12.776 ns; Loc. = LCCOMB_X22_Y19_N28; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[28\]~103'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 12.937 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[29\]~105 38 COMB LCCOMB_X22_Y19_N30 2 " "Info: 38: + IC(0.000 ns) + CELL(0.161 ns) = 12.937 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[29\]~105'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.017 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[30\]~107 39 COMB LCCOMB_X22_Y18_N0 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 13.017 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[30\]~107'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.097 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[31\]~109 40 COMB LCCOMB_X22_Y18_N2 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 13.097 ns; Loc. = LCCOMB_X22_Y18_N2; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[31\]~109'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.177 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[32\]~111 41 COMB LCCOMB_X22_Y18_N4 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 13.177 ns; Loc. = LCCOMB_X22_Y18_N4; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[32\]~111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.257 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[33\]~113 42 COMB LCCOMB_X22_Y18_N6 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 13.257 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[33\]~113'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.337 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[34\]~115 43 COMB LCCOMB_X22_Y18_N8 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 13.337 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[34\]~115'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.417 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[35\]~117 44 COMB LCCOMB_X22_Y18_N10 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 13.417 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[35\]~117'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.497 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[36\]~119 45 COMB LCCOMB_X22_Y18_N12 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 13.497 ns; Loc. = LCCOMB_X22_Y18_N12; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[36\]~119'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 13.671 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[37\]~121 46 COMB LCCOMB_X22_Y18_N14 2 " "Info: 46: + IC(0.000 ns) + CELL(0.174 ns) = 13.671 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[37\]~121'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.751 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[38\]~123 47 COMB LCCOMB_X22_Y18_N16 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 13.751 ns; Loc. = LCCOMB_X22_Y18_N16; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[38\]~123'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.831 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[39\]~125 48 COMB LCCOMB_X22_Y18_N18 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 13.831 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[39\]~125'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.911 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[40\]~127 49 COMB LCCOMB_X22_Y18_N20 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 13.911 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[40\]~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.991 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[41\]~129 50 COMB LCCOMB_X22_Y18_N22 2 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 13.991 ns; Loc. = LCCOMB_X22_Y18_N22; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[41\]~129'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.071 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[42\]~131 51 COMB LCCOMB_X22_Y18_N24 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 14.071 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[42\]~131'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.151 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[43\]~133 52 COMB LCCOMB_X22_Y18_N26 1 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 14.151 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[43\]~133'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.609 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]~134 53 COMB LCCOMB_X22_Y18_N28 1 " "Info: 53: + IC(0.000 ns) + CELL(0.458 ns) = 14.609 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]~134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 14.705 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\] 54 REG LCFF_X22_Y18_N29 3 " "Info: 54: + IC(0.000 ns) + CELL(0.096 ns) = 14.705 ns; Loc. = LCFF_X22_Y18_N29; Fanout = 3; REG Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.490 ns ( 71.34 % ) " "Info: Total cell delay = 10.490 ns ( 71.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.215 ns ( 28.66 % ) " "Info: Total interconnect delay = 4.215 ns ( 28.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.705 ns" { lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|q_a[0] tempofnotenumber[0]~2 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux79~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~36 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~37 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~38 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux104~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[0]~46 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.705 ns" { lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|q_a[0] {} tempofnotenumber[0]~2 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux79~0 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~36 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~37 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~38 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux104~3 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[0]~46 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] {} } { 0.000ns 0.000ns 1.411ns 0.604ns 0.322ns 0.292ns 0.318ns 0.975ns 0.293ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 3.377ns 0.319ns 0.322ns 0.521ns 0.178ns 0.521ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.063 ns - Smallest " "Info: - Smallest clock skew is -0.063 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.850 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 409 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 409; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\] 3 REG LCFF_X22_Y18_N29 3 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X22_Y18_N29; Fanout = 3; REG Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.913 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 409 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 409; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.747 ns) 2.913 ns lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y20 6 " "Info: 3: + IC(0.902 ns) + CELL(0.747 ns) = 2.913 ns; Loc. = M4K_X17_Y20; Fanout = 6; MEM Node = 'lpm_rom:crc_table2\|altrom:srom\|altsyncram:rom_block\|altsyncram_8q01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { clk~clkctrl lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_8q01.tdf" "" { Text "E:/Lab-5/db/altsyncram_8q01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.87 % ) " "Info: Total cell delay = 1.773 ns ( 60.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 39.13 % ) " "Info: Total interconnect delay = 1.140 ns ( 39.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.902ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.902ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_8q01.tdf" "" { Text "E:/Lab-5/db/altsyncram_8q01.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.705 ns" { lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|q_a[0] tempofnotenumber[0]~2 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux79~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~36 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~37 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~38 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux104~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[0]~46 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.705 ns" { lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|q_a[0] {} tempofnotenumber[0]~2 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux79~0 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~36 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~37 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux86~38 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux104~3 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[0]~46 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] {} } { 0.000ns 0.000ns 1.411ns 0.604ns 0.322ns 0.292ns 0.318ns 0.975ns 0.293ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 3.377ns 0.319ns 0.322ns 0.521ns 0.178ns 0.521ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom:crc_table2|altrom:srom|altsyncram:rom_block|altsyncram_8q01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.902ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\] songnumber clk 10.831 ns register " "Info: tsu for register \"g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]\" (data pin = \"songnumber\", clock pin = \"clk\") is 10.831 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.719 ns + Longest pin register " "Info: + Longest pin to register delay is 13.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns songnumber 1 PIN PIN_L22 13 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 13; PIN Node = 'songnumber'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { songnumber } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.319 ns) + CELL(0.513 ns) 3.858 ns tempofnotenumber\[2\]~0 2 COMB LCCOMB_X21_Y21_N24 20 " "Info: 2: + IC(2.319 ns) + CELL(0.513 ns) = 3.858 ns; Loc. = LCCOMB_X21_Y21_N24; Fanout = 20; COMB Node = 'tempofnotenumber\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { songnumber tempofnotenumber[2]~0 } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.545 ns) 5.345 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux81~0 3 COMB LCCOMB_X21_Y20_N8 3 " "Info: 3: + IC(0.942 ns) + CELL(0.545 ns) = 5.345 ns; Loc. = LCCOMB_X21_Y20_N8; Fanout = 3; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux81~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { tempofnotenumber[2]~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.178 ns) 6.686 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~2 4 COMB LCCOMB_X23_Y21_N28 1 " "Info: 4: + IC(1.163 ns) + CELL(0.178 ns) = 6.686 ns; Loc. = LCCOMB_X23_Y21_N28; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.178 ns) 7.395 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~3 5 COMB LCCOMB_X22_Y21_N18 2 " "Info: 5: + IC(0.531 ns) + CELL(0.178 ns) = 7.395 ns; Loc. = LCCOMB_X22_Y21_N18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.319 ns) 8.573 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux103~3 6 COMB LCCOMB_X22_Y20_N0 2 " "Info: 6: + IC(0.859 ns) + CELL(0.319 ns) = 8.573 ns; Loc. = LCCOMB_X22_Y20_N0; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux103~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.495 ns) 9.361 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[1\]~48 7 COMB LCCOMB_X22_Y20_N6 2 " "Info: 7: + IC(0.293 ns) + CELL(0.495 ns) = 9.361 ns; Loc. = LCCOMB_X22_Y20_N6; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[1\]~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.441 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[2\]~50 8 COMB LCCOMB_X22_Y20_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 9.441 ns; Loc. = LCCOMB_X22_Y20_N8; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[2\]~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.521 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[3\]~52 9 COMB LCCOMB_X22_Y20_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 9.521 ns; Loc. = LCCOMB_X22_Y20_N10; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[3\]~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.601 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[4\]~54 10 COMB LCCOMB_X22_Y20_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 9.601 ns; Loc. = LCCOMB_X22_Y20_N12; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[4\]~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.775 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[5\]~56 11 COMB LCCOMB_X22_Y20_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 9.775 ns; Loc. = LCCOMB_X22_Y20_N14; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[5\]~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.855 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[6\]~58 12 COMB LCCOMB_X22_Y20_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.855 ns; Loc. = LCCOMB_X22_Y20_N16; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[6\]~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.935 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[7\]~60 13 COMB LCCOMB_X22_Y20_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.935 ns; Loc. = LCCOMB_X22_Y20_N18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[7\]~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.015 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[8\]~62 14 COMB LCCOMB_X22_Y20_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 10.015 ns; Loc. = LCCOMB_X22_Y20_N20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[8\]~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.095 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[9\]~64 15 COMB LCCOMB_X22_Y20_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 10.095 ns; Loc. = LCCOMB_X22_Y20_N22; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[9\]~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.175 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[10\]~66 16 COMB LCCOMB_X22_Y20_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 10.175 ns; Loc. = LCCOMB_X22_Y20_N24; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[10\]~66'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.255 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[11\]~68 17 COMB LCCOMB_X22_Y20_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 10.255 ns; Loc. = LCCOMB_X22_Y20_N26; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[11\]~68'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.335 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[12\]~70 18 COMB LCCOMB_X22_Y20_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.335 ns; Loc. = LCCOMB_X22_Y20_N28; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[12\]~70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 10.496 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[13\]~72 19 COMB LCCOMB_X22_Y20_N30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.161 ns) = 10.496 ns; Loc. = LCCOMB_X22_Y20_N30; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[13\]~72'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.576 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[14\]~74 20 COMB LCCOMB_X22_Y19_N0 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 10.576 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[14\]~74'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.656 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[15\]~76 21 COMB LCCOMB_X22_Y19_N2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.656 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[15\]~76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.736 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[16\]~78 22 COMB LCCOMB_X22_Y19_N4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 10.736 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[16\]~78'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.816 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[17\]~80 23 COMB LCCOMB_X22_Y19_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 10.816 ns; Loc. = LCCOMB_X22_Y19_N6; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[17\]~80'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.896 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[18\]~82 24 COMB LCCOMB_X22_Y19_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 10.896 ns; Loc. = LCCOMB_X22_Y19_N8; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[18\]~82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.976 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[19\]~84 25 COMB LCCOMB_X22_Y19_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 10.976 ns; Loc. = LCCOMB_X22_Y19_N10; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[19\]~84'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.056 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[20\]~86 26 COMB LCCOMB_X22_Y19_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 11.056 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[20\]~86'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 11.230 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[21\]~88 27 COMB LCCOMB_X22_Y19_N14 2 " "Info: 27: + IC(0.000 ns) + CELL(0.174 ns) = 11.230 ns; Loc. = LCCOMB_X22_Y19_N14; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[21\]~88'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.310 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[22\]~90 28 COMB LCCOMB_X22_Y19_N16 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 11.310 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[22\]~90'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.390 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[23\]~92 29 COMB LCCOMB_X22_Y19_N18 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 11.390 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[23\]~92'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.470 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[24\]~94 30 COMB LCCOMB_X22_Y19_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 11.470 ns; Loc. = LCCOMB_X22_Y19_N20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[24\]~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.550 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[25\]~97 31 COMB LCCOMB_X22_Y19_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 11.550 ns; Loc. = LCCOMB_X22_Y19_N22; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[25\]~97'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.630 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[26\]~99 32 COMB LCCOMB_X22_Y19_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 11.630 ns; Loc. = LCCOMB_X22_Y19_N24; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[26\]~99'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.710 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[27\]~101 33 COMB LCCOMB_X22_Y19_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 11.710 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[27\]~101'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.790 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[28\]~103 34 COMB LCCOMB_X22_Y19_N28 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 11.790 ns; Loc. = LCCOMB_X22_Y19_N28; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[28\]~103'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 11.951 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[29\]~105 35 COMB LCCOMB_X22_Y19_N30 2 " "Info: 35: + IC(0.000 ns) + CELL(0.161 ns) = 11.951 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[29\]~105'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.031 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[30\]~107 36 COMB LCCOMB_X22_Y18_N0 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 12.031 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[30\]~107'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.111 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[31\]~109 37 COMB LCCOMB_X22_Y18_N2 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 12.111 ns; Loc. = LCCOMB_X22_Y18_N2; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[31\]~109'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.191 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[32\]~111 38 COMB LCCOMB_X22_Y18_N4 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 12.191 ns; Loc. = LCCOMB_X22_Y18_N4; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[32\]~111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.271 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[33\]~113 39 COMB LCCOMB_X22_Y18_N6 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 12.271 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[33\]~113'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.351 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[34\]~115 40 COMB LCCOMB_X22_Y18_N8 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 12.351 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[34\]~115'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.431 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[35\]~117 41 COMB LCCOMB_X22_Y18_N10 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 12.431 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[35\]~117'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.511 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[36\]~119 42 COMB LCCOMB_X22_Y18_N12 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 12.511 ns; Loc. = LCCOMB_X22_Y18_N12; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[36\]~119'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 12.685 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[37\]~121 43 COMB LCCOMB_X22_Y18_N14 2 " "Info: 43: + IC(0.000 ns) + CELL(0.174 ns) = 12.685 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[37\]~121'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.765 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[38\]~123 44 COMB LCCOMB_X22_Y18_N16 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 12.765 ns; Loc. = LCCOMB_X22_Y18_N16; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[38\]~123'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.845 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[39\]~125 45 COMB LCCOMB_X22_Y18_N18 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 12.845 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[39\]~125'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.925 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[40\]~127 46 COMB LCCOMB_X22_Y18_N20 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 12.925 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[40\]~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.005 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[41\]~129 47 COMB LCCOMB_X22_Y18_N22 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 13.005 ns; Loc. = LCCOMB_X22_Y18_N22; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[41\]~129'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.085 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[42\]~131 48 COMB LCCOMB_X22_Y18_N24 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 13.085 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[42\]~131'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.165 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[43\]~133 49 COMB LCCOMB_X22_Y18_N26 1 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 13.165 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[43\]~133'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.623 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]~134 50 COMB LCCOMB_X22_Y18_N28 1 " "Info: 50: + IC(0.000 ns) + CELL(0.458 ns) = 13.623 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]~134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 13.719 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\] 51 REG LCFF_X22_Y18_N29 3 " "Info: 51: + IC(0.000 ns) + CELL(0.096 ns) = 13.719 ns; Loc. = LCFF_X22_Y18_N29; Fanout = 3; REG Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.612 ns ( 55.49 % ) " "Info: Total cell delay = 7.612 ns ( 55.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.107 ns ( 44.51 % ) " "Info: Total interconnect delay = 6.107 ns ( 44.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.719 ns" { songnumber tempofnotenumber[2]~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.719 ns" { songnumber {} songnumber~combout {} tempofnotenumber[2]~0 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] {} } { 0.000ns 0.000ns 2.319ns 0.942ns 1.163ns 0.531ns 0.859ns 0.293ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.026ns 0.513ns 0.545ns 0.178ns 0.178ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.850 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 409 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 409; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\] 3 REG LCFF_X22_Y18_N29 3 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X22_Y18_N29; Fanout = 3; REG Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.719 ns" { songnumber tempofnotenumber[2]~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.719 ns" { songnumber {} songnumber~combout {} tempofnotenumber[2]~0 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] {} } { 0.000ns 0.000ns 2.319ns 0.942ns 1.163ns 0.531ns 0.859ns 0.293ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.026ns 0.513ns 0.545ns 0.178ns 0.178ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk triggerforled g26_note_timer_board:Gate1\|TRIGGER 8.925 ns register " "Info: tco from clock \"clk\" to destination pin \"triggerforled\" through register \"g26_note_timer_board:Gate1\|TRIGGER\" is 8.925 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.853 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 409 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 409; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns g26_note_timer_board:Gate1\|TRIGGER 3 REG LCFF_X19_Y17_N1 58 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X19_Y17_N1; Fanout = 58; REG Node = 'g26_note_timer_board:Gate1\|TRIGGER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk~clkctrl g26_note_timer_board:Gate1|TRIGGER } "NODE_NAME" } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl g26_note_timer_board:Gate1|TRIGGER } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} g26_note_timer_board:Gate1|TRIGGER {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.795 ns + Longest register pin " "Info: + Longest register to pin delay is 5.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g26_note_timer_board:Gate1\|TRIGGER 1 REG LCFF_X19_Y17_N1 58 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y17_N1; Fanout = 58; REG Node = 'g26_note_timer_board:Gate1\|TRIGGER'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { g26_note_timer_board:Gate1|TRIGGER } "NODE_NAME" } } { "g26_note_timer_board.vhd" "" { Text "E:/Lab-5/g26_note_timer_board.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.955 ns) + CELL(2.840 ns) 5.795 ns triggerforled 2 PIN PIN_R20 0 " "Info: 2: + IC(2.955 ns) + CELL(2.840 ns) = 5.795 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'triggerforled'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { g26_note_timer_board:Gate1|TRIGGER triggerforled } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 49.01 % ) " "Info: Total cell delay = 2.840 ns ( 49.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.955 ns ( 50.99 % ) " "Info: Total interconnect delay = 2.955 ns ( 50.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { g26_note_timer_board:Gate1|TRIGGER triggerforled } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { g26_note_timer_board:Gate1|TRIGGER {} triggerforled {} } { 0.000ns 2.955ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl g26_note_timer_board:Gate1|TRIGGER } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} g26_note_timer_board:Gate1|TRIGGER {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { g26_note_timer_board:Gate1|TRIGGER triggerforled } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { g26_note_timer_board:Gate1|TRIGGER {} triggerforled {} } { 0.000ns 2.955ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_1p01:auto_generated\|ram_block1a6~porta_address_reg5 BPM\[3\] clk 0.613 ns memory " "Info: th for memory \"g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_1p01:auto_generated\|ram_block1a6~porta_address_reg5\" (data pin = \"BPM\[3\]\", clock pin = \"clk\") is 0.613 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.936 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 409 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 409; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.747 ns) 2.936 ns g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_1p01:auto_generated\|ram_block1a6~porta_address_reg5 3 MEM M4K_X17_Y15 18 " "Info: 3: + IC(0.925 ns) + CELL(0.747 ns) = 2.936 ns; Loc. = M4K_X17_Y15; Fanout = 18; MEM Node = 'g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_1p01:auto_generated\|ram_block1a6~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clk~clkctrl g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_1p01.tdf" "" { Text "E:/Lab-5/db/altsyncram_1p01.tdf" 154 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.39 % ) " "Info: Total cell delay = 1.773 ns ( 60.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 39.61 % ) " "Info: Total interconnect delay = 1.163 ns ( 39.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { clk clk~clkctrl g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { clk {} clk~combout {} clk~clkctrl {} g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 {} } { 0.000ns 0.000ns 0.238ns 0.925ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_1p01.tdf" "" { Text "E:/Lab-5/db/altsyncram_1p01.tdf" 154 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.573 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns BPM\[3\] 1 PIN PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; PIN Node = 'BPM\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BPM[3] } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.159 ns) 2.573 ns g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_1p01:auto_generated\|ram_block1a6~porta_address_reg5 2 MEM M4K_X17_Y15 18 " "Info: 2: + IC(1.388 ns) + CELL(0.159 ns) = 2.573 ns; Loc. = M4K_X17_Y15; Fanout = 18; MEM Node = 'g26_note_timer_board:Gate1\|g26_tempo:Gate1\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_1p01:auto_generated\|ram_block1a6~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { BPM[3] g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_1p01.tdf" "" { Text "E:/Lab-5/db/altsyncram_1p01.tdf" 154 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.185 ns ( 46.06 % ) " "Info: Total cell delay = 1.185 ns ( 46.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.388 ns ( 53.94 % ) " "Info: Total interconnect delay = 1.388 ns ( 53.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { BPM[3] g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { BPM[3] {} BPM[3]~combout {} g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 {} } { 0.000ns 0.000ns 1.388ns } { 0.000ns 1.026ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { clk clk~clkctrl g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { clk {} clk~combout {} clk~clkctrl {} g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 {} } { 0.000ns 0.000ns 0.238ns 0.925ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { BPM[3] g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { BPM[3] {} BPM[3]~combout {} g26_note_timer_board:Gate1|g26_tempo:Gate1|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_1p01:auto_generated|ram_block1a6~porta_address_reg5 {} } { 0.000ns 0.000ns 1.388ns } { 0.000ns 1.026ns 0.159ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 14:29:12 2015 " "Info: Processing ended: Mon Apr 13 14:29:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 132 s " "Info: Quartus II Full Compilation was successful. 0 errors, 132 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 14:30:34 2015 " "Info: Processing started: Mon Apr 13 14:30:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp lab5 -c lab5 --netlist_type=sgate " "Info: Command: quartus_rpp lab5 -c lab5 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 14:30:35 2015 " "Info: Processing ended: Mon Apr 13 14:30:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
