Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/MultiCycle/MultiCycle_isim_beh.exe -prj D:/MultiCycle/MultiCycle_beh.prj work.MultiCycle 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/MultiCycle/SignExtend.vhd" into library work
Parsing VHDL file "D:/MultiCycle/ShiftLeft2.vhd" into library work
Parsing VHDL file "D:/MultiCycle/RegisterFile.vhd" into library work
Parsing VHDL file "D:/MultiCycle/Reg.vhd" into library work
Parsing VHDL file "D:/MultiCycle/MUXRegDst.vhd" into library work
Parsing VHDL file "D:/MultiCycle/MUX4to1.vhd" into library work
Parsing VHDL file "D:/MultiCycle/MUX2to1.vhd" into library work
Parsing VHDL file "D:/MultiCycle/Memory.vhd" into library work
Parsing VHDL file "D:/MultiCycle/InstructionReg.vhd" into library work
Parsing VHDL file "D:/MultiCycle/ControlUnit.vhd" into library work
Parsing VHDL file "D:/MultiCycle/ALUControl.vhd" into library work
Parsing VHDL file "D:/MultiCycle/ALU.vhd" into library work
Parsing VHDL file "D:/MultiCycle/MultiCycle.vhd" into library work
WARNING:HDLCompiler:946 - "D:/MultiCycle/MultiCycle.vhd" Line 202: Actual for formal port sig is neither a static name nor a globally static expression
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALUControl [alucontrol_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Reg [reg_default]
Compiling architecture behavioral of entity ControlUnit [controlunit_default]
Compiling architecture behavioral of entity InstructionReg [instructionreg_default]
Compiling architecture behavioral of entity MUX2to1 [mux2to1_default]
Compiling architecture behavioral of entity MUX4to1 [mux4to1_default]
Compiling architecture behavioral of entity MUXRegDst [muxregdst_default]
Compiling architecture behavioral of entity Memory [memory_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavioral of entity ShiftLeft2 [shiftleft2_default]
Compiling architecture behavioral of entity SignExtend [signextend_default]
Compiling architecture behavioral of entity multicycle
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 29 VHDL Units
Built simulation executable D:/MultiCycle/MultiCycle_isim_beh.exe
Fuse Memory Usage: 35332 KB
Fuse CPU Usage: 484 ms
