{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 09:40:10 2017 " "Info: Processing started: Fri Sep 08 09:40:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Csc21100_Full_adder -c Csc21100_Full_adder --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Csc21100_Full_adder -c Csc21100_Full_adder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csc21100_full_adder.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file csc21100_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc21100_Half_adder-Behav " "Info: Found design unit 1: Csc21100_Half_adder-Behav" {  } { { "Csc21100_Full_adder.vhd" "" { Text "d:/quartusii/Csc21100_Full_adder/Csc21100_Full_adder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Csc21100_Full_adder-Structure " "Info: Found design unit 2: Csc21100_Full_adder-Structure" {  } { { "Csc21100_Full_adder.vhd" "" { Text "d:/quartusii/Csc21100_Full_adder/Csc21100_Full_adder.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Csc21100_Half_adder " "Info: Found entity 1: Csc21100_Half_adder" {  } { { "Csc21100_Full_adder.vhd" "" { Text "d:/quartusii/Csc21100_Full_adder/Csc21100_Full_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Csc21100_Full_adder " "Info: Found entity 2: Csc21100_Full_adder" {  } { { "Csc21100_Full_adder.vhd" "" { Text "d:/quartusii/Csc21100_Full_adder/Csc21100_Full_adder.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Csc21100_Full_adder " "Info: Elaborating entity \"Csc21100_Full_adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Csc21100_Half_adder Csc21100_Half_adder:Full_adder0 " "Info: Elaborating entity \"Csc21100_Half_adder\" for hierarchy \"Csc21100_Half_adder:Full_adder0\"" {  } { { "Csc21100_Full_adder.vhd" "Full_adder0" { Text "d:/quartusii/Csc21100_Full_adder/Csc21100_Full_adder.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 09:40:11 2017 " "Info: Processing ended: Fri Sep 08 09:40:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
