Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_top_behav xil_defaultlib.tb_system_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/imports/source/FIFO.v" Line 2. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/imports/source/PDM_Generator.v" Line 22. Module PDM_Generator(clk_div=104,clk_div_1=96) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/imports/source/FIFO.v" Line 2. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jam/Downloads/fsk_spi/vivado/project_1/project_1.srcs/sources_1/imports/source/PDM_Generator.v" Line 22. Module PDM_Generator(clk_div=104,clk_div_1=96) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.resetn
Compiling module xil_defaultlib.fractional_clk_div
Compiling module xil_defaultlib.SPI_Master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.SPI_Master_With_Single_CS
Compiling module xil_defaultlib.SPI_Controller
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.PDM_Generator(clk_div=104,clk_di...
Compiling module xil_defaultlib.fsk_gen
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.tb_system_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_top_behav
