<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: hackrf/firmware/libopencm3/include/libopencm3/stm32/common/dma_common_f24.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_058e36947c3cf533e97e824a8b7160bb.html">hackrf</a></li><li class="navelem"><a class="el" href="dir_81af4042361f7868d1d2c33b7cfad7a7.html">firmware</a></li><li class="navelem"><a class="el" href="dir_7a8769f6a00dd4373d36b29db60cf3ac.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_ce590350cfa1da80e6880a9f80b10493.html">include</a></li><li class="navelem"><a class="el" href="dir_f1270f6817dc250d066454fa92fd2c39.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_91d6961c23d1925ab11e3cac75ab2f24.html">stm32</a></li><li class="navelem"><a class="el" href="dir_d036b259221d33ec28a0df4f51b4e9af.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dma_common_f24.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2011 Fergus Noble &lt;fergusnoble@gmail.com&gt;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Copyright (C) 2012 Ken Sarkies &lt;ksarkies@internode.on.net&gt;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* THIS FILE SHOULD NOT BE INCLUDED DIRECTLY, BUT ONLY VIA DMA.H</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">The order of header inclusion is important. dma.h includes the device</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">specific memorymap.h header before including this header file.*/</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef LIBOPENCM3_DMA_H</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_DMA_COMMON_F24_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define LIBOPENCM3_DMA_COMMON_F24_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;libopencm3/cm3/common.h&gt;</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* --- Convenience macros -------------------------------------------------- */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* DMA controller base addresses (for convenience) */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define DMA1                DMA1_BASE</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define DMA2                DMA2_BASE</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* DMA stream base addresses (for API parameters) */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define DMA_STREAM0         0</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define DMA_STREAM1         1</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define DMA_STREAM2         2</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define DMA_STREAM3         3</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define DMA_STREAM4         4</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define DMA_STREAM5         5</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define DMA_STREAM6         6</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define DMA_STREAM7         7</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define DMA_STREAM(port, n)     ((port) + 0x10 + (24 * (n)))</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define DMA1_STREAM(n)          DMA_STREAM(DMA1, n)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DMA2_STREAM(n)          DMA_STREAM(DMA2, n)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define DMA1_STREAM0            DMA1_STREAM(0)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define DMA1_STREAM1            DMA1_STREAM(1)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define DMA1_STREAM2            DMA1_STREAM(2)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define DMA1_STREAM3            DMA1_STREAM(3)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define DMA1_STREAM4            DMA1_STREAM(4)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DMA1_STREAM5            DMA1_STREAM(5)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define DMA1_STREAM6            DMA1_STREAM(6)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define DMA1_STREAM7            DMA1_STREAM(7)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DMA2_STREAM0            DMA2_STREAM(0)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define DMA2_STREAM1            DMA2_STREAM(1)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DMA2_STREAM2            DMA2_STREAM(2)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DMA2_STREAM3            DMA2_STREAM(3)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define DMA2_STREAM4            DMA2_STREAM(4)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define DMA2_STREAM5            DMA2_STREAM(5)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define DMA2_STREAM6            DMA2_STREAM(6)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define DMA2_STREAM7            DMA2_STREAM(7)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* --- DMA controller registers -------------------------------------------- */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* DMA low interrupt status register (DMAx_LISR) */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define DMA_LISR(port)          MMIO32(port + 0x00)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define DMA1_LISR           DMA_LISR(DMA1)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define DMA2_LISR           DMA_LISR(DMA2)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* DMA high interrupt status register (DMAx_HISR) */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define DMA_HISR(port)          MMIO32(port + 0x04)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define DMA1_HISR           DMA_HISR(DMA1)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define DMA2_HISR           DMA_HISR(DMA2)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* DMA low interrupt flag clear register (DMAx_LIFCR) */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define DMA_LIFCR(port)         MMIO32(port + 0x08)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define DMA1_LIFCR          DMA_LIFCR(DMA1)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define DMA2_LIFCR          DMA_LIFCR(DMA2)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* DMA high interrupt flag clear register (DMAx_HIFCR) */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define DMA_HIFCR(port)         MMIO32(port + 0x0C)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define DMA1_HIFCR          DMA_HIFCR(DMA1)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define DMA2_HIFCR          DMA_HIFCR(DMA2)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* --- DMA stream registers ------------------------------------------------ */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* DMA Stream x configuration register (DMA_SxCR) */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DMA_SCR(port, n)        MMIO32(DMA_STREAM(port, n) + 0x00)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DMA1_SCR(n)         DMA_SCR(DMA1, n)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define DMA2_SCR(n)         DMA_SCR(DMA2, n)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define DMA1_S0CR           DMA1_SCR(0)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DMA1_S1CR           DMA1_SCR(1)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DMA1_S2CR           DMA1_SCR(2)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DMA1_S3CR           DMA1_SCR(3)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define DMA1_S4CR           DMA1_SCR(4)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define DMA1_S5CR           DMA1_SCR(5)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define DMA1_S6CR           DMA1_SCR(6)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define DMA1_S7CR           DMA1_SCR(7)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define DMA2_S0CR           DMA2_SCR(0)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define DMA2_S1CR           DMA2_SCR(1)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define DMA2_S2CR           DMA2_SCR(2)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define DMA2_S3CR           DMA2_SCR(3)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define DMA2_S4CR           DMA2_SCR(4)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define DMA2_S5CR           DMA2_SCR(5)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define DMA2_S6CR           DMA2_SCR(6)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define DMA2_S7CR           DMA2_SCR(7)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* DMA Stream x number of data register (DMA_SxNDTR) */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define DMA_SNDTR(port, n)      MMIO32(DMA_STREAM(port, n) + 0x04)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define DMA1_SNDTR(n)           DMA_SNDTR(DMA1, n)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DMA2_SNDTR(n)           DMA_SNDTR(DMA2, n)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define DMA1_S0NDTR         DMA1_SNDTR(0)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define DMA1_S1NDTR         DMA1_SNDTR(1)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define DMA1_S2NDTR         DMA1_SNDTR(2)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define DMA1_S3NDTR         DMA1_SNDTR(3)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DMA1_S4NDTR         DMA1_SNDTR(4)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define DMA1_S5NDTR         DMA1_SNDTR(5)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define DMA1_S6NDTR         DMA1_SNDTR(6)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define DMA1_S7NDTR         DMA1_SNDTR(7)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define DMA2_S0NDTR         DMA2_SNDTR(0)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define DMA2_S1NDTR         DMA2_SNDTR(1)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define DMA2_S2NDTR         DMA2_SNDTR(2)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define DMA2_S3NDTR         DMA2_SNDTR(3)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define DMA2_S4NDTR         DMA2_SNDTR(4)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define DMA2_S5NDTR         DMA2_SNDTR(5)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define DMA2_S6NDTR         DMA2_SNDTR(6)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define DMA2_S7NDTR         DMA2_SNDTR(7)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* DMA Stream x peripheral address register (DMA_SxPAR) */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define DMA_SPAR(port, n)       (*(volatile void **)\</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">                     (DMA_STREAM(port, n) + 0x08))</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define DMA1_SPAR(n)            DMA_SPAR(DMA1, n)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define DMA2_SPAR(n)            DMA_SPAR(DMA2, n)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define DMA1_S0PAR          DMA1_SPAR(0)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define DMA1_S1PAR          DMA1_SPAR(1)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define DMA1_S2PAR          DMA1_SPAR(2)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define DMA1_S3PAR          DMA1_SPAR(3)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define DMA1_S4PAR          DMA1_SPAR(4)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define DMA1_S5PAR          DMA1_SPAR(5)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define DMA1_S6PAR          DMA1_SPAR(6)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define DMA1_S7PAR          DMA1_SPAR(7)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define DMA2_S0PAR          DMA2_SPAR(0)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define DMA2_S1PAR          DMA2_SPAR(1)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define DMA2_S2PAR          DMA2_SPAR(2)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define DMA2_S3PAR          DMA2_SPAR(3)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define DMA2_S4PAR          DMA2_SPAR(4)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define DMA2_S5PAR          DMA2_SPAR(5)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define DMA2_S6PAR          DMA2_SPAR(6)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define DMA2_S7PAR          DMA2_SPAR(7)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* DMA Stream x memory address 0 register (DMA_SxM0AR) */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define DMA_SM0AR(port, n)      (*(volatile void **) \</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">                     (DMA_STREAM(port, n) + 0x0c))</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define DMA1_SM0AR(n)           DMA_SM0AR(DMA1, n)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define DMA2_SM0AR(n)           DMA_SM0AR(DMA2, n)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define DMA1_S0M0AR         DMA1_SM0AR(0)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define DMA1_S1M0AR         DMA1_SM0AR(1)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define DMA1_S2M0AR         DMA1_SM0AR(2)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define DMA1_S3M0AR         DMA1_SM0AR(3)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define DMA1_S4M0AR         DMA1_SM0AR(4)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define DMA1_S5M0AR         DMA1_SM0AR(5)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define DMA1_S6M0AR         DMA1_SM0AR(6)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define DMA1_S7M0AR         DMA1_SM0AR(7)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define DMA2_S0M0AR         DMA2_SM0AR(0)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define DMA2_S1M0AR         DMA2_SM0AR(1)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define DMA2_S2M0AR         DMA2_SM0AR(2)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define DMA2_S3M0AR         DMA2_SM0AR(3)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define DMA2_S4M0AR         DMA2_SM0AR(4)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define DMA2_S5M0AR         DMA2_SM0AR(5)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define DMA2_S6M0AR         DMA2_SM0AR(6)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define DMA2_S7M0AR         DMA2_SM0AR(7)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* DMA Stream x memory address 1 register (DMA_SxM1AR) */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define DMA_SM1AR(port, n)      (*(volatile void **)\</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">                     (DMA_STREAM(port, n) + 0x10))</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define DMA1_SM1AR(n)           DMA_SM1AR(DMA1, n)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define DMA2_SM1AR(n)           DMA_SM1AR(DMA2, n)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define DMA1_S0M1AR         DMA1_SM1AR(0)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define DMA1_S1M1AR         DMA1_SM1AR(1)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define DMA1_S2M1AR         DMA1_SM1AR(2)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define DMA1_S3M1AR         DMA1_SM1AR(3)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define DMA1_S4M1AR         DMA1_SM1AR(4)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define DMA1_S5M1AR         DMA1_SM1AR(5)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define DMA1_S6M1AR         DMA1_SM1AR(6)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define DMA1_S7M1AR         DMA1_SM1AR(7)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define DMA2_S0M1AR         DMA2_SM1AR(0)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define DMA2_S1M1AR         DMA2_SM1AR(1)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define DMA2_S2M1AR         DMA2_SM1AR(2)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define DMA2_S3M1AR         DMA2_SM1AR(3)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define DMA2_S4M1AR         DMA2_SM1AR(4)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define DMA2_S5M1AR         DMA2_SM1AR(5)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define DMA2_S6M1AR         DMA2_SM1AR(6)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define DMA2_S7M1AR         DMA2_SM1AR(7)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* DMA Stream x FIFO control register (DMA_SxFCR) */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define DMA_SFCR(port, n)       MMIO32(DMA_STREAM(port, n) + 0x14)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define DMA1_SFCR(n)            DMA_SFCR(DMA1, n)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define DMA2_SFCR(n)            DMA_SFCR(DMA2, n)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define DMA1_S0FCR          DMA1_SFCR(0)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define DMA1_S1FCR          DMA1_SFCR(1)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define DMA1_S2FCR          DMA1_SFCR(2)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define DMA1_S3FCR          DMA1_SFCR(3)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define DMA1_S4FCR          DMA1_SFCR(4)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define DMA1_S5FCR          DMA1_SFCR(5)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define DMA1_S6FCR          DMA1_SFCR(6)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define DMA1_S7FCR          DMA1_SFCR(7)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define DMA2_S0FCR          DMA2_SFCR(0)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define DMA2_S1FCR          DMA2_SFCR(1)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define DMA2_S2FCR          DMA2_SFCR(2)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define DMA2_S3FCR          DMA2_SFCR(3)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define DMA2_S4FCR          DMA2_SFCR(4)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define DMA2_S5FCR          DMA2_SFCR(5)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define DMA2_S6FCR          DMA2_SFCR(6)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define DMA2_S7FCR          DMA2_SFCR(7)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* --- DMA Interrupt Flag offset values ------------------------------------- */</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* For API parameters. These are based on every interrupt flag and flag clear</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">being at the same relative location */</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define DMA_TCIF            (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__dma__if__offset_ga6357e8c0fd2f815af82211abacb7bd3f.html#ga6357e8c0fd2f815af82211abacb7bd3f">  261</a></span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define DMA_HTIF            (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__dma__if__offset_ga941a91b96de4c594c4d8acb91d560f4d.html#ga941a91b96de4c594c4d8acb91d560f4d">  263</a></span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define DMA_TEIF            (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__dma__if__offset_ga641dfc0110f5f9aed33f8f8c78d7653b.html#ga641dfc0110f5f9aed33f8f8c78d7653b">  265</a></span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define DMA_DMEIF           (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__dma__if__offset_ga68020dd6d8dd2e5296195bcdad7f18d5.html#ga68020dd6d8dd2e5296195bcdad7f18d5">  267</a></span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define DMA_FEIF            (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__dma__if__offset_ga6ad09f7c4c0c5571edeabdfc8045a0dd.html#ga6ad09f7c4c0c5571edeabdfc8045a0dd">  269</a></span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* Offset within interrupt status register to start of stream interrupt flag</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * field</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define DMA_ISR_OFFSET(stream)  (6*(stream &amp; 0x01)+16*((stream &amp; 0x02) &gt;&gt; 1))</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define DMA_ISR_FLAGS       (DMA_TCIF | DMA_HTIF | DMA_TEIF | DMA_DMEIF | \</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">                 DMA_FEIF)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define DMA_ISR_MASK(stream)    (DMA_ISR_FLAGS &lt;&lt; DMA_ISR_OFFSET(stream))</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/* --- DMA_LISR values ----------------------------------------------------- */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF0          (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF0         (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF0          (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF0          (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF0          (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF1          (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF1         (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF1          (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF1          (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF1          (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160; </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF2          (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF2         (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF2          (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF2          (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF2          (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF3          (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF3         (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF3          (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF3          (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF3          (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* --- DMA_HISR values ----------------------------------------------------- */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF4          (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF4         (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF4          (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF4          (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF4          (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160; </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF5          (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF5         (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF5          (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF5          (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF5          (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF6          (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF6         (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF6          (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF6          (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF6          (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF7          (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF7         (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF7          (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF7          (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF7          (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* --- DMA_LIFCR values ----------------------------------------------------- */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF0        (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF0       (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF0        (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF0        (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF0        (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF1        (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF1       (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF1        (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF1        (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF1        (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF2        (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF2       (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF2        (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF2        (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF2        (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF3        (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF3       (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF3        (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF3        (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF3        (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/* --- DMA_HIFCR values ----------------------------------------------------- */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160; </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF4        (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF4       (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF4        (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF4        (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF4        (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF5        (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF5       (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF5        (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF5        (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF5        (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF6        (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF6       (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF6        (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF6        (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF6        (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160; </div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF7        (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF7       (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF7        (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF7        (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF7        (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/* --- DMA_SxCR values ----------------------------------------------------- */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* EN: Stream enable */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define DMA_SxCR_EN         (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/* DMEIE: Direct Mode error interrupt enable */</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define DMA_SxCR_DMEIE          (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* TEIE: Transfer error interrupt enable */</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define DMA_SxCR_TEIE           (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/* HTIE: Half transfer interrupt enable */</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define DMA_SxCR_HTIE           (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/* TCIE: Transfer complete interrupt enable */</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define DMA_SxCR_TCIE           (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/* PFCTRL: Peripheral Flow Controller */</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define DMA_SxCR_PFCTRL         (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* DIR[7:6]: Data transfer direction */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_PERIPHERAL_TO_MEM  (0 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_MEM_TO_PERIPHERAL  (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_MEM_TO_MEM     (2 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_SHIFT      6</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_MASK       (3 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160; </div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* CIRC: Circular mode */</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define DMA_SxCR_CIRC           (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* PINC: Peripheral increment mode */</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINC           (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* MINC: Memory increment mode */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define DMA_SxCR_MINC           (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* PSIZE[12:11]: Peripheral size */</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_8BIT     (0 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_16BIT        (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_32BIT        (2 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160; </div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_SHIFT        11</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_MASK     (3 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160; </div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* MSIZE[14:13]: Memory size */</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_8BIT     (0 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_16BIT        (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_32BIT        (2 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_SHIFT        13</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_MASK     (3 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* PINCOS: Peripheral increment offset size */</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define DMA_SxCR_PINCOS         (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160; </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* PL[17:16]: Stream priority level */</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_LOW         (0 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_MEDIUM      (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_HIGH        (2 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_VERY_HIGH       (3 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160; </div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_SHIFT       16</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_MASK        (3 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160; </div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* DBM: Double buffered mode */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define DMA_SxCR_DBM            (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/* CT: Current target (in double buffered mode) */</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define DMA_SxCR_CT         (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/* Bit 20 reserved */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* PBURST[13:12]: Peripheral Burst Configuration */</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_SINGLE      (0 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_INCR4       (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_INCR8       (2 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_INCR16      (3 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_SHIFT       21</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_MASK        (3 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/* MBURST[13:12]: Memory Burst Configuration */</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_SINGLE      (0 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_INCR4       (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_INCR8       (2 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_INCR16      (3 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160; </div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_SHIFT       23</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_MASK        (3 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160; </div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/* CHSEL[25:27]: Channel Select */</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_0        (0 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_1        (1 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_2        (2 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_3        (3 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_4        (4 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_5        (5 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_6        (6 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_7        (7 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160; </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_SHIFT        25</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_MASK     (7 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL(n)       (n &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* Reserved [31:28] */</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/* --- DMA_SxNDTR values --------------------------------------------------- */</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160; </div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* DMA_SxNDTR[15:0]: Number of data register. */</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/* --- DMA_SxPAR values ---------------------------------------------------- */</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160; </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/* DMA_SxPAR[31:0]: Peripheral address register. */</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160; </div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* --- DMA_SxM0AR values --------------------------------------------------- */</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160; </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* DMA_SxM0AR[31:0]: Memory 0 address register. */</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160; </div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/* --- DMA_SxM1AR values --------------------------------------------------- */</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/* DMA_SxM1AR[31:0]: Memory 1 address register. */</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160; </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/* --- DMA_SxFCR values ---------------------------------------------------- */</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160; </div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/* FTH[1:0]: FIFO Threshold selection */</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_1_4_FULL      (0 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_2_4_FULL      (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_3_4_FULL      (2 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_4_4_FULL      (3 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_SHIFT     0</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_MASK      (3 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/* DMDIS: Direct Mode disable */</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define DMA_SxFCR_DMDIS         (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/* FS[5:3]: FIFO Status */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_LT_1_4_FULL    (0 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_LT_2_4_FULL    (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_LT_3_4_FULL    (2 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_LT_4_4_FULL    (3 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_FULL       (4 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_EMPTY      (5 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160; </div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_SHIFT      3</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_MASK       (7 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/* [6]: reserved */</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160; </div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/* FEIE[7]: FIFO error interrupt enable */</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define DMA_SxFCR_FEIE          (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/* [31:8]: Reserved */</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* --- Function prototypes ------------------------------------------------- */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160; </div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;BEGIN_DECLS</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160; </div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> * Note: The F2 and F4 series have a completely new DMA peripheral with</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> * different configuration options.</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga485673f19fe8a3cca5449843d0fb53d8.html#ga485673f19fe8a3cca5449843d0fb53d8">dma_stream_reset</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gaeaa31cc700740df241897276081e0436.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a>(uint32_t dma, uint8_t stream,</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                   uint32_t interrupts);</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group__dma__defines_ga920e745c606523b2d4ed1804ca1302f9.html#ga920e745c606523b2d4ed1804ca1302f9">dma_get_interrupt_flag</a>(uint32_t dma, uint8_t stream, uint32_t interrupt);</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga307fb6658ba93745a5f5634d154cebd3.html#ga307fb6658ba93745a5f5634d154cebd3">dma_set_transfer_mode</a>(uint32_t dma, uint8_t stream, uint32_t direction);</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga56496ac6963f287b8468bdaade35326d.html#ga56496ac6963f287b8468bdaade35326d">dma_set_priority</a>(uint32_t dma, uint8_t stream, uint32_t prio);</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga6e89625484c29b630c797340e4d71d09.html#ga6e89625484c29b630c797340e4d71d09">dma_set_memory_size</a>(uint32_t dma, uint8_t stream, uint32_t mem_size);</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga5613aadc5520edf0ea058a0a2c41764c.html#ga5613aadc5520edf0ea058a0a2c41764c">dma_set_peripheral_size</a>(uint32_t dma, uint8_t stream,</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                 uint32_t peripheral_size);</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gad344152e8871f8787dbebb073f81c61e.html#gad344152e8871f8787dbebb073f81c61e">dma_enable_memory_increment_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gabc76100441f2f26c42f2aaebd62a688b.html#gabc76100441f2f26c42f2aaebd62a688b">dma_disable_memory_increment_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga598096631d9f7c7efc1d71059c3571e6.html#ga598096631d9f7c7efc1d71059c3571e6">dma_enable_peripheral_increment_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gadd7396d77096a96a20e13e4dd5e06e1c.html#gadd7396d77096a96a20e13e4dd5e06e1c">dma_disable_peripheral_increment_mode</a>(uint32_t dma, uint8_t channel);</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga205b7b142b835653f92f684c0bc1345c.html#ga205b7b142b835653f92f684c0bc1345c">dma_enable_fixed_peripheral_increment_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gaa4e94297041e7c82695d7aff83cb0594.html#gaa4e94297041e7c82695d7aff83cb0594">dma_enable_circular_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga31ac1af0c35910f6b4b57a12ad83b60e.html#ga31ac1af0c35910f6b4b57a12ad83b60e">dma_channel_select</a>(uint32_t dma, uint8_t stream, uint32_t channel);</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga2a23dc081b24fdaa2d6d2c8dc03efdc2.html#ga2a23dc081b24fdaa2d6d2c8dc03efdc2">dma_set_memory_burst</a>(uint32_t dma, uint8_t stream, uint32_t burst);</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga75a1293f424cc6649fe7d98aab6d898f.html#ga75a1293f424cc6649fe7d98aab6d898f">dma_set_peripheral_burst</a>(uint32_t dma, uint8_t stream, uint32_t burst);</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga84250cb7dcd34c894b2056b790634748.html#ga84250cb7dcd34c894b2056b790634748">dma_set_initial_target</a>(uint32_t dma, uint8_t stream, uint8_t memory);</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;uint8_t <a class="code" href="group__dma__defines_ga9fcdc7cd42abe3c9b6ca5ff1d10e2665.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">dma_get_target</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga634b8794ff0fba7604ca272f5ceb5bf3.html#ga634b8794ff0fba7604ca272f5ceb5bf3">dma_enable_double_buffer_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gad841f8243e7a529efb0ffddc959b0c80.html#gad841f8243e7a529efb0ffddc959b0c80">dma_disable_double_buffer_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gaf667ccb9a78c8fe76f2cf256fa153b6b.html#gaf667ccb9a78c8fe76f2cf256fa153b6b">dma_set_peripheral_flow_control</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gad30f62b0042facedf99fe357665ffe7c.html#gad30f62b0042facedf99fe357665ffe7c">dma_set_dma_flow_control</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga6be1b284bd502af608b3993abe1a9931.html#ga6be1b284bd502af608b3993abe1a9931">dma_enable_transfer_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga2f2afc6e30285651e492381cdab7ca1a.html#ga2f2afc6e30285651e492381cdab7ca1a">dma_disable_transfer_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga05bfe7ca609aaf686e9258b4a0245d72.html#ga05bfe7ca609aaf686e9258b4a0245d72">dma_enable_half_transfer_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gab7a18436370c610a8834e354582eab9b.html#gab7a18436370c610a8834e354582eab9b">dma_disable_half_transfer_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga1ee7b429eeb959f41c1dbd9d87312dc9.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">dma_enable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gabbb9d94c0d4ec92ec62a7aebbcc7b360.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">dma_disable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;uint32_t <a class="code" href="group__dma__defines_gaca11c1cb785964707b8a9a3b1d29ef29.html#gaca11c1cb785964707b8a9a3b1d29ef29">dma_fifo_status</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga3f5a21bbe3efe0032c02f054d5ceec32.html#ga3f5a21bbe3efe0032c02f054d5ceec32">dma_enable_direct_mode_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga4ea0653919d7d6d9f0aa9238eebf9012.html#ga4ea0653919d7d6d9f0aa9238eebf9012">dma_disable_direct_mode_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga856057f523c5a127beffc1f91b132d15.html#ga856057f523c5a127beffc1f91b132d15">dma_enable_fifo_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gab21293b505e511ffdae4464185a5891f.html#gab21293b505e511ffdae4464185a5891f">dma_disable_fifo_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga6b3056952dddaf5c2a315b5f8af7d5f1.html#ga6b3056952dddaf5c2a315b5f8af7d5f1">dma_enable_direct_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga5e166bb1ea36c1c7966515ddd0c95195.html#ga5e166bb1ea36c1c7966515ddd0c95195">dma_enable_fifo_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga3c8786d286c6e71713bb171a637e9447.html#ga3c8786d286c6e71713bb171a637e9447">dma_set_fifo_threshold</a>(uint32_t dma, uint8_t stream, uint32_t threshold);</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gaee1780f0a8520693acd202230c222f88.html#gaee1780f0a8520693acd202230c222f88">dma_enable_stream</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga5a0622f6a841107162680c7ea63016c4.html#ga5a0622f6a841107162680c7ea63016c4">dma_disable_stream</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga795dbd3370cf28a72ee3e2b7582df0cd.html#ga795dbd3370cf28a72ee3e2b7582df0cd">dma_set_peripheral_address</a>(uint32_t dma, uint8_t stream, uint32_t address);</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gae232f2f5a613459f6921774b5b4c049b.html#gae232f2f5a613459f6921774b5b4c049b">dma_set_memory_address</a>(uint32_t dma, uint8_t stream, uint32_t address);</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_ga586b2d80e0b38cccd6a47adb67dc57df.html#ga586b2d80e0b38cccd6a47adb67dc57df">dma_set_memory_address_1</a>(uint32_t dma, uint8_t stream, uint32_t address);</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dma__defines_gacb3b053111727848b8fff84eee2261a7.html#gacb3b053111727848b8fff84eee2261a7">dma_set_number_of_data</a>(uint32_t dma, uint8_t stream, uint16_t number);</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160; </div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;END_DECLS</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160; </div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#warning &quot;dma_common_f24.h should not be included explicitly, only via dma.h&quot;</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__dma__defines_gab21293b505e511ffdae4464185a5891f_html_gab21293b505e511ffdae4464185a5891f"><div class="ttname"><a href="group__dma__defines_gab21293b505e511ffdae4464185a5891f.html#gab21293b505e511ffdae4464185a5891f">dma_disable_fifo_error_interrupt</a></div><div class="ttdeci">void dma_disable_fifo_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Disable Interrupt on FIFO Error.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:616</div></div>
<div class="ttc" id="agroup__dma__defines_gae232f2f5a613459f6921774b5b4c049b_html_gae232f2f5a613459f6921774b5b4c049b"><div class="ttname"><a href="group__dma__defines_gae232f2f5a613459f6921774b5b4c049b.html#gae232f2f5a613459f6921774b5b4c049b">dma_set_memory_address</a></div><div class="ttdeci">void dma_set_memory_address(uint32_t dma, uint8_t stream, uint32_t address)</div><div class="ttdoc">DMA Channel Set the Base Memory Address.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:411</div></div>
<div class="ttc" id="agroup__dma__defines_ga31ac1af0c35910f6b4b57a12ad83b60e_html_ga31ac1af0c35910f6b4b57a12ad83b60e"><div class="ttname"><a href="group__dma__defines_ga31ac1af0c35910f6b4b57a12ad83b60e.html#ga31ac1af0c35910f6b4b57a12ad83b60e">dma_channel_select</a></div><div class="ttdeci">void dma_channel_select(uint32_t dma, uint8_t stream, uint32_t channel)</div><div class="ttdoc">DMA Stream Channel Select.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:343</div></div>
<div class="ttc" id="agroup__dma__defines_gaee1780f0a8520693acd202230c222f88_html_gaee1780f0a8520693acd202230c222f88"><div class="ttname"><a href="group__dma__defines_gaee1780f0a8520693acd202230c222f88.html#gaee1780f0a8520693acd202230c222f88">dma_enable_stream</a></div><div class="ttdeci">void dma_enable_stream(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:691</div></div>
<div class="ttc" id="agroup__dma__defines_gad30f62b0042facedf99fe357665ffe7c_html_gad30f62b0042facedf99fe357665ffe7c"><div class="ttname"><a href="group__dma__defines_gad30f62b0042facedf99fe357665ffe7c.html#gad30f62b0042facedf99fe357665ffe7c">dma_set_dma_flow_control</a></div><div class="ttdeci">void dma_set_dma_flow_control(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Set DMA Flow Control.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:491</div></div>
<div class="ttc" id="agroup__dma__defines_ga598096631d9f7c7efc1d71059c3571e6_html_ga598096631d9f7c7efc1d71059c3571e6"><div class="ttname"><a href="group__dma__defines_ga598096631d9f7c7efc1d71059c3571e6.html#ga598096631d9f7c7efc1d71059c3571e6">dma_enable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_enable_peripheral_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:215</div></div>
<div class="ttc" id="agroup__dma__defines_gad344152e8871f8787dbebb073f81c61e_html_gad344152e8871f8787dbebb073f81c61e"><div class="ttname"><a href="group__dma__defines_gad344152e8871f8787dbebb073f81c61e.html#gad344152e8871f8787dbebb073f81c61e">dma_enable_memory_increment_mode</a></div><div class="ttdeci">void dma_enable_memory_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:187</div></div>
<div class="ttc" id="agroup__dma__defines_ga4ea0653919d7d6d9f0aa9238eebf9012_html_ga4ea0653919d7d6d9f0aa9238eebf9012"><div class="ttname"><a href="group__dma__defines_ga4ea0653919d7d6d9f0aa9238eebf9012.html#ga4ea0653919d7d6d9f0aa9238eebf9012">dma_disable_direct_mode_error_interrupt</a></div><div class="ttdeci">void dma_disable_direct_mode_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Interrupt on Direct Mode Error.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:591</div></div>
<div class="ttc" id="agroup__dma__defines_ga3c8786d286c6e71713bb171a637e9447_html_ga3c8786d286c6e71713bb171a637e9447"><div class="ttname"><a href="group__dma__defines_ga3c8786d286c6e71713bb171a637e9447.html#ga3c8786d286c6e71713bb171a637e9447">dma_set_fifo_threshold</a></div><div class="ttdeci">void dma_set_fifo_threshold(uint32_t dma, uint8_t stream, uint32_t threshold)</div><div class="ttdoc">DMA Set FIFO Threshold.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:678</div></div>
<div class="ttc" id="agroup__dma__defines_gaf667ccb9a78c8fe76f2cf256fa153b6b_html_gaf667ccb9a78c8fe76f2cf256fa153b6b"><div class="ttname"><a href="group__dma__defines_gaf667ccb9a78c8fe76f2cf256fa153b6b.html#gaf667ccb9a78c8fe76f2cf256fa153b6b">dma_set_peripheral_flow_control</a></div><div class="ttdeci">void dma_set_peripheral_flow_control(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Set Peripheral Flow Control.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:475</div></div>
<div class="ttc" id="agroup__dma__defines_ga05bfe7ca609aaf686e9258b4a0245d72_html_ga05bfe7ca609aaf686e9258b4a0245d72"><div class="ttname"><a href="group__dma__defines_ga05bfe7ca609aaf686e9258b4a0245d72.html#ga05bfe7ca609aaf686e9258b4a0245d72">dma_enable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_enable_half_transfer_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:311</div></div>
<div class="ttc" id="agroup__dma__defines_ga56496ac6963f287b8468bdaade35326d_html_ga56496ac6963f287b8468bdaade35326d"><div class="ttname"><a href="group__dma__defines_ga56496ac6963f287b8468bdaade35326d.html#ga56496ac6963f287b8468bdaade35326d">dma_set_priority</a></div><div class="ttdeci">void dma_set_priority(uint32_t dma, uint8_t stream, uint32_t prio)</div><div class="ttdoc">DMA Channel Set Priority.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:132</div></div>
<div class="ttc" id="agroup__dma__defines_gabbb9d94c0d4ec92ec62a7aebbcc7b360_html_gabbb9d94c0d4ec92ec62a7aebbcc7b360"><div class="ttname"><a href="group__dma__defines_gabbb9d94c0d4ec92ec62a7aebbcc7b360.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">dma_disable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_complete_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:347</div></div>
<div class="ttc" id="agroup__dma__defines_ga1ee7b429eeb959f41c1dbd9d87312dc9_html_ga1ee7b429eeb959f41c1dbd9d87312dc9"><div class="ttname"><a href="group__dma__defines_ga1ee7b429eeb959f41c1dbd9d87312dc9.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">dma_enable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_complete_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:335</div></div>
<div class="ttc" id="agroup__dma__defines_gaeaa31cc700740df241897276081e0436_html_gaeaa31cc700740df241897276081e0436"><div class="ttname"><a href="group__dma__defines_gaeaa31cc700740df241897276081e0436.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a></div><div class="ttdeci">void dma_clear_interrupt_flags(uint32_t dma, uint8_t stream, uint32_t interrupts)</div><div class="ttdoc">DMA Channel Clear Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:78</div></div>
<div class="ttc" id="agroup__dma__defines_ga586b2d80e0b38cccd6a47adb67dc57df_html_ga586b2d80e0b38cccd6a47adb67dc57df"><div class="ttname"><a href="group__dma__defines_ga586b2d80e0b38cccd6a47adb67dc57df.html#ga586b2d80e0b38cccd6a47adb67dc57df">dma_set_memory_address_1</a></div><div class="ttdeci">void dma_set_memory_address_1(uint32_t dma, uint8_t stream, uint32_t address)</div><div class="ttdoc">DMA Stream Set the Base Memory Address 1.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:768</div></div>
<div class="ttc" id="agroup__dma__defines_ga856057f523c5a127beffc1f91b132d15_html_ga856057f523c5a127beffc1f91b132d15"><div class="ttname"><a href="group__dma__defines_ga856057f523c5a127beffc1f91b132d15.html#ga856057f523c5a127beffc1f91b132d15">dma_enable_fifo_error_interrupt</a></div><div class="ttdeci">void dma_enable_fifo_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Enable Interrupt on FIFO Error.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:603</div></div>
<div class="ttc" id="agroup__dma__defines_ga920e745c606523b2d4ed1804ca1302f9_html_ga920e745c606523b2d4ed1804ca1302f9"><div class="ttname"><a href="group__dma__defines_ga920e745c606523b2d4ed1804ca1302f9.html#ga920e745c606523b2d4ed1804ca1302f9">dma_get_interrupt_flag</a></div><div class="ttdeci">bool dma_get_interrupt_flag(uint32_t dma, uint8_t stream, uint32_t interrupt)</div><div class="ttdoc">DMA Channel Read Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:97</div></div>
<div class="ttc" id="agroup__dma__defines_gabc76100441f2f26c42f2aaebd62a688b_html_gabc76100441f2f26c42f2aaebd62a688b"><div class="ttname"><a href="group__dma__defines_gabc76100441f2f26c42f2aaebd62a688b.html#gabc76100441f2f26c42f2aaebd62a688b">dma_disable_memory_increment_mode</a></div><div class="ttdeci">void dma_disable_memory_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:199</div></div>
<div class="ttc" id="agroup__dma__defines_ga5e166bb1ea36c1c7966515ddd0c95195_html_ga5e166bb1ea36c1c7966515ddd0c95195"><div class="ttname"><a href="group__dma__defines_ga5e166bb1ea36c1c7966515ddd0c95195.html#ga5e166bb1ea36c1c7966515ddd0c95195">dma_enable_fifo_mode</a></div><div class="ttdeci">void dma_enable_fifo_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Enable FIFO Mode.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:662</div></div>
<div class="ttc" id="agroup__dma__defines_gacb3b053111727848b8fff84eee2261a7_html_gacb3b053111727848b8fff84eee2261a7"><div class="ttname"><a href="group__dma__defines_gacb3b053111727848b8fff84eee2261a7.html#gacb3b053111727848b8fff84eee2261a7">dma_set_number_of_data</a></div><div class="ttdeci">void dma_set_number_of_data(uint32_t dma, uint8_t stream, uint16_t number)</div><div class="ttdoc">DMA Channel Set the Transfer Block Size.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:430</div></div>
<div class="ttc" id="agroup__dma__defines_ga75a1293f424cc6649fe7d98aab6d898f_html_ga75a1293f424cc6649fe7d98aab6d898f"><div class="ttname"><a href="group__dma__defines_ga75a1293f424cc6649fe7d98aab6d898f.html#ga75a1293f424cc6649fe7d98aab6d898f">dma_set_peripheral_burst</a></div><div class="ttdeci">void dma_set_peripheral_burst(uint32_t dma, uint8_t stream, uint32_t burst)</div><div class="ttdoc">DMA Stream Set Peripheral Burst Configuration.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:380</div></div>
<div class="ttc" id="agroup__dma__defines_ga6be1b284bd502af608b3993abe1a9931_html_ga6be1b284bd502af608b3993abe1a9931"><div class="ttname"><a href="group__dma__defines_ga6be1b284bd502af608b3993abe1a9931.html#ga6be1b284bd502af608b3993abe1a9931">dma_enable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:287</div></div>
<div class="ttc" id="agroup__dma__defines_ga3f5a21bbe3efe0032c02f054d5ceec32_html_ga3f5a21bbe3efe0032c02f054d5ceec32"><div class="ttname"><a href="group__dma__defines_ga3f5a21bbe3efe0032c02f054d5ceec32.html#ga3f5a21bbe3efe0032c02f054d5ceec32">dma_enable_direct_mode_error_interrupt</a></div><div class="ttdeci">void dma_enable_direct_mode_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Interrupt on Direct Mode Error.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:578</div></div>
<div class="ttc" id="agroup__dma__defines_ga485673f19fe8a3cca5449843d0fb53d8_html_ga485673f19fe8a3cca5449843d0fb53d8"><div class="ttname"><a href="group__dma__defines_ga485673f19fe8a3cca5449843d0fb53d8.html#ga485673f19fe8a3cca5449843d0fb53d8">dma_stream_reset</a></div><div class="ttdeci">BEGIN_DECLS void dma_stream_reset(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Reset.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:60</div></div>
<div class="ttc" id="agroup__dma__defines_gad841f8243e7a529efb0ffddc959b0c80_html_gad841f8243e7a529efb0ffddc959b0c80"><div class="ttname"><a href="group__dma__defines_gad841f8243e7a529efb0ffddc959b0c80.html#gad841f8243e7a529efb0ffddc959b0c80">dma_disable_double_buffer_mode</a></div><div class="ttdeci">void dma_disable_double_buffer_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Double Buffer Mode.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:458</div></div>
<div class="ttc" id="agroup__dma__defines_ga634b8794ff0fba7604ca272f5ceb5bf3_html_ga634b8794ff0fba7604ca272f5ceb5bf3"><div class="ttname"><a href="group__dma__defines_ga634b8794ff0fba7604ca272f5ceb5bf3.html#ga634b8794ff0fba7604ca272f5ceb5bf3">dma_enable_double_buffer_mode</a></div><div class="ttdeci">void dma_enable_double_buffer_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Double Buffer Mode.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:446</div></div>
<div class="ttc" id="agroup__dma__defines_ga5a0622f6a841107162680c7ea63016c4_html_ga5a0622f6a841107162680c7ea63016c4"><div class="ttname"><a href="group__dma__defines_ga5a0622f6a841107162680c7ea63016c4.html#ga5a0622f6a841107162680c7ea63016c4">dma_disable_stream</a></div><div class="ttdeci">void dma_disable_stream(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:705</div></div>
<div class="ttc" id="agroup__dma__defines_ga795dbd3370cf28a72ee3e2b7582df0cd_html_ga795dbd3370cf28a72ee3e2b7582df0cd"><div class="ttname"><a href="group__dma__defines_ga795dbd3370cf28a72ee3e2b7582df0cd.html#ga795dbd3370cf28a72ee3e2b7582df0cd">dma_set_peripheral_address</a></div><div class="ttdeci">void dma_set_peripheral_address(uint32_t dma, uint8_t stream, uint32_t address)</div><div class="ttdoc">DMA Channel Set the Peripheral Address.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:393</div></div>
<div class="ttc" id="agroup__dma__defines_gaca11c1cb785964707b8a9a3b1d29ef29_html_gaca11c1cb785964707b8a9a3b1d29ef29"><div class="ttname"><a href="group__dma__defines_gaca11c1cb785964707b8a9a3b1d29ef29.html#gaca11c1cb785964707b8a9a3b1d29ef29">dma_fifo_status</a></div><div class="ttdeci">uint32_t dma_fifo_status(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Get FIFO Status.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:632</div></div>
<div class="ttc" id="agroup__dma__defines_gab7a18436370c610a8834e354582eab9b_html_gab7a18436370c610a8834e354582eab9b"><div class="ttname"><a href="group__dma__defines_gab7a18436370c610a8834e354582eab9b.html#gab7a18436370c610a8834e354582eab9b">dma_disable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_disable_half_transfer_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:323</div></div>
<div class="ttc" id="agroup__dma__defines_ga5613aadc5520edf0ea058a0a2c41764c_html_ga5613aadc5520edf0ea058a0a2c41764c"><div class="ttname"><a href="group__dma__defines_ga5613aadc5520edf0ea058a0a2c41764c.html#ga5613aadc5520edf0ea058a0a2c41764c">dma_set_peripheral_size</a></div><div class="ttdeci">void dma_set_peripheral_size(uint32_t dma, uint8_t stream, uint32_t peripheral_size)</div><div class="ttdoc">DMA Channel Set Peripheral Word Width.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:169</div></div>
<div class="ttc" id="agroup__dma__defines_ga2f2afc6e30285651e492381cdab7ca1a_html_ga2f2afc6e30285651e492381cdab7ca1a"><div class="ttname"><a href="group__dma__defines_ga2f2afc6e30285651e492381cdab7ca1a.html#ga2f2afc6e30285651e492381cdab7ca1a">dma_disable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Disable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:299</div></div>
<div class="ttc" id="agroup__dma__defines_ga2a23dc081b24fdaa2d6d2c8dc03efdc2_html_ga2a23dc081b24fdaa2d6d2c8dc03efdc2"><div class="ttname"><a href="group__dma__defines_ga2a23dc081b24fdaa2d6d2c8dc03efdc2.html#ga2a23dc081b24fdaa2d6d2c8dc03efdc2">dma_set_memory_burst</a></div><div class="ttdeci">void dma_set_memory_burst(uint32_t dma, uint8_t stream, uint32_t burst)</div><div class="ttdoc">DMA Stream Set Memory Burst Configuration.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:361</div></div>
<div class="ttc" id="agroup__dma__defines_ga9fcdc7cd42abe3c9b6ca5ff1d10e2665_html_ga9fcdc7cd42abe3c9b6ca5ff1d10e2665"><div class="ttname"><a href="group__dma__defines_ga9fcdc7cd42abe3c9b6ca5ff1d10e2665.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">dma_get_target</a></div><div class="ttdeci">uint8_t dma_get_target(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Read Current Memory Target.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:422</div></div>
<div class="ttc" id="agroup__dma__defines_ga84250cb7dcd34c894b2056b790634748_html_ga84250cb7dcd34c894b2056b790634748"><div class="ttname"><a href="group__dma__defines_ga84250cb7dcd34c894b2056b790634748.html#ga84250cb7dcd34c894b2056b790634748">dma_set_initial_target</a></div><div class="ttdeci">void dma_set_initial_target(uint32_t dma, uint8_t stream, uint8_t memory)</div><div class="ttdoc">DMA Stream Set Initial Target Memory.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:399</div></div>
<div class="ttc" id="agroup__dma__defines_gaa4e94297041e7c82695d7aff83cb0594_html_gaa4e94297041e7c82695d7aff83cb0594"><div class="ttname"><a href="group__dma__defines_gaa4e94297041e7c82695d7aff83cb0594.html#gaa4e94297041e7c82695d7aff83cb0594">dma_enable_circular_mode</a></div><div class="ttdeci">void dma_enable_circular_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Memory Circular Mode.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:246</div></div>
<div class="ttc" id="agroup__dma__defines_gadd7396d77096a96a20e13e4dd5e06e1c_html_gadd7396d77096a96a20e13e4dd5e06e1c"><div class="ttname"><a href="group__dma__defines_gadd7396d77096a96a20e13e4dd5e06e1c.html#gadd7396d77096a96a20e13e4dd5e06e1c">dma_disable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_disable_peripheral_increment_mode(uint32_t dma, uint8_t channel)</div><div class="ttdoc">DMA Channel Disable Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:227</div></div>
<div class="ttc" id="agroup__dma__defines_ga6b3056952dddaf5c2a315b5f8af7d5f1_html_ga6b3056952dddaf5c2a315b5f8af7d5f1"><div class="ttname"><a href="group__dma__defines_ga6b3056952dddaf5c2a315b5f8af7d5f1.html#ga6b3056952dddaf5c2a315b5f8af7d5f1">dma_enable_direct_mode</a></div><div class="ttdeci">void dma_enable_direct_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Enable Direct Mode.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:648</div></div>
<div class="ttc" id="agroup__dma__defines_ga307fb6658ba93745a5f5634d154cebd3_html_ga307fb6658ba93745a5f5634d154cebd3"><div class="ttname"><a href="group__dma__defines_ga307fb6658ba93745a5f5634d154cebd3.html#ga307fb6658ba93745a5f5634d154cebd3">dma_set_transfer_mode</a></div><div class="ttdeci">void dma_set_transfer_mode(uint32_t dma, uint8_t stream, uint32_t direction)</div><div class="ttdoc">DMA Stream Enable Transfer Direction.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:149</div></div>
<div class="ttc" id="agroup__dma__defines_ga205b7b142b835653f92f684c0bc1345c_html_ga205b7b142b835653f92f684c0bc1345c"><div class="ttname"><a href="group__dma__defines_ga205b7b142b835653f92f684c0bc1345c.html#ga205b7b142b835653f92f684c0bc1345c">dma_enable_fixed_peripheral_increment_mode</a></div><div class="ttdeci">void dma_enable_fixed_peripheral_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Fixed Sized Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> dma_common_f24.c:302</div></div>
<div class="ttc" id="agroup__dma__defines_ga6e89625484c29b630c797340e4d71d09_html_ga6e89625484c29b630c797340e4d71d09"><div class="ttname"><a href="group__dma__defines_ga6e89625484c29b630c797340e4d71d09.html#ga6e89625484c29b630c797340e4d71d09">dma_set_memory_size</a></div><div class="ttdeci">void dma_set_memory_size(uint32_t dma, uint8_t stream, uint32_t mem_size)</div><div class="ttdoc">DMA Channel Set Memory Word Width.</div><div class="ttdef"><b>Definition:</b> dma_common_l1f013.c:149</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
