{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 40px; margin: -10px -10px 20px -10px; border-radius: 0 0 15px 15px;\">\n",
    "<h1 style=\"margin: 0; font-size: 2.5em;\">Schematic Design & Simulation</h1>\n",
    "<p style=\"margin: 10px 0 0 0; font-size: 1.2em; opacity: 0.9;\">Week 2, Session 1 — Fab Futures</p>\n",
    "</div>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-1",
   "metadata": {},
   "source": "## Contents\n\n1. [Schematic Capture Basics](#1-schematic-capture-basics)\n2. [SPICE Simulation](#2-spice-simulation)\n3. [Analysis Types](#3-analysis-types)\n4. [Libraries and PDKs](#4-libraries-and-pdks)\n5. [Behavioral Modeling](#5-behavioral-modeling)\n6. [Simulation Tips](#6-simulation-tips)"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-2",
   "metadata": {},
   "outputs": [],
   "source": "# Setup\nimport matplotlib.pyplot as plt\nimport matplotlib.patches as patches\nfrom matplotlib.patches import FancyBboxPatch, Circle, Rectangle\nimport numpy as np\n\nprint(\"Setup complete.\")"
  },
  {
   "cell_type": "markdown",
   "id": "cell-3",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"1-schematic-capture-basics\"></a>\n",
    "# 1. Schematic Capture Basics\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "### What is a Schematic?\n",
    "\n",
    "A **schematic** is a graphical representation of a circuit using symbols for components and lines for wires.\n",
    "\n",
    "### Schematic Capture Tools\n",
    "\n",
    "| Tool | Type | Notes |\n",
    "|------|------|-------|\n",
    "| **Xschem** | Open source | Integrates with ngspice |\n",
    "| **KiCad** | Open source | Great for PCB design too |\n",
    "| **Cadence Virtuoso** | Commercial | Industry standard for IC |\n",
    "\n",
    "### Basic Schematic Elements\n",
    "\n",
    "| Element | Symbol | Purpose |\n",
    "|---------|--------|--------|\n",
    "| **Wire** | Line | Electrical connection |\n",
    "| **Net label** | Text | Names a wire (same name = connected) |\n",
    "| **Instance** | Symbol | A component (resistor, transistor, etc.) |\n",
    "| **Port** | I/O marker | Input/output of the circuit |\n",
    "| **Ground** | GND symbol | Reference voltage (0V) |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Simple schematic: Inverter\n",
    "fig, ax = plt.subplots(figsize=(10, 8))\n",
    "\n",
    "# VDD rail\n",
    "ax.plot([5, 5], [7, 6.5], 'k-', linewidth=2)\n",
    "ax.plot([4.5, 5.5], [7, 7], 'k-', linewidth=3)\n",
    "ax.text(5, 7.3, 'VDD', ha='center', fontsize=11, fontweight='bold')\n",
    "\n",
    "# PMOS (circle on gate)\n",
    "ax.add_patch(Rectangle((4, 5), 2, 1.5, fill=False, edgecolor='blue', linewidth=2))\n",
    "ax.text(5, 5.75, 'PMOS', ha='center', va='center', fontsize=10, color='blue')\n",
    "ax.add_patch(Circle((3.8, 5.75), 0.15, fill=False, edgecolor='blue', linewidth=2))\n",
    "\n",
    "# PMOS connections\n",
    "ax.plot([5, 5], [6.5, 6.5], 'k-', linewidth=2)  # drain to VDD\n",
    "ax.plot([5, 5], [5, 4], 'k-', linewidth=2)  # source to output\n",
    "ax.plot([3.5, 3.65], [5.75, 5.75], 'k-', linewidth=2)  # gate\n",
    "\n",
    "# NMOS\n",
    "ax.add_patch(Rectangle((4, 2), 2, 1.5, fill=False, edgecolor='red', linewidth=2))\n",
    "ax.text(5, 2.75, 'NMOS', ha='center', va='center', fontsize=10, color='red')\n",
    "\n",
    "# NMOS connections\n",
    "ax.plot([5, 5], [3.5, 4], 'k-', linewidth=2)  # drain to output\n",
    "ax.plot([5, 5], [2, 1.5], 'k-', linewidth=2)  # source to GND\n",
    "ax.plot([3.5, 4], [2.75, 2.75], 'k-', linewidth=2)  # gate\n",
    "\n",
    "# Connect gates\n",
    "ax.plot([3.5, 3.5], [2.75, 5.75], 'k-', linewidth=2)\n",
    "ax.plot([1.5, 3.5], [4.25, 4.25], 'k-', linewidth=2)  # input\n",
    "ax.plot([3.5, 3.5], [4.25, 4.25], 'ko', markersize=6)  # junction dot\n",
    "\n",
    "# Output\n",
    "ax.plot([5, 7], [4, 4], 'k-', linewidth=2)\n",
    "ax.plot([5, 5], [4, 4], 'ko', markersize=6)  # junction dot\n",
    "\n",
    "# GND symbol\n",
    "ax.plot([5, 5], [1.5, 1.2], 'k-', linewidth=2)\n",
    "ax.plot([4.5, 5.5], [1.2, 1.2], 'k-', linewidth=2)\n",
    "ax.plot([4.65, 5.35], [1.0, 1.0], 'k-', linewidth=2)\n",
    "ax.plot([4.8, 5.2], [0.8, 0.8], 'k-', linewidth=2)\n",
    "ax.text(5, 0.4, 'GND', ha='center', fontsize=11)\n",
    "\n",
    "# Labels\n",
    "ax.text(1.2, 4.25, 'IN', fontsize=12, fontweight='bold', va='center')\n",
    "ax.text(7.3, 4, 'OUT', fontsize=12, fontweight='bold', va='center')\n",
    "\n",
    "# Input/output markers\n",
    "ax.plot([1.5], [4.25], 'g>', markersize=12)\n",
    "ax.plot([7], [4], 'r>', markersize=12)\n",
    "\n",
    "ax.set_xlim(0, 9)\n",
    "ax.set_ylim(0, 8)\n",
    "ax.set_aspect('equal')\n",
    "ax.set_title('CMOS Inverter Schematic', fontsize=14, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"2-spice-simulation\"></a>\n",
    "# 2. SPICE Simulation\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-7",
   "metadata": {},
   "source": [
    "### What is SPICE?\n",
    "\n",
    "**SPICE** (Simulation Program with Integrated Circuit Emphasis) is the industry standard for analog circuit simulation.\n",
    "\n",
    "### SPICE Netlist Format\n",
    "\n",
    "```spice\n",
    "* Inverter circuit\n",
    ".include \"sky130.lib\"\n",
    "\n",
    "* Power supply\n",
    "Vdd vdd gnd 1.8\n",
    "\n",
    "* Input signal\n",
    "Vin in gnd PULSE(0 1.8 0 10p 10p 1n 2n)\n",
    "\n",
    "* PMOS: drain gate source body\n",
    "Mp out in vdd vdd sky130_fd_pr__pfet_01v8 W=1u L=150n\n",
    "\n",
    "* NMOS: drain gate source body\n",
    "Mn out in gnd gnd sky130_fd_pr__nfet_01v8 W=0.5u L=150n\n",
    "\n",
    "* Simulation commands\n",
    ".tran 10p 10n\n",
    ".end\n",
    "```\n",
    "\n",
    "### Netlist Elements\n",
    "\n",
    "| First Letter | Component |\n",
    "|--------------|----------|\n",
    "| **R** | Resistor |\n",
    "| **C** | Capacitor |\n",
    "| **L** | Inductor |\n",
    "| **V** | Voltage source |\n",
    "| **I** | Current source |\n",
    "| **M** | MOSFET |\n",
    "| **X** | Subcircuit instance |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-8",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"3-analysis-types\"></a>\n",
    "# 3. Analysis Types\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-9",
   "metadata": {},
   "source": [
    "### Common SPICE Analyses\n",
    "\n",
    "| Analysis | Command | Purpose |\n",
    "|----------|---------|--------|\n",
    "| **DC** | `.dc` | Sweep DC voltage/current, find operating point |\n",
    "| **AC** | `.ac` | Frequency response (gain, phase) |\n",
    "| **Transient** | `.tran` | Time-domain response |\n",
    "| **Operating Point** | `.op` | DC node voltages and currents |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-10",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Demonstrate different analysis types\n",
    "fig, axes = plt.subplots(2, 2, figsize=(12, 10))\n",
    "\n",
    "# DC Sweep (inverter transfer curve)\n",
    "ax = axes[0, 0]\n",
    "vin = np.linspace(0, 1.8, 100)\n",
    "vout = 1.8 / (1 + np.exp(10 * (vin - 0.9)))\n",
    "ax.plot(vin, vout, 'b-', linewidth=2)\n",
    "ax.set_xlabel('Vin (V)')\n",
    "ax.set_ylabel('Vout (V)')\n",
    "ax.set_title('.dc Analysis: Inverter Transfer Curve', fontsize=11)\n",
    "ax.grid(True, alpha=0.3)\n",
    "ax.set_xlim(0, 1.8)\n",
    "ax.set_ylim(0, 1.8)\n",
    "\n",
    "# Transient (pulse response)\n",
    "ax = axes[0, 1]\n",
    "t = np.linspace(0, 10, 1000)\n",
    "vin = 0.9 + 0.9 * np.sign(np.sin(2 * np.pi * t / 4))\n",
    "# Simulate RC delay\n",
    "vout = np.zeros_like(t)\n",
    "tau = 0.15\n",
    "for i in range(1, len(t)):\n",
    "    target = 0 if vin[i] > 0.9 else 1.8\n",
    "    dt = t[i] - t[i-1]\n",
    "    vout[i] = vout[i-1] + (target - vout[i-1]) * (1 - np.exp(-dt/tau))\n",
    "ax.plot(t, vin, 'b-', linewidth=2, label='Vin')\n",
    "ax.plot(t, vout, 'r-', linewidth=2, label='Vout')\n",
    "ax.set_xlabel('Time (ns)')\n",
    "ax.set_ylabel('Voltage (V)')\n",
    "ax.set_title('.tran Analysis: Pulse Response', fontsize=11)\n",
    "ax.legend()\n",
    "ax.grid(True, alpha=0.3)\n",
    "\n",
    "# AC Analysis (Bode plot)\n",
    "ax = axes[1, 0]\n",
    "freq = np.logspace(3, 10, 100)  # 1kHz to 10GHz\n",
    "# Simple single-pole response\n",
    "f_3db = 1e8  # 100 MHz bandwidth\n",
    "gain_db = 20 - 20 * np.log10(np.sqrt(1 + (freq/f_3db)**2))\n",
    "ax.semilogx(freq, gain_db, 'b-', linewidth=2)\n",
    "ax.axhline(y=17, color='r', linestyle='--', alpha=0.5, label='-3dB point')\n",
    "ax.axvline(x=f_3db, color='r', linestyle='--', alpha=0.5)\n",
    "ax.set_xlabel('Frequency (Hz)')\n",
    "ax.set_ylabel('Gain (dB)')\n",
    "ax.set_title('.ac Analysis: Frequency Response', fontsize=11)\n",
    "ax.grid(True, alpha=0.3, which='both')\n",
    "ax.set_ylim(-20, 25)\n",
    "\n",
    "# Operating Point\n",
    "ax = axes[1, 1]\n",
    "ax.text(0.5, 0.8, 'Operating Point (.op)', ha='center', fontsize=14, fontweight='bold',\n",
    "        transform=ax.transAxes)\n",
    "op_text = \"\"\"\n",
    "Node Voltages:\n",
    "  V(vdd)  = 1.800 V\n",
    "  V(in)   = 0.900 V  \n",
    "  V(out)  = 0.892 V\n",
    "\n",
    "Device Currents:\n",
    "  I(Mp)   = -15.2 µA\n",
    "  I(Mn)   =  15.2 µA\n",
    "\"\"\"\n",
    "ax.text(0.5, 0.5, op_text, ha='center', va='center', fontsize=11,\n",
    "        family='monospace', transform=ax.transAxes,\n",
    "        bbox=dict(boxstyle='round', facecolor='lightyellow', edgecolor='gray'))\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-11",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"4-libraries-and-pdks\"></a>\n",
    "# 4. Libraries and PDKs\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-12",
   "metadata": {},
   "source": [
    "### PDK Device Libraries\n",
    "\n",
    "A PDK provides SPICE models for all available devices:\n",
    "\n",
    "**SkyWater 130nm examples:**\n",
    "\n",
    "| Device | SPICE Model Name | Description |\n",
    "|--------|-----------------|-------------|\n",
    "| 1.8V NFET | `sky130_fd_pr__nfet_01v8` | Standard NMOS |\n",
    "| 1.8V PFET | `sky130_fd_pr__pfet_01v8` | Standard PMOS |\n",
    "| 3.3V NFET | `sky130_fd_pr__nfet_03v3_nvt` | I/O transistor |\n",
    "| Poly resistor | `sky130_fd_pr__res_high_po` | High-R poly |\n",
    "| MIM capacitor | `sky130_fd_pr__cap_mim_m3_1` | Metal capacitor |\n",
    "\n",
    "### Corner Models\n",
    "\n",
    "Manufacturing varies! We simulate at multiple **corners**:\n",
    "\n",
    "| Corner | NMOS | PMOS | Meaning |\n",
    "|--------|------|------|--------|\n",
    "| **TT** | Typical | Typical | Nominal process |\n",
    "| **FF** | Fast | Fast | Best-case speed |\n",
    "| **SS** | Slow | Slow | Worst-case speed |\n",
    "| **SF** | Slow | Fast | Skewed |\n",
    "| **FS** | Fast | Slow | Skewed |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-13",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"5-behavioral-modeling\"></a>\n",
    "# 5. Behavioral Modeling\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-14",
   "metadata": {},
   "source": [
    "### When to Use Behavioral Models\n",
    "\n",
    "Sometimes you don't need transistor-level detail:\n",
    "\n",
    "- **Early design exploration** - get quick answers\n",
    "- **Mixed-signal simulation** - analog blocks with digital\n",
    "- **Complex functions** - ADCs, PLLs, etc.\n",
    "\n",
    "### Verilog-A Example\n",
    "\n",
    "```verilog\n",
    "// Ideal voltage-controlled switch\n",
    "module vcswitch(p, n, ctrl);\n",
    "    inout p, n;\n",
    "    input ctrl;\n",
    "    electrical p, n, ctrl;\n",
    "    \n",
    "    parameter real ron = 1;      // On resistance\n",
    "    parameter real roff = 1e9;   // Off resistance\n",
    "    parameter real vth = 0.5;    // Threshold\n",
    "    \n",
    "    analog begin\n",
    "        if (V(ctrl) > vth)\n",
    "            I(p, n) <+ V(p, n) / ron;\n",
    "        else\n",
    "            I(p, n) <+ V(p, n) / roff;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-15",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"6-simulation-tips\"></a>\n",
    "# 6. Simulation Tips\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-16",
   "metadata": {},
   "source": "### Common Issues and Solutions\n\n| Problem | Cause | Solution |\n|---------|-------|----------|\n| **Convergence failure** | Bad initial conditions | Add `.nodeset` or `.ic` |\n| **Slow simulation** | Too many points | Increase step size |\n| **Oscillation** | Positive feedback | Check connections |\n| **Wrong DC point** | Floating nodes | Add weak pullup/pulldown |\n\n### Simulation Checklist\n\n- [ ] Include correct PDK library\n- [ ] Set appropriate simulation time/frequency range\n- [ ] Use realistic input waveforms\n- [ ] Add load capacitance on outputs\n- [ ] Check multiple process corners\n- [ ] Verify power consumption"
  },
  {
   "cell_type": "markdown",
   "id": "cell-17",
   "metadata": {},
   "source": [
    "---\n",
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 30px; margin: 20px -10px -10px -10px; border-radius: 15px 15px 0 0; text-align: center;\">\n",
    "\n",
    "## Summary\n",
    "\n",
    "- **Schematic capture** creates a visual circuit representation\n",
    "- **SPICE** simulates circuit behavior with detailed models\n",
    "- **Analysis types**: DC, AC, Transient, Operating Point\n",
    "- **PDK libraries** provide calibrated device models\n",
    "- **Corner simulation** ensures robustness across process variation\n",
    "\n",
    "### Homework\n",
    "1. Draw a 2-input NAND schematic using PDK cells\n",
    "2. Simulate in SPICE: verify truth table\n",
    "3. Measure propagation delay (tpd)\n",
    "4. Pick your project!\n",
    "\n",
    "</div>"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}