// Seed: 618377151
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_4 = -1;
  logic id_6;
  ;
  wire id_7;
  always force id_7 = -1'd0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    input wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    output supply1 id_8,
    output wor id_9,
    output tri1 id_10
);
  wire id_12, id_13, id_14, id_15, id_16;
  module_0 modCall_1 (id_16);
endmodule
