{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609685422326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609685422326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 15:50:22 2021 " "Processing started: Sun Jan 03 15:50:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609685422326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685422326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tran_dut_fil -c tran_dut_fil " "Command: quartus_map --read_settings_files=on --write_settings_files=off tran_dut_fil -c tran_dut_fil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685422326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609685422671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609685422671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_pac.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_pac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tran_dut_pac " "Found design unit 1: tran_dut_pac" {  } { { "../../hdlsrc/transmitter/tran_dut_pac.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_pac.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/fir_interpolation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/fir_interpolation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_Interpolation-rtl " "Found design unit 1: FIR_Interpolation-rtl" {  } { { "../../hdlsrc/transmitter/FIR_Interpolation.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/FIR_Interpolation.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430656 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_Interpolation " "Found entity 1: FIR_Interpolation" {  } { { "../../hdlsrc/transmitter/FIR_Interpolation.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/FIR_Interpolation.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/fir_interpolation1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/fir_interpolation1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_Interpolation1-rtl " "Found design unit 1: FIR_Interpolation1-rtl" {  } { { "../../hdlsrc/transmitter/FIR_Interpolation1.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/FIR_Interpolation1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430659 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_Interpolation1 " "Found entity 1: FIR_Interpolation1" {  } { { "../../hdlsrc/transmitter/FIR_Interpolation1.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/FIR_Interpolation1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_shaping1-rtl " "Found design unit 1: bb_shaping1-rtl" {  } { { "../../hdlsrc/transmitter/bb_shaping1.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430661 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_shaping1 " "Found entity 1: bb_shaping1" {  } { { "../../hdlsrc/transmitter/bb_shaping1.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interleaver-rtl " "Found design unit 1: interleaver-rtl" {  } { { "../../hdlsrc/transmitter/interleaver.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430662 ""} { "Info" "ISGN_ENTITY_NAME" "1 interleaver " "Found entity 1: interleaver" {  } { { "../../hdlsrc/transmitter/interleaver.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver_dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver_dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interleaver_dut-rtl " "Found design unit 1: interleaver_dut-rtl" {  } { { "../../hdlsrc/transmitter/interleaver_dut.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver_dut.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430664 ""} { "Info" "ISGN_ENTITY_NAME" "1 interleaver_dut " "Found entity 1: interleaver_dut" {  } { { "../../hdlsrc/transmitter/interleaver_dut.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver_dut.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/cosine_hdl_optimized.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/cosine_hdl_optimized.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cosine_HDL_Optimized-rtl " "Found design unit 1: Cosine_HDL_Optimized-rtl" {  } { { "../../hdlsrc/transmitter/Cosine_HDL_Optimized.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/Cosine_HDL_Optimized.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430666 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cosine_HDL_Optimized " "Found entity 1: Cosine_HDL_Optimized" {  } { { "../../hdlsrc/transmitter/Cosine_HDL_Optimized.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/Cosine_HDL_Optimized.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/angle_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/angle_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 angle_selector-rtl " "Found design unit 1: angle_selector-rtl" {  } { { "../../hdlsrc/transmitter/angle_selector.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/angle_selector.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430667 ""} { "Info" "ISGN_ENTITY_NAME" "1 angle_selector " "Found entity 1: angle_selector" {  } { { "../../hdlsrc/transmitter/angle_selector.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/angle_selector.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_mapping-rtl " "Found design unit 1: bit_mapping-rtl" {  } { { "../../hdlsrc/transmitter/bit_mapping.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430669 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_mapping " "Found entity 1: bit_mapping" {  } { { "../../hdlsrc/transmitter/bit_mapping.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tran_dut_tc-rtl " "Found design unit 1: tran_dut_tc-rtl" {  } { { "../../hdlsrc/transmitter/tran_dut_tc.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_tc.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430671 ""} { "Info" "ISGN_ENTITY_NAME" "1 tran_dut_tc " "Found entity 1: tran_dut_tc" {  } { { "../../hdlsrc/transmitter/tran_dut_tc.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut_tc.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tran_dut-rtl " "Found design unit 1: tran_dut-rtl" {  } { { "../../hdlsrc/transmitter/tran_dut.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430672 ""} { "Info" "ISGN_ENTITY_NAME" "1 tran_dut " "Found entity 1: tran_dut" {  } { { "../../hdlsrc/transmitter/tran_dut.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwclkmgr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwclkmgr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWClkMgr-rtl " "Found design unit 1: MWClkMgr-rtl" {  } { { "../filsrc/MWClkMgr.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430674 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWClkMgr " "Found entity 1: MWClkMgr" {  } { { "../filsrc/MWClkMgr.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwajtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwajtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWAJTAG-rtl " "Found design unit 1: MWAJTAG-rtl" {  } { { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430675 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWAJTAG " "Found entity 1: MWAJTAG" {  } { { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwdpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWDPRAM-rtl " "Found design unit 1: MWDPRAM-rtl" {  } { { "../filsrc/MWDPRAM.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWDPRAM.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430679 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWDPRAM " "Found entity 1: MWDPRAM" {  } { { "../filsrc/MWDPRAM.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWDPRAM.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filudpcrc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filudpcrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILUDPCRC-rtl " "Found design unit 1: FILUDPCRC-rtl" {  } { { "../filsrc/FILUDPCRC.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILUDPCRC.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430682 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILUDPCRC " "Found entity 1: FILUDPCRC" {  } { { "../filsrc/FILUDPCRC.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILUDPCRC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filpktmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filpktmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILPktMUX-rtl " "Found design unit 1: FILPktMUX-rtl" {  } { { "../filsrc/FILPktMUX.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktMUX.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430683 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILPktMUX " "Found entity 1: FILPktMUX" {  } { { "../filsrc/FILPktMUX.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktMUX.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filcmdproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filcmdproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILCmdProc-rtl " "Found design unit 1: FILCmdProc-rtl" {  } { { "../filsrc/FILCmdProc.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCmdProc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430692 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILCmdProc " "Found entity 1: FILCmdProc" {  } { { "../filsrc/FILCmdProc.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCmdProc.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwasyncfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwasyncfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWAsyncFIFO-rtl " "Found design unit 1: MWAsyncFIFO-rtl" {  } { { "../filsrc/MWAsyncFIFO.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAsyncFIFO.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430694 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWAsyncFIFO " "Found entity 1: MWAsyncFIFO" {  } { { "../filsrc/MWAsyncFIFO.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAsyncFIFO.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/fildataproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/fildataproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILDataProc-rtl " "Found design unit 1: FILDataProc-rtl" {  } { { "../filsrc/FILDataProc.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILDataProc.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430698 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILDataProc " "Found entity 1: FILDataProc" {  } { { "../filsrc/FILDataProc.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILDataProc.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwpktbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwpktbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWPKTBuffer-rtl " "Found design unit 1: MWPKTBuffer-rtl" {  } { { "../filsrc/MWPKTBuffer.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430700 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWPKTBuffer " "Found entity 1: MWPKTBuffer" {  } { { "../filsrc/MWPKTBuffer.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwudppktbuilder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwudppktbuilder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWUDPPKTBuilder-rtl " "Found design unit 1: MWUDPPKTBuilder-rtl" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWUDPPKTBuilder.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430702 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWUDPPKTBuilder " "Found entity 1: MWUDPPKTBuilder" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWUDPPKTBuilder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filpktproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filpktproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILPktProc-rtl " "Found design unit 1: FILPktProc-rtl" {  } { { "../filsrc/FILPktProc.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430703 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILPktProc " "Found entity 1: FILPktProc" {  } { { "../filsrc/FILPktProc.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filcommlayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filcommlayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILCommLayer-rtl " "Found design unit 1: FILCommLayer-rtl" {  } { { "../filsrc/FILCommLayer.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430705 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILCommLayer " "Found entity 1: FILCommLayer" {  } { { "../filsrc/FILCommLayer.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dpscram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dpscram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_dpscram-rtl " "Found design unit 1: mwfil_dpscram-rtl" {  } { { "../filsrc/mwfil_dpscram.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dpscram.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430709 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_dpscram " "Found entity 1: mwfil_dpscram" {  } { { "../filsrc/mwfil_dpscram.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dpscram.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_udfifo-rtl " "Found design unit 1: mwfil_udfifo-rtl" {  } { { "../filsrc/mwfil_udfifo.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430712 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_udfifo " "Found entity 1: mwfil_udfifo" {  } { { "../filsrc/mwfil_udfifo.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_bus2dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_bus2dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_bus2dut-rtl " "Found design unit 1: mwfil_bus2dut-rtl" {  } { { "../filsrc/mwfil_bus2dut.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_bus2dut.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430714 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_bus2dut " "Found entity 1: mwfil_bus2dut" {  } { { "../filsrc/mwfil_bus2dut.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_bus2dut.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_chifcore-rtl " "Found design unit 1: mwfil_chifcore-rtl" {  } { { "../filsrc/mwfil_chifcore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430719 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_chifcore " "Found entity 1: mwfil_chifcore" {  } { { "../filsrc/mwfil_chifcore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_controller-rtl " "Found design unit 1: mwfil_controller-rtl" {  } { { "../filsrc/mwfil_controller.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_controller.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430722 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_controller " "Found entity 1: mwfil_controller" {  } { { "../filsrc/mwfil_controller.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dut2bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dut2bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_dut2bus-rtl " "Found design unit 1: mwfil_dut2bus-rtl" {  } { { "../filsrc/mwfil_dut2bus.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dut2bus.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430724 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_dut2bus " "Found entity 1: mwfil_dut2bus" {  } { { "../filsrc/mwfil_dut2bus.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_dut2bus.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tran_dut_wrapper-rtl " "Found design unit 1: tran_dut_wrapper-rtl" {  } { { "../filsrc/tran_dut_wrapper.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_wrapper.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430731 ""} { "Info" "ISGN_ENTITY_NAME" "1 tran_dut_wrapper " "Found entity 1: tran_dut_wrapper" {  } { { "../filsrc/tran_dut_wrapper.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_wrapper.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_chiftop-rtl " "Found design unit 1: mwfil_chiftop-rtl" {  } { { "../filsrc/mwfil_chiftop.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430732 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_chiftop " "Found entity 1: mwfil_chiftop" {  } { { "../filsrc/mwfil_chiftop.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/filcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILCore-rtl " "Found design unit 1: FILCore-rtl" {  } { { "../filsrc/FILCore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430735 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILCore " "Found entity 1: FILCore" {  } { { "../filsrc/FILCore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tran_dut_fil-rtl " "Found design unit 1: tran_dut_fil-rtl" {  } { { "../filsrc/tran_dut_fil.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430740 ""} { "Info" "ISGN_ENTITY_NAME" "1 tran_dut_fil " "Found entity 1: tran_dut_fil" {  } { { "../filsrc/tran_dut_fil.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tran_dut_fil " "Elaborating entity \"tran_dut_fil\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609685430796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWClkMgr MWClkMgr:u_ClockManager " "Elaborating entity \"MWClkMgr\" for hierarchy \"MWClkMgr:u_ClockManager\"" {  } { { "../filsrc/tran_dut_fil.vhd" "u_ClockManager" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685430809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MWClkMgr:u_ClockManager\|altpll:u_dcm " "Elaborating entity \"altpll\" for hierarchy \"MWClkMgr:u_ClockManager\|altpll:u_dcm\"" {  } { { "../filsrc/MWClkMgr.vhd" "u_dcm" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685430848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MWClkMgr:u_ClockManager\|altpll:u_dcm " "Elaborated megafunction instantiation \"MWClkMgr:u_ClockManager\|altpll:u_dcm\"" {  } { { "../filsrc/MWClkMgr.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685430863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MWClkMgr:u_ClockManager\|altpll:u_dcm " "Instantiated megafunction \"MWClkMgr:u_ClockManager\|altpll:u_dcm\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_devcie_family NONE " "Parameter \"intended_devcie_family\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clockmodule " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clockmodule\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clenak0 PORT_UNUSED " "Parameter \"port_clenak0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685430863 ""}  } { { "../filsrc/MWClkMgr.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685430863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clockmodule_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clockmodule_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockmodule_altpll " "Found entity 1: clockmodule_altpll" {  } { { "db/clockmodule_altpll.v" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/clockmodule_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685430910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685430910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockmodule_altpll MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated " "Elaborating entity \"clockmodule_altpll\" for hierarchy \"MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685430910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILCore FILCore:u_FILCore " "Elaborating entity \"FILCore\" for hierarchy \"FILCore:u_FILCore\"" {  } { { "../filsrc/tran_dut_fil.vhd" "u_FILCore" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685430922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILCommLayer FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer " "Elaborating entity \"FILCommLayer\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\"" {  } { { "../filsrc/FILCore.vhd" "u_FILCommLayer" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685430932 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mac_rxdstport FILCommLayer.vhd(89) " "VHDL Signal Declaration warning at FILCommLayer.vhd(89): used implicit default value for signal \"mac_rxdstport\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../filsrc/FILCommLayer.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609685430933 "|tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_rxreset FILCommLayer.vhd(90) " "Verilog HDL or VHDL warning at FILCommLayer.vhd(90): object \"mac_rxreset\" assigned a value but never read" {  } { { "../filsrc/FILCommLayer.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609685430933 "|tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_txreset FILCommLayer.vhd(91) " "Verilog HDL or VHDL warning at FILCommLayer.vhd(91): object \"mac_txreset\" assigned a value but never read" {  } { { "../filsrc/FILCommLayer.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609685430933 "|tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_txsrcport FILCommLayer.vhd(97) " "Verilog HDL or VHDL warning at FILCommLayer.vhd(97): object \"mac_txsrcport\" assigned a value but never read" {  } { { "../filsrc/FILCommLayer.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609685430933 "|tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWAJTAG FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG " "Elaborating entity \"MWAJTAG\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\"" {  } { { "../filsrc/FILCommLayer.vhd" "u_MWAJTAG" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685430946 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_write MWAJTAG.vhd(126) " "Verilog HDL or VHDL warning at MWAJTAG.vhd(126): object \"read_write\" assigned a value but never read" {  } { { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609685430947 "|tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "MWAJTAG.vhd(477) " "VHDL warning at MWAJTAG.vhd(477): ignored assignment of value to null range" {  } { { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 477 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1609685430952 "|tran_dut_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo " "Elaborating entity \"dcfifo\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\"" {  } { { "../filsrc/MWAJTAG.vhd" "u_rxfifo" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\"" {  } { { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 178 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431223 ""}  } { { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 178 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685431223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_eip1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_eip1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_eip1 " "Found entity 1: dcfifo_eip1" {  } { { "db/dcfifo_eip1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_eip1 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated " "Elaborating entity \"dcfifo_eip1\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bu6 " "Found entity 1: a_graycounter_bu6" {  } { { "db/a_graycounter_bu6.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_bu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bu6 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|a_graycounter_bu6:rdptr_g1p " "Elaborating entity \"a_graycounter_bu6\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|a_graycounter_bu6:rdptr_g1p\"" {  } { { "db/dcfifo_eip1.tdf" "rdptr_g1p" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7cc " "Found entity 1: a_graycounter_7cc" {  } { { "db/a_graycounter_7cc.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_7cc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7cc FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|a_graycounter_7cc:wrptr_g1p " "Elaborating entity \"a_graycounter_7cc\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|a_graycounter_7cc:wrptr_g1p\"" {  } { { "db/dcfifo_eip1.tdf" "wrptr_g1p" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23d1 " "Found entity 1: altsyncram_23d1" {  } { { "db/altsyncram_23d1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_23d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_23d1 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|altsyncram_23d1:fifo_ram " "Elaborating entity \"altsyncram_23d1\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|altsyncram_23d1:fifo_ram\"" {  } { { "db/dcfifo_eip1.tdf" "fifo_ram" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|alt_synch_pipe_snl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\"" {  } { { "db/dcfifo_eip1.tdf" "rs_dgwp" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe10 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe10" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\"" {  } { { "db/dcfifo_eip1.tdf" "ws_dgrp" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe13 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe13\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe13" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ru5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ru5 " "Found entity 1: cmpr_ru5" {  } { { "db/cmpr_ru5.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/cmpr_ru5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ru5 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|cmpr_ru5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_ru5\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|cmpr_ru5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_eip1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qu5 " "Found entity 1: cmpr_qu5" {  } { { "db/cmpr_qu5.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/cmpr_qu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qu5 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_qu5\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_eip1.tdf" "rdempty_eq_comp1_msb" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:u_rxfifo\|dcfifo_eip1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_eip1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_eip1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\"" {  } { { "../filsrc/MWAJTAG.vhd" "dcfifo_component" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\"" {  } { { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 270 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685431860 ""}  } { { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 270 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685431860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mkq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mkq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mkq1 " "Found entity 1: dcfifo_mkq1" {  } { { "db/dcfifo_mkq1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mkq1 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated " "Elaborating entity \"dcfifo_mkq1\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qab " "Found entity 1: a_gray2bin_qab" {  } { { "db/a_gray2bin_qab.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_gray2bin_qab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qab FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|a_gray2bin_qab:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qab\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|a_gray2bin_qab:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_mkq1.tdf" "wrptr_g_gray2bin" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_pv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685431970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685431970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_mkq1.tdf" "rdptr_g1p" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685431970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/a_graycounter_ldc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685432019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685432019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_mkq1.tdf" "wrptr_g1p" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i8d1 " "Found entity 1: altsyncram_i8d1" {  } { { "db/altsyncram_i8d1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_i8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685432072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685432072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i8d1 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|altsyncram_i8d1:fifo_ram " "Elaborating entity \"altsyncram_i8d1\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|altsyncram_i8d1:fifo_ram\"" {  } { { "db/dcfifo_mkq1.tdf" "fifo_ram" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685432104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685432104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_mkq1.tdf" "rs_dgwp" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685432123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685432123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe12" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685432144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685432144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|dffpipe_qe9:ws_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|dffpipe_qe9:ws_brp\"" {  } { { "db/dcfifo_mkq1.tdf" "ws_brp" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685432168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685432168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_mkq1.tdf" "ws_dgrp" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685432188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685432188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe16" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685432237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685432237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|dcfifo:dcfifo_component\|dcfifo_mkq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_mkq1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../filsrc/MWAJTAG.vhd" "sld_virtual_jtag_component" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index NO " "Parameter \"sld_auto_instance_index\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685432276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 54 " "Parameter \"sld_instance_index\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685432276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 16 " "Parameter \"sld_ir_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685432276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685432276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685432276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685432276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685432276 ""}  } { { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685432276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432292 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../filsrc/MWAJTAG.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAJTAG.vhd" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWAJTAG:u_MWAJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILPktProc FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc " "Elaborating entity \"FILPktProc\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\"" {  } { { "../filsrc/FILCommLayer.vhd" "u_FILPktProc" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCommLayer.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILUDPCRC FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC " "Elaborating entity \"FILUDPCRC\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILUDPCRC" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\"" {  } { { "../filsrc/FILUDPCRC.vhd" "u_MWDPRAM" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILUDPCRC.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILPktMUX FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILPktMUX:u_FILPktMUX " "Elaborating entity \"FILPktMUX\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILPktMUX:u_FILPktMUX\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILPktMUX" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILCmdProc FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc " "Elaborating entity \"FILCmdProc\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILCmdProc" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILDataProc FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc " "Elaborating entity \"FILDataProc\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILDataProc" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWAsyncFIFO FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO " "Elaborating entity \"MWAsyncFIFO\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\"" {  } { { "../filsrc/FILDataProc.vhd" "u_rxFIFO" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILDataProc.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\"" {  } { { "../filsrc/MWAsyncFIFO.vhd" "dpram" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWAsyncFIFO.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWAsyncFIFO FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO " "Elaborating entity \"MWAsyncFIFO\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\"" {  } { { "../filsrc/FILDataProc.vhd" "u_txFIFO" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILDataProc.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWUDPPKTBuilder FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder " "Elaborating entity \"MWUDPPKTBuilder\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\"" {  } { { "../filsrc/FILPktProc.vhd" "u_MWUDPPKTBuilder" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILPktProc.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWPKTBuffer FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF " "Elaborating entity \"MWPKTBuffer\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\"" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "u_DATA_BUF" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWUDPPKTBuilder.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_MWDPRAM" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_PKTINFO" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWPKTBuffer FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF " "Elaborating entity \"MWPKTBuffer\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\"" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "u_STATUS_BUF" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWUDPPKTBuilder.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_MWDPRAM" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_PKTINFO" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWPKTBuffer.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_chiftop FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop " "Elaborating entity \"mwfil_chiftop\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\"" {  } { { "../filsrc/FILCore.vhd" "u_mwfil_chiftop" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_chifcore FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore " "Elaborating entity \"mwfil_chifcore\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\"" {  } { { "../filsrc/mwfil_chiftop.vhd" "u_mwfil_chifcore" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_bus2dut FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_bus2dut:\\NormalBlock:u_bus2dut " "Elaborating entity \"mwfil_bus2dut\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_bus2dut:\\NormalBlock:u_bus2dut\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "\\NormalBlock:u_bus2dut" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_udfifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo " "Elaborating entity \"mwfil_udfifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "\\NormalBlock:u_b2dfifo" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_dpscram FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram " "Elaborating entity \"mwfil_dpscram\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\"" {  } { { "../filsrc/mwfil_udfifo.vhd" "u_dpscram" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685432988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_controller FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller " "Elaborating entity \"mwfil_controller\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "u_controller" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_udfifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo " "Elaborating entity \"mwfil_udfifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "u_d2bfifo" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_dpscram FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram " "Elaborating entity \"mwfil_dpscram\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\"" {  } { { "../filsrc/mwfil_udfifo.vhd" "u_dpscram" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_dut2bus FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_dut2bus:u_dut2bus " "Elaborating entity \"mwfil_dut2bus\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_dut2bus:u_dut2bus\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "u_dut2bus" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tran_dut_wrapper FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut " "Elaborating entity \"tran_dut_wrapper\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\"" {  } { { "../filsrc/mwfil_chiftop.vhd" "u_dut" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tran_dut FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut " "Elaborating entity \"tran_dut\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\"" {  } { { "../filsrc/tran_dut_wrapper.vhd" "u_tran_dut" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_wrapper.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tran_dut_tc FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|tran_dut_tc:u_tran_dut_tc A:rtl " "Elaborating entity \"tran_dut_tc\" using architecture \"A:rtl\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|tran_dut_tc:u_tran_dut_tc\"" {  } { { "../../hdlsrc/transmitter/tran_dut.vhd" "u_tran_dut_tc" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "interleaver_dut FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|interleaver_dut:u_interleaver_dut A:rtl " "Elaborating entity \"interleaver_dut\" using architecture \"A:rtl\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|interleaver_dut:u_interleaver_dut\"" {  } { { "../../hdlsrc/transmitter/tran_dut.vhd" "u_interleaver_dut" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd" 154 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "interleaver FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|interleaver_dut:u_interleaver_dut\|interleaver:u_interleaver A:rtl " "Elaborating entity \"interleaver\" using architecture \"A:rtl\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|interleaver_dut:u_interleaver_dut\|interleaver:u_interleaver\"" {  } { { "../../hdlsrc/transmitter/interleaver_dut.vhd" "u_interleaver" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver_dut.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433196 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sub_cast_1 interleaver.vhd(84) " "VHDL Process Statement warning at interleaver.vhd(84): inferring latch(es) for signal or variable \"sub_cast_1\", which holds its previous value in one or more paths through the process" {  } { { "../../hdlsrc/transmitter/interleaver.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/interleaver.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609685433200 "|tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|tran_dut_wrapper:u_dut|tran_dut:u_tran_dut|interleaver_dut:u_interleaver_dut|interleaver:u_interleaver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bit_mapping FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping A:rtl " "Elaborating entity \"bit_mapping\" using architecture \"A:rtl\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping\"" {  } { { "../../hdlsrc/transmitter/tran_dut.vhd" "u_bit_mapping" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd" 164 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "angle_selector FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping\|angle_selector:u_angle_selector A:rtl " "Elaborating entity \"angle_selector\" using architecture \"A:rtl\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping\|angle_selector:u_angle_selector\"" {  } { { "../../hdlsrc/transmitter/bit_mapping.vhd" "u_angle_selector" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Cosine_HDL_Optimized FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping\|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized A:rtl " "Elaborating entity \"Cosine_HDL_Optimized\" using architecture \"A:rtl\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping\|Cosine_HDL_Optimized:u_Cosine_HDL_Optimized\"" {  } { { "../../hdlsrc/transmitter/bit_mapping.vhd" "u_Cosine_HDL_Optimized" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bb_shaping1 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bb_shaping1:u_bb_shaping1 A:rtl " "Elaborating entity \"bb_shaping1\" using architecture \"A:rtl\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bb_shaping1:u_bb_shaping1\"" {  } { { "../../hdlsrc/transmitter/tran_dut.vhd" "u_bb_shaping1" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/tran_dut.vhd" 174 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FIR_Interpolation FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bb_shaping1:u_bb_shaping1\|FIR_Interpolation:u_FIR_Interpolation A:rtl " "Elaborating entity \"FIR_Interpolation\" using architecture \"A:rtl\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bb_shaping1:u_bb_shaping1\|FIR_Interpolation:u_FIR_Interpolation\"" {  } { { "../../hdlsrc/transmitter/bb_shaping1.vhd" "u_FIR_Interpolation" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FIR_Interpolation1 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bb_shaping1:u_bb_shaping1\|FIR_Interpolation1:u_FIR_Interpolation1 A:rtl " "Elaborating entity \"FIR_Interpolation1\" using architecture \"A:rtl\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bb_shaping1:u_bb_shaping1\|FIR_Interpolation1:u_FIR_Interpolation1\"" {  } { { "../../hdlsrc/transmitter/bb_shaping1.vhd" "u_FIR_Interpolation1" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bb_shaping1.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685433376 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1609685433798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.01.03.15:50:36 Progress: Loading sldb04f054d/alt_sld_fab_wrapper_hw.tcl " "2021.01.03.15:50:36 Progress: Loading sldb04f054d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685436394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685437952 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685438052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685439429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685439546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685439667 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685439803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685439807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685439807 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1609685440531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04f054d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb04f054d/alt_sld_fab.v" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685440733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685440733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685440802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685440802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685440805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685440805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685440860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685440860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685440932 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685440932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685440932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/ip/sldb04f054d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685440988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685440988 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|wire_generic_pll3_outclk " "Synthesized away node \"MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|wire_generic_pll3_outclk\"" {  } { { "db/clockmodule_altpll.v" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/clockmodule_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "../filsrc/MWClkMgr.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWClkMgr.vhd" 109 0 0 } } { "../filsrc/tran_dut_fil.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609685441890 "|tran_dut_fil|MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|generic_pll3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1609685441890 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1609685441890 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0 " "Inferred dual-clock RAM node \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1609685442524 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|memory_rtl_0 " "Inferred dual-clock RAM node \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1609685442524 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO\|memory " "RAM logic \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO\|memory\" is uninferred due to inappropriate RAM size" {  } { { "../filsrc/MWDPRAM.vhd" "memory" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWDPRAM.vhd" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609685442524 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO\|memory " "RAM logic \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO\|memory\" is uninferred due to inappropriate RAM size" {  } { { "../filsrc/MWDPRAM.vhd" "memory" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/MWDPRAM.vhd" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609685442524 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1609685442524 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 96 " "Parameter WIDTH_A set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 96 " "Parameter WIDTH_B set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tran_dut_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif " "Parameter INIT_FILE set to db/tran_dut_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tran_dut_fil.ram0_mwfil_dpscram_b80c6c55.hdl.mif " "Parameter INIT_FILE set to db/tran_dut_fil.ram0_mwfil_dpscram_b80c6c55.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tran_dut_fil.ram0_MWDPRAM_fbbd6693.hdl.mif " "Parameter INIT_FILE set to db/tran_dut_fil.ram0_MWDPRAM_fbbd6693.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tran_dut_fil.ram0_MWDPRAM_4d214765.hdl.mif " "Parameter INIT_FILE set to db/tran_dut_fil.ram0_MWDPRAM_4d214765.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter INIT_FILE set to db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tran_dut_fil.ram0_MWDPRAM_6502bd12.hdl.mif " "Parameter INIT_FILE set to db/tran_dut_fil.ram0_MWDPRAM_6502bd12.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter INIT_FILE set to db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609685443773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609685443773 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609685443773 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping\|Div0\"" {  } { { "../../hdlsrc/transmitter/bit_mapping.vhd" "Div0" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609685443776 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609685443776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685443889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 96 " "Parameter \"WIDTH_A\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 96 " "Parameter \"WIDTH_B\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tran_dut_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tran_dut_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685443889 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685443889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pus1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pus1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pus1 " "Found entity 1: altsyncram_pus1" {  } { { "db/altsyncram_pus1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_pus1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685443945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685443945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685444044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tran_dut_fil.ram0_mwfil_dpscram_b80c6c55.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tran_dut_fil.ram0_mwfil_dpscram_b80c6c55.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444044 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685444044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ars1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ars1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ars1 " "Found entity 1: altsyncram_ars1" {  } { { "db/altsyncram_ars1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685444086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685444086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685444141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tran_dut_fil.ram0_MWDPRAM_fbbd6693.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tran_dut_fil.ram0_MWDPRAM_fbbd6693.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444141 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685444141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6s1 " "Found entity 1: altsyncram_k6s1" {  } { { "db/altsyncram_k6s1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_k6s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685444181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685444181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685444232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tran_dut_fil.ram0_MWDPRAM_4d214765.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tran_dut_fil.ram0_MWDPRAM_4d214765.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444232 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685444232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bs1 " "Found entity 1: altsyncram_9bs1" {  } { { "db/altsyncram_9bs1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_9bs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685444272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685444272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685444333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444334 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685444334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rfo1 " "Found entity 1: altsyncram_rfo1" {  } { { "db/altsyncram_rfo1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_rfo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685444374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685444374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685444431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tran_dut_fil.ram0_MWDPRAM_6502bd12.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tran_dut_fil.ram0_MWDPRAM_6502bd12.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444431 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685444431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2go1 " "Found entity 1: altsyncram_2go1" {  } { { "db/altsyncram_2go1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_2go1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685444473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685444473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685444542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tran_dut_fil.ram0_MWDPRAM_6502bd71.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444542 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685444542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lcs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcs1 " "Found entity 1: altsyncram_lcs1" {  } { { "db/altsyncram_lcs1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_lcs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685444582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685444582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping\|lpm_divide:Div0\"" {  } { { "../../hdlsrc/transmitter/bit_mapping.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685444783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping\|lpm_divide:Div0 " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|tran_dut_wrapper:u_dut\|tran_dut:u_tran_dut\|bit_mapping:u_bit_mapping\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609685444783 ""}  } { { "../../hdlsrc/transmitter/bit_mapping.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/hdlsrc/transmitter/bit_mapping.vhd" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609685444783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_obm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_obm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_obm " "Found entity 1: lpm_divide_obm" {  } { { "db/lpm_divide_obm.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/lpm_divide_obm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685444821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685444821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685444846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685444846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_20f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_20f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_20f " "Found entity 1: alt_u_div_20f" {  } { { "db/alt_u_div_20f.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/alt_u_div_20f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609685444886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685444886 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a1 " "Synthesized away node \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ars1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../filsrc/mwfil_udfifo.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" 130 0 0 } } { "../filsrc/mwfil_chifcore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 168 0 0 } } { "../filsrc/mwfil_chiftop.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" 81 0 0 } } { "../filsrc/FILCore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd" 102 0 0 } } { "../filsrc/tran_dut_fil.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609685445017 "|tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a2 " "Synthesized away node \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ars1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../filsrc/mwfil_udfifo.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" 130 0 0 } } { "../filsrc/mwfil_chifcore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 168 0 0 } } { "../filsrc/mwfil_chiftop.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" 81 0 0 } } { "../filsrc/FILCore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd" 102 0 0 } } { "../filsrc/tran_dut_fil.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609685445017 "|tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a3 " "Synthesized away node \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ars1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../filsrc/mwfil_udfifo.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" 130 0 0 } } { "../filsrc/mwfil_chifcore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 168 0 0 } } { "../filsrc/mwfil_chiftop.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" 81 0 0 } } { "../filsrc/FILCore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd" 102 0 0 } } { "../filsrc/tran_dut_fil.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609685445017 "|tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a4 " "Synthesized away node \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ars1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../filsrc/mwfil_udfifo.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" 130 0 0 } } { "../filsrc/mwfil_chifcore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 168 0 0 } } { "../filsrc/mwfil_chiftop.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" 81 0 0 } } { "../filsrc/FILCore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd" 102 0 0 } } { "../filsrc/tran_dut_fil.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609685445017 "|tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a5 " "Synthesized away node \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ars1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../filsrc/mwfil_udfifo.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" 130 0 0 } } { "../filsrc/mwfil_chifcore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 168 0 0 } } { "../filsrc/mwfil_chiftop.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" 81 0 0 } } { "../filsrc/FILCore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd" 102 0 0 } } { "../filsrc/tran_dut_fil.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609685445017 "|tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a6 " "Synthesized away node \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ars1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../filsrc/mwfil_udfifo.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" 130 0 0 } } { "../filsrc/mwfil_chifcore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 168 0 0 } } { "../filsrc/mwfil_chiftop.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" 81 0 0 } } { "../filsrc/FILCore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd" 102 0 0 } } { "../filsrc/tran_dut_fil.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609685445017 "|tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a7 " "Synthesized away node \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\|altsyncram_ars1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ars1.tdf" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/altsyncram_ars1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../filsrc/mwfil_udfifo.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_udfifo.vhd" 130 0 0 } } { "../filsrc/mwfil_chifcore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chifcore.vhd" 168 0 0 } } { "../filsrc/mwfil_chiftop.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/mwfil_chiftop.vhd" 81 0 0 } } { "../filsrc/FILCore.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/FILCore.vhd" 102 0 0 } } { "../filsrc/tran_dut_fil.vhd" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.vhd" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609685445017 "|tran_dut_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_ars1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1609685445017 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1609685445017 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1609685445421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685447139 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609685449390 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685449662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "13 0 2 0 0 " "Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609685451001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609685451001 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1609685451172 ""}  } { { "db/clockmodule_altpll.v" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/clockmodule_altpll.v" 79 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1609685451172 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1609685451180 ""}  } { { "db/clockmodule_altpll.v" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/fpgaproj/db/clockmodule_altpll.v" 65 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1609685451180 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3816 " "Implemented 3816 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609685451393 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609685451393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3598 " "Implemented 3598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609685451393 ""} { "Info" "ICUT_CUT_TM_RAMS" "186 " "Implemented 186 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609685451393 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1609685451393 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1609685451393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609685451393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609685451455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 15:50:51 2021 " "Processing ended: Sun Jan 03 15:50:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609685451455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609685451455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609685451455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609685451455 ""}
