/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az18-283
+ date
Sun Mar  7 19:44:48 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1615146288
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[28850,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az18-283

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 07 2021 (19:37:09)
Run date:          Mar 07 2021 (19:44:48+0000)
Run host:          fv-az18-283.ek3fo21ajnhuhcq2so1eaaf2yg.cx.internal.cloudapp.net (pid=6537)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az18-283
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=209045e4-d295-c747-b4b8-01815a98f3c3, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42~18.04.1-Ubuntu SMP Mon Feb 8 19:05:32 UTC 2021", HostName=fv-az18-283, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00301412 sec
      iterations=10000000... time=0.0301313 sec
      iterations=100000000... time=0.301098 sec
      iterations=400000000... time=1.22878 sec
      iterations=400000000... time=0.907806 sec
      result: 2.49243 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00326252 sec
      iterations=10000000... time=0.0327729 sec
      iterations=100000000... time=0.3383 sec
      iterations=300000000... time=1.00768 sec
      result: 9.52687 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188281 sec
      iterations=10000000... time=0.018631 sec
      iterations=100000000... time=0.188002 sec
      iterations=600000000... time=1.15197 sec
      result: 8.33356 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.374367 sec
      iterations=3... time=1.11762 sec
      result: 2.88223 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149501 sec
      iterations=10000... time=0.00150301 sec
      iterations=100000... time=0.0149467 sec
      iterations=1000000... time=0.152842 sec
      iterations=7000000... time=1.06113 sec
      result: 1.5159 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000453203 sec
      iterations=10000... time=0.00449983 sec
      iterations=100000... time=0.0449359 sec
      iterations=1000000... time=0.454946 sec
      iterations=2000000... time=0.904719 sec
      iterations=4000000... time=1.83333 sec
      result: 4.58332 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.00523554 sec
      iterations=10000... time=0.0595503 sec
      iterations=100000... time=0.57417 sec
      iterations=200000... time=1.38034 sec
      result: 69.0171 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0121318 sec
      iterations=10000... time=0.11601 sec
      iterations=90000... time=1.10856 sec
      result: 123.173 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.98e-05 sec
      iterations=1000... time=0.000294503 sec
      iterations=10000... time=0.00299252 sec
      iterations=100000... time=0.0295093 sec
      iterations=1000000... time=0.296165 sec
      iterations=4000000... time=1.20584 sec
      result: 81.5232 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.5e-06 sec
      iterations=10... time=4.4001e-05 sec
      iterations=100... time=0.000423903 sec
      iterations=1000... time=0.00542834 sec
      iterations=10000... time=0.0431554 sec
      iterations=100000... time=0.428857 sec
      iterations=300000... time=1.29087 sec
      result: 45.692 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.000875606 sec
      iterations=10... time=0.00929037 sec
      iterations=100... time=0.0995111 sec
      iterations=1000... time=0.992603 sec
      iterations=2000... time=1.92647 sec
      result: 24.4934 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.106766 sec
      iterations=10... time=0.980054 sec
      iterations=20... time=1.95581 sec
      result: 10.98 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.8e-06 sec
      iterations=10000... time=3.09e-05 sec
      iterations=100000... time=0.000568004 sec
      iterations=1000000... time=0.00299312 sec
      iterations=10000000... time=0.0300593 sec
      iterations=100000000... time=0.311743 sec
      iterations=400000000... time=1.22277 sec
      result: 0.382116 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.0901e-05 sec
      iterations=10000... time=0.000179601 sec
      iterations=100000... time=0.00183001 sec
      iterations=1000000... time=0.0182576 sec
      iterations=10000000... time=0.182925 sec
      iterations=60000000... time=1.11263 sec
      result: 2.31799 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.000128301 sec
      iterations=10000... time=0.00119851 sec
      iterations=100000... time=0.013797 sec
      iterations=1000000... time=0.123711 sec
      iterations=9000000... time=1.09007 sec
      result: 15.1399 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000616804 sec
      iterations=10000... time=0.00385593 sec
      iterations=100000... time=0.0262981 sec
      iterations=1000000... time=0.269093 sec
      iterations=4000000... time=1.08372 sec
      result: 33.8663 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=3.7e-06 sec
      iterations=100... time=3.18e-05 sec
      iterations=1000... time=0.000314303 sec
      iterations=10000... time=0.00315202 sec
      iterations=100000... time=0.0319353 sec
      iterations=1000000... time=0.327117 sec
      iterations=3000000... time=0.960022 sec
      iterations=6000000... time=1.93346 sec
      result: 76.2652 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=8.3101e-05 sec
      iterations=100... time=0.000831106 sec
      iterations=1000... time=0.00902707 sec
      iterations=10000... time=0.0838017 sec
      iterations=100000... time=0.842509 sec
      iterations=200000... time=1.6689 sec
      result: 23.5614 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00131151 sec
      iterations=10... time=0.0102521 sec
      iterations=100... time=0.109642 sec
      iterations=1000... time=1.13301 sec
      result: 20.8232 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.179391 sec
      iterations=6... time=0.926657 sec
      iterations=12... time=1.85663 sec
      result: 6.93994 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0713884 sec
      iterations=10... time=0.731721 sec
      iterations=20... time=1.43055 sec
      result: 15.0116 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.5e-05 sec
      iterations=10... time=0.000199002 sec
      iterations=100... time=0.00198741 sec
      iterations=1000... time=0.0205089 sec
      iterations=10000... time=0.203202 sec
      iterations=50000... time=1.02135 sec
      result: 0.0845943 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.66e-05 sec
      iterations=10... time=0.000704605 sec
      iterations=100... time=0.00690575 sec
      iterations=1000... time=0.0724088 sec
      iterations=10000... time=0.716691 sec
      iterations=20000... time=1.42078 sec
      result: 0.171272 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00406973 sec
      iterations=10... time=0.0401631 sec
      iterations=100... time=0.410018 sec
      iterations=300... time=1.22007 sec
      result: 0.364293 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.178497 sec
      iterations=6... time=1.09473 sec
      result: 0.366796 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00298752 sec
      iterations=10000000... time=0.0301992 sec
      iterations=100000000... time=0.304259 sec
      iterations=400000000... time=1.21362 sec
      iterations=400000000... time=0.960531 sec
      result: 3.16098 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00324732 sec
      iterations=10000000... time=0.0327144 sec
      iterations=100000000... time=0.333772 sec
      iterations=300000000... time=1.00101 sec
      result: 9.59035 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00219987 sec
      iterations=10000000... time=0.0200481 sec
      iterations=100000000... time=0.188481 sec
      iterations=600000000... time=1.1483 sec
      result: 8.36021 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.189242 sec
      iterations=6... time=1.14865 sec
      result: 5.60872 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149401 sec
      iterations=10000... time=0.00148566 sec
      iterations=100000... time=0.0150109 sec
      iterations=1000000... time=0.150965 sec
      iterations=7000000... time=1.06097 sec
      result: 1.51567 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000468553 sec
      iterations=10000... time=0.00463258 sec
      iterations=100000... time=0.0496789 sec
      iterations=1000000... time=0.476185 sec
      iterations=2000000... time=0.944209 sec
      iterations=4000000... time=1.90768 sec
      result: 4.7692 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.00524539 sec
      iterations=10000... time=0.072934 sec
      iterations=100000... time=0.461459 sec
      iterations=200000... time=0.9309 sec
      iterations=400000... time=2.1472 sec
      result: 53.6799 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0121545 sec
      iterations=10000... time=0.113825 sec
      iterations=100000... time=1.20753 sec
      result: 120.753 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.45e-06 sec
      iterations=100... time=2.995e-05 sec
      iterations=1000... time=0.000295652 sec
      iterations=10000... time=0.00295232 sec
      iterations=100000... time=0.0297802 sec
      iterations=1000000... time=0.305932 sec
      iterations=4000000... time=1.20648 sec
      result: 81.48 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.4e-06 sec
      iterations=10... time=4.765e-05 sec
      iterations=100... time=0.000456953 sec
      iterations=1000... time=0.00460493 sec
      iterations=10000... time=0.046555 sec
      iterations=100000... time=0.46476 sec
      iterations=200000... time=0.943459 sec
      iterations=400000... time=1.90165 sec
      result: 41.3552 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00127041 sec
      iterations=10... time=0.00886926 sec
      iterations=100... time=0.0971916 sec
      iterations=1000... time=0.962151 sec
      iterations=2000... time=1.94861 sec
      result: 24.2152 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.107273 sec
      iterations=10... time=1.00497 sec
      result: 10.6843 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.25e-06 sec
      iterations=10000... time=3.015e-05 sec
      iterations=100000... time=0.000299102 sec
      iterations=1000000... time=0.00304992 sec
      iterations=10000000... time=0.0301983 sec
      iterations=100000000... time=0.304983 sec
      iterations=400000000... time=1.23948 sec
      result: 0.387339 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.335e-05 sec
      iterations=10000... time=0.000238702 sec
      iterations=100000... time=0.00218662 sec
      iterations=1000000... time=0.0220077 sec
      iterations=10000000... time=0.221011 sec
      iterations=50000000... time=1.1151 sec
      result: 2.78775 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.000130451 sec
      iterations=10000... time=0.00117751 sec
      iterations=100000... time=0.0117518 sec
      iterations=1000000... time=0.120688 sec
      iterations=9000000... time=1.08884 sec
      result: 15.1227 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000615455 sec
      iterations=10000... time=0.00366798 sec
      iterations=100000... time=0.0258346 sec
      iterations=1000000... time=0.268977 sec
      iterations=4000000... time=1.0639 sec
      result: 33.247 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.25e-06 sec
      iterations=10... time=6.35e-06 sec
      iterations=100... time=5.9001e-05 sec
      iterations=1000... time=0.000586054 sec
      iterations=10000... time=0.00603824 sec
      iterations=100000... time=0.0634919 sec
      iterations=1000000... time=0.596486 sec
      iterations=2000000... time=1.20914 sec
      result: 40.6503 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.1e-06 sec
      iterations=10... time=8.1201e-05 sec
      iterations=100... time=0.000811406 sec
      iterations=1000... time=0.00821301 sec
      iterations=10000... time=0.0854718 sec
      iterations=100000... time=0.84315 sec
      iterations=200000... time=1.69192 sec
      result: 23.2408 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00173831 sec
      iterations=10... time=0.0203662 sec
      iterations=100... time=0.172089 sec
      iterations=600... time=1.03828 sec
      result: 13.6338 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.150871 sec
      iterations=7... time=1.06161 sec
      result: 7.07997 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.105554 sec
      iterations=10... time=1.02194 sec
      result: 10.5069 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6.55e-06 sec
      iterations=10... time=2.73e-05 sec
      iterations=100... time=0.000243302 sec
      iterations=1000... time=0.00241287 sec
      iterations=10000... time=0.0263192 sec
      iterations=100000... time=0.259345 sec
      iterations=400000... time=1.00813 sec
      result: 0.289247 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.5e-05 sec
      iterations=10... time=0.000117151 sec
      iterations=100... time=0.00115011 sec
      iterations=1000... time=0.0117602 sec
      iterations=10000... time=0.115092 sec
      iterations=100000... time=1.18725 sec
      result: 0.49122 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00105571 sec
      iterations=10... time=0.0104867 sec
      iterations=100... time=0.107775 sec
      iterations=1000... time=1.08959 sec
      result: 1.35973 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0464288 sec
      iterations=10... time=0.49588 sec
      iterations=20... time=0.921158 sec
      iterations=40... time=1.86237 sec
      result: 1.43738 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sun Mar  7 19:46:58 UTC 2021
+ echo Done.
Done.
  Elapsed time: 130.3 s
