/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta16x32m2fw (user specify : ts6n16ffcllsvta16x32m2fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:58:42*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta16x32m2fw_ssgnp0p765vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:58:42" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.765000 ;

    voltage_map(VDD, 0.765000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p765vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.765000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p765vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA16X32M2FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 4 ;
        word_width      : 32 ;
    }
    functional_peak_current : 35820.300000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1143.380640 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007277;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004056") ;
            }
            fall_power("scalar") {
                values ("0.004056") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007064;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004056") ;
            }
            fall_power("scalar") {
                values ("0.004056") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001682;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.752629, 0.768013, 0.786717, 0.817581, 0.866173" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004056") ;
            }
            fall_power("scalar") {
                values ("0.004056") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003997 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.140207, 0.157301, 0.178082, 0.212375, 0.266366" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.277987, 0.295080, 0.315862, 0.350155, 0.404146" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.836254, 0.853348, 0.874130, 0.908423, 0.962414" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.836254" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.779940") ;
            }
            fall_power("scalar") {
                values ("0.086660") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.711367") ;
            }
            fall_power("scalar") {
                values ("0.079041") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.745654") ;
            }
            fall_power("scalar") {
                values ("0.082850") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006575") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001819 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.233052, 0.248304, 0.270066, 0.310902, 0.380658",\
              "0.217935, 0.233187, 0.254948, 0.295785, 0.365540",\
              "0.199840, 0.215091, 0.236853, 0.277689, 0.347445",\
              "0.170502, 0.185754, 0.207515, 0.248352, 0.318107",\
              "0.127400, 0.142652, 0.164413, 0.205250, 0.275005"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.233052, 0.248304, 0.270066, 0.310902, 0.380658",\
              "0.217935, 0.233187, 0.254948, 0.295785, 0.365540",\
              "0.199840, 0.215091, 0.236853, 0.277689, 0.347445",\
              "0.170502, 0.185754, 0.207515, 0.248352, 0.318107",\
              "0.127400, 0.142652, 0.164413, 0.205250, 0.275005"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.127821, 0.120913, 0.111398, 0.096979, 0.080000",\
              "0.150832, 0.143924, 0.134409, 0.119989, 0.099614",\
              "0.179586, 0.172678, 0.163164, 0.148744, 0.128368",\
              "0.225670, 0.218762, 0.209248, 0.194828, 0.174452",\
              "0.298623, 0.291715, 0.282200, 0.267781, 0.247405"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.127821, 0.120913, 0.111398, 0.096979, 0.080000",\
              "0.150832, 0.143924, 0.134409, 0.119989, 0.099614",\
              "0.179586, 0.172678, 0.163164, 0.148744, 0.128368",\
              "0.225670, 0.218762, 0.209248, 0.194828, 0.174452",\
              "0.298623, 0.291715, 0.282200, 0.267781, 0.247405"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004056") ;
            }
            fall_power("scalar") {
                values ("0.004056") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001406 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.173156, 0.188762, 0.210241, 0.249030, 0.312468",\
              "0.156804, 0.172410, 0.193889, 0.232679, 0.296116",\
              "0.136436, 0.152042, 0.173521, 0.212311, 0.275748",\
              "0.103528, 0.119134, 0.140613, 0.179402, 0.242840",\
              "0.051431, 0.067037, 0.088516, 0.127305, 0.190743"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.173156, 0.188762, 0.210241, 0.249030, 0.312468",\
              "0.156804, 0.172410, 0.193889, 0.232679, 0.296116",\
              "0.136436, 0.152042, 0.173521, 0.212311, 0.275748",\
              "0.103528, 0.119134, 0.140613, 0.179402, 0.242840",\
              "0.051431, 0.067037, 0.088516, 0.127305, 0.190743"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.238977, 0.232175, 0.222782, 0.208274, 0.188164",\
              "0.261988, 0.255186, 0.245792, 0.231285, 0.211175",\
              "0.290742, 0.283940, 0.274547, 0.260039, 0.239929",\
              "0.336826, 0.330024, 0.320631, 0.306123, 0.286013",\
              "0.409779, 0.402977, 0.393583, 0.379076, 0.358966"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.238977, 0.232175, 0.222782, 0.208274, 0.188164",\
              "0.261988, 0.255186, 0.245792, 0.231285, 0.211175",\
              "0.290742, 0.283940, 0.274547, 0.260039, 0.239929",\
              "0.336826, 0.330024, 0.320631, 0.306123, 0.286013",\
              "0.409779, 0.402977, 0.393583, 0.379076, 0.358966"\
               ) ;
            }
        }

        
        pin(AA[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.034328") ;
            }
            fall_power("scalar") {
                values ("0.034328") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001594 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.119440, 0.137017, 0.160579, 0.202919, 0.273255",\
              "0.103088, 0.120665, 0.144227, 0.186567, 0.256903",\
              "0.082720, 0.100297, 0.123859, 0.166199, 0.236535",\
              "0.049811, 0.067389, 0.090950, 0.133291, 0.203626",\
              "0.000000, 0.015292, 0.038853, 0.081194, 0.151529"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.119440, 0.137017, 0.160579, 0.202919, 0.273255",\
              "0.103088, 0.120665, 0.144227, 0.186567, 0.256903",\
              "0.082720, 0.100297, 0.123859, 0.166199, 0.236535",\
              "0.049811, 0.067389, 0.090950, 0.133291, 0.203626",\
              "0.000000, 0.015292, 0.038853, 0.081194, 0.151529"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.296716, 0.279297, 0.255570, 0.217649, 0.159547",\
              "0.313152, 0.295733, 0.272006, 0.234085, 0.175983",\
              "0.333691, 0.316272, 0.292546, 0.254624, 0.196522",\
              "0.366608, 0.349189, 0.325462, 0.287542, 0.229439",\
              "0.418717, 0.401299, 0.377572, 0.339650, 0.281548"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.296716, 0.279297, 0.255570, 0.217649, 0.159547",\
              "0.313152, 0.295733, 0.272006, 0.234085, 0.175983",\
              "0.333691, 0.316272, 0.292546, 0.254624, 0.196522",\
              "0.366608, 0.349189, 0.325462, 0.287542, 0.229439",\
              "0.418717, 0.401299, 0.377572, 0.339650, 0.281548"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.009470") ;
            }
            fall_power("scalar") {
                values ("0.009470") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001575 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.136559, 0.154136, 0.178087, 0.221057, 0.292480",\
              "0.121441, 0.139019, 0.162969, 0.205939, 0.277363",\
              "0.103346, 0.120923, 0.144874, 0.187844, 0.259267",\
              "0.074008, 0.091586, 0.115536, 0.158506, 0.229930",\
              "0.030906, 0.048484, 0.072434, 0.115404, 0.186828"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.136559, 0.154136, 0.178087, 0.221057, 0.292480",\
              "0.121441, 0.139019, 0.162969, 0.205939, 0.277363",\
              "0.103346, 0.120923, 0.144874, 0.187844, 0.259267",\
              "0.074008, 0.091586, 0.115536, 0.158506, 0.229930",\
              "0.030906, 0.048484, 0.072434, 0.115404, 0.186828"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.244473, 0.227746, 0.207944, 0.172273, 0.113930",\
              "0.260909, 0.244182, 0.224381, 0.188709, 0.130367",\
              "0.281448, 0.264721, 0.244920, 0.209248, 0.150906",\
              "0.314366, 0.297638, 0.277837, 0.242165, 0.183823",\
              "0.366475, 0.349747, 0.329946, 0.294274, 0.235932"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.244473, 0.227746, 0.207944, 0.172273, 0.113930",\
              "0.260909, 0.244182, 0.224381, 0.188709, 0.130367",\
              "0.281448, 0.264721, 0.244920, 0.209248, 0.150906",\
              "0.314366, 0.297638, 0.277837, 0.242165, 0.183823",\
              "0.366475, 0.349747, 0.329946, 0.294274, 0.235932"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006736") ;
            }
            fall_power("scalar") {
                values ("0.006736") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004033 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.277104, 0.285048, 0.290815, 0.298314, 0.307180" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.617941, 0.625883, 0.631651, 0.639150, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.617941, 0.625883, 0.631651, 0.639150, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.617941" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.442723") ;
            }
            fall_power("scalar") {
                values ("0.664084") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.007195") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001822 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.257262, 0.273690, 0.295032, 0.336572, 0.406342",\
              "0.239679, 0.256107, 0.277449, 0.318989, 0.388759",\
              "0.219921, 0.236349, 0.257691, 0.299231, 0.369001",\
              "0.190835, 0.207263, 0.228605, 0.270145, 0.339915",\
              "0.143769, 0.160197, 0.181539, 0.223079, 0.292849"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.257262, 0.273690, 0.295032, 0.336572, 0.406342",\
              "0.239679, 0.256107, 0.277449, 0.318989, 0.388759",\
              "0.219921, 0.236349, 0.257691, 0.299231, 0.369001",\
              "0.190835, 0.207263, 0.228605, 0.270145, 0.339915",\
              "0.143769, 0.160197, 0.181539, 0.223079, 0.292849"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.124514, 0.117736, 0.108030, 0.093271, 0.080000",\
              "0.135415, 0.128638, 0.118931, 0.104172, 0.083740",\
              "0.143645, 0.136867, 0.127161, 0.112402, 0.091969",\
              "0.154075, 0.147298, 0.137592, 0.122832, 0.102400",\
              "0.166663, 0.159885, 0.150179, 0.135419, 0.114987"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.124514, 0.117736, 0.108030, 0.093271, 0.080000",\
              "0.135415, 0.128638, 0.118931, 0.104172, 0.083740",\
              "0.143645, 0.136867, 0.127161, 0.112402, 0.091969",\
              "0.154075, 0.147298, 0.137592, 0.122832, 0.102400",\
              "0.166663, 0.159885, 0.150179, 0.135419, 0.114987"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004776") ;
            }
            fall_power("scalar") {
                values ("0.004776") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001403 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.176815, 0.188549, 0.201749, 0.222805, 0.252253",\
              "0.169064, 0.180798, 0.193998, 0.215054, 0.244501",\
              "0.163211, 0.174944, 0.188145, 0.209200, 0.238648",\
              "0.155753, 0.167486, 0.180686, 0.201742, 0.231190",\
              "0.146765, 0.158499, 0.171699, 0.192755, 0.222202"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.176815, 0.188549, 0.201749, 0.222805, 0.252253",\
              "0.169064, 0.180798, 0.193998, 0.215054, 0.244501",\
              "0.163211, 0.174944, 0.188145, 0.209200, 0.238648",\
              "0.155753, 0.167486, 0.180686, 0.201742, 0.231190",\
              "0.146765, 0.158499, 0.171699, 0.192755, 0.222202"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.158455, 0.152657, 0.147436, 0.139315, 0.129199",\
              "0.169357, 0.163559, 0.158337, 0.150217, 0.140101",\
              "0.177586, 0.171788, 0.166567, 0.158446, 0.148330",\
              "0.188017, 0.182219, 0.176997, 0.168877, 0.158761",\
              "0.200604, 0.194806, 0.189584, 0.181464, 0.171348"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.158455, 0.152657, 0.147436, 0.139315, 0.129199",\
              "0.169357, 0.163559, 0.158337, 0.150217, 0.140101",\
              "0.177586, 0.171788, 0.166567, 0.158446, 0.148330",\
              "0.188017, 0.182219, 0.176997, 0.168877, 0.158761",\
              "0.200604, 0.194806, 0.189584, 0.181464, 0.171348"\
               ) ;
            }
        }

        
        pin(AB[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.034328") ;
            }
            fall_power("scalar") {
                values ("0.034328") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.306636, 0.341496, 0.375521, 0.440294, 0.564586",\
              "0.314579, 0.349438, 0.383464, 0.448237, 0.572529",\
              "0.320346, 0.355205, 0.389231, 0.454004, 0.578297",\
              "0.327846, 0.362705, 0.396731, 0.461504, 0.585796",\
              "0.336711, 0.371570, 0.405596, 0.470369, 0.594661"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.306636, 0.341496, 0.375521, 0.440294, 0.564586",\
              "0.314579, 0.349438, 0.383464, 0.448237, 0.572529",\
              "0.320346, 0.355205, 0.389231, 0.454004, 0.578297",\
              "0.327846, 0.362705, 0.396731, 0.461504, 0.585796",\
              "0.336711, 0.371570, 0.405596, 0.470369, 0.594661"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.186101, 0.210399, 0.234275, 0.278933, 0.364435",\
              "0.193666, 0.217963, 0.241840, 0.286498, 0.371999",\
              "0.199158, 0.223456, 0.247332, 0.291990, 0.377492",\
              "0.206301, 0.230599, 0.254475, 0.299133, 0.384634",\
              "0.214744, 0.239042, 0.262918, 0.307576, 0.393077"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.186101, 0.210399, 0.234275, 0.278933, 0.364435",\
              "0.193666, 0.217963, 0.241840, 0.286498, 0.371999",\
              "0.199158, 0.223456, 0.247332, 0.291990, 0.377492",\
              "0.206301, 0.230599, 0.254475, 0.299133, 0.384634",\
              "0.214744, 0.239042, 0.262918, 0.307576, 0.393077"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.023629, 0.074124, 0.132627, 0.251600, 0.500330" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.023629, 0.074124, 0.132627, 0.251600, 0.500330" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.018823, 0.055785, 0.097821, 0.181318, 0.349585" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.018823, 0.055785, 0.097821, 0.181318, 0.349585" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003508, 0.003508, 0.003508, 0.003508, 0.003508") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.055540;
  }
  


}   /* cell() */

}   /* library() */

