{
  "module_name": "rv6xxd.h",
  "hash_id": "75265da0a48fdd4e50c7e00d400a62e29638d455b543dfc1d3b1de56074b9b8c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/rv6xxd.h",
  "human_readable_source": " \n#ifndef RV6XXD_H\n#define RV6XXD_H\n\n \n#define SPLL_CNTL_MODE                                    0x60c\n#       define SPLL_DIV_SYNC                              (1 << 5)\n\n#define GENERAL_PWRMGT                                    0x618\n#       define GLOBAL_PWRMGT_EN                           (1 << 0)\n#       define STATIC_PM_EN                               (1 << 1)\n#       define MOBILE_SU                                  (1 << 2)\n#       define THERMAL_PROTECTION_DIS                     (1 << 3)\n#       define THERMAL_PROTECTION_TYPE                    (1 << 4)\n#       define ENABLE_GEN2PCIE                            (1 << 5)\n#       define SW_GPIO_INDEX(x)                           ((x) << 6)\n#       define SW_GPIO_INDEX_MASK                         (3 << 6)\n#       define LOW_VOLT_D2_ACPI                           (1 << 8)\n#       define LOW_VOLT_D3_ACPI                           (1 << 9)\n#       define VOLT_PWRMGT_EN                             (1 << 10)\n#       define BACKBIAS_PAD_EN                            (1 << 16)\n#       define BACKBIAS_VALUE                             (1 << 17)\n#       define BACKBIAS_DPM_CNTL                          (1 << 18)\n#       define DYN_SPREAD_SPECTRUM_EN                     (1 << 21)\n\n#define MCLK_PWRMGT_CNTL                                  0x624\n#       define MPLL_PWRMGT_OFF                            (1 << 0)\n#       define YCLK_TURNOFF                               (1 << 1)\n#       define MPLL_TURNOFF                               (1 << 2)\n#       define SU_MCLK_USE_BCLK                           (1 << 3)\n#       define DLL_READY                                  (1 << 4)\n#       define MC_BUSY                                    (1 << 5)\n#       define MC_INT_CNTL                                (1 << 7)\n#       define MRDCKA_SLEEP                               (1 << 8)\n#       define MRDCKB_SLEEP                               (1 << 9)\n#       define MRDCKC_SLEEP                               (1 << 10)\n#       define MRDCKD_SLEEP                               (1 << 11)\n#       define MRDCKE_SLEEP                               (1 << 12)\n#       define MRDCKF_SLEEP                               (1 << 13)\n#       define MRDCKG_SLEEP                               (1 << 14)\n#       define MRDCKH_SLEEP                               (1 << 15)\n#       define MRDCKA_RESET                               (1 << 16)\n#       define MRDCKB_RESET                               (1 << 17)\n#       define MRDCKC_RESET                               (1 << 18)\n#       define MRDCKD_RESET                               (1 << 19)\n#       define MRDCKE_RESET                               (1 << 20)\n#       define MRDCKF_RESET                               (1 << 21)\n#       define MRDCKG_RESET                               (1 << 22)\n#       define MRDCKH_RESET                               (1 << 23)\n#       define DLL_READY_READ                             (1 << 24)\n#       define USE_DISPLAY_GAP                            (1 << 25)\n#       define USE_DISPLAY_URGENT_NORMAL                  (1 << 26)\n#       define USE_DISPLAY_GAP_CTXSW                      (1 << 27)\n#       define MPLL_TURNOFF_D2                            (1 << 28)\n#       define USE_DISPLAY_URGENT_CTXSW                   (1 << 29)\n\n#define MPLL_FREQ_LEVEL_0                                 0x6e8\n#       define LEVEL0_MPLL_POST_DIV(x)                    ((x) << 0)\n#       define LEVEL0_MPLL_POST_DIV_MASK                  (0xff << 0)\n#       define LEVEL0_MPLL_FB_DIV(x)                      ((x) << 8)\n#       define LEVEL0_MPLL_FB_DIV_MASK                    (0xfff << 8)\n#       define LEVEL0_MPLL_REF_DIV(x)                     ((x) << 20)\n#       define LEVEL0_MPLL_REF_DIV_MASK                   (0x3f << 20)\n#       define LEVEL0_MPLL_DIV_EN                         (1 << 28)\n#       define LEVEL0_DLL_BYPASS                          (1 << 29)\n#       define LEVEL0_DLL_RESET                           (1 << 30)\n\n#define VID_RT                                            0x6f8\n#       define VID_CRT(x)                                 ((x) << 0)\n#       define VID_CRT_MASK                               (0x1fff << 0)\n#       define VID_CRTU(x)                                ((x) << 13)\n#       define VID_CRTU_MASK                              (7 << 13)\n#       define SSTU(x)                                    ((x) << 16)\n#       define SSTU_MASK                                  (7 << 16)\n#       define VID_SWT(x)                                 ((x) << 19)\n#       define VID_SWT_MASK                               (0x1f << 19)\n#       define BRT(x)                                     ((x) << 24)\n#       define BRT_MASK                                   (0xff << 24)\n\n#define TARGET_AND_CURRENT_PROFILE_INDEX                  0x70c\n#       define TARGET_PROFILE_INDEX_MASK                  (3 << 0)\n#       define TARGET_PROFILE_INDEX_SHIFT                 0\n#       define CURRENT_PROFILE_INDEX_MASK                 (3 << 2)\n#       define CURRENT_PROFILE_INDEX_SHIFT                2\n#       define DYN_PWR_ENTER_INDEX(x)                     ((x) << 4)\n#       define DYN_PWR_ENTER_INDEX_MASK                   (3 << 4)\n#       define DYN_PWR_ENTER_INDEX_SHIFT                  4\n#       define CURR_MCLK_INDEX_MASK                       (3 << 6)\n#       define CURR_MCLK_INDEX_SHIFT                      6\n#       define CURR_SCLK_INDEX_MASK                       (0x1f << 8)\n#       define CURR_SCLK_INDEX_SHIFT                      8\n#       define CURR_VID_INDEX_MASK                        (3 << 13)\n#       define CURR_VID_INDEX_SHIFT                       13\n\n#define VID_UPPER_GPIO_CNTL                               0x740\n#       define CTXSW_UPPER_GPIO_VALUES(x)                 ((x) << 0)\n#       define CTXSW_UPPER_GPIO_VALUES_MASK               (7 << 0)\n#       define HIGH_UPPER_GPIO_VALUES(x)                  ((x) << 3)\n#       define HIGH_UPPER_GPIO_VALUES_MASK                (7 << 3)\n#       define MEDIUM_UPPER_GPIO_VALUES(x)                ((x) << 6)\n#       define MEDIUM_UPPER_GPIO_VALUES_MASK              (7 << 6)\n#       define LOW_UPPER_GPIO_VALUES(x)                   ((x) << 9)\n#       define LOW_UPPER_GPIO_VALUES_MASK                 (7 << 9)\n#       define CTXSW_BACKBIAS_VALUE                       (1 << 12)\n#       define HIGH_BACKBIAS_VALUE                        (1 << 13)\n#       define MEDIUM_BACKBIAS_VALUE                      (1 << 14)\n#       define LOW_BACKBIAS_VALUE                         (1 << 15)\n\n#define CG_DISPLAY_GAP_CNTL                               0x7dc\n#       define DISP1_GAP(x)                               ((x) << 0)\n#       define DISP1_GAP_MASK                             (3 << 0)\n#       define DISP2_GAP(x)                               ((x) << 2)\n#       define DISP2_GAP_MASK                             (3 << 2)\n#       define VBI_TIMER_COUNT(x)                         ((x) << 4)\n#       define VBI_TIMER_COUNT_MASK                       (0x3fff << 4)\n#       define VBI_TIMER_UNIT(x)                          ((x) << 20)\n#       define VBI_TIMER_UNIT_MASK                        (7 << 20)\n#       define DISP1_GAP_MCHG(x)                          ((x) << 24)\n#       define DISP1_GAP_MCHG_MASK                        (3 << 24)\n#       define DISP2_GAP_MCHG(x)                          ((x) << 26)\n#       define DISP2_GAP_MCHG_MASK                        (3 << 26)\n\n#define CG_THERMAL_CTRL                                   0x7f0\n#       define DPM_EVENT_SRC(x)                           ((x) << 0)\n#       define DPM_EVENT_SRC_MASK                         (7 << 0)\n#       define THERM_INC_CLK                              (1 << 3)\n#       define TOFFSET(x)                                 ((x) << 4)\n#       define TOFFSET_MASK                               (0xff << 4)\n#       define DIG_THERM_DPM(x)                           ((x) << 12)\n#       define DIG_THERM_DPM_MASK                         (0xff << 12)\n#       define CTF_SEL(x)                                 ((x) << 20)\n#       define CTF_SEL_MASK                               (7 << 20)\n#       define CTF_PAD_POLARITY                           (1 << 23)\n#       define CTF_PAD_EN                                 (1 << 24)\n\n#define CG_SPLL_SPREAD_SPECTRUM_LOW                       0x820\n#       define SSEN                                       (1 << 0)\n#       define CLKS(x)                                    ((x) << 3)\n#       define CLKS_MASK                                  (0xff << 3)\n#       define CLKS_SHIFT                                 3\n#       define CLKV(x)                                    ((x) << 11)\n#       define CLKV_MASK                                  (0x7ff << 11)\n#       define CLKV_SHIFT                                 11\n#define CG_MPLL_SPREAD_SPECTRUM                           0x830\n\n#define CITF_CNTL\t\t\t\t\t0x200c\n#       define BLACKOUT_RD                              (1 << 0)\n#       define BLACKOUT_WR                              (1 << 1)\n\n#define RAMCFG\t\t\t\t\t\t0x2408\n#define\t\tNOOFBANK_SHIFT\t\t\t\t\t0\n#define\t\tNOOFBANK_MASK\t\t\t\t\t0x00000001\n#define\t\tNOOFRANK_SHIFT\t\t\t\t\t1\n#define\t\tNOOFRANK_MASK\t\t\t\t\t0x00000002\n#define\t\tNOOFROWS_SHIFT\t\t\t\t\t2\n#define\t\tNOOFROWS_MASK\t\t\t\t\t0x0000001C\n#define\t\tNOOFCOLS_SHIFT\t\t\t\t\t5\n#define\t\tNOOFCOLS_MASK\t\t\t\t\t0x00000060\n#define\t\tCHANSIZE_SHIFT\t\t\t\t\t7\n#define\t\tCHANSIZE_MASK\t\t\t\t\t0x00000080\n#define\t\tBURSTLENGTH_SHIFT\t\t\t\t8\n#define\t\tBURSTLENGTH_MASK\t\t\t\t0x00000100\n#define\t\tCHANSIZE_OVERRIDE\t\t\t\t(1 << 10)\n\n#define SQM_RATIO\t\t\t\t\t0x2424\n#       define STATE0(x)                                ((x) << 0)\n#       define STATE0_MASK                              (0xff << 0)\n#       define STATE1(x)                                ((x) << 8)\n#       define STATE1_MASK                              (0xff << 8)\n#       define STATE2(x)                                ((x) << 16)\n#       define STATE2_MASK                              (0xff << 16)\n#       define STATE3(x)                                ((x) << 24)\n#       define STATE3_MASK                              (0xff << 24)\n\n#define ARB_RFSH_CNTL\t\t\t\t\t0x2460\n#       define ENABLE                                   (1 << 0)\n#define ARB_RFSH_RATE\t\t\t\t\t0x2464\n#       define POWERMODE0(x)                            ((x) << 0)\n#       define POWERMODE0_MASK                          (0xff << 0)\n#       define POWERMODE1(x)                            ((x) << 8)\n#       define POWERMODE1_MASK                          (0xff << 8)\n#       define POWERMODE2(x)                            ((x) << 16)\n#       define POWERMODE2_MASK                          (0xff << 16)\n#       define POWERMODE3(x)                            ((x) << 24)\n#       define POWERMODE3_MASK                          (0xff << 24)\n\n#define MC_SEQ_DRAM\t\t\t\t\t0x2608\n#       define CKE_DYN                                  (1 << 12)\n\n#define MC_SEQ_CMD\t\t\t\t\t0x26c4\n\n#define MC_SEQ_RESERVE_S\t\t\t\t0x2890\n#define MC_SEQ_RESERVE_M\t\t\t\t0x2894\n\n#define LVTMA_DATA_SYNCHRONIZATION                      0x7adc\n#       define LVTMA_PFREQCHG                           (1 << 8)\n#define DCE3_LVTMA_DATA_SYNCHRONIZATION                 0x7f98\n\n \n#define PCIE_P_CNTL                                       0x40\n#       define P_PLL_PWRDN_IN_L1L23                       (1 << 3)\n#       define P_PLL_BUF_PDNB                             (1 << 4)\n#       define P_PLL_PDNB                                 (1 << 9)\n#       define P_ALLOW_PRX_FRONTEND_SHUTOFF               (1 << 12)\n \n#define PCIE_LC_CNTL                                      0xa0\n#       define LC_L0S_INACTIVITY(x)                       ((x) << 8)\n#       define LC_L0S_INACTIVITY_MASK                     (0xf << 8)\n#       define LC_L0S_INACTIVITY_SHIFT                    8\n#       define LC_L1_INACTIVITY(x)                        ((x) << 12)\n#       define LC_L1_INACTIVITY_MASK                      (0xf << 12)\n#       define LC_L1_INACTIVITY_SHIFT                     12\n#       define LC_PMI_TO_L1_DIS                           (1 << 16)\n#       define LC_ASPM_TO_L1_DIS                          (1 << 24)\n#define PCIE_LC_SPEED_CNTL                                0xa4\n#       define LC_GEN2_EN                                 (1 << 0)\n#       define LC_INITIATE_LINK_SPEED_CHANGE              (1 << 7)\n#       define LC_CURRENT_DATA_RATE                       (1 << 11)\n#       define LC_HW_VOLTAGE_IF_CONTROL(x)                ((x) << 12)\n#       define LC_HW_VOLTAGE_IF_CONTROL_MASK              (3 << 12)\n#       define LC_HW_VOLTAGE_IF_CONTROL_SHIFT             12\n#       define LC_OTHER_SIDE_EVER_SENT_GEN2               (1 << 23)\n#       define LC_OTHER_SIDE_SUPPORTS_GEN2                (1 << 24)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}