# do TestDrive_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying /home/labsdg-admin/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/labsdg-admin/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/labsdg-admin/Documentos/barichello/TestDrive/Files/topo.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:03:16 on Jun 01,2017
# vcom -reportprogress 300 -93 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/topo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity topo
# -- Compiling architecture topo_stru of topo
# End time: 16:03:17 on Jun 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:03:34 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSM_Speed
# -- Compiling architecture bhv of FSM_Speed
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(86): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(88): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(90): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(92): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(94): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(96): (vcom-1272) Length of expected is 4; length of actual is 3.
# End time: 16:03:34 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vsim work.fsm_speed
# vsim -i -l msim_transcript -do "TestDrive_run_msim_rtl_vhdl.do" 
# Start time: 16:03:39 on Jun 01,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsm_speed(bhv)
add wave  \
sim:/fsm_speed/CLOCK_50 \
sim:/fsm_speed/CS \
sim:/fsm_speed/EN_TIME \
sim:/fsm_speed/NS \
sim:/fsm_speed/RST \
sim:/fsm_speed/SPEED \
sim:/fsm_speed/X
# Can't move the Now cursor.
force -freeze sim:/fsm_speed/CLOCK_50 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsm_speed/EN_TIME 1 0
force -freeze sim:/fsm_speed/RST 1 0
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 4 (3 downto 0). Right is 3 (3 downto 1).
#    Time: 0 ps  Iteration: 0  Process: /fsm_speed/P3 File: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd
# Fatal error in Process P3 at /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd line 86
# 
# HDL call sequence:
# Stopped at /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd 86 Process P3
# 
vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:05:12 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSM_Speed
# -- Compiling architecture bhv of FSM_Speed
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(86): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(88): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(90): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(92): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(94): (vcom-1272) Length of expected is 4; length of actual is 3.
# ** Warning: [14] /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd(96): (vcom-1272) Length of expected is 4; length of actual is 3.
# End time: 16:05:12 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vsim work.fsm_speed
# vsim 
# Start time: 16:05:18 on Jun 01,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsm_speed(bhv)
add wave  \
sim:/fsm_speed/CLOCK_50 \
sim:/fsm_speed/CS \
sim:/fsm_speed/EN_TIME \
sim:/fsm_speed/NS \
sim:/fsm_speed/RST \
sim:/fsm_speed/SPEED \
sim:/fsm_speed/X
force -freeze sim:/fsm_speed/CLOCK_50 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsm_speed/EN_TIME 1 0
noforce sim:/fsm_speed/RST
force -freeze sim:/fsm_speed/RST 1 0
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 4 (3 downto 0). Right is 3 (3 downto 1).
#    Time: 0 ps  Iteration: 0  Process: /fsm_speed/P3 File: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd
# Fatal error in Process P3 at /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd line 86
# 
# HDL call sequence:
# Stopped at /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd 86 Process P3
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd 86 Process P3
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd 86 Process P3
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd 86 Process P3
# 
vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:07:26 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSM_Speed
# -- Compiling architecture bhv of FSM_Speed
# End time: 16:07:26 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fsm_speed
# vsim 
# Start time: 16:07:32 on Jun 01,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsm_speed(bhv)
add wave  \
sim:/fsm_speed/CLOCK_50 \
sim:/fsm_speed/CS \
sim:/fsm_speed/EN_TIME \
sim:/fsm_speed/NS \
sim:/fsm_speed/RST \
sim:/fsm_speed/SPEED \
sim:/fsm_speed/X
force -freeze sim:/fsm_speed/CLOCK_50 1 0, 0 {50 ps} -r 100
noforce sim:/fsm_speed/EN_TIME
force -freeze sim:/fsm_speed/EN_TIME 1 0
force -freeze sim:/fsm_speed/RST 1 0
force -freeze sim:/fsm_speed/X 00 0
run
run
force -freeze sim:/fsm_speed/RST 0 0
run
run
run
force -freeze sim:/fsm_speed/X 10 0
run
run
run
run
run
run
run
force -freeze sim:/fsm_speed/X 01 0
run
run
run
run
run
run
run
run
force -freeze sim:/fsm_speed/X 10 0
run
run
run
force -freeze sim:/fsm_speed/EN_TIME 0 0
run
run
run
force -freeze sim:/fsm_speed/X 01 0
run
run
run
vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:11:09 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/FSM_Speed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSM_Speed
# -- Compiling architecture bhv of FSM_Speed
# End time: 16:11:09 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fsm_speed
# vsim 
# Start time: 16:11:14 on Jun 01,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsm_speed(bhv)
add wave  \
sim:/fsm_speed/CLOCK_50 \
sim:/fsm_speed/CS \
sim:/fsm_speed/EN_TIME \
sim:/fsm_speed/NS \
sim:/fsm_speed/RST \
sim:/fsm_speed/SPEED \
sim:/fsm_speed/X
noforce sim:/fsm_speed/CLOCK_50
force -freeze sim:/fsm_speed/CLOCK_50 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsm_speed/EN_TIME 0 0
force -freeze sim:/fsm_speed/RST 1 0
force -freeze sim:/fsm_speed/X 10 0
run
run
run
run
run
force -freeze sim:/fsm_speed/RST 0 0
run
run
run
run
run
run
force -freeze sim:/fsm_speed/EN_TIME 1 0
run
run
run
run
run
run
run
run
force -freeze sim:/fsm_speed/X 01 0
run
run
run
run
run
vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:26:50 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity REG_IN_15
# -- Compiling architecture bhv of REG_IN_15
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(16): Illegal target for signal assignment.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(16): (vcom-1136) Unknown identifier "enter".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(17): (vcom-1136) Unknown identifier "CLK".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(17): Expression is not a signal.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): (vcom-1136) Unknown identifier "enter".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): Bad expression in right operand of infix expression "and".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(22): Illegal target for signal assignment.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(22): (vcom-1136) Unknown identifier "Q".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(25): VHDL Compiler exiting
# End time: 16:26:50 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:27:28 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity REG_IN_15
# -- Compiling architecture bhv of REG_IN_15
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(16): Illegal target for signal assignment.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(16): (vcom-1136) Unknown identifier "enter".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(17): (vcom-1136) Unknown identifier "CLK".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(17): Expression is not a signal.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): (vcom-1136) Unknown identifier "enter".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): Bad expression in right operand of infix expression "and".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(22): Illegal target for signal assignment.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(22): (vcom-1136) Unknown identifier "Q".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(25): VHDL Compiler exiting
# End time: 16:27:28 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:27:28 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity REG_IN_15
# -- Compiling architecture bhv of REG_IN_15
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(16): Illegal target for signal assignment.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(16): (vcom-1136) Unknown identifier "enter".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(17): (vcom-1136) Unknown identifier "CLK".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(17): Expression is not a signal.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): (vcom-1136) Unknown identifier "enter".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): Bad expression in right operand of infix expression "and".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(22): Illegal target for signal assignment.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(22): (vcom-1136) Unknown identifier "Q".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(25): VHDL Compiler exiting
# End time: 16:27:28 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:28:52 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity REG_IN_15
# -- Compiling architecture bhv of REG_IN_15
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(17): (vcom-1136) Unknown identifier "CLK".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(17): Expression is not a signal.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): (vcom-1136) Unknown identifier "enter".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): Bad expression in right operand of infix expression "and".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(22): Illegal target for signal assignment.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(22): (vcom-1136) Unknown identifier "Q".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(25): VHDL Compiler exiting
# End time: 16:28:52 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:29:13 on Jun 01,2017
# vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity REG_IN_15
# -- Compiling architecture bhv of REG_IN_15
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): (vcom-1136) Unknown identifier "enter".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): Bad expression in right operand of infix expression "and".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(21): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(22): Illegal target for signal assignment.
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(22): (vcom-1136) Unknown identifier "Q".
# ** Error: /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd(25): VHDL Compiler exiting
# End time: 16:29:13 on Jun 01,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# End time: 16:39:11 on Jun 01,2017, Elapsed time: 0:27:57
# Errors: 44, Warnings: 0
