{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631852202843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631852202844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 16 20:16:42 2021 " "Processing started: Thu Sep 16 20:16:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631852202844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631852202844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631852202844 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631852203324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M7 m7 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M7\" differs only in case from object \"m7\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852203396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M6 m6 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M6\" differs only in case from object \"m6\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852203396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M5 m5 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M5\" differs only in case from object \"m5\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852203396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M4 m4 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M4\" differs only in case from object \"m4\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852203396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M3 m3 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M3\" differs only in case from object \"m3\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852203396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M2 m2 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M2\" differs only in case from object \"m2\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852203397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M1 m1 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M1\" differs only in case from object \"m1\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852203397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M0 m0 part6.v(4) " "Verilog HDL Declaration information at part6.v(4): object \"M0\" differs only in case from object \"m0\" in the same scope" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631852203397 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting a description part6.v(33) " "Verilog HDL syntax error at part6.v(33) near text \"/\";  expecting a description" {  } { { "part6.v" "" { Text "D:/collage/5th second/FPGA/lab/lab1/part6/part6.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1631852203397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 0 0 " "Found 0 design units, including 0 entities, in source file part6.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631852203398 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/collage/5th second/FPGA/lab/lab1/part6/output_files/part6.map.smsg " "Generated suppressed messages file D:/collage/5th second/FPGA/lab/lab1/part6/output_files/part6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1631852203504 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631852203584 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 16 20:16:43 2021 " "Processing ended: Thu Sep 16 20:16:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631852203584 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631852203584 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631852203584 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631852203584 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631852204177 ""}
