
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 472.449 ; gain = 290.430
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 472.449 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21fd95688

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.618 . Memory (MB): peak = 942.879 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-10] Eliminated 290 cells.
Phase 2 Constant Propagation | Checksum: 114234f72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 942.879 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1093 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 989 unconnected cells.
Phase 3 Sweep | Checksum: 16ae71694

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 942.879 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16ae71694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 942.879 ; gain = 0.000
Implement Debug Cores | Checksum: 21897c7d6
Logic Optimization | Checksum: 21897c7d6

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 16ae71694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 942.879 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16ae71694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 942.879 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 942.879 ; gain = 470.430
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 942.879 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1075d3a85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 942.879 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 942.879 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 942.879 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 61bfeb35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 942.879 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 61bfeb35

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 61bfeb35

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: fc20a632

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 172b83ee7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 2654ef195

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 2.1.2.1 Place Init Design | Checksum: 1b46f1f2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1b46f1f2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1b46f1f2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1b46f1f2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 2.1 Placer Initialization Core | Checksum: 1b46f1f2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 2 Placer Initialization | Checksum: 1b46f1f2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1183d92f1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1183d92f1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 13ad744c4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 155669375

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 155669375

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: e3815380

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 14d341d56

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1c9087930

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1c9087930

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c9087930

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c9087930

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 4.6 Small Shape Detail Placement | Checksum: 1c9087930

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1c9087930

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 4 Detail Placement | Checksum: 1c9087930

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1e9f26874

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1e9f26874

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.120. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1c3392b46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 5.2.2 Post Placement Optimization | Checksum: 1c3392b46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 5.2 Post Commit Optimization | Checksum: 1c3392b46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1c3392b46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1c3392b46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1c3392b46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 5.5 Placer Reporting | Checksum: 1c3392b46

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 961.113 ; gain = 18.234

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 19637b9be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 961.113 ; gain = 18.234
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 19637b9be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 961.113 ; gain = 18.234
Ending Placer Task | Checksum: dfee8fe4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 961.113 ; gain = 18.234
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 961.113 ; gain = 18.234
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 961.113 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 961.113 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 961.113 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 961.113 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6aa6230f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1008.305 ; gain = 47.191

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6aa6230f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1010.980 ; gain = 49.867

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6aa6230f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1017.355 ; gain = 56.242
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 205b7d3b7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.426 ; gain = 68.313
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.18   | TNS=0      | WHS=-0.343 | THS=-65    |

Phase 2 Router Initialization | Checksum: 1a1f13d37

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1029.426 ; gain = 68.313

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1429e1024

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1029.426 ; gain = 68.313

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 511
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 184348c6c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.426 ; gain = 68.313
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.95   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d60f35d1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.426 ; gain = 68.313

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a097a910

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.426 ; gain = 68.313
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.95   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21c94e969

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.426 ; gain = 68.313
Phase 4 Rip-up And Reroute | Checksum: 21c94e969

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.426 ; gain = 68.313

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1bfebcde4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.426 ; gain = 68.313
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.96   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1bfebcde4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.426 ; gain = 68.313

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1bfebcde4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.426 ; gain = 68.313

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 14b48dbc5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1029.426 ; gain = 68.313
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.96   | TNS=0      | WHS=0.017  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1e936c1e9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1029.426 ; gain = 68.313

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.87359 %
  Global Horizontal Routing Utilization  = 2.34835 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1db229eb4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1029.426 ; gain = 68.313

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1db229eb4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1029.426 ; gain = 68.313

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c029106b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1029.426 ; gain = 68.313

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.96   | TNS=0      | WHS=0.017  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1c029106b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1029.426 ; gain = 68.313
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1029.426 ; gain = 68.313
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1029.426 ; gain = 68.313
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1029.426 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Mar 27 16:32:47 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1373.453 ; gain = 324.477
bdTcl: C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.runs/impl_1/.Xil/Vivado-5904-Alexia/HWH/led_ip.tcl
bdTcl: C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.runs/impl_1/.Xil/Vivado-5904-Alexia/HWH/system_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 16:32:48 2017...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.runs/impl_1/.Xil/Vivado-3068-Alexia/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.runs/impl_1/.Xil/Vivado-3068-Alexia/dcp/system_wrapper_early.xdc]
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.runs/impl_1/.Xil/Vivado-3068-Alexia/dcp/system_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.runs/impl_1/.Xil/Vivado-3068-Alexia/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 467.109 ; gain = 4.809
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 467.109 ; gain = 4.809
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 468.164 ; gain = 297.402
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/Wangsir/Documents/SOC/xup/lab8SoC/lab8SoC.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Mar 27 18:27:22 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 823.910 ; gain = 355.746
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 18:27:22 2017...
