# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Combinational circuit design1.srcs/sources_1/new/whenelse.vhd" \
"../../../../Combinational circuit design1.srcs/sources_1/new/tb.vhd" \

# Do not sort compile order
nosort
