ncvlog -work worklib -cdslib /home/buet/Desktop/verilog_tutorial/VLSI_FINAL/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/buet/Desktop/verilog_tutorial/VLSI_FINAL/add_compare_select_tb.v 
ncelab -work worklib -cdslib /home/buet/Desktop/verilog_tutorial/VLSI_FINAL/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.add_comp_slt_tb 
ncsim -gui -cdslib /home/buet/Desktop/verilog_tutorial/VLSI_FINAL/cds.lib -logfile ncsim.log -errormax 15 -status worklib.add_comp_slt_tb:module 
ncvlog -work worklib -cdslib /home/buet/Desktop/verilog_tutorial/VLSI_FINAL/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/buet/Desktop/verilog_tutorial/VLSI_FINAL/add_compare_select_tb.v 
ncelab -work worklib -cdslib /home/buet/Desktop/verilog_tutorial/VLSI_FINAL/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.add_comp_slt_tb 
