<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv</a>
time_elapsed: 0.091s
ram usage: 11680 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:1</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
checker op_test (logic clk, vld_1, vld_2, logic [3:0] opcode);
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:1</a>: syntax error, unexpected IDENTIFIER
checker op_test (logic clk, vld_1, vld_2, logic [3:0] opcode);
        ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:1</a>: syntax error, unexpected logic, expecting IDENTIFIER or do or final
checker op_test (logic clk, vld_1, vld_2, logic [3:0] opcode);
                                          ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:1</a>: syntax error, unexpected &#39;)&#39;, expecting &#39;,&#39; or &#39;;&#39;
checker op_test (logic clk, vld_1, vld_2, logic [3:0] opcode);
                                                            ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:3</a>: syntax error, unexpected always_ff
  always_ff @(posedge clk) opcode_d1 &lt;= opcode;
  ^~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;covergroup&#39;
  covergroup cg_op with function sample(bit [3:0] opcode_d1);
  ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;with&#39;
  covergroup cg_op with function sample(bit [3:0] opcode_d1);
                   ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:5</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
    cp_op : coverpoint opcode_d1;
            ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endgroup&#39;
  endgroup: cg_op
  ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:6</a>: syntax error, unexpected &#39;:&#39;
  endgroup: cg_op
          ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;new&#39;
  cg_op cg_op_1 = new();
                  ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:10</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
  sequence op_accept;
  ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:11</a>: syntax error, unexpected &#39;@&#39;
    @(posedge clk) vld_1 ##1 (vld_2, cg_op_1.sample(opcode_d1));
    ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
  endsequence
  ^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:16</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
endchecker
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p494.sv:18</a>: syntax error, unexpected $end
%Error: Cannot continue
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>