Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Digital Circuits/Lab 3/comb/votingtest_isim_beh.exe -prj E:/Digital Circuits/Lab 3/comb/votingtest_beh.prj work.votingtest work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Digital Circuits/Lab 3/comb/dec3x8.v" into library work
Analyzing Verilog file "E:/Digital Circuits/Lab 3/comb/maj.v" into library work
Analyzing Verilog file "E:/Digital Circuits/Lab 3/comb/voting.v" into library work
Analyzing Verilog file "E:/Digital Circuits/Lab 3/comb/votingtest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module dec3x8
Compiling module maj
Compiling module voting
Compiling module votingtest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable E:/Digital Circuits/Lab 3/comb/votingtest_isim_beh.exe
Fuse Memory Usage: 26932 KB
Fuse CPU Usage: 999 ms
