;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	DAT #121, #160
	DAT #121, #103
	DAT #0, <2
	SUB @121, 160
	SUB @121, 160
	SPL <121, 160
	JMN @12, #200
	CMP -207, <-120
	DAT #127, #106
	SUB 100, -100
	SUB @121, 160
	ADD 270, 60
	CMP -207, <-120
	SPL -1, @-20
	MOV #12, @204
	SUB #412, @250
	SLT #-41, <-25
	DAT #121, #160
	JMP <121, 111
	DAT <12, <11
	SPL -1, @-20
	SPL <12, #11
	SLT @121, @115
	SUB 100, -100
	SLT @121, @111
	DJN 12, #16
	DAT #-1, #-20
	SUB <0, @1
	MOV #12, @204
	SUB 100, -100
	SUB <0, @1
	JMN @-41, @-25
	SUB @121, 160
	JMP <121, 111
	CMP -207, <-120
	SLT #-41, <-25
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	SLT 210, 30
	MOV #12, @204
	MOV -1, <-20
	SPL 0, <402
	SPL -1, @-20
	SLT @121, @111
	MOV -1, <-20
	MOV -1, <-20
	JMN @-4, #2
	MOV 12, @10
	CMP 12, @16
