git clone --depth 1 --no-tags https://github.com/XBQ314/A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units.git f:/verilog_sva_gh_scraper/data/full_repos/476163100
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/VERICA.git f:/verilog_sva_gh_scraper/data/full_repos/481502009
git clone --depth 1 --no-tags https://github.com/Wevel/ExperiarSoC.git f:/verilog_sva_gh_scraper/data/full_repos/476477303
git clone --depth 1 --no-tags https://github.com/ChrisG1997/pll2022.git f:/verilog_sva_gh_scraper/data/full_repos/478642457
git clone --depth 1 --no-tags https://github.com/OpenResearchInstitute/adi_adrv9371_zc706.git f:/verilog_sva_gh_scraper/data/full_repos/481169731
git clone --depth 1 --no-tags https://github.com/lijyhh/LEGv8.git f:/verilog_sva_gh_scraper/data/full_repos/477073656
git clone --depth 1 --no-tags https://github.com/armanbarghi/Arm-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/480676625
git clone --depth 1 --no-tags https://github.com/somewhatdistracted/OpenEnclave.git f:/verilog_sva_gh_scraper/data/full_repos/475577369
git clone --depth 1 --no-tags https://github.com/hypocrasy/NPUSoC.git f:/verilog_sva_gh_scraper/data/full_repos/476690347
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/LWC-Masking.git f:/verilog_sva_gh_scraper/data/full_repos/478009244
git clone --depth 1 --no-tags https://github.com/lawrie/ulx4m_examples.git f:/verilog_sva_gh_scraper/data/full_repos/480887463
git clone --depth 1 --no-tags https://github.com/TChapman500/16-Bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/479201735
git clone --depth 1 --no-tags https://github.com/UT-LCA/koios_proxy_benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/479475469
git clone --depth 1 --no-tags https://github.com/WeChatTeam/StandardDFF.git f:/verilog_sva_gh_scraper/data/full_repos/479717741
git clone --depth 1 --no-tags https://github.com/Chris-Not-Mikey/Fast-ANN-Fieldious.git f:/verilog_sva_gh_scraper/data/full_repos/477147558
git clone --depth 1 --no-tags https://github.com/SE-starshippilot/Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/481625253
git clone --depth 1 --no-tags https://github.com/WeChatTeam/MathFunction.git f:/verilog_sva_gh_scraper/data/full_repos/479945564
git clone --depth 1 --no-tags https://github.com/LindaYeyeye/Asynchronous-Fifo.git f:/verilog_sva_gh_scraper/data/full_repos/480240564
git clone --depth 1 --no-tags https://github.com/WeChatTeam/MPSKCoherent-Demodulation.git f:/verilog_sva_gh_scraper/data/full_repos/479644561
git clone --depth 1 --no-tags https://github.com/gzy02/CPU-MIPS54.git f:/verilog_sva_gh_scraper/data/full_repos/480063673
git clone --depth 1 --no-tags https://github.com/patwarind/Karatsuba_algorithm_for_Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/477986254
git clone --depth 1 --no-tags https://github.com/sidhantp1906/4-Request-First-Come-First-Serve-Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/481320526
git clone --depth 1 --no-tags https://github.com/Gavin1999/APB_UART.git f:/verilog_sva_gh_scraper/data/full_repos/479692982
git clone --depth 1 --no-tags https://github.com/siriusBl4ck/Kalman-Bhai.git f:/verilog_sva_gh_scraper/data/full_repos/480092347
git clone --depth 1 --no-tags https://github.com/mikeakohn/glow_memory.git f:/verilog_sva_gh_scraper/data/full_repos/480065340
git clone --depth 1 --no-tags https://github.com/sdjasj/BUAA-CO-2021.git f:/verilog_sva_gh_scraper/data/full_repos/476595242
git clone --depth 1 --no-tags https://github.com/NPJ-NPJ/Image-Processing-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/479842794
git clone --depth 1 --no-tags https://github.com/343t54m/RISV.git f:/verilog_sva_gh_scraper/data/full_repos/479650664
git clone --depth 1 --no-tags https://github.com/zhouwq13/GNN_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/475344965
git clone --depth 1 --no-tags https://github.com/WillyChennnn/CNN_hardware_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/475552937
git clone --depth 1 --no-tags https://github.com/JRRL157/Daubechies-3-Filter-Bank.git f:/verilog_sva_gh_scraper/data/full_repos/478581060
git clone --depth 1 --no-tags https://github.com/cby0730/Simple_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/478918202
git clone --depth 1 --no-tags https://github.com/redchenjs/axi_video_out.git f:/verilog_sva_gh_scraper/data/full_repos/477705429
git clone --depth 1 --no-tags https://github.com/MasterPu2020/Coast-_ISC_NPU_CPU_System.git f:/verilog_sva_gh_scraper/data/full_repos/476381047
git clone --depth 1 --no-tags https://github.com/hardik-01/DES-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/480824722
git clone --depth 1 --no-tags https://github.com/yuchen-mei/ee372-esekf.git f:/verilog_sva_gh_scraper/data/full_repos/480965782
git clone --depth 1 --no-tags https://github.com/Shaanukstar123/SkribblNIOS-Online-Motion-Controlled-Drawing-Game.git f:/verilog_sva_gh_scraper/data/full_repos/477103185
git clone --depth 1 --no-tags https://github.com/chiehwun/LZ77_Encoder_Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/481448261
git clone --depth 1 --no-tags https://github.com/hakatu/montpro.git f:/verilog_sva_gh_scraper/data/full_repos/476793163
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Static-Time-Analysis.git f:/verilog_sva_gh_scraper/data/full_repos/476855448
git clone --depth 1 --no-tags https://github.com/ypctw/riscv-cpu-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/480812835
git clone --depth 1 --no-tags https://github.com/wove2006/sata3_host_controller.git f:/verilog_sva_gh_scraper/data/full_repos/481440332
git clone --depth 1 --no-tags https://github.com/HaoyuanMa/pipe-cpu-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/481260053
git clone --depth 1 --no-tags https://github.com/mattvenn/zero_to_asic_mpw6-5c.git f:/verilog_sva_gh_scraper/data/full_repos/481608746
git clone --depth 1 --no-tags https://github.com/yuyuranium/fpga-hw3.git f:/verilog_sva_gh_scraper/data/full_repos/481141105
git clone --depth 1 --no-tags https://github.com/GK3077/SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/479253701
git clone --depth 1 --no-tags https://github.com/alirezahabib/sut-dsdl.git f:/verilog_sva_gh_scraper/data/full_repos/477985021
git clone --depth 1 --no-tags https://github.com/EoyoeS/-.git f:/verilog_sva_gh_scraper/data/full_repos/475432092
git clone --depth 1 --no-tags https://github.com/Yxd-1/HUST_Digital.git f:/verilog_sva_gh_scraper/data/full_repos/475846343
git clone --depth 1 --no-tags https://github.com/Vinaysahotra/evm_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477302953
git clone --depth 1 --no-tags https://github.com/FlorianFrank/SPECK_Cipher_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477302574
git clone --depth 1 --no-tags https://github.com/alirezahabib/sut-dsd.git f:/verilog_sva_gh_scraper/data/full_repos/477349159
git clone --depth 1 --no-tags https://github.com/drkntz/QAM_demapper.git f:/verilog_sva_gh_scraper/data/full_repos/481701647
git clone --depth 1 --no-tags https://github.com/Rishabh-zhcet/Verilog-code-solutions-of-problems-at-HDL-bits.git f:/verilog_sva_gh_scraper/data/full_repos/478999762
git clone --depth 1 --no-tags https://github.com/2047150908/Pipelined-64-bit-double-precision-floating-point-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/481043442
git clone --depth 1 --no-tags https://github.com/Chiragadiga/Motion_Estimator_28nm.git f:/verilog_sva_gh_scraper/data/full_repos/476652431
git clone --depth 1 --no-tags https://github.com/BenCrespoDuke/ECE-350-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/477154519
git clone --depth 1 --no-tags https://github.com/ChristianKamps/Bitcoin_Miner_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/478243883
git clone --depth 1 --no-tags https://github.com/logesh1000/Hardware-Trojan-Detection-using-Evolutionalry-Algorithms.git f:/verilog_sva_gh_scraper/data/full_repos/479844313
git clone --depth 1 --no-tags https://github.com/PrashanthHC16/RISCV-Tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/480066347
git clone --depth 1 --no-tags https://github.com/GK3077/DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/477621943
git clone --depth 1 --no-tags https://github.com/dhiptmc/ic-contest.git f:/verilog_sva_gh_scraper/data/full_repos/480064159
git clone --depth 1 --no-tags https://github.com/yolanda10202/CS152A_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/479840200
git clone --depth 1 --no-tags https://github.com/C-Vaishnavi/LBIST.git f:/verilog_sva_gh_scraper/data/full_repos/479628258
git clone --depth 1 --no-tags https://github.com/avnger5/CRC_LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/480077946
git clone --depth 1 --no-tags https://github.com/JerryHui96/FP_MAC.git f:/verilog_sva_gh_scraper/data/full_repos/480991915
git clone --depth 1 --no-tags https://github.com/MasterPu2020/Coast_ISC_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/476388035
git clone --depth 1 --no-tags https://github.com/xunthi2710/MD5_FPGA_HK212.git f:/verilog_sva_gh_scraper/data/full_repos/478240019
git clone --depth 1 --no-tags https://github.com/GMUCERG/SABER-SCA.git f:/verilog_sva_gh_scraper/data/full_repos/478139225
git clone --depth 1 --no-tags https://github.com/patwarind/OBS_algorithm_for_Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/478079506
git clone --depth 1 --no-tags https://github.com/tyxiumud/Interface-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/476151050
git clone --depth 1 --no-tags https://github.com/lwx270901/Project-LSI.git f:/verilog_sva_gh_scraper/data/full_repos/479399969
git clone --depth 1 --no-tags https://github.com/lwx270901/TRAffic.git f:/verilog_sva_gh_scraper/data/full_repos/478925159
git clone --depth 1 --no-tags https://github.com/yolanda10202/CS152A_lab0.git f:/verilog_sva_gh_scraper/data/full_repos/477863981
git clone --depth 1 --no-tags https://github.com/bearice/tiny_mcu.git f:/verilog_sva_gh_scraper/data/full_repos/476672453
git clone --depth 1 --no-tags https://github.com/ce31062/Arty_S7-50_programming-book.git f:/verilog_sva_gh_scraper/data/full_repos/477239693
git clone --depth 1 --no-tags https://github.com/Ling-YangHui/AyaTsuki.git f:/verilog_sva_gh_scraper/data/full_repos/476296842
git clone --depth 1 --no-tags https://github.com/Li-Yueting/aloe-sky130.git f:/verilog_sva_gh_scraper/data/full_repos/480911364
git clone --depth 1 --no-tags https://github.com/shawn110285/simpoint_openc910.git f:/verilog_sva_gh_scraper/data/full_repos/476230864
git clone --depth 1 --no-tags https://github.com/yoonhyeonjoon/World-Of-ChiselScala.git f:/verilog_sva_gh_scraper/data/full_repos/481501107
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/IEEE-754-Standard-64-bits-Floating-point-multiplication-.git f:/verilog_sva_gh_scraper/data/full_repos/476695401
git clone --depth 1 --no-tags https://github.com/DuBirdFly/OV5640.git f:/verilog_sva_gh_scraper/data/full_repos/478142321
git clone --depth 1 --no-tags https://github.com/DevAakarsh/Design-and-Analysis-of-Approximate-4-2-Compressors-for-High-Accuracy-Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/479223312
git clone --depth 1 --no-tags https://github.com/MingXii/High-speed-UDP-transport-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/475302439
git clone --depth 1 --no-tags https://github.com/som0305/2023_bootcamp.git f:/verilog_sva_gh_scraper/data/full_repos/475835544
git clone --depth 1 --no-tags https://github.com/GK3077/Memmory-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/477973552
git clone --depth 1 --no-tags https://github.com/SandaMura/Proiect_FPU_OC.git f:/verilog_sva_gh_scraper/data/full_repos/479731066
git clone --depth 1 --no-tags https://github.com/YandouC/YandouC.git f:/verilog_sva_gh_scraper/data/full_repos/475256824
git clone --depth 1 --no-tags https://github.com/FaheemQuazi/SegmentRunner.git f:/verilog_sva_gh_scraper/data/full_repos/477903816
git clone --depth 1 --no-tags https://github.com/jonnnhhh/SeniorProject_Rubix_cube.git f:/verilog_sva_gh_scraper/data/full_repos/479815087
git clone --depth 1 --no-tags https://github.com/DerryL7889/Verilog-TicTacToe.git f:/verilog_sva_gh_scraper/data/full_repos/478669958
git clone --depth 1 --no-tags https://github.com/gqmv/projeto-infrahard.git f:/verilog_sva_gh_scraper/data/full_repos/476043074
git clone --depth 1 --no-tags https://github.com/SathwikKKunder/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/477301092
git clone --depth 1 --no-tags https://github.com/ChiangHaoWei/AESHA3.git f:/verilog_sva_gh_scraper/data/full_repos/479232590
git clone --depth 1 --no-tags https://github.com/wshuangge/verilog-tic-tac-toe.git f:/verilog_sva_gh_scraper/data/full_repos/481427186
git clone --depth 1 --no-tags https://github.com/amirhbv/CAD-CA1.git f:/verilog_sva_gh_scraper/data/full_repos/479514397
git clone --depth 1 --no-tags https://github.com/dilipboidya/buck-converter.git f:/verilog_sva_gh_scraper/data/full_repos/481297121
git clone --depth 1 --no-tags https://github.com/Howard-Liang/ICDC2019_grad_cell_based.git f:/verilog_sva_gh_scraper/data/full_repos/475417209
git clone --depth 1 --no-tags https://github.com/Hanley-Yao/video_sim.git f:/verilog_sva_gh_scraper/data/full_repos/480040464
git clone --depth 1 --no-tags https://github.com/Ritvik1605/RISC_pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/476340678
