Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 2a67e24c540749078762223cb8dd6a71 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab7_test_behav xil_defaultlib.lab7_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port timeconst [D:/project_7/project_7/project_7.srcs/sources_1/new/lav7_top.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port timeconst [D:/project_7/project_7/project_7.srcs/sources_1/new/lav7_top.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.led_segment
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.lab7_top
Compiling module xil_defaultlib.lab7_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab7_test_behav
