--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DEA.twx DEA.ncd -o DEA.twr DEA.pcf -ucf DEA.ucf

Design file:              DEA.ncd
Physical constraint file: DEA.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6478 paths analyzed, 1072 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.272ns.
--------------------------------------------------------------------------------

Paths for end point currentCharIndex_4 (SLICE_X8Y82.SR), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_3 (FF)
  Destination:          currentCharIndex_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.191ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.574 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_3 to currentCharIndex_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y86.DQ      Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_3
    SLICE_X8Y84.B1       net (fanout=8)        0.866   sizeOfDataInByte<3>
    SLICE_X8Y84.B        Tilo                  0.097   encrypt_Data<2>
                                                       Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>11
    SLICE_X6Y83.A2       net (fanout=18)       0.834   Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>
    SLICE_X6Y83.A        Tilo                  0.097   N101
                                                       Reset_OR_DriverANDClockEnable1_SW1
    SLICE_X6Y84.B1       net (fanout=3)        0.884   N241
    SLICE_X6Y84.B        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<4>
                                                       Reset_OR_DriverANDClockEnable2
    SLICE_X8Y82.SR       net (fanout=3)        0.550   Reset_OR_DriverANDClockEnable
    SLICE_X8Y82.CLK      Tsrck                 0.373   currentCharIndex<5>
                                                       currentCharIndex_4
    -------------------------------------------------  ---------------------------
    Total                                      4.191ns (1.057ns logic, 3.134ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_1 (FF)
  Destination:          currentCharIndex_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.574 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_1 to currentCharIndex_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y86.BQ      Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_1
    SLICE_X8Y84.B2       net (fanout=12)       0.750   sizeOfDataInByte<1>
    SLICE_X8Y84.B        Tilo                  0.097   encrypt_Data<2>
                                                       Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>11
    SLICE_X6Y83.A2       net (fanout=18)       0.834   Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>
    SLICE_X6Y83.A        Tilo                  0.097   N101
                                                       Reset_OR_DriverANDClockEnable1_SW1
    SLICE_X6Y84.B1       net (fanout=3)        0.884   N241
    SLICE_X6Y84.B        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<4>
                                                       Reset_OR_DriverANDClockEnable2
    SLICE_X8Y82.SR       net (fanout=3)        0.550   Reset_OR_DriverANDClockEnable
    SLICE_X8Y82.CLK      Tsrck                 0.373   currentCharIndex<5>
                                                       currentCharIndex_4
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (1.057ns logic, 3.018ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_0 (FF)
  Destination:          currentCharIndex_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.951ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.574 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_0 to currentCharIndex_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y86.AQ      Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_0
    SLICE_X8Y84.B3       net (fanout=12)       0.626   sizeOfDataInByte<0>
    SLICE_X8Y84.B        Tilo                  0.097   encrypt_Data<2>
                                                       Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>11
    SLICE_X6Y83.A2       net (fanout=18)       0.834   Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>
    SLICE_X6Y83.A        Tilo                  0.097   N101
                                                       Reset_OR_DriverANDClockEnable1_SW1
    SLICE_X6Y84.B1       net (fanout=3)        0.884   N241
    SLICE_X6Y84.B        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<4>
                                                       Reset_OR_DriverANDClockEnable2
    SLICE_X8Y82.SR       net (fanout=3)        0.550   Reset_OR_DriverANDClockEnable
    SLICE_X8Y82.CLK      Tsrck                 0.373   currentCharIndex<5>
                                                       currentCharIndex_4
    -------------------------------------------------  ---------------------------
    Total                                      3.951ns (1.057ns logic, 2.894ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point currentCharIndex_5 (SLICE_X8Y82.SR), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_3 (FF)
  Destination:          currentCharIndex_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.191ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.574 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_3 to currentCharIndex_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y86.DQ      Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_3
    SLICE_X8Y84.B1       net (fanout=8)        0.866   sizeOfDataInByte<3>
    SLICE_X8Y84.B        Tilo                  0.097   encrypt_Data<2>
                                                       Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>11
    SLICE_X6Y83.A2       net (fanout=18)       0.834   Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>
    SLICE_X6Y83.A        Tilo                  0.097   N101
                                                       Reset_OR_DriverANDClockEnable1_SW1
    SLICE_X6Y84.B1       net (fanout=3)        0.884   N241
    SLICE_X6Y84.B        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<4>
                                                       Reset_OR_DriverANDClockEnable2
    SLICE_X8Y82.SR       net (fanout=3)        0.550   Reset_OR_DriverANDClockEnable
    SLICE_X8Y82.CLK      Tsrck                 0.373   currentCharIndex<5>
                                                       currentCharIndex_5
    -------------------------------------------------  ---------------------------
    Total                                      4.191ns (1.057ns logic, 3.134ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_1 (FF)
  Destination:          currentCharIndex_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.574 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_1 to currentCharIndex_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y86.BQ      Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_1
    SLICE_X8Y84.B2       net (fanout=12)       0.750   sizeOfDataInByte<1>
    SLICE_X8Y84.B        Tilo                  0.097   encrypt_Data<2>
                                                       Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>11
    SLICE_X6Y83.A2       net (fanout=18)       0.834   Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>
    SLICE_X6Y83.A        Tilo                  0.097   N101
                                                       Reset_OR_DriverANDClockEnable1_SW1
    SLICE_X6Y84.B1       net (fanout=3)        0.884   N241
    SLICE_X6Y84.B        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<4>
                                                       Reset_OR_DriverANDClockEnable2
    SLICE_X8Y82.SR       net (fanout=3)        0.550   Reset_OR_DriverANDClockEnable
    SLICE_X8Y82.CLK      Tsrck                 0.373   currentCharIndex<5>
                                                       currentCharIndex_5
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (1.057ns logic, 3.018ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_0 (FF)
  Destination:          currentCharIndex_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.951ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.574 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_0 to currentCharIndex_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y86.AQ      Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_0
    SLICE_X8Y84.B3       net (fanout=12)       0.626   sizeOfDataInByte<0>
    SLICE_X8Y84.B        Tilo                  0.097   encrypt_Data<2>
                                                       Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>11
    SLICE_X6Y83.A2       net (fanout=18)       0.834   Msub_GND_1_o_GND_1_o_sub_6_OUT_cy<5>
    SLICE_X6Y83.A        Tilo                  0.097   N101
                                                       Reset_OR_DriverANDClockEnable1_SW1
    SLICE_X6Y84.B1       net (fanout=3)        0.884   N241
    SLICE_X6Y84.B        Tilo                  0.097   GND_1_o_GND_1_o_sub_6_OUT<4>
                                                       Reset_OR_DriverANDClockEnable2
    SLICE_X8Y82.SR       net (fanout=3)        0.550   Reset_OR_DriverANDClockEnable
    SLICE_X8Y82.CLK      Tsrck                 0.373   currentCharIndex<5>
                                                       currentCharIndex_5
    -------------------------------------------------  ---------------------------
    Total                                      3.951ns (1.057ns logic, 2.894ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point currentCharIndex_6 (SLICE_X9Y81.A4), 170 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nextCharBtnPreviousState (FF)
  Destination:          currentCharIndex_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.171ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.573 - 0.615)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nextCharBtnPreviousState to currentCharIndex_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y82.DMUX    Tshcko                0.465   N28
                                                       nextCharBtnPreviousState
    SLICE_X7Y81.C3       net (fanout=18)       0.839   nextCharBtnPreviousState
    SLICE_X7Y81.C        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<1>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A111
    SLICE_X7Y83.D2       net (fanout=7)        0.904   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A11
    SLICE_X7Y83.D        Tilo                  0.097   currentCharIndex<1>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A12
    SLICE_X7Y82.A1       net (fanout=3)        0.599   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<0>
    SLICE_X7Y82.A        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_lut<0>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<4>111
    SLICE_X9Y81.B4       net (fanout=4)        0.603   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<4>111
    SLICE_X9Y81.B        Tilo                  0.097   currentCharIndex<7>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<7>111
    SLICE_X9Y81.A4       net (fanout=2)        0.306   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<7>111
    SLICE_X9Y81.CLK      Tas                   0.067   currentCharIndex<7>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<6>11
                                                       currentCharIndex_6
    -------------------------------------------------  ---------------------------
    Total                                      4.171ns (0.920ns logic, 3.251ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               currentCharIndex_5 (FF)
  Destination:          currentCharIndex_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.166ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.104 - 0.128)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: currentCharIndex_5 to currentCharIndex_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y82.CQ       Tcko                  0.393   currentCharIndex<5>
                                                       currentCharIndex_5
    SLICE_X7Y81.C2       net (fanout=41)       0.906   currentCharIndex<5>
    SLICE_X7Y81.C        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<1>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A111
    SLICE_X7Y83.D2       net (fanout=7)        0.904   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A11
    SLICE_X7Y83.D        Tilo                  0.097   currentCharIndex<1>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A12
    SLICE_X7Y82.A1       net (fanout=3)        0.599   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<0>
    SLICE_X7Y82.A        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_lut<0>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<4>111
    SLICE_X9Y81.B4       net (fanout=4)        0.603   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<4>111
    SLICE_X9Y81.B        Tilo                  0.097   currentCharIndex<7>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<7>111
    SLICE_X9Y81.A4       net (fanout=2)        0.306   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<7>111
    SLICE_X9Y81.CLK      Tas                   0.067   currentCharIndex<7>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<6>11
                                                       currentCharIndex_6
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (0.848ns logic, 3.318ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               currentCharIndex_2 (FF)
  Destination:          currentCharIndex_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.955ns (Levels of Logic = 5)
  Clock Path Skew:      -0.101ns (0.573 - 0.674)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: currentCharIndex_2 to currentCharIndex_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y82.AQ       Tcko                  0.393   currentCharIndex<3>
                                                       currentCharIndex_2
    SLICE_X7Y81.C1       net (fanout=42)       0.695   currentCharIndex<2>
    SLICE_X7Y81.C        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<1>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A111
    SLICE_X7Y83.D2       net (fanout=7)        0.904   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A11
    SLICE_X7Y83.D        Tilo                  0.097   currentCharIndex<1>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A12
    SLICE_X7Y82.A1       net (fanout=3)        0.599   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<0>
    SLICE_X7Y82.A        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_lut<0>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<4>111
    SLICE_X9Y81.B4       net (fanout=4)        0.603   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<4>111
    SLICE_X9Y81.B        Tilo                  0.097   currentCharIndex<7>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<7>111
    SLICE_X9Y81.A4       net (fanout=2)        0.306   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<7>111
    SLICE_X9Y81.CLK      Tas                   0.067   currentCharIndex<7>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<6>11
                                                       currentCharIndex_6
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (0.848ns logic, 3.107ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point Mram_userData132/DP (SLICE_X8Y90.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_0 (FF)
  Destination:          Mram_userData132/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_0 to Mram_userData132/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y90.AQ       Tcko                  0.141   charCount<3>
                                                       charCount_0
    SLICE_X8Y90.D1       net (fanout=11)       0.236   charCount<0>
    SLICE_X8Y90.CLK      Tah         (-Th)     0.310   N18
                                                       Mram_userData132/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (-0.169ns logic, 0.236ns route)
                                                       (-252.2% logic, 352.2% route)

--------------------------------------------------------------------------------

Paths for end point Mram_userData131/DP (SLICE_X8Y90.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_0 (FF)
  Destination:          Mram_userData131/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_0 to Mram_userData131/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y90.AQ       Tcko                  0.141   charCount<3>
                                                       charCount_0
    SLICE_X8Y90.D1       net (fanout=11)       0.236   charCount<0>
    SLICE_X8Y90.CLK      Tah         (-Th)     0.310   N18
                                                       Mram_userData131/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (-0.169ns logic, 0.236ns route)
                                                       (-252.2% logic, 352.2% route)

--------------------------------------------------------------------------------

Paths for end point Mram_userData132/SP (SLICE_X8Y90.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_0 (FF)
  Destination:          Mram_userData132/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_0 to Mram_userData132/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y90.AQ       Tcko                  0.141   charCount<3>
                                                       charCount_0
    SLICE_X8Y90.D1       net (fanout=11)       0.236   charCount<0>
    SLICE_X8Y90.CLK      Tah         (-Th)     0.310   N18
                                                       Mram_userData132/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (-0.169ns logic, 0.236ns route)
                                                       (-252.2% logic, 352.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: Mram_userData/CLKARDCLK
  Logical resource: Mram_userData/CLKARDCLK
  Location pin: RAMB18_X0Y34.RDCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: Mram_result2_RAMD_O/CLK
  Logical resource: Mram_result2_RAMA/CLK
  Location pin: SLICE_X6Y80.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.050ns (Tmpw)
  Physical resource: Mram_result2_RAMD_O/CLK
  Logical resource: Mram_result2_RAMA/CLK
  Location pin: SLICE_X6Y80.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    4.272|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6478 paths, 0 nets, and 1216 connections

Design statistics:
   Minimum period:   4.272ns{1}   (Maximum frequency: 234.082MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 18 22:06:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



