// Seed: 3919909246
module module_0 (
    access,
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0
    , id_6,
    output tri0 id_1,
    output wire id_2,
    input tri0 id_3
    , id_7,
    input wand id_4
);
  assign id_7 = 1;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_6, id_7, id_7, id_6, id_7, id_7, id_6, id_7, id_8
  );
  supply0 module_1 = 1 || 1;
  wire id_9;
endmodule
