/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_4z;
  wire [33:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(1'h0 | celloutsig_1_0z);
  assign celloutsig_1_8z = celloutsig_1_0z | ~(celloutsig_1_1z);
  assign celloutsig_0_2z = celloutsig_0_1z ^ in_data[84];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_10z = in_data[87] & ~(_00_[3]);
  assign celloutsig_1_14z = celloutsig_1_13z & ~(in_data[128]);
  assign celloutsig_1_18z = { celloutsig_1_5z[2], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_14z } * celloutsig_1_5z[14:10];
  assign celloutsig_0_7z = in_data[58:53] != { celloutsig_0_5z[13:9], celloutsig_0_6z };
  assign celloutsig_1_9z = in_data[186:172] != celloutsig_1_5z;
  assign celloutsig_0_4z = - in_data[84:76];
  assign celloutsig_0_5z = - { _00_[2:0], _00_, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, _00_, celloutsig_0_2z };
  assign celloutsig_1_5z = - { in_data[117:105], 1'h0, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[40:37] !== in_data[11:8];
  assign celloutsig_1_1z = in_data[168:166] !== { in_data[189:188], celloutsig_1_0z };
  assign celloutsig_0_6z = & { celloutsig_0_5z[24:14], celloutsig_0_2z };
  assign celloutsig_1_13z = & celloutsig_1_5z[5:3];
  assign celloutsig_0_0z = | in_data[88:83];
  assign celloutsig_1_4z = | in_data[114:107];
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z } >> { in_data[42:31], celloutsig_0_2z };
  assign celloutsig_1_0z = ~((in_data[168] & in_data[185]) | in_data[124]);
  assign { out_data[132:128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_10z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
