Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 05:31:37 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_14_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 DUT/Delay1No109_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Subtract57_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.859ns (24.776%)  route 2.608ns (75.224%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 6.396 - 4.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 0.921ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.836ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=16058, routed)       1.985     2.943    DUT/Delay1No109_instance/clk_IBUF_BUFG
    SLICE_X129Y323       FDCE                                         r  DUT/Delay1No109_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y323       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.021 r  DUT/Delay1No109_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.452     3.473    DUT/Delay1No108_instance/Y_reg[33]_0[18]
    SLICE_X126Y320       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     3.598 r  DUT/Delay1No108_instance/geqOp_carry__0_i_15__6/O
                         net (fo=1, routed)           0.016     3.614    DUT/Subtract57_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X126Y320       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.804 r  DUT/Subtract57_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.830    DUT/Subtract57_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y321       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.882 r  DUT/Subtract57_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.495     4.377    DUT/Delay1No109_instance/CO[0]
    SLICE_X129Y321       LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.070     4.447 r  DUT/Delay1No109_instance/shiftedFracY_d1[12]_i_4__6/O
                         net (fo=3, routed)           0.314     4.761    DUT/Delay1No108_instance/Y_reg[23]_0[0]
    SLICE_X130Y321       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.797 r  DUT/Delay1No108_instance/shiftedFracY_d1[32]_i_9__6/O
                         net (fo=3, routed)           0.055     4.852    DUT/Delay1No108_instance/shiftedFracY_d1[32]_i_9__6_n_0
    SLICE_X130Y321       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.975 r  DUT/Delay1No108_instance/shiftedFracY_d1[12]_i_3__6/O
                         net (fo=34, routed)          0.511     5.486    DUT/Delay1No109_instance/shiftVal__5[0]
    SLICE_X125Y317       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.522 r  DUT/Delay1No109_instance/shiftedFracY_d1[18]_i_2__6/O
                         net (fo=5, routed)           0.351     5.873    DUT/Delay1No109_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X127Y316       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     6.022 r  DUT/Delay1No109_instance/shiftedFracY_d1[10]_i_2__6/O
                         net (fo=2, routed)           0.388     6.410    DUT/Subtract57_impl_instance/FPAddSubOp_instance/level4__0[10]
    SLICE_X126Y317       FDRE                                         r  DUT/Subtract57_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=16058, routed)       1.729     6.396    DUT/Subtract57_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y317       FDRE                                         r  DUT/Subtract57_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/C
                         clock pessimism              0.426     6.822    
                         clock uncertainty           -0.035     6.787    
    SLICE_X126Y317       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.812    DUT/Subtract57_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.812    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  0.402    




