In archive libpi.a:

gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <valid_pin>:
   0:	e350002f 	cmp	r0, #47	; 0x2f
   4:	1350001f 	cmpne	r0, #31
   8:	93a00001 	movls	r0, #1
   c:	83a00000 	movhi	r0, #0
  10:	e12fff1e 	bx	lr

00000014 <gpio_set_function>:
  14:	e92d4070 	push	{r4, r5, r6, lr}
  18:	e1a04000 	mov	r4, r0
  1c:	e1a05001 	mov	r5, r1
  20:	ebfffffe 	bl	0 <valid_pin>
  24:	e3500000 	cmp	r0, #0
  28:	08bd8070 	popeq	{r4, r5, r6, pc}
  2c:	e3550007 	cmp	r5, #7
  30:	88bd8070 	pophi	{r4, r5, r6, pc}
  34:	e59f303c 	ldr	r3, [pc, #60]	; 78 <gpio_set_function+0x64>
  38:	e0832493 	umull	r2, r3, r3, r4
  3c:	e1a031a3 	lsr	r3, r3, #3
  40:	e1a02103 	lsl	r2, r3, #2
  44:	e2826202 	add	r6, r2, #536870912	; 0x20000000
  48:	e2866602 	add	r6, r6, #2097152	; 0x200000
  4c:	e0823003 	add	r3, r2, r3
  50:	e0444083 	sub	r4, r4, r3, lsl #1
  54:	e0844084 	add	r4, r4, r4, lsl #1
  58:	e1a00006 	mov	r0, r6
  5c:	ebfffffe 	bl	0 <GET32>
  60:	e3a01007 	mov	r1, #7
  64:	e1c01411 	bic	r1, r0, r1, lsl r4
  68:	e1811415 	orr	r1, r1, r5, lsl r4
  6c:	e1a00006 	mov	r0, r6
  70:	ebfffffe 	bl	0 <PUT32>
  74:	e8bd8070 	pop	{r4, r5, r6, pc}
  78:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

0000007c <gpio_set_output>:
  7c:	e92d4010 	push	{r4, lr}
  80:	e3a01001 	mov	r1, #1
  84:	ebfffffe 	bl	14 <gpio_set_function>
  88:	e8bd8010 	pop	{r4, pc}

0000008c <gpio_set_on>:
  8c:	e92d4010 	push	{r4, lr}
  90:	e1a04000 	mov	r4, r0
  94:	ebfffffe 	bl	0 <valid_pin>
  98:	e3500000 	cmp	r0, #0
  9c:	08bd8010 	popeq	{r4, pc}
  a0:	e3a01001 	mov	r1, #1
  a4:	e1a01411 	lsl	r1, r1, r4
  a8:	e59f0004 	ldr	r0, [pc, #4]	; b4 <gpio_set_on+0x28>
  ac:	ebfffffe 	bl	0 <PUT32>
  b0:	e8bd8010 	pop	{r4, pc}
  b4:	2020001c 	eorcs	r0, r0, ip, lsl r0

000000b8 <gpio_set_off>:
  b8:	e92d4010 	push	{r4, lr}
  bc:	e1a04000 	mov	r4, r0
  c0:	ebfffffe 	bl	0 <valid_pin>
  c4:	e3500000 	cmp	r0, #0
  c8:	08bd8010 	popeq	{r4, pc}
  cc:	e3a01001 	mov	r1, #1
  d0:	e1a01411 	lsl	r1, r1, r4
  d4:	e59f0004 	ldr	r0, [pc, #4]	; e0 <gpio_set_off+0x28>
  d8:	ebfffffe 	bl	0 <PUT32>
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	20200028 	eorcs	r0, r0, r8, lsr #32

000000e4 <gpio_write>:
  e4:	e92d4010 	push	{r4, lr}
  e8:	e3510000 	cmp	r1, #0
  ec:	0a000001 	beq	f8 <gpio_write+0x14>
  f0:	ebfffffe 	bl	8c <gpio_set_on>
  f4:	e8bd8010 	pop	{r4, pc}
  f8:	ebfffffe 	bl	b8 <gpio_set_off>
  fc:	e8bd8010 	pop	{r4, pc}

00000100 <gpio_set_input>:
 100:	e92d4010 	push	{r4, lr}
 104:	e3a01000 	mov	r1, #0
 108:	ebfffffe 	bl	14 <gpio_set_function>
 10c:	e8bd8010 	pop	{r4, pc}

00000110 <gpio_read>:
 110:	e92d4010 	push	{r4, lr}
 114:	e1a04000 	mov	r4, r0
 118:	ebfffffe 	bl	0 <valid_pin>
 11c:	e3500000 	cmp	r0, #0
 120:	0a000004 	beq	138 <gpio_read+0x28>
 124:	e59f0014 	ldr	r0, [pc, #20]	; 140 <gpio_read+0x30>
 128:	ebfffffe 	bl	0 <GET32>
 12c:	e1a00430 	lsr	r0, r0, r4
 130:	e2000001 	and	r0, r0, #1
 134:	e8bd8010 	pop	{r4, pc}
 138:	e3e00000 	mvn	r0, #0
 13c:	e8bd8010 	pop	{r4, pc}
 140:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000499 	muleq	r0, r9, r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001fb 	strdeq	r0, [r0], -fp
  10:	0000ef0c 	andeq	lr, r0, ip, lsl #30
  14:	00007e00 	andeq	r7, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00014400 	andeq	r4, r1, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4d070403 	cfstrsmi	mvf0, [r7, #-12]
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	ef060103 	svc	0x00060103
  3c:	03000001 	movweq	r0, #1
  40:	01ce0502 	biceq	r0, lr, r2, lsl #10
  44:	04030000 	streq	r0, [r3], #-0
  48:	0001e605 	andeq	lr, r1, r5, lsl #12
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	00000199 	muleq	r0, r9, r1
  54:	c0080103 	andgt	r0, r8, r3, lsl #2
  58:	03000000 	movweq	r0, #0
  5c:	00fc0702 	rscseq	r0, ip, r2, lsl #14
  60:	dd050000 	stcle	0, cr0, [r5, #-0]
  64:	03000001 	movweq	r0, #1
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000dd07 	andeq	sp, r0, r7, lsl #26
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	0000015f 	andeq	r0, r0, pc, asr r1
  7c:	00002905 	andeq	r2, r0, r5, lsl #18
  80:	1a560300 	bne	1580c88 <gpio_read+0x1580b78>
  84:	0000002c 	andeq	r0, r0, ip, lsr #32
  88:	00002506 	andeq	r2, r0, r6, lsl #10
  8c:	00009700 	andeq	r9, r0, r0, lsl #14
  90:	00250700 	eoreq	r0, r5, r0, lsl #14
  94:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  98:	000001a7 	andeq	r0, r0, r7, lsr #3
  9c:	a30e1c02 	movwge	r1, #60418	; 0xec02
  a0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  a4:	00008804 	andeq	r8, r0, r4, lsl #16
  a8:	00250600 	eoreq	r0, r5, r0, lsl #12
  ac:	00b80000 	adcseq	r0, r8, r0
  b0:	b8070000 	stmdalt	r7, {}	; <UNPREDICTABLE>
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00c50409 	sbceq	r0, r5, r9, lsl #8
  bc:	01030000 	mrseq	r0, (UNDEF: 3)
  c0:	0001c208 	andeq	ip, r1, r8, lsl #4
  c4:	00be0400 	adcseq	r0, lr, r0, lsl #8
  c8:	d8080000 	stmdale	r8, {}	; <UNPREDICTABLE>
  cc:	02000001 	andeq	r0, r0, #1
  d0:	00d60e21 	sbcseq	r0, r6, r1, lsr #28
  d4:	04090000 	streq	r0, [r9], #-0
  d8:	000000a9 	andeq	r0, r0, r9, lsr #1
  dc:	5401070a 	strpl	r0, [r1], #-1802	; 0xfffff8f6
  e0:	04000000 	streq	r0, [r0], #-0
  e4:	011b0e0c 	tsteq	fp, ip, lsl #28
  e8:	b00b0000 	andlt	r0, fp, r0
  ec:	00000002 	andeq	r0, r0, r2
  f0:	00003e0b 	andeq	r3, r0, fp, lsl #28
  f4:	6f0b0100 	svcvs	0x000b0100
  f8:	04000000 	streq	r0, [r0], #-0
  fc:	0001800b 	andeq	r8, r1, fp
 100:	a20b0500 	andge	r0, fp, #0, 10
 104:	06000000 	streq	r0, [r0], -r0
 108:	0000b10b 	andeq	fp, r0, fp, lsl #2
 10c:	b30b0700 	movwlt	r0, #46848	; 0xb700
 110:	03000001 	movweq	r0, #1
 114:	0000ce0b 	andeq	ip, r0, fp, lsl #28
 118:	05000200 	streq	r0, [r0, #-512]	; 0xfffffe00
 11c:	00000141 	andeq	r0, r0, r1, asr #2
 120:	dc031504 	cfstr32le	mvfx1, [r3], {4}
 124:	0c000000 	stceq	0, cr0, [r0], {-0}
 128:	0000000a 	andeq	r0, r0, sl
 12c:	33170e01 	tstcc	r7, #1, 28
 130:	1c000000 	stcne	0, cr0, [r0], {-0}
 134:	0c202000 	stceq	0, cr2, [r0], #-0
 138:	00000000 	andeq	r0, r0, r0
 13c:	33170f01 	tstcc	r7, #1, 30
 140:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 144:	0c202000 	stceq	0, cr2, [r0], #-0
 148:	00000176 	andeq	r0, r0, r6, ror r1
 14c:	33171001 	tstcc	r7, #1
 150:	34000000 	strcc	r0, [r0], #-0
 154:	0c202000 	stceq	0, cr2, [r0], #-0
 158:	00000033 	andeq	r0, r0, r3, lsr r0
 15c:	33171101 	tstcc	r7, #1073741824	; 0x40000000
 160:	00000000 	andeq	r0, r0, r0
 164:	0d202000 	stceq	0, cr2, [r0, #-0]
 168:	0000005f 	andeq	r0, r0, pc, asr r0
 16c:	25056401 	strcs	r6, [r5, #-1025]	; 0xfffffbff
 170:	10000000 	andne	r0, r0, r0
 174:	34000001 	strcc	r0, [r0], #-1
 178:	01000000 	mrseq	r0, (UNDEF: 0)
 17c:	0001cf9c 	muleq	r1, ip, pc	; <UNPREDICTABLE>
 180:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 184:	6401006e 	strvs	r0, [r1], #-110	; 0xffffff92
 188:	00002c18 	andeq	r2, r0, r8, lsl ip
 18c:	00000400 	andeq	r0, r0, r0, lsl #8
 190:	00000000 	andeq	r0, r0, r0
 194:	00760f00 	rsbseq	r0, r6, r0, lsl #30
 198:	2c0e6501 	cfstr32cs	mvfx6, [lr], {1}
 19c:	26000000 	strcs	r0, [r0], -r0
 1a0:	22000000 	andcs	r0, r0, #0
 1a4:	10000000 	andne	r0, r0, r0
 1a8:	0000011c 	andeq	r0, r0, ip, lsl r1
 1ac:	00000439 	andeq	r0, r0, r9, lsr r4
 1b0:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
 1b4:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
 1b8:	12000074 	andne	r0, r0, #116	; 0x74
 1bc:	0000012c 	andeq	r0, r0, ip, lsr #2
 1c0:	00000484 	andeq	r0, r0, r4, lsl #9
 1c4:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 1c8:	2000340c 	andcs	r3, r0, ip, lsl #8
 1cc:	13000020 	movwne	r0, #32
 1d0:	0000010f 	andeq	r0, r0, pc, lsl #2
 1d4:	00065d01 	andeq	r5, r6, r1, lsl #26
 1d8:	10000001 	andne	r0, r0, r1
 1dc:	01000000 	mrseq	r0, (UNDEF: 0)
 1e0:	0002109c 	muleq	r2, ip, r0
 1e4:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 1e8:	5d01006e 	stcpl	0, cr0, [r1, #-440]	; 0xfffffe48
 1ec:	00002c1e 	andeq	r2, r0, lr, lsl ip
 1f0:	00004a00 	andeq	r4, r0, r0, lsl #20
 1f4:	00004600 	andeq	r4, r0, r0, lsl #12
 1f8:	010c1200 	mrseq	r1, R12_fiq
 1fc:	03600000 	cmneq	r0, #0
 200:	01110000 	tsteq	r1, r0
 204:	01f30350 	mvnseq	r0, r0, asr r3
 208:	51011150 	tstpl	r1, r0, asr r1
 20c:	00003001 	andeq	r3, r0, r1
 210:	00001413 	andeq	r1, r0, r3, lsl r4
 214:	06510100 	ldrbeq	r0, [r1], -r0, lsl #2
 218:	000000e4 	andeq	r0, r0, r4, ror #1
 21c:	0000001c 	andeq	r0, r0, ip, lsl r0
 220:	026b9c01 	rsbeq	r9, fp, #256	; 0x100
 224:	700e0000 	andvc	r0, lr, r0
 228:	01006e69 	tsteq	r0, r9, ror #28
 22c:	002c1a51 	eoreq	r1, ip, r1, asr sl
 230:	00730000 	rsbseq	r0, r3, r0
 234:	006b0000 	rsbeq	r0, fp, r0
 238:	760e0000 	strvc	r0, [lr], -r0
 23c:	28510100 	ldmdacs	r1, {r8}^
 240:	0000002c 	andeq	r0, r0, ip, lsr #32
 244:	000000b5 	strheq	r0, [r0], -r5
 248:	000000ad 	andeq	r0, r0, sp, lsr #1
 24c:	0000f410 	andeq	pc, r0, r0, lsl r4	; <UNPREDICTABLE>
 250:	0002c500 	andeq	ip, r2, r0, lsl #10
 254:	00026100 	andeq	r6, r2, r0, lsl #2
 258:	50011100 	andpl	r1, r1, r0, lsl #2
 25c:	5001f303 	andpl	pc, r1, r3, lsl #6
 260:	00fc1400 	rscseq	r1, ip, r0, lsl #8
 264:	026b0000 	rsbeq	r0, fp, #0
 268:	13000000 	movwne	r0, #0
 26c:	00000124 	andeq	r0, r0, r4, lsr #2
 270:	b8064601 	stmdalt	r6, {r0, r9, sl, lr}
 274:	2c000000 	stccs	0, cr0, [r0], {-0}
 278:	01000000 	mrseq	r0, (UNDEF: 0)
 27c:	0002c59c 	muleq	r2, ip, r5
 280:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 284:	4601006e 	strmi	r0, [r1], -lr, rrx
 288:	00002c1c 	andeq	r2, r0, ip, lsl ip
 28c:	0000f300 	andeq	pc, r0, r0, lsl #6
 290:	0000ef00 	andeq	lr, r0, r0, lsl #30
 294:	00c41000 	sbceq	r1, r4, r0
 298:	04390000 	ldrteq	r0, [r9], #-0
 29c:	02a90000 	adceq	r0, r9, #0
 2a0:	01110000 	tsteq	r1, r0
 2a4:	00740250 	rsbseq	r0, r4, r0, asr r2
 2a8:	00dc1200 	sbcseq	r1, ip, r0, lsl #4
 2ac:	04900000 	ldreq	r0, [r0], #0
 2b0:	01110000 	tsteq	r1, r0
 2b4:	280c0550 	stmdacs	ip, {r4, r6, r8, sl}
 2b8:	11202000 			; <UNDEFINED> instruction: 0x11202000
 2bc:	31045101 	tstcc	r4, r1, lsl #2
 2c0:	00240074 	eoreq	r0, r4, r4, ror r0
 2c4:	02e91300 	rsceq	r1, r9, #0, 6
 2c8:	3b010000 	blcc	402d0 <gpio_read+0x401c0>
 2cc:	00008c06 	andeq	r8, r0, r6, lsl #24
 2d0:	00002c00 	andeq	r2, r0, r0, lsl #24
 2d4:	1f9c0100 	svcne	0x009c0100
 2d8:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 2dc:	006e6970 	rsbeq	r6, lr, r0, ror r9
 2e0:	2c1b3b01 			; <UNDEFINED> instruction: 0x2c1b3b01
 2e4:	15000000 	strne	r0, [r0, #-0]
 2e8:	11000001 	tstne	r0, r1
 2ec:	10000001 	andne	r0, r0, r1
 2f0:	00000098 	muleq	r0, r8, r0
 2f4:	00000439 	andeq	r0, r0, r9, lsr r4
 2f8:	00000303 	andeq	r0, r0, r3, lsl #6
 2fc:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
 300:	12000074 	andne	r0, r0, #116	; 0x74
 304:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 308:	00000490 	muleq	r0, r0, r4
 30c:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 310:	20001c0c 	andcs	r1, r0, ip, lsl #24
 314:	51011120 	tstpl	r1, r0, lsr #2
 318:	00743104 	rsbseq	r3, r4, r4, lsl #2
 31c:	13000024 	movwne	r0, #36	; 0x24
 320:	00000131 	andeq	r0, r0, r1, lsr r1
 324:	7c063301 	stcvc	3, cr3, [r6], {1}
 328:	10000000 	andne	r0, r0, r0
 32c:	01000000 	mrseq	r0, (UNDEF: 0)
 330:	0003609c 	muleq	r3, ip, r0
 334:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 338:	3301006e 	movwcc	r0, #4206	; 0x106e
 33c:	00002c1f 	andeq	r2, r0, pc, lsl ip
 340:	00013700 	andeq	r3, r1, r0, lsl #14
 344:	00013300 	andeq	r3, r1, r0, lsl #6
 348:	00881200 	addeq	r1, r8, r0, lsl #4
 34c:	03600000 	cmneq	r0, #0
 350:	01110000 	tsteq	r1, r0
 354:	01f30350 	mvnseq	r0, r0, asr r3
 358:	51011150 	tstpl	r1, r0, asr r1
 35c:	00003101 	andeq	r3, r0, r1, lsl #2
 360:	0002c013 	andeq	ip, r2, r3, lsl r0
 364:	061f0100 	ldreq	r0, [pc], -r0, lsl #2
 368:	00000014 	andeq	r0, r0, r4, lsl r0
 36c:	00000068 	andeq	r0, r0, r8, rrx
 370:	04339c01 	ldrteq	r9, [r3], #-3073	; 0xfffff3ff
 374:	700e0000 	andvc	r0, lr, r0
 378:	01006e69 	tsteq	r0, r9, ror #28
 37c:	002c211f 	eoreq	r2, ip, pc, lsl r1
 380:	015e0000 	cmpeq	lr, r0
 384:	01580000 	cmpeq	r8, r0
 388:	e0150000 	ands	r0, r5, r0
 38c:	01000002 	tsteq	r0, r2
 390:	011b321f 	tsteq	fp, pc, lsl r2
 394:	018e0000 	orreq	r0, lr, r0
 398:	018a0000 	orreq	r0, sl, r0
 39c:	5a0c0000 	bpl	3003a4 <gpio_read+0x300294>
 3a0:	01000001 	tsteq	r0, r1
 3a4:	007c0f26 	rsbseq	r0, ip, r6, lsr #30
 3a8:	00000000 	andeq	r0, r0, r0
 3ac:	8f0c2020 	svchi	0x000c2020
 3b0:	01000001 	tsteq	r0, r1
 3b4:	04331427 	ldrteq	r1, [r3], #-1063	; 0xfffffbd9
 3b8:	00000000 	andeq	r0, r0, r0
 3bc:	d2162020 	andsle	r2, r6, #32
 3c0:	01000002 	tsteq	r0, r2
 3c4:	002c1228 	eoreq	r1, ip, r8, lsr #4
 3c8:	01b10000 			; <UNDEFINED> instruction: 0x01b10000
 3cc:	01af0000 			; <UNDEFINED> instruction: 0x01af0000
 3d0:	c7160000 	ldrgt	r0, [r6, -r0]
 3d4:	01000001 	tsteq	r0, r1
 3d8:	002c1229 	eoreq	r1, ip, r9, lsr #4
 3dc:	01c60000 	biceq	r0, r6, r0
 3e0:	01c40000 	biceq	r0, r4, r0
 3e4:	1e160000 	cdpne	0, 1, cr0, cr6, cr0, {0}
 3e8:	01000001 	tsteq	r0, r1
 3ec:	002c122a 	eoreq	r1, ip, sl, lsr #4
 3f0:	01dd0000 	bicseq	r0, sp, r0
 3f4:	01d90000 	bicseq	r0, r9, r0
 3f8:	24100000 	ldrcs	r0, [r0], #-0
 3fc:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 400:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
 404:	11000004 	tstne	r0, r4
 408:	74025001 	strvc	r5, [r2], #-1
 40c:	60100000 	andsvs	r0, r0, r0
 410:	84000000 	strhi	r0, [r0], #-0
 414:	22000004 	andcs	r0, r0, #4
 418:	11000004 	tstne	r0, r4
 41c:	76025001 	strvc	r5, [r2], -r1
 420:	74120000 	ldrvc	r0, [r2], #-0
 424:	90000000 	andls	r0, r0, r0
 428:	11000004 	tstne	r0, r4
 42c:	76025001 	strvc	r5, [r2], -r1
 430:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 434:	00002c04 	andeq	r2, r0, r4, lsl #24
 438:	001f0d00 	andseq	r0, pc, r0, lsl #26
 43c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
 440:	00002505 	andeq	r2, r0, r5, lsl #10
 444:	00000000 	andeq	r0, r0, r0
 448:	00001400 	andeq	r1, r0, r0, lsl #8
 44c:	689c0100 	ldmvs	ip, {r8}
 450:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
 454:	006e6970 	rsbeq	r6, lr, r0, ror r9
 458:	2c181901 			; <UNDEFINED> instruction: 0x2c181901
 45c:	07000000 	streq	r0, [r0, -r0]
 460:	03000002 	movweq	r0, #2
 464:	00000002 	andeq	r0, r0, r2
 468:	00004f17 	andeq	r4, r0, r7, lsl pc
 46c:	18b10200 	ldmne	r1!, {r9}
 470:	00000062 	andeq	r0, r0, r2, rrx
 474:	00048403 	andeq	r8, r4, r3, lsl #8
 478:	00781800 	rsbseq	r1, r8, r0, lsl #16
 47c:	622bb102 	eorvs	fp, fp, #-2147483648	; 0x80000000
 480:	00000000 	andeq	r0, r0, r0
 484:	00006919 	andeq	r6, r0, r9, lsl r9
 488:	00006900 	andeq	r6, r0, r0, lsl #18
 48c:	0ac20200 	beq	ff080c94 <gpio_read+0xff080b84>
 490:	00005919 	andeq	r5, r0, r9, lsl r9
 494:	00005900 	andeq	r5, r0, r0, lsl #18
 498:	06ad0200 	strteq	r0, [sp], r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <gpio_read+0x2bff9c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <gpio_read+0x2ce764>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <gpio_read+0xe83758>
  58:	0b390b3b 	bleq	e42d4c <gpio_read+0xe42c3c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <gpio_read+0x3b80>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	01040a00 	tsteq	r4, r0, lsl #20
  70:	0b0b0b3e 	bleq	2c2d70 <gpio_read+0x2c2c60>
  74:	0b3a1349 	bleq	e84da0 <gpio_read+0xe84c90>
  78:	0b390b3b 	bleq	e42d6c <gpio_read+0xe42c5c>
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300280b 	movweq	r2, #2059	; 0x80b
  84:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  88:	00340c00 	eorseq	r0, r4, r0, lsl #24
  8c:	0b3a0e03 	bleq	e838a0 <gpio_read+0xe83790>
  90:	0b390b3b 	bleq	e42d84 <gpio_read+0xe42c74>
  94:	061c1349 	ldreq	r1, [ip], -r9, asr #6
  98:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  9c:	03193f01 	tsteq	r9, #1, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <gpio_read+0x2ce7d0>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	11134919 	tstne	r3, r9, lsl r9
  ac:	40061201 	andmi	r1, r6, r1, lsl #4
  b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	0300050e 	movweq	r0, #1294	; 0x50e
  bc:	3b0b3a08 	blcc	2ce8e4 <gpio_read+0x2ce7d4>
  c0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  c4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c8:	00001742 	andeq	r1, r0, r2, asr #14
  cc:	0300340f 	movweq	r3, #1039	; 0x40f
  d0:	3b0b3a08 	blcc	2ce8f8 <gpio_read+0x2ce7e8>
  d4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  dc:	00001742 	andeq	r1, r0, r2, asr #14
  e0:	01828910 	orreq	r8, r2, r0, lsl r9
  e4:	31011101 	tstcc	r1, r1, lsl #2
  e8:	00130113 	andseq	r0, r3, r3, lsl r1
  ec:	828a1100 	addhi	r1, sl, #0, 2
  f0:	18020001 	stmdane	r2, {r0}
  f4:	00184291 	mulseq	r8, r1, r2
  f8:	82891200 	addhi	r1, r9, #0, 4
  fc:	01110101 	tsteq	r1, r1, lsl #2
 100:	00001331 	andeq	r1, r0, r1, lsr r3
 104:	3f012e13 	svccc	0x00012e13
 108:	3a0e0319 	bcc	380d74 <gpio_read+0x380c64>
 10c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 110:	1119270b 	tstne	r9, fp, lsl #14
 114:	40061201 	andmi	r1, r6, r1, lsl #4
 118:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 11c:	00001301 	andeq	r1, r0, r1, lsl #6
 120:	01828914 	orreq	r8, r2, r4, lsl r9
 124:	31011100 	mrscc	r1, (UNDEF: 17)
 128:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
 12c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 130:	0b3b0b3a 	bleq	ec2e20 <gpio_read+0xec2d10>
 134:	13490b39 	movtne	r0, #39737	; 0x9b39
 138:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 13c:	16000017 			; <UNDEFINED> instruction: 0x16000017
 140:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 144:	0b3b0b3a 	bleq	ec2e34 <gpio_read+0xec2d24>
 148:	13490b39 	movtne	r0, #39737	; 0x9b39
 14c:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 150:	17000017 	smladne	r0, r7, r0, r0
 154:	0e03012e 	adfeqsp	f0, f3, #0.5
 158:	0b3b0b3a 	bleq	ec2e48 <gpio_read+0xec2d38>
 15c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 160:	0b201349 	bleq	804e8c <gpio_read+0x804d7c>
 164:	00001301 	andeq	r1, r0, r1, lsl #6
 168:	03000518 	movweq	r0, #1304	; 0x518
 16c:	3b0b3a08 	blcc	2ce994 <gpio_read+0x2ce884>
 170:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 174:	19000013 	stmdbne	r0, {r0, r1, r4}
 178:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 17c:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 180:	0b3a0e03 	bleq	e83994 <gpio_read+0xe83884>
 184:	0b390b3b 	bleq	e42e78 <gpio_read+0xe42d68>
 188:	Address 0x0000000000000188 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000110 	andeq	r0, r0, r0, lsl r1
   8:	0000011b 	andeq	r0, r0, fp, lsl r1
   c:	1b500001 	blne	1400018 <gpio_read+0x13fff08>
  10:	44000001 	strmi	r0, [r0], #-1
  14:	01000001 	tsteq	r0, r1
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
  20:	00010000 	andeq	r0, r1, r0
  24:	01180000 	tsteq	r8, r0
  28:	01340000 	teqeq	r4, r0
  2c:	00020000 	andeq	r0, r2, r0
  30:	01389f30 	teqeq	r8, r0, lsr pc
  34:	01440000 	mrseq	r0, (UNDEF: 68)
  38:	00020000 	andeq	r0, r2, r0
  3c:	00009f30 	andeq	r9, r0, r0, lsr pc
	...
  48:	01000000 	mrseq	r0, (UNDEF: 0)
  4c:	010b0000 	mrseq	r0, (UNDEF: 11)
  50:	00010000 	andeq	r0, r1, r0
  54:	00010b50 	andeq	r0, r1, r0, asr fp
  58:	00011000 	andeq	r1, r1, r0
  5c:	f3000400 	vshl.u8	d0, d0, d0
  60:	009f5001 	addseq	r5, pc, r1
	...
  70:	e4000000 	str	r0, [r0], #-0
  74:	f3000000 	vhadd.u8	d0, d0, d0
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00f35000 	rscseq	r5, r3, r0
  80:	00f80000 	rscseq	r0, r8, r0
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
  8c:	000000f8 	strdeq	r0, [r0], -r8
  90:	000000fb 	strdeq	r0, [r0], -fp
  94:	fb500001 	blx	14000a2 <gpio_read+0x13fff92>
  98:	00000000 	andeq	r0, r0, r0
  9c:	04000001 	streq	r0, [r0], #-1
  a0:	5001f300 	andpl	pc, r1, r0, lsl #6
  a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  b4:	0000e400 	andeq	lr, r0, r0, lsl #8
  b8:	0000f300 	andeq	pc, r0, r0, lsl #6
  bc:	51000100 	mrspl	r0, (UNDEF: 16)
  c0:	000000f3 	strdeq	r0, [r0], -r3
  c4:	000000f8 	strdeq	r0, [r0], -r8
  c8:	01f30004 	mvnseq	r0, r4
  cc:	00f89f51 	rscseq	r9, r8, r1, asr pc
  d0:	00fb0000 	rscseq	r0, fp, r0
  d4:	00010000 	andeq	r0, r1, r0
  d8:	0000fb51 	andeq	pc, r0, r1, asr fp	; <UNPREDICTABLE>
  dc:	00010000 	andeq	r0, r1, r0
  e0:	f3000400 	vshl.u8	d0, d0, d0
  e4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
  f0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
  f4:	c3000000 	movwgt	r0, #0
  f8:	01000000 	mrseq	r0, (UNDEF: 0)
  fc:	00c35000 	sbceq	r5, r3, r0
 100:	00e40000 	rsceq	r0, r4, r0
 104:	00010000 	andeq	r0, r1, r0
 108:	00000054 	andeq	r0, r0, r4, asr r0
	...
 114:	00008c00 	andeq	r8, r0, r0, lsl #24
 118:	00009700 	andeq	r9, r0, r0, lsl #14
 11c:	50000100 	andpl	r0, r0, r0, lsl #2
 120:	00000097 	muleq	r0, r7, r0
 124:	000000b8 	strheq	r0, [r0], -r8
 128:	00540001 	subseq	r0, r4, r1
	...
 134:	7c000000 	stcvc	0, cr0, [r0], {-0}
 138:	87000000 	strhi	r0, [r0, -r0]
 13c:	01000000 	mrseq	r0, (UNDEF: 0)
 140:	00875000 	addeq	r5, r7, r0
 144:	008c0000 	addeq	r0, ip, r0
 148:	00040000 	andeq	r0, r4, r0
 14c:	9f5001f3 	svcls	0x005001f3
	...
 15c:	00140000 	andseq	r0, r4, r0
 160:	00230000 	eoreq	r0, r3, r0
 164:	00010000 	andeq	r0, r1, r0
 168:	00002350 	andeq	r2, r0, r0, asr r3
 16c:	00005400 	andeq	r5, r0, r0, lsl #8
 170:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 174:	00000054 	andeq	r0, r0, r4, asr r0
 178:	0000007c 	andeq	r0, r0, ip, ror r0
 17c:	01f30004 	mvnseq	r0, r4
 180:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 18c:	00140000 	andseq	r0, r4, r0
 190:	00230000 	eoreq	r0, r3, r0
 194:	00010000 	andeq	r0, r1, r0
 198:	00002351 	andeq	r2, r0, r1, asr r3
 19c:	00007c00 	andeq	r7, r0, r0, lsl #24
 1a0:	f3000400 	vshl.u8	d0, d0, d0
 1a4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 1b0:	00004c00 	andeq	r4, r0, r0, lsl #24
 1b4:	00007c00 	andeq	r7, r0, r0, lsl #24
 1b8:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
 1c4:	00580000 	subseq	r0, r8, r0
 1c8:	007c0000 	rsbseq	r0, ip, r0
 1cc:	00010000 	andeq	r0, r1, r0
 1d0:	00000054 	andeq	r0, r0, r4, asr r0
	...
 1dc:	00006800 	andeq	r6, r0, r0, lsl #16
 1e0:	00006c00 	andeq	r6, r0, r0, lsl #24
 1e4:	75000900 	strvc	r0, [r0, #-2304]	; 0xfffff700
 1e8:	24007400 	strcs	r7, [r0], #-1024	; 0xfffffc00
 1ec:	9f210071 	svcls	0x00210071
 1f0:	0000006c 	andeq	r0, r0, ip, rrx
 1f4:	00000073 	andeq	r0, r0, r3, ror r0
 1f8:	00510001 	subseq	r0, r1, r1
	...
 208:	0c000000 	stceq	0, cr0, [r0], {-0}
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	000c5000 	andeq	r5, ip, r0
 214:	00140000 	andseq	r0, r4, r0
 218:	00040000 	andeq	r0, r4, r0
 21c:	9f5001f3 	svcls	0x005001f3
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000144 	andeq	r0, r0, r4, asr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001a1 	andeq	r0, r0, r1, lsr #3
   4:	00970003 	addseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	6f682f00 	svcvs	0x00682f00
  24:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  28:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  2c:	30343173 	eorscc	r3, r4, r3, ror r1
  30:	73632f65 	cmnvc	r3, #404	; 0x194
  34:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  38:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  3c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffea0 <gpio_read+0xfffffd90>
  40:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  48:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  4c:	73752f00 	cmnvc	r5, #0, 30
  50:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  54:	63672f62 	cmnvs	r7, #392	; 0x188
  58:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  5c:	6f6e2d6d 	svcvs	0x006e2d6d
  60:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  64:	2f696261 	svccs	0x00696261
  68:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  6c:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  70:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  74:	67000065 	strvs	r0, [r0, -r5, rrx]
  78:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  7c:	00010063 	andeq	r0, r1, r3, rrx
  80:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  84:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  88:	74730000 	ldrbtvc	r0, [r3], #-0
  8c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  90:	0300682e 	movweq	r6, #2094	; 0x82e
  94:	70670000 	rsbvc	r0, r7, r0
  98:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  9c:	00000200 	andeq	r0, r0, r0, lsl #4
  a0:	001d0500 	andseq	r0, sp, r0, lsl #10
  a4:	00000205 	andeq	r0, r0, r5, lsl #4
  a8:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
  ac:	13050501 	movwne	r0, #21761	; 0x5501
  b0:	13060105 	movwne	r0, #24837	; 0x6105
  b4:	063c0566 	ldrteq	r0, [ip], -r6, ror #10
  b8:	0501064e 	streq	r0, [r1, #-1614]	; 0xfffff9b2
  bc:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
  c0:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
  c4:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
  c8:	08054d06 	stmdaeq	r5, {r1, r2, r8, sl, fp, lr}
  cc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  d0:	13134d06 	tstne	r3, #384	; 0x180
  d4:	01063e05 	tsteq	r6, r5, lsl #28
  d8:	05663905 	strbeq	r3, [r6, #-2309]!	; 0xfffff6fb
  dc:	05052e2e 	streq	r2, [r5, #-3630]	; 0xfffff1d2
  e0:	24054b06 	strcs	r4, [r5], #-2822	; 0xfffff4fa
  e4:	12050106 	andne	r0, r5, #-2147483647	; 0x80000001
  e8:	0605054a 	streq	r0, [r5], -sl, asr #10
  ec:	061b052f 	ldreq	r0, [fp], -pc, lsr #10
  f0:	4a300501 	bmi	c014fc <gpio_read+0xc013ec>
  f4:	4b060505 	blmi	181510 <gpio_read+0x181400>
  f8:	01052e06 	tsteq	r5, r6, lsl #28
  fc:	0624054c 	strteq	r0, [r4], -ip, asr #10
 100:	05010650 	streq	r0, [r1, #-1616]	; 0xfffff9b0
 104:	05320605 	ldreq	r0, [r2, #-1541]!	; 0xfffff9fb
 108:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
 10c:	06310620 	ldrteq	r0, [r1], -r0, lsr #12
 110:	06050501 	streq	r0, [r5], -r1, lsl #10
 114:	060a054e 	streq	r0, [sl], -lr, asr #10
 118:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
 11c:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 120:	83060105 	movwhi	r0, #24837	; 0x6105
 124:	4d062105 	stfmis	f2, [r6, #-20]	; 0xffffffec
 128:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 12c:	0a054e06 	beq	15394c <gpio_read+0x15383c>
 130:	08050106 	stmdaeq	r5, {r1, r2, r8}
 134:	0605052e 	streq	r0, [r5], -lr, lsr #10
 138:	0601054d 	streq	r0, [r1], -sp, asr #10
 13c:	062b0583 	strteq	r0, [fp], -r3, lsl #11
 140:	0501064d 	streq	r0, [r1, #-1613]	; 0xfffff9b3
 144:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb47 <gpio_read+0xfffffa37>
 148:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 14c:	064b0608 	strbeq	r0, [fp], -r8, lsl #12
 150:	0530062e 	ldreq	r0, [r0, #-1582]!	; 0xfffff9d2
 154:	052f0601 	streq	r0, [pc, #-1537]!	; fffffb5b <gpio_read+0xfffffa4b>
 158:	06350623 	ldrteq	r0, [r5], -r3, lsr #12
 15c:	06050501 	streq	r0, [r5], -r1, lsl #10
 160:	06010531 			; <UNDEFINED> instruction: 0x06010531
 164:	061d054b 	ldreq	r0, [sp], -fp, asr #10
 168:	05010631 	streq	r0, [r1, #-1585]	; 0xfffff9cf
 16c:	164b0605 	strbne	r0, [fp], -r5, lsl #12
 170:	01060a05 	tsteq	r6, r5, lsl #20
 174:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
 178:	054d0605 	strbeq	r0, [sp, #-1541]	; 0xfffff9fb
 17c:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 180:	07054a1b 	smladeq	r5, fp, sl, r4
 184:	0605052e 	streq	r0, [r5], -lr, lsr #10
 188:	05020430 	streq	r0, [r2, #-1072]	; 0xfffffbd0
 18c:	00c30330 	sbceq	r0, r3, r0, lsr r3
 190:	05010401 	streq	r0, [r1, #-1025]	; 0xfffffbff
 194:	bd03060c 	stclt	6, cr0, [r3, #-48]	; 0xffffffd0
 198:	1005017f 	andne	r0, r5, pc, ror r1
 19c:	3301052a 	movwcc	r0, #5418	; 0x152a
 1a0:	01000402 	tsteq	r0, r2, lsl #8
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	76006574 			; <UNDEFINED> instruction: 0x76006574
  20:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
  24:	6e69705f 	mcrvs	0, 3, r7, cr9, cr15, {2}
  28:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
  2c:	72747074 	rsbsvc	r7, r4, #116	; 0x74
  30:	6700745f 	smlsdvs	r0, pc, r4, r7	; <UNPREDICTABLE>
  34:	5f6f6970 	svcpl	0x006f6970
  38:	6c657366 	stclvs	3, cr7, [r5], #-408	; 0xfffffe68
  3c:	50470030 	subpl	r0, r7, r0, lsr r0
  40:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  44:	5f434e55 	svcpl	0x00434e55
  48:	5054554f 	subspl	r5, r4, pc, asr #10
  4c:	44005455 	strmi	r5, [r0], #-1109	; 0xfffffbab
  50:	565f5645 	ldrbpl	r5, [pc], -r5, asr #12
  54:	32334c41 	eorscc	r4, r3, #16640	; 0x4100
  58:	54555000 	ldrbpl	r5, [r5], #-0
  5c:	67003233 	smladxvs	r0, r3, r2, r3
  60:	5f6f6970 	svcpl	0x006f6970
  64:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
  68:	54454700 	strbpl	r4, [r5], #-1792	; 0xfffff900
  6c:	47003233 	smladxmi	r0, r3, r2, r3
  70:	5f4f4950 	svcpl	0x004f4950
  74:	434e5546 	movtmi	r5, #58694	; 0xe546
  78:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  7c:	682f0030 	stmdavs	pc!, {r4, r5}	; <UNPREDICTABLE>
  80:	2f656d6f 	svccs	0x00656d6f
  84:	2f6e6562 	svccs	0x006e6562
  88:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  8c:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  90:	30343173 	eorscc	r3, r4, r3, ror r1
  94:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  98:	2f6e6977 	svccs	0x006e6977
  9c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  a0:	50470069 	subpl	r0, r7, r9, rrx
  a4:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  a8:	5f434e55 	svcpl	0x00434e55
  ac:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  b0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  b4:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  b8:	415f434e 	cmpmi	pc, lr, asr #6
  bc:	0033544c 	eorseq	r5, r3, ip, asr #8
  c0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  c4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c8:	61686320 	cmnvs	r8, r0, lsr #6
  cc:	50470072 	subpl	r0, r7, r2, ror r0
  d0:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  d4:	5f434e55 	svcpl	0x00434e55
  d8:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  dc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  e4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  ec:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  f0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  f4:	6970672f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r8, r9, sl, sp, lr}^
  f8:	00632e6f 	rsbeq	r2, r3, pc, ror #28
  fc:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 100:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 104:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 108:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 10c:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 110:	5f6f6970 	svcpl	0x006f6970
 114:	5f746573 	svcpl	0x00746573
 118:	75706e69 	ldrbvc	r6, [r0, #-3689]!	; 0xfffff197
 11c:	72770074 	rsbsvc	r0, r7, #116	; 0x74
 120:	00657469 	rsbeq	r7, r5, r9, ror #8
 124:	6f697067 	svcvs	0x00697067
 128:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 12c:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
 130:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 134:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 138:	756f5f74 	strbvc	r5, [pc, #-3956]!	; fffff1cc <gpio_read+0xfffff0bc>
 13c:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
 140:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 144:	75665f6f 	strbvc	r5, [r6, #-3951]!	; 0xfffff091
 148:	745f636e 	ldrbvc	r6, [pc], #-878	; 150 <.debug_str+0x150>
 14c:	736e7500 	cmnvc	lr, #0, 10
 150:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 154:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 158:	65740074 	ldrbvs	r0, [r4, #-116]!	; 0xffffff8c
 15c:	6c00706d 	stcvs	0, cr7, [r0], {109}	; 0x6d
 160:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 164:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 168:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 16c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 170:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 174:	70670074 	rsbvc	r0, r7, r4, ror r0
 178:	6c5f6f69 	mrrcvs	15, 6, r6, pc, cr9	; <UNPREDICTABLE>
 17c:	00307665 	eorseq	r7, r0, r5, ror #12
 180:	4f495047 	svcmi	0x00495047
 184:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 188:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 18c:	67003154 	smlsdvs	r0, r4, r1, r3
 190:	5f6f6970 	svcpl	0x006f6970
 194:	6c657366 	stclvs	3, cr7, [r5], #-408	; 0xfffffe68
 198:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 19c:	6f6c2067 	svcvs	0x006c2067
 1a0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1a4:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 1a8:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 1ac:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1b0:	47007261 	strmi	r7, [r0, -r1, ror #4]
 1b4:	5f4f4950 	svcpl	0x004f4950
 1b8:	434e5546 	movtmi	r5, #58694	; 0xe546
 1bc:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
 1c0:	68630034 	stmdavs	r3!, {r2, r4, r5}^
 1c4:	6f007261 	svcvs	0x00007261
 1c8:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
 1cc:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 1d0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1d8:	6b747570 	blvs	1d1d7a0 <gpio_read+0x1d1d690>
 1dc:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 1e0:	5f323374 	svcpl	0x00323374
 1e4:	6f6c0074 	svcvs	0x006c0074
 1e8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1ec:	7300746e 	movwvc	r7, #1134	; 0x46e
 1f0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1f4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1f8:	47007261 	strmi	r7, [r0, -r1, ror #4]
 1fc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 200:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 204:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 208:	31303220 	teqcc	r0, r0, lsr #4
 20c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 210:	72282035 	eorvc	r2, r8, #53	; 0x35
 214:	61656c65 	cmnvs	r5, r5, ror #24
 218:	20296573 	eorcs	r6, r9, r3, ror r5
 21c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 220:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 224:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 228:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 22c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 230:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 234:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 238:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 23c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 240:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 244:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 248:	36373131 			; <UNDEFINED> instruction: 0x36373131
 24c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 250:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 254:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 258:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 25c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 260:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 264:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 268:	616f6c66 	cmnvs	pc, r6, ror #24
 26c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 270:	6f733d69 	svcvs	0x00733d69
 274:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 278:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 27c:	616d2d20 	cmnvs	sp, r0, lsr #26
 280:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 284:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 288:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 28c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 290:	4f2d2062 	svcmi	0x002d2062
 294:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 298:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 29c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 2a0:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 2a4:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 2a8:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 2ac:	00676e69 	rsbeq	r6, r7, r9, ror #28
 2b0:	4f495047 	svcmi	0x00495047
 2b4:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 2b8:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 2bc:	00545550 	subseq	r5, r4, r0, asr r5
 2c0:	6f697067 	svcvs	0x00697067
 2c4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 2c8:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 2cc:	6f697463 	svcvs	0x00697463
 2d0:	7067006e 	rsbvc	r0, r7, lr, rrx
 2d4:	665f6f69 	ldrbvs	r6, [pc], -r9, ror #30
 2d8:	5f6c6573 	svcpl	0x006c6573
 2dc:	00676572 	rsbeq	r6, r7, r2, ror r5
 2e0:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 2e4:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 2e8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 2ec:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 2f0:	6e6f5f74 	mcrvs	15, 3, r5, cr15, cr4, {3}
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <gpio_read+0x80a4c0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	00000018 	andeq	r0, r0, r8, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000068 	andeq	r0, r0, r8, rrx
  30:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  34:	86038504 	strhi	r8, [r3], -r4, lsl #10
  38:	00018e02 	andeq	r8, r1, r2, lsl #28
  3c:	00000014 	andeq	r0, r0, r4, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	0000007c 	andeq	r0, r0, ip, ror r0
  48:	00000010 	andeq	r0, r0, r0, lsl r0
  4c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  50:	00018e02 	andeq	r8, r1, r2, lsl #28
  54:	00000014 	andeq	r0, r0, r4, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	0000008c 	andeq	r0, r0, ip, lsl #1
  60:	0000002c 	andeq	r0, r0, ip, lsr #32
  64:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  68:	00018e02 	andeq	r8, r1, r2, lsl #28
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	000000b8 	strheq	r0, [r0], -r8
  78:	0000002c 	andeq	r0, r0, ip, lsr #32
  7c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  80:	00018e02 	andeq	r8, r1, r2, lsl #28
  84:	00000014 	andeq	r0, r0, r4, lsl r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	000000e4 	andeq	r0, r0, r4, ror #1
  90:	0000001c 	andeq	r0, r0, ip, lsl r0
  94:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  98:	00018e02 	andeq	r8, r1, r2, lsl #28
  9c:	00000014 	andeq	r0, r0, r4, lsl r0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000100 	andeq	r0, r0, r0, lsl #2
  a8:	00000010 	andeq	r0, r0, r0, lsl r0
  ac:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  b0:	00018e02 	andeq	r8, r1, r2, lsl #28
  b4:	00000014 	andeq	r0, r0, r4, lsl r0
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00000110 	andeq	r0, r0, r0, lsl r1
  c0:	00000034 	andeq	r0, r0, r4, lsr r0
  c4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  c8:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd71c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_read+0x46320>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_can_getc>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e59f0010 	ldr	r0, [pc, #16]	; 20 <uart_can_getc+0x20>
   c:	ebfffffe 	bl	0 <GET32>
  10:	e2004001 	and	r4, r0, #1
  14:	ebfffffe 	bl	0 <dev_barrier>
  18:	e1a00004 	mov	r0, r4
  1c:	e8bd8010 	pop	{r4, pc}
  20:	20215064 	eorcs	r5, r1, r4, rrx

00000024 <uart_init>:
  24:	e92d4010 	push	{r4, lr}
  28:	ebfffffe 	bl	0 <dev_barrier>
  2c:	e3a01002 	mov	r1, #2
  30:	e3a0000e 	mov	r0, #14
  34:	ebfffffe 	bl	0 <gpio_set_function>
  38:	e3a01002 	mov	r1, #2
  3c:	e3a0000f 	mov	r0, #15
  40:	ebfffffe 	bl	0 <gpio_set_function>
  44:	ebfffffe 	bl	0 <dev_barrier>
  48:	e59f4068 	ldr	r4, [pc, #104]	; b8 <uart_init+0x94>
  4c:	e1a00004 	mov	r0, r4
  50:	ebfffffe 	bl	0 <GET32>
  54:	e3801001 	orr	r1, r0, #1
  58:	e1a00004 	mov	r0, r4
  5c:	ebfffffe 	bl	0 <PUT32>
  60:	ebfffffe 	bl	0 <dev_barrier>
  64:	e284405c 	add	r4, r4, #92	; 0x5c
  68:	e3a01000 	mov	r1, #0
  6c:	e1a00004 	mov	r0, r4
  70:	ebfffffe 	bl	0 <PUT32>
  74:	e3a01006 	mov	r1, #6
  78:	e59f003c 	ldr	r0, [pc, #60]	; bc <uart_init+0x98>
  7c:	ebfffffe 	bl	0 <PUT32>
  80:	e3a01000 	mov	r1, #0
  84:	e59f0034 	ldr	r0, [pc, #52]	; c0 <uart_init+0x9c>
  88:	ebfffffe 	bl	0 <PUT32>
  8c:	e59f1030 	ldr	r1, [pc, #48]	; c4 <uart_init+0xa0>
  90:	e59f0030 	ldr	r0, [pc, #48]	; c8 <uart_init+0xa4>
  94:	ebfffffe 	bl	0 <PUT32>
  98:	e3a01003 	mov	r1, #3
  9c:	e59f0028 	ldr	r0, [pc, #40]	; cc <uart_init+0xa8>
  a0:	ebfffffe 	bl	0 <PUT32>
  a4:	e3a01003 	mov	r1, #3
  a8:	e1a00004 	mov	r0, r4
  ac:	ebfffffe 	bl	0 <PUT32>
  b0:	ebfffffe 	bl	0 <dev_barrier>
  b4:	e8bd8010 	pop	{r4, pc}
  b8:	20215004 	eorcs	r5, r1, r4
  bc:	20215048 	eorcs	r5, r1, r8, asr #32
  c0:	20215044 	eorcs	r5, r1, r4, asr #32
  c4:	0000010e 	andeq	r0, r0, lr, lsl #2
  c8:	20215068 	eorcs	r5, r1, r8, rrx
  cc:	2021504c 	eorcs	r5, r1, ip, asr #32

000000d0 <uart_getc>:
  d0:	e92d4010 	push	{r4, lr}
  d4:	ebfffffe 	bl	0 <dev_barrier>
  d8:	ebffffc8 	bl	0 <uart_can_getc>
  dc:	e3500000 	cmp	r0, #0
  e0:	0afffffc 	beq	d8 <uart_getc+0x8>
  e4:	e59f0010 	ldr	r0, [pc, #16]	; fc <uart_getc+0x2c>
  e8:	ebfffffe 	bl	0 <GET32>
  ec:	e6ef4070 	uxtb	r4, r0
  f0:	ebfffffe 	bl	0 <dev_barrier>
  f4:	e1a00004 	mov	r0, r4
  f8:	e8bd8010 	pop	{r4, pc}
  fc:	20215040 	eorcs	r5, r1, r0, asr #32

00000100 <uart_can_putc>:
 100:	e92d4010 	push	{r4, lr}
 104:	ebfffffe 	bl	0 <dev_barrier>
 108:	e59f0008 	ldr	r0, [pc, #8]	; 118 <uart_can_putc+0x18>
 10c:	ebfffffe 	bl	0 <GET32>
 110:	e2000002 	and	r0, r0, #2
 114:	e8bd8010 	pop	{r4, pc}
 118:	20215064 	eorcs	r5, r1, r4, rrx

0000011c <uart_putc>:
 11c:	e92d4010 	push	{r4, lr}
 120:	e1a04000 	mov	r4, r0
 124:	ebfffffe 	bl	0 <dev_barrier>
 128:	ebfffffe 	bl	100 <uart_can_putc>
 12c:	e3500000 	cmp	r0, #0
 130:	0afffffc 	beq	128 <uart_putc+0xc>
 134:	e6ef1074 	uxtb	r1, r4
 138:	e59f0008 	ldr	r0, [pc, #8]	; 148 <uart_putc+0x2c>
 13c:	ebfffffe 	bl	0 <PUT32>
 140:	ebfffffe 	bl	0 <dev_barrier>
 144:	e8bd8010 	pop	{r4, pc}
 148:	20215040 	eorcs	r5, r1, r0, asr #32

0000014c <uart_has_data>:
 14c:	e92d4010 	push	{r4, lr}
 150:	ebffffaa 	bl	0 <uart_can_getc>
 154:	e8bd8010 	pop	{r4, pc}

00000158 <uart_getc_async>:
 158:	e92d4010 	push	{r4, lr}
 15c:	ebfffffe 	bl	14c <uart_has_data>
 160:	e3500000 	cmp	r0, #0
 164:	0a000001 	beq	170 <uart_getc_async+0x18>
 168:	ebfffffe 	bl	d0 <uart_getc>
 16c:	e8bd8010 	pop	{r4, pc}
 170:	e3e00000 	mvn	r0, #0
 174:	e8bd8010 	pop	{r4, pc}

00000178 <uart_tx_is_empty>:
 178:	e92d4010 	push	{r4, lr}
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e59f0014 	ldr	r0, [pc, #20]	; 19c <uart_tx_is_empty+0x24>
 184:	ebfffffe 	bl	0 <GET32>
 188:	e1a044a0 	lsr	r4, r0, #9
 18c:	e2044001 	and	r4, r4, #1
 190:	ebfffffe 	bl	0 <dev_barrier>
 194:	e1a00004 	mov	r0, r4
 198:	e8bd8010 	pop	{r4, pc}
 19c:	20215064 	eorcs	r5, r1, r4, rrx

000001a0 <uart_flush_tx>:
 1a0:	e92d4010 	push	{r4, lr}
 1a4:	ebfffffe 	bl	178 <uart_tx_is_empty>
 1a8:	e3500000 	cmp	r0, #0
 1ac:	0afffffc 	beq	1a4 <uart_flush_tx+0x4>
 1b0:	e8bd8010 	pop	{r4, pc}

000001b4 <uart_disable>:
 1b4:	e92d4010 	push	{r4, lr}
 1b8:	ebfffffe 	bl	0 <dev_barrier>
 1bc:	ebfffffe 	bl	1a0 <uart_flush_tx>
 1c0:	ebfffffe 	bl	0 <dev_barrier>
 1c4:	e59f4018 	ldr	r4, [pc, #24]	; 1e4 <uart_disable+0x30>
 1c8:	e1a00004 	mov	r0, r4
 1cc:	ebfffffe 	bl	0 <GET32>
 1d0:	e3c01001 	bic	r1, r0, #1
 1d4:	e1a00004 	mov	r0, r4
 1d8:	ebfffffe 	bl	0 <PUT32>
 1dc:	ebfffffe 	bl	0 <dev_barrier>
 1e0:	e8bd8010 	pop	{r4, pc}
 1e4:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004f4 	strdeq	r0, [r0], -r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001c2 	andeq	r0, r0, r2, asr #3
  10:	00017d0c 	andeq	r7, r1, ip, lsl #26
  14:	00005b00 	andeq	r5, r0, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001e800 	andeq	lr, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	01070403 	tsteq	r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	01b60601 			; <UNDEFINED> instruction: 0x01b60601
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000e905 	andeq	lr, r0, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
  48:	4f050803 	svcmi	0x00050803
  4c:	03000001 	movweq	r0, #1
  50:	009d0801 	addseq	r0, sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	0000cc07 	andeq	ip, r0, r7, lsl #24
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	000000ba 	strheq	r0, [r0], -sl
  64:	0e070803 	cdpeq	8, 0, cr0, cr7, cr3, {0}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	5d060000 	stcpl	0, cr0, [r6, #-0]
  7c:	02000001 	andeq	r0, r0, #1
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000178 	andeq	r0, r0, r8, ror r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	018a0600 	orreq	r0, sl, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	004f0107 	subeq	r0, pc, r7, lsl #2
  c4:	0c030000 	stceq	0, cr0, [r3], {-0}
  c8:	0000fe0e 	andeq	pc, r0, lr, lsl #28
  cc:	02770a00 	rsbseq	r0, r7, #0, 20
  d0:	0a000000 	beq	d8 <.debug_info+0xd8>
  d4:	0000001a 	andeq	r0, r0, sl, lsl r0
  d8:	004c0a01 	subeq	r0, ip, r1, lsl #20
  dc:	0a040000 	beq	1000e4 <uart_disable+0xfff30>
  e0:	00000132 	andeq	r0, r0, r2, lsr r1
  e4:	007f0a05 	rsbseq	r0, pc, r5, lsl #20
  e8:	0a060000 	beq	1800f0 <uart_disable+0x17ff3c>
  ec:	0000008e 	andeq	r0, r0, lr, lsl #1
  f0:	01690a07 	cmneq	r9, r7, lsl #20
  f4:	0a030000 	beq	c00fc <uart_disable+0xbff48>
  f8:	000000ab 	andeq	r0, r0, fp, lsr #1
  fc:	a80b0002 	stmdage	fp, {r1}
 100:	01000001 	tsteq	r0, r1
 104:	01a00696 	lsleq	r0, r6	; <illegal shifter operand>
 108:	00140000 	andseq	r0, r4, r0
 10c:	9c010000 	stcls	0, cr0, [r1], {-0}
 110:	0000011e 	andeq	r0, r0, lr, lsl r1
 114:	0001a80c 	andeq	sl, r1, ip, lsl #16
 118:	00011e00 	andeq	r1, r1, r0, lsl #28
 11c:	310d0000 	mrscc	r0, (UNDEF: 13)
 120:	01000000 	mrseq	r0, (UNDEF: 0)
 124:	0025058d 	eoreq	r0, r5, sp, lsl #11
 128:	01780000 	cmneq	r8, r0
 12c:	00280000 	eoreq	r0, r8, r0
 130:	9c010000 	stcls	0, cr0, [r1], {-0}
 134:	00000174 	andeq	r0, r0, r4, ror r1
 138:	0100630e 	tsteq	r0, lr, lsl #6
 13c:	0025098f 	eoreq	r0, r5, pc, lsl #19
 140:	00020000 	andeq	r0, r2, r0
 144:	00000000 	andeq	r0, r0, r0
 148:	800c0000 	andhi	r0, ip, r0
 14c:	c7000001 	strgt	r0, [r0, -r1]
 150:	0f000004 	svceq	0x00000004
 154:	00000188 	andeq	r0, r0, r8, lsl #3
 158:	000004d3 	ldrdeq	r0, [r0], -r3
 15c:	0000016a 	andeq	r0, r0, sl, ror #2
 160:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 164:	2150640c 	cmpcs	r0, ip, lsl #8
 168:	940c0020 	strls	r0, [ip], #-32	; 0xffffffe0
 16c:	c7000001 	strgt	r0, [r0, -r1]
 170:	00000004 	andeq	r0, r0, r4
 174:	0002990d 	andeq	r9, r2, sp, lsl #18
 178:	05860100 	streq	r0, [r6, #256]	; 0x100
 17c:	00000025 	andeq	r0, r0, r5, lsr #32
 180:	00000158 	andeq	r0, r0, r8, asr r1
 184:	00000020 	andeq	r0, r0, r0, lsr #32
 188:	01a19c01 			; <UNDEFINED> instruction: 0x01a19c01
 18c:	600c0000 	andvs	r0, ip, r0
 190:	a1000001 	tstge	r0, r1
 194:	0c000001 	stceq	0, cr0, [r0], {1}
 198:	0000016c 	andeq	r0, r0, ip, ror #2
 19c:	00000274 	andeq	r0, r0, r4, ror r2
 1a0:	01410d00 	cmpeq	r1, r0, lsl #26
 1a4:	80010000 	andhi	r0, r1, r0
 1a8:	00002505 	andeq	r2, r0, r5, lsl #10
 1ac:	00014c00 	andeq	r4, r1, r0, lsl #24
 1b0:	00000c00 	andeq	r0, r0, r0, lsl #24
 1b4:	c59c0100 	ldrgt	r0, [ip, #256]	; 0x100
 1b8:	0c000001 	stceq	0, cr0, [r0], {1}
 1bc:	00000154 	andeq	r0, r0, r4, asr r1
 1c0:	000002d5 	ldrdeq	r0, [r0], -r5
 1c4:	018f0b00 	orreq	r0, pc, r0, lsl #22
 1c8:	73010000 	movwvc	r0, #4096	; 0x1000
 1cc:	00011c06 	andeq	r1, r1, r6, lsl #24
 1d0:	00003000 	andeq	r3, r0, r0
 1d4:	299c0100 	ldmibcs	ip, {r8}
 1d8:	11000002 	tstne	r0, r2
 1dc:	73010063 	movwvc	r0, #4195	; 0x1063
 1e0:	00002c19 	andeq	r2, r0, r9, lsl ip
 1e4:	00001900 	andeq	r1, r0, r0, lsl #18
 1e8:	00001500 	andeq	r1, r0, r0, lsl #10
 1ec:	01280c00 			; <UNDEFINED> instruction: 0x01280c00
 1f0:	04c70000 	strbeq	r0, [r7], #0
 1f4:	2c0c0000 	stccs	0, cr0, [ip], {-0}
 1f8:	29000001 	stmdbcs	r0, {r0}
 1fc:	0f000002 	svceq	0x00000002
 200:	00000140 	andeq	r0, r0, r0, asr #2
 204:	000004df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 208:	0000021f 	andeq	r0, r0, pc, lsl r2
 20c:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 210:	2150400c 	cmpcs	r0, ip
 214:	51011020 	tstpl	r1, r0, lsr #32
 218:	08007405 	stmdaeq	r0, {r0, r2, sl, ip, sp, lr}
 21c:	0c001aff 			; <UNDEFINED> instruction: 0x0c001aff
 220:	00000144 	andeq	r0, r0, r4, asr #2
 224:	000004c7 	andeq	r0, r0, r7, asr #9
 228:	00f30d00 	rscseq	r0, r3, r0, lsl #26
 22c:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
 230:	00002505 	andeq	r2, r0, r5, lsl #10
 234:	00010000 	andeq	r0, r1, r0
 238:	00001c00 	andeq	r1, r0, r0, lsl #24
 23c:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
 240:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 244:	00746572 	rsbseq	r6, r4, r2, ror r5
 248:	25096b01 	strcs	r6, [r9, #-2817]	; 0xfffff4ff
 24c:	3b000000 	blcc	254 <.debug_info+0x254>
 250:	37000000 	strcc	r0, [r0, -r0]
 254:	0c000000 	stceq	0, cr0, [r0], {-0}
 258:	00000108 	andeq	r0, r0, r8, lsl #2
 25c:	000004c7 	andeq	r0, r0, r7, asr #9
 260:	00011012 	andeq	r1, r1, r2, lsl r0
 264:	0004d300 	andeq	sp, r4, r0, lsl #6
 268:	50011000 	andpl	r1, r1, r0
 26c:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 270:	00002021 	andeq	r2, r0, r1, lsr #32
 274:	0000df0d 	andeq	sp, r0, sp, lsl #30
 278:	055c0100 	ldrbeq	r0, [ip, #-256]	; 0xffffff00
 27c:	00000025 	andeq	r0, r0, r5, lsr #32
 280:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 284:	00000030 	andeq	r0, r0, r0, lsr r0
 288:	02d59c01 	sbcseq	r9, r5, #256	; 0x100
 28c:	720e0000 	andvc	r0, lr, #0
 290:	01007465 	tsteq	r0, r5, ror #8
 294:	00250961 	eoreq	r0, r5, r1, ror #18
 298:	005f0000 	subseq	r0, pc, r0
 29c:	005d0000 	subseq	r0, sp, r0
 2a0:	d80c0000 	stmdale	ip, {}	; <UNPREDICTABLE>
 2a4:	c7000000 	strgt	r0, [r0, -r0]
 2a8:	0c000004 	stceq	0, cr0, [r0], {4}
 2ac:	000000dc 	ldrdeq	r0, [r0], -ip
 2b0:	000002d5 	ldrdeq	r0, [r0], -r5
 2b4:	0000ec0f 	andeq	lr, r0, pc, lsl #24
 2b8:	0004d300 	andeq	sp, r4, r0, lsl #6
 2bc:	0002cb00 	andeq	ip, r2, r0, lsl #22
 2c0:	50011000 	andpl	r1, r1, r0
 2c4:	50400c05 	subpl	r0, r0, r5, lsl #24
 2c8:	0c002021 	stceq	0, cr2, [r0], {33}	; 0x21
 2cc:	000000f4 	strdeq	r0, [r0], -r4
 2d0:	000004c7 	andeq	r0, r0, r7, asr #9
 2d4:	00001300 	andeq	r1, r0, r0, lsl #6
 2d8:	51010000 	mrspl	r0, (UNDEF: 1)
 2dc:	0000250c 	andeq	r2, r0, ip, lsl #10
 2e0:	00000000 	andeq	r0, r0, r0
 2e4:	00002400 	andeq	r2, r0, r0, lsl #8
 2e8:	2d9c0100 	ldfcss	f0, [ip]
 2ec:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 2f0:	00746572 	rsbseq	r6, r4, r2, ror r5
 2f4:	25095301 	strcs	r5, [r9, #-769]	; 0xfffffcff
 2f8:	74000000 	strvc	r0, [r0], #-0
 2fc:	72000000 	andvc	r0, r0, #0
 300:	0c000000 	stceq	0, cr0, [r0], {-0}
 304:	00000008 	andeq	r0, r0, r8
 308:	000004c7 	andeq	r0, r0, r7, asr #9
 30c:	0000100f 	andeq	r1, r0, pc
 310:	0004d300 	andeq	sp, r4, r0, lsl #6
 314:	00032300 	andeq	r2, r3, r0, lsl #6
 318:	50011000 	andpl	r1, r1, r0
 31c:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 320:	0c002021 	stceq	0, cr2, [r0], {33}	; 0x21
 324:	00000018 	andeq	r0, r0, r8, lsl r0
 328:	000004c7 	andeq	r0, r0, r7, asr #9
 32c:	01250b00 			; <UNDEFINED> instruction: 0x01250b00
 330:	44010000 	strmi	r0, [r1], #-0
 334:	0001b406 	andeq	fp, r1, r6, lsl #8
 338:	00003400 	andeq	r3, r0, r0, lsl #8
 33c:	909c0100 	addsls	r0, ip, r0, lsl #2
 340:	0c000003 	stceq	0, cr0, [r0], {3}
 344:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 348:	000004c7 	andeq	r0, r0, r7, asr #9
 34c:	0001c00c 	andeq	ip, r1, ip
 350:	0000fe00 	andeq	pc, r0, r0, lsl #28
 354:	01c40c00 	biceq	r0, r4, r0, lsl #24
 358:	04c70000 	strbeq	r0, [r7], #0
 35c:	d00f0000 	andle	r0, pc, r0
 360:	d3000001 	movwle	r0, #1
 364:	72000004 	andvc	r0, r0, #4
 368:	10000003 	andne	r0, r0, r3
 36c:	74025001 	strvc	r5, [r2], #-1
 370:	dc0f0000 	stcle	0, cr0, [pc], {-0}
 374:	df000001 	svcle	0x00000001
 378:	86000004 	strhi	r0, [r0], -r4
 37c:	10000003 	andne	r0, r0, r3
 380:	74025001 	strvc	r5, [r2], #-1
 384:	e00c0000 	and	r0, ip, r0
 388:	c7000001 	strgt	r0, [r0, -r1]
 38c:	00000004 	andeq	r0, r0, r4
 390:	0000420b 	andeq	r4, r0, fp, lsl #4
 394:	06200100 	strteq	r0, [r0], -r0, lsl #2
 398:	00000024 	andeq	r0, r0, r4, lsr #32
 39c:	000000ac 	andeq	r0, r0, ip, lsr #1
 3a0:	04c79c01 	strbeq	r9, [r7], #3073	; 0xc01
 3a4:	2c0c0000 	stccs	0, cr0, [ip], {-0}
 3a8:	c7000000 	strgt	r0, [r0, -r0]
 3ac:	0f000004 	svceq	0x00000004
 3b0:	00000038 	andeq	r0, r0, r8, lsr r0
 3b4:	000004eb 	andeq	r0, r0, fp, ror #9
 3b8:	000003c7 	andeq	r0, r0, r7, asr #7
 3bc:	01500110 	cmpeq	r0, r0, lsl r1
 3c0:	5101103e 	tstpl	r1, lr, lsr r0
 3c4:	0f003201 	svceq	0x00003201
 3c8:	00000044 	andeq	r0, r0, r4, asr #32
 3cc:	000004eb 	andeq	r0, r0, fp, ror #9
 3d0:	000003df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 3d4:	01500110 	cmpeq	r0, r0, lsl r1
 3d8:	5101103f 	tstpl	r1, pc, lsr r0
 3dc:	0c003201 	sfmeq	f3, 4, [r0], {1}
 3e0:	00000048 	andeq	r0, r0, r8, asr #32
 3e4:	000004c7 	andeq	r0, r0, r7, asr #9
 3e8:	0000540f 	andeq	r5, r0, pc, lsl #8
 3ec:	0004d300 	andeq	sp, r4, r0, lsl #6
 3f0:	0003fc00 	andeq	pc, r3, r0, lsl #24
 3f4:	50011000 	andpl	r1, r1, r0
 3f8:	00007402 	andeq	r7, r0, r2, lsl #8
 3fc:	0000600f 	andeq	r6, r0, pc
 400:	0004df00 	andeq	sp, r4, r0, lsl #30
 404:	00041000 	andeq	r1, r4, r0
 408:	50011000 	andpl	r1, r1, r0
 40c:	00007402 	andeq	r7, r0, r2, lsl #8
 410:	0000640c 	andeq	r6, r0, ip, lsl #8
 414:	0004c700 	andeq	ip, r4, r0, lsl #14
 418:	00740f00 	rsbseq	r0, r4, r0, lsl #30
 41c:	04df0000 	ldrbeq	r0, [pc], #0	; 424 <.debug_info+0x424>
 420:	04320000 	ldrteq	r0, [r2], #-0
 424:	01100000 	tsteq	r0, r0
 428:	00740250 	rsbseq	r0, r4, r0, asr r2
 42c:	01510110 	cmpeq	r1, r0, lsl r1
 430:	800f0030 	andhi	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
 434:	df000000 	svcle	0x00000000
 438:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
 43c:	10000004 	andne	r0, r0, r4
 440:	0c055001 	stceq	0, cr5, [r5], {1}
 444:	20215048 	eorcs	r5, r1, r8, asr #32
 448:	01510110 	cmpeq	r1, r0, lsl r1
 44c:	8c0f0036 	stchi	0, cr0, [pc], {54}	; 0x36
 450:	df000000 	svcle	0x00000000
 454:	6a000004 	bvs	46c <.debug_info+0x46c>
 458:	10000004 	andne	r0, r0, r4
 45c:	0c055001 	stceq	0, cr5, [r5], {1}
 460:	20215044 	eorcs	r5, r1, r4, asr #32
 464:	01510110 	cmpeq	r1, r0, lsl r1
 468:	980f0030 	stmdals	pc, {r4, r5}	; <UNPREDICTABLE>
 46c:	df000000 	svcle	0x00000000
 470:	88000004 	stmdahi	r0, {r2}
 474:	10000004 	andne	r0, r0, r4
 478:	0c055001 	stceq	0, cr5, [r5], {1}
 47c:	20215068 	eorcs	r5, r1, r8, rrx
 480:	03510110 	cmpeq	r1, #16, 2
 484:	00010e0a 	andeq	r0, r1, sl, lsl #28
 488:	0000a40f 	andeq	sl, r0, pc, lsl #8
 48c:	0004df00 	andeq	sp, r4, r0, lsl #30
 490:	0004a400 	andeq	sl, r4, r0, lsl #8
 494:	50011000 	andpl	r1, r1, r0
 498:	504c0c05 	subpl	r0, ip, r5, lsl #24
 49c:	01102021 	tsteq	r0, r1, lsr #32
 4a0:	00330151 	eorseq	r0, r3, r1, asr r1
 4a4:	0000b00f 	andeq	fp, r0, pc
 4a8:	0004df00 	andeq	sp, r4, r0, lsl #30
 4ac:	0004bd00 	andeq	fp, r4, r0, lsl #26
 4b0:	50011000 	andpl	r1, r1, r0
 4b4:	10007402 	andne	r7, r0, r2, lsl #8
 4b8:	33015101 	movwcc	r5, #4353	; 0x1101
 4bc:	00b40c00 	adcseq	r0, r4, r0, lsl #24
 4c0:	04c70000 	strbeq	r0, [r7], #0
 4c4:	14000000 	strne	r0, [r0], #-0
 4c8:	0000000e 	andeq	r0, r0, lr
 4cc:	0000000e 	andeq	r0, r0, lr
 4d0:	14069c02 	strne	r9, [r6], #-3074	; 0xfffff3fe
 4d4:	0000002b 	andeq	r0, r0, fp, lsr #32
 4d8:	0000002b 	andeq	r0, r0, fp, lsr #32
 4dc:	140ac202 	strne	ip, [sl], #-514	; 0xfffffdfe
 4e0:	00000199 	muleq	r0, r9, r1
 4e4:	00000199 	muleq	r0, r9, r1
 4e8:	1406ad02 	strne	sl, [r6], #-3330	; 0xfffff2fe
 4ec:	00000287 	andeq	r0, r0, r7, lsl #5
 4f0:	00000287 	andeq	r0, r0, r7, lsl #5
 4f4:	00061903 	andeq	r1, r6, r3, lsl #18

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <uart_disable+0x2bfef8>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <uart_disable+0xec2b7c>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <uart_disable+0x2cf6b8>
  64:	3a13490b 	bcc	4d2498 <uart_disable+0x4d22e4>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	0b1c0e03 	bleq	703888 <uart_disable+0x7036d4>
  78:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  7c:	03193f01 	tsteq	r9, #1, 30
  80:	3b0b3a0e 	blcc	2ce8c0 <uart_disable+0x2ce70c>
  84:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  88:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  8c:	97184006 	ldrls	r4, [r8, -r6]
  90:	13011942 	movwne	r1, #6466	; 0x1942
  94:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
  98:	11000182 	smlabbne	r0, r2, r1, r0
  9c:	00133101 	andseq	r3, r3, r1, lsl #2
  a0:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
  a4:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  a8:	0b3b0b3a 	bleq	ec2d98 <uart_disable+0xec2be4>
  ac:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  b0:	01111349 	tsteq	r1, r9, asr #6
  b4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  b8:	01194297 			; <UNDEFINED> instruction: 0x01194297
  bc:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  c0:	08030034 	stmdaeq	r3, {r2, r4, r5}
  c4:	0b3b0b3a 	bleq	ec2db4 <uart_disable+0xec2c00>
  c8:	13490b39 	movtne	r0, #39737	; 0x9b39
  cc:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d0:	0f000017 	svceq	0x00000017
  d4:	01018289 	smlabbeq	r1, r9, r2, r8
  d8:	13310111 	teqne	r1, #1073741828	; 0x40000004
  dc:	00001301 	andeq	r1, r0, r1, lsl #6
  e0:	01828a10 	orreq	r8, r2, r0, lsl sl
  e4:	91180200 	tstls	r8, r0, lsl #4
  e8:	00001842 	andeq	r1, r0, r2, asr #16
  ec:	03000511 	movweq	r0, #1297	; 0x511
  f0:	3b0b3a08 	blcc	2ce918 <uart_disable+0x2ce764>
  f4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  f8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  fc:	00001742 	andeq	r1, r0, r2, asr #14
 100:	01828912 	orreq	r8, r2, r2, lsl r9
 104:	31011101 	tstcc	r1, r1, lsl #2
 108:	13000013 	movwne	r0, #19
 10c:	0e03012e 	adfeqsp	f0, f3, #0.5
 110:	0b3b0b3a 	bleq	ec2e00 <uart_disable+0xec2c4c>
 114:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 118:	01111349 	tsteq	r1, r9, asr #6
 11c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 120:	01194297 			; <UNDEFINED> instruction: 0x01194297
 124:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 128:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 12c:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 130:	0b3a0e03 	bleq	e83944 <uart_disable+0xe83790>
 134:	0b390b3b 	bleq	e42e28 <uart_disable+0xe42c74>
 138:	Address 0x0000000000000138 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	01900000 	orrseq	r0, r0, r0
   4:	01a00000 	moveq	r0, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000054 	andeq	r0, r0, r4, asr r0
	...
  18:	00011c00 	andeq	r1, r1, r0, lsl #24
  1c:	00012700 	andeq	r2, r1, r0, lsl #14
  20:	50000100 	andpl	r0, r0, r0, lsl #2
  24:	00000127 	andeq	r0, r0, r7, lsr #2
  28:	0000014c 	andeq	r0, r0, ip, asr #2
  2c:	00540001 	subseq	r0, r4, r1
	...
  38:	10000000 	andne	r0, r0, r0
  3c:	14000001 	strne	r0, [r0], #-1
  40:	05000001 	streq	r0, [r0, #-1]
  44:	32007000 	andcc	r7, r0, #0
  48:	01149f1a 	tsteq	r4, sl, lsl pc
  4c:	011c0000 	tsteq	ip, r0
  50:	00010000 	andeq	r0, r1, r0
  54:	00000050 	andeq	r0, r0, r0, asr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
  60:	00000000 	andeq	r0, r0, r0
  64:	01000001 	tsteq	r0, r1
  68:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000024 	andeq	r0, r0, r4, lsr #32
  7c:	00540001 	subseq	r0, r4, r1
  80:	00000000 	andeq	r0, r0, r0
  84:	Address 0x0000000000000084 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001e8 	andeq	r0, r0, r8, ror #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
   4:	00620003 	rsbeq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	6f682f00 	svcvs	0x00682f00
  24:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  28:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  2c:	30343173 	eorscc	r3, r4, r3, ror r1
  30:	73632f65 	cmnvc	r3, #404	; 0x194
  34:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  38:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  3c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffea0 <uart_disable+0xfffffcec>
  40:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  48:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  4c:	61750000 	cmnvs	r5, r0
  50:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  54:	00000100 	andeq	r0, r0, r0, lsl #2
  58:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  5c:	00020068 	andeq	r0, r2, r8, rrx
  60:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  64:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  68:	00000002 	andeq	r0, r0, r2
  6c:	05002005 	streq	r2, [r0, #-5]
  70:	00000002 	andeq	r0, r0, r2
  74:	00d00300 	sbcseq	r0, r0, r0, lsl #6
  78:	2f050501 	svccs	0x00050501
  7c:	060f052f 	streq	r0, [pc], -pc, lsr #10
  80:	4a090501 	bmi	24148c <uart_disable+0x2412d8>
  84:	2f060505 	svccs	0x00060505
  88:	06010530 			; <UNDEFINED> instruction: 0x06010530
  8c:	06160514 			; <UNDEFINED> instruction: 0x06160514
  90:	05664803 	strbeq	r4, [r6, #-2051]!	; 0xfffff7fd
  94:	67313005 	ldrvs	r3, [r1, -r5]!
  98:	13053168 	movwne	r3, #20840	; 0x5168
  9c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  a0:	31680666 	cmncc	r8, r6, ror #12
  a4:	67696787 	strbvs	r6, [r9, -r7, lsl #15]!
  a8:	0105686a 	tsteq	r5, sl, ror #16
  ac:	15052f06 	strne	r2, [r5, #-3846]	; 0xfffff0fa
  b0:	d61b0306 	ldrle	r0, [fp], -r6, lsl #6
  b4:	302f0505 	eorcc	r0, pc, r5, lsl #10
  b8:	02001d05 	andeq	r1, r0, #320	; 0x140
  bc:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
  c0:	0402000b 	streq	r0, [r2], #-11
  c4:	0d050101 	stfeqs	f0, [r5, #-4]
  c8:	01040200 	mrseq	r0, R12_usr
  cc:	0b050106 	bleq	1404ec <uart_disable+0x140338>
  d0:	01040200 	mrseq	r0, R12_usr
  d4:	0605052e 	streq	r0, [r5], -lr, lsr #10
  d8:	060f054c 	streq	r0, [pc], -ip, asr #10
  dc:	4a090501 	bmi	2414e8 <uart_disable+0x241334>
  e0:	30060505 	andcc	r0, r6, r5, lsl #10
  e4:	06010530 			; <UNDEFINED> instruction: 0x06010530
  e8:	06190513 			; <UNDEFINED> instruction: 0x06190513
  ec:	2f050569 	svccs	0x00050569
  f0:	060f052f 	streq	r0, [pc], -pc, lsr #10
  f4:	06050501 	streq	r0, [r5], -r1, lsl #10
  f8:	0601054b 	streq	r0, [r1], -fp, asr #10
  fc:	1c052e15 	stcne	14, cr2, [r5], {21}
 100:	01064e06 	tsteq	r6, r6, lsl #28
 104:	4b060505 	blmi	181520 <uart_disable+0x18136c>
 108:	001d0530 	andseq	r0, sp, r0, lsr r5
 10c:	01010402 	tsteq	r1, r2, lsl #8
 110:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 114:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
 118:	0402000d 	streq	r0, [r2], #-13
 11c:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 120:	0402000b 	streq	r0, [r2], #-11
 124:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 128:	05684c06 	strbeq	r4, [r8, #-3078]!	; 0xfffff3fa
 12c:	052f0601 	streq	r0, [pc, #-1537]!	; fffffb33 <uart_disable+0xfffff97f>
 130:	054f0619 	strbeq	r0, [pc, #-1561]	; fffffb1f <uart_disable+0xfffff96b>
 134:	0c052f05 	stceq	15, cr2, [r5], {5}
 138:	01050106 	tsteq	r5, r6, lsl #2
 13c:	061b052f 	ldreq	r0, [fp], -pc, lsr #10
 140:	2f050532 	svccs	0x00050532
 144:	01060905 	tsteq	r6, r5, lsl #18
 148:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 14c:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
 150:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 154:	01054910 	tsteq	r5, r0, lsl r9
 158:	061c0530 			; <UNDEFINED> instruction: 0x061c0530
 15c:	2f050531 	svccs	0x00050531
 160:	060e052f 	streq	r0, [lr], -pc, lsr #10
 164:	4a250501 	bmi	941570 <uart_disable+0x9413bc>
 168:	052e0905 	streq	r0, [lr, #-2309]!	; 0xfffff6fb
 16c:	2f2f0605 	svccs	0x002f0605
 170:	13060105 	movwne	r0, #24837	; 0x6105
 174:	6a061a05 	bvs	186990 <uart_disable+0x1867dc>
 178:	02000905 	andeq	r0, r0, #81920	; 0x14000
 17c:	05300104 	ldreq	r0, [r0, #-260]!	; 0xfffffefc
 180:	0402000a 	streq	r0, [r2], #-10
 184:	0c051101 	stfeqs	f1, [r5], {1}
 188:	01040200 	mrseq	r0, R12_usr
 18c:	0a050106 	beq	1405ac <uart_disable+0x1403f8>
 190:	01040200 	mrseq	r0, R12_usr
 194:	0619052e 	ldreq	r0, [r9], -lr, lsr #10
 198:	667fad03 	ldrbtvs	sl, [pc], -r3, lsl #26
 19c:	302f0505 	eorcc	r0, pc, r5, lsl #10
 1a0:	13053130 	movwne	r3, #20784	; 0x5130
 1a4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1a8:	05670666 	strbeq	r0, [r7, #-1638]!	; 0xfffff99a
 1ac:	022f0601 	eoreq	r0, pc, #1048576	; 0x100000
 1b0:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
   4:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
   8:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
   c:	65640063 	strbvs	r0, [r4, #-99]!	; 0xffffff9d
  10:	61625f76 	smcvs	9718	; 0x25f6
  14:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
  18:	50470072 	subpl	r0, r7, r2, ror r0
  1c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  20:	5f434e55 	svcpl	0x00434e55
  24:	5054554f 	subspl	r5, r4, pc, asr #10
  28:	47005455 	smlsdmi	r0, r5, r4, r5
  2c:	32335445 	eorscc	r5, r3, #1157627904	; 0x45000000
  30:	72617500 	rsbvc	r7, r1, #0, 10
  34:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  38:	5f73695f 	svcpl	0x0073695f
  3c:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xfffff29b
  40:	61750079 	cmnvs	r5, r9, ror r0
  44:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  48:	0074696e 	rsbseq	r6, r4, lr, ror #18
  4c:	4f495047 	svcmi	0x00495047
  50:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  54:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  58:	2f003054 	svccs	0x00003054
  5c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  60:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  64:	3173632f 	cmncc	r3, pc, lsr #6
  68:	2f653034 	svccs	0x00653034
  6c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  70:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  74:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  78:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  7c:	47006970 	smlsdxmi	r0, r0, r9, r6
  80:	5f4f4950 	svcpl	0x004f4950
  84:	434e5546 	movtmi	r5, #58694	; 0xe546
  88:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  8c:	50470032 	subpl	r0, r7, r2, lsr r0
  90:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  94:	5f434e55 	svcpl	0x00434e55
  98:	33544c41 	cmpcc	r4, #16640	; 0x4100
  9c:	736e7500 	cmnvc	lr, #0, 10
  a0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  a8:	47007261 	strmi	r7, [r0, -r1, ror #4]
  ac:	5f4f4950 	svcpl	0x004f4950
  b0:	434e5546 	movtmi	r5, #58694	; 0xe546
  b4:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  b8:	6f6c0035 	svcvs	0x006c0035
  bc:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  c0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  c4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  cc:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  d0:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  d4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  dc:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  e0:	5f747261 	svcpl	0x00747261
  e4:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
  e8:	6f687300 	svcvs	0x00687300
  ec:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  f0:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  f4:	5f747261 	svcpl	0x00747261
  f8:	5f6e6163 	svcpl	0x006e6163
  fc:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 100:	736e7500 	cmnvc	lr, #0, 10
 104:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 108:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 10c:	6f6c0074 	svcvs	0x006c0074
 110:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 114:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 120:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 124:	72617500 	rsbvc	r7, r1, #0, 10
 128:	69645f74 	stmdbvs	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 12c:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 130:	50470065 	subpl	r0, r7, r5, rrx
 134:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 138:	5f434e55 	svcpl	0x00434e55
 13c:	31544c41 	cmpcc	r4, r1, asr #24
 140:	72617500 	rsbvc	r7, r1, #0, 10
 144:	61685f74 	smcvs	34292	; 0x85f4
 148:	61645f73 	smcvs	17907	; 0x45f3
 14c:	6c006174 	stfvss	f6, [r0], {116}	; 0x74
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 158:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 15c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 160:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 164:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 168:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 16c:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
 170:	415f434e 	cmpmi	pc, lr, asr #6
 174:	0034544c 	eorseq	r5, r4, ip, asr #8
 178:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 17c:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 180:	752f6372 	strvc	r6, [pc, #-882]!	; fffffe16 <uart_disable+0xfffffc62>
 184:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 188:	75700063 	ldrbvc	r0, [r0, #-99]!	; 0xffffff9d
 18c:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
 190:	5f747261 	svcpl	0x00747261
 194:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 198:	54555000 	ldrbpl	r5, [r5], #-0
 19c:	6c003233 	sfmvs	f3, 4, [r0], {51}	; 0x33
 1a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 1ac:	756c665f 	strbvc	r6, [ip, #-1631]!	; 0xfffff9a1
 1b0:	745f6873 	ldrbvc	r6, [pc], #-2163	; 1b8 <.debug_str+0x1b8>
 1b4:	69730078 	ldmdbvs	r3!, {r3, r4, r5, r6}^
 1b8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1bc:	61686320 	cmnvs	r8, r0, lsr #6
 1c0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 1c4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1c8:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 1cc:	20312e32 	eorscs	r2, r1, r2, lsr lr
 1d0:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 1d4:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 1d8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 1dc:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 1e0:	5b202965 	blpl	80a77c <uart_disable+0x80a5c8>
 1e4:	2f4d5241 	svccs	0x004d5241
 1e8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1ec:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 1f0:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1f4:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 1f8:	6f697369 	svcvs	0x00697369
 1fc:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 200:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 204:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 208:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 20c:	316d7261 	cmncc	sp, r1, ror #4
 210:	6a363731 	bvs	d8dedc <uart_disable+0xd8dd28>
 214:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 218:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 21c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 220:	316d7261 	cmncc	sp, r1, ror #4
 224:	6a363731 	bvs	d8def0 <uart_disable+0xd8dd3c>
 228:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 22c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 230:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 234:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 238:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 23c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 240:	206d7261 	rsbcs	r7, sp, r1, ror #4
 244:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 248:	613d6863 	teqvs	sp, r3, ror #16
 24c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 250:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 254:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 258:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 25c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 260:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 264:	20393975 	eorscs	r3, r9, r5, ror r9
 268:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 26c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 270:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 274:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 278:	5f4f4950 	svcpl	0x004f4950
 27c:	434e5546 	movtmi	r5, #58694	; 0xe546
 280:	504e495f 	subpl	r4, lr, pc, asr r9
 284:	67005455 	smlsdvs	r0, r5, r4, r5
 288:	5f6f6970 	svcpl	0x006f6970
 28c:	5f746573 	svcpl	0x00746573
 290:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 294:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 298:	72617500 	rsbvc	r7, r1, #0, 10
 29c:	65675f74 	strbvs	r5, [r7, #-3956]!	; 0xfffff08c
 2a0:	615f6374 	cmpvs	pc, r4, ror r3	; <UNPREDICTABLE>
 2a4:	636e7973 	cmnvs	lr, #1884160	; 0x1cc000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <uart_disable+0x80a41c>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000024 	andeq	r0, r0, r4, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000024 	andeq	r0, r0, r4, lsr #32
  34:	000000ac 	andeq	r0, r0, ip, lsr #1
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  4c:	00000030 	andeq	r0, r0, r0, lsr r0
  50:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  54:	00018e02 	andeq	r8, r1, r2, lsl #28
  58:	00000014 	andeq	r0, r0, r4, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000100 	andeq	r0, r0, r0, lsl #2
  64:	0000001c 	andeq	r0, r0, ip, lsl r0
  68:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  6c:	00018e02 	andeq	r8, r1, r2, lsl #28
  70:	00000014 	andeq	r0, r0, r4, lsl r0
  74:	00000000 	andeq	r0, r0, r0
  78:	0000011c 	andeq	r0, r0, ip, lsl r1
  7c:	00000030 	andeq	r0, r0, r0, lsr r0
  80:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  84:	00018e02 	andeq	r8, r1, r2, lsl #28
  88:	00000014 	andeq	r0, r0, r4, lsl r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	0000014c 	andeq	r0, r0, ip, asr #2
  94:	0000000c 	andeq	r0, r0, ip
  98:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  9c:	00018e02 	andeq	r8, r1, r2, lsl #28
  a0:	00000014 	andeq	r0, r0, r4, lsl r0
  a4:	00000000 	andeq	r0, r0, r0
  a8:	00000158 	andeq	r0, r0, r8, asr r1
  ac:	00000020 	andeq	r0, r0, r0, lsr #32
  b0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  b4:	00018e02 	andeq	r8, r1, r2, lsl #28
  b8:	00000014 	andeq	r0, r0, r4, lsl r0
  bc:	00000000 	andeq	r0, r0, r0
  c0:	00000178 	andeq	r0, r0, r8, ror r1
  c4:	00000028 	andeq	r0, r0, r8, lsr #32
  c8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  cc:	00018e02 	andeq	r8, r1, r2, lsl #28
  d0:	00000014 	andeq	r0, r0, r4, lsl r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	000001a0 	andeq	r0, r0, r0, lsr #3
  dc:	00000014 	andeq	r0, r0, r4, lsl r0
  e0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  e4:	00018e02 	andeq	r8, r1, r2, lsl #28
  e8:	00000014 	andeq	r0, r0, r4, lsl r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
  f4:	00000034 	andeq	r0, r0, r4, lsr r0
  f8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  fc:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd678>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_disable+0x4627c>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


interrupts-asm.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <system_enable_interrupts>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c00080 	bic	r0, r0, #128	; 0x80
   8:	e121f000 	msr	CPSR_c, r0
   c:	e12fff1e 	bx	lr

00000010 <system_disable_interrupts>:
  10:	e10f0000 	mrs	r0, CPSR
  14:	e3800080 	orr	r0, r0, #128	; 0x80
  18:	e121f000 	msr	CPSR_c, r0
  1c:	e12fff1e 	bx	lr

00000020 <_interrupt_table>:
  20:	e59ff030 	ldr	pc, [pc, #48]	; 58 <_reset_asm>
  24:	e59ff030 	ldr	pc, [pc, #48]	; 5c <_undefined_instruction_asm>
  28:	e59ff030 	ldr	pc, [pc, #48]	; 60 <_software_interrupt_asm>
  2c:	e59ff030 	ldr	pc, [pc, #48]	; 64 <_prefetch_abort_asm>
  30:	e59ff030 	ldr	pc, [pc, #48]	; 68 <_data_abort_asm>
  34:	e59ff01c 	ldr	pc, [pc, #28]	; 58 <_reset_asm>
  38:	e59ff02c 	ldr	pc, [pc, #44]	; 6c <_interrupt_asm>

0000003c <fast_interrupt_asm>:
  3c:	e24ee004 	sub	lr, lr, #4
  40:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  44:	e92d1fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  48:	e1a0000e 	mov	r0, lr
  4c:	ebfffffe 	bl	0 <fast_interrupt_vector>
  50:	e8bd1fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  54:	e8fd8000 	ldm	sp!, {pc}^

00000058 <_reset_asm>:
  58:	000000a4 	andeq	r0, r0, r4, lsr #1

0000005c <_undefined_instruction_asm>:
  5c:	000000ac 	andeq	r0, r0, ip, lsr #1

00000060 <_software_interrupt_asm>:
  60:	0000008c 	andeq	r0, r0, ip, lsl #1

00000064 <_prefetch_abort_asm>:
  64:	000000b4 	strheq	r0, [r0], -r4

00000068 <_data_abort_asm>:
  68:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>

0000006c <_interrupt_asm>:
  6c:	00000070 	andeq	r0, r0, r0, ror r0

00000070 <_interrupt_table_end>:
  70:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  74:	e24ee004 	sub	lr, lr, #4
  78:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  7c:	e1a0000e 	mov	r0, lr
  80:	ebfffffe 	bl	0 <interrupt_vector>
  84:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  88:	e1b0f00e 	movs	pc, lr

0000008c <software_interrupt_asm>:
  8c:	e92d5ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  90:	e1a01000 	mov	r1, r0
  94:	e24e0004 	sub	r0, lr, #4
  98:	ebfffffe 	bl	0 <syscall_vector>
  9c:	e8bd5ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  a0:	e1b0f00e 	movs	pc, lr

000000a4 <reset_asm>:
  a4:	e24ee004 	sub	lr, lr, #4
  a8:	ebfffffe 	bl	0 <reset_vector>

000000ac <undefined_instruction_asm>:
  ac:	e24ee004 	sub	lr, lr, #4
  b0:	ebfffffe 	bl	0 <undefined_instruction_vector>

000000b4 <prefetch_abort_asm>:
  b4:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  b8:	e24ee004 	sub	lr, lr, #4
  bc:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  c0:	e1a0000e 	mov	r0, lr
  c4:	ebfffffe 	bl	0 <prefetch_abort_vector>
  c8:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  cc:	e1b0f00e 	movs	pc, lr

000000d0 <data_abort_asm>:
  d0:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  d4:	e24ee008 	sub	lr, lr, #8
  d8:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  dc:	e1a0000e 	mov	r0, lr
  e0:	ebfffffe 	bl	0 <data_abort_vector>
  e4:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  e8:	e1b0f00e 	movs	pc, lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <data_abort_asm+0x168d75c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <is_gpio_int>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <dev_barrier>
   c:	e2443031 	sub	r3, r4, #49	; 0x31
  10:	e3530003 	cmp	r3, #3
  14:	8a000007 	bhi	38 <is_gpio_int+0x38>
  18:	e59f0030 	ldr	r0, [pc, #48]	; 50 <is_gpio_int+0x50>
  1c:	ebfffffe 	bl	0 <GET32>
  20:	e2444020 	sub	r4, r4, #32
  24:	e3a03001 	mov	r3, #1
  28:	e0004413 	and	r4, r0, r3, lsl r4
  2c:	ebfffffe 	bl	0 <dev_barrier>
  30:	e1a00004 	mov	r0, r4
  34:	e8bd8010 	pop	{r4, pc}
  38:	e3a03020 	mov	r3, #32
  3c:	e59f2010 	ldr	r2, [pc, #16]	; 54 <is_gpio_int+0x54>
  40:	e59f1010 	ldr	r1, [pc, #16]	; 58 <is_gpio_int+0x58>
  44:	e59f0010 	ldr	r0, [pc, #16]	; 5c <is_gpio_int+0x5c>
  48:	ebfffffe 	bl	0 <printk>
  4c:	ebfffffe 	bl	0 <clean_reboot>
  50:	2000b208 	andcs	fp, r0, r8, lsl #4
	...
  5c:	00000014 	andeq	r0, r0, r4, lsl r0

00000060 <gpio_int_rising_edge>:
  60:	e92d4070 	push	{r4, r5, r6, lr}
  64:	e1a04000 	mov	r4, r0
  68:	ebfffffe 	bl	0 <dev_barrier>
  6c:	e3a0181e 	mov	r1, #1966080	; 0x1e0000
  70:	e59f005c 	ldr	r0, [pc, #92]	; d4 <gpio_int_rising_edge+0x74>
  74:	ebfffffe 	bl	0 <PUT32>
  78:	e354001f 	cmp	r4, #31
  7c:	9a000003 	bls	90 <gpio_int_rising_edge+0x30>
  80:	e354002f 	cmp	r4, #47	; 0x2f
  84:	0a000009 	beq	b0 <gpio_int_rising_edge+0x50>
  88:	ebfffffe 	bl	0 <dev_barrier>
  8c:	e8bd8070 	pop	{r4, r5, r6, pc}
  90:	e59f5040 	ldr	r5, [pc, #64]	; d8 <gpio_int_rising_edge+0x78>
  94:	e1a00005 	mov	r0, r5
  98:	ebfffffe 	bl	0 <GET32>
  9c:	e3a01001 	mov	r1, #1
  a0:	e1801411 	orr	r1, r0, r1, lsl r4
  a4:	e1a00005 	mov	r0, r5
  a8:	ebfffffe 	bl	0 <PUT32>
  ac:	eafffff5 	b	88 <gpio_int_rising_edge+0x28>
  b0:	e59f5024 	ldr	r5, [pc, #36]	; dc <gpio_int_rising_edge+0x7c>
  b4:	e1a00005 	mov	r0, r5
  b8:	ebfffffe 	bl	0 <GET32>
  bc:	e2444020 	sub	r4, r4, #32
  c0:	e3a01001 	mov	r1, #1
  c4:	e1801411 	orr	r1, r0, r1, lsl r4
  c8:	e1a00005 	mov	r0, r5
  cc:	ebfffffe 	bl	0 <PUT32>
  d0:	eaffffec 	b	88 <gpio_int_rising_edge+0x28>
  d4:	2000b214 	andcs	fp, r0, r4, lsl r2
  d8:	2020004c 	eorcs	r0, r0, ip, asr #32
  dc:	20200050 	eorcs	r0, r0, r0, asr r0

000000e0 <gpio_int_falling_edge>:
  e0:	e92d4070 	push	{r4, r5, r6, lr}
  e4:	e1a04000 	mov	r4, r0
  e8:	ebfffffe 	bl	0 <dev_barrier>
  ec:	e3a0181e 	mov	r1, #1966080	; 0x1e0000
  f0:	e59f005c 	ldr	r0, [pc, #92]	; 154 <gpio_int_falling_edge+0x74>
  f4:	ebfffffe 	bl	0 <PUT32>
  f8:	e354001f 	cmp	r4, #31
  fc:	9a000003 	bls	110 <gpio_int_falling_edge+0x30>
 100:	e354002f 	cmp	r4, #47	; 0x2f
 104:	0a000009 	beq	130 <gpio_int_falling_edge+0x50>
 108:	ebfffffe 	bl	0 <dev_barrier>
 10c:	e8bd8070 	pop	{r4, r5, r6, pc}
 110:	e59f5040 	ldr	r5, [pc, #64]	; 158 <gpio_int_falling_edge+0x78>
 114:	e1a00005 	mov	r0, r5
 118:	ebfffffe 	bl	0 <GET32>
 11c:	e3a01001 	mov	r1, #1
 120:	e1801411 	orr	r1, r0, r1, lsl r4
 124:	e1a00005 	mov	r0, r5
 128:	ebfffffe 	bl	0 <PUT32>
 12c:	eafffff5 	b	108 <gpio_int_falling_edge+0x28>
 130:	e59f5024 	ldr	r5, [pc, #36]	; 15c <gpio_int_falling_edge+0x7c>
 134:	e1a00005 	mov	r0, r5
 138:	ebfffffe 	bl	0 <GET32>
 13c:	e2444020 	sub	r4, r4, #32
 140:	e3a01001 	mov	r1, #1
 144:	e1801411 	orr	r1, r0, r1, lsl r4
 148:	e1a00005 	mov	r0, r5
 14c:	ebfffffe 	bl	0 <PUT32>
 150:	eaffffec 	b	108 <gpio_int_falling_edge+0x28>
 154:	2000b214 	andcs	fp, r0, r4, lsl r2
 158:	20200058 	eorcs	r0, r0, r8, asr r0
 15c:	2020005c 	eorcs	r0, r0, ip, asr r0

00000160 <gpio_event_detected>:
 160:	e92d4010 	push	{r4, lr}
 164:	e1a04000 	mov	r4, r0
 168:	ebfffffe 	bl	0 <dev_barrier>
 16c:	e354001f 	cmp	r4, #31
 170:	9a000005 	bls	18c <gpio_event_detected+0x2c>
 174:	e354002f 	cmp	r4, #47	; 0x2f
 178:	0a000008 	beq	1a0 <gpio_event_detected+0x40>
 17c:	e3a04000 	mov	r4, #0
 180:	ebfffffe 	bl	0 <dev_barrier>
 184:	e1a00004 	mov	r0, r4
 188:	e8bd8010 	pop	{r4, pc}
 18c:	e59f0024 	ldr	r0, [pc, #36]	; 1b8 <gpio_event_detected+0x58>
 190:	ebfffffe 	bl	0 <GET32>
 194:	e3a03001 	mov	r3, #1
 198:	e0004413 	and	r4, r0, r3, lsl r4
 19c:	eafffff7 	b	180 <gpio_event_detected+0x20>
 1a0:	e59f0014 	ldr	r0, [pc, #20]	; 1bc <gpio_event_detected+0x5c>
 1a4:	ebfffffe 	bl	0 <GET32>
 1a8:	e2444020 	sub	r4, r4, #32
 1ac:	e3a03001 	mov	r3, #1
 1b0:	e0004413 	and	r4, r0, r3, lsl r4
 1b4:	eafffff1 	b	180 <gpio_event_detected+0x20>
 1b8:	20200040 	eorcs	r0, r0, r0, asr #32
 1bc:	20200044 	eorcs	r0, r0, r4, asr #32

000001c0 <gpio_event_clear>:
 1c0:	e92d4010 	push	{r4, lr}
 1c4:	e1a04000 	mov	r4, r0
 1c8:	ebfffffe 	bl	0 <dev_barrier>
 1cc:	e354001f 	cmp	r4, #31
 1d0:	9a000003 	bls	1e4 <gpio_event_clear+0x24>
 1d4:	e354002f 	cmp	r4, #47	; 0x2f
 1d8:	0a000006 	beq	1f8 <gpio_event_clear+0x38>
 1dc:	ebfffffe 	bl	0 <dev_barrier>
 1e0:	e8bd8010 	pop	{r4, pc}
 1e4:	e3a01001 	mov	r1, #1
 1e8:	e1a01411 	lsl	r1, r1, r4
 1ec:	e59f001c 	ldr	r0, [pc, #28]	; 210 <gpio_event_clear+0x50>
 1f0:	ebfffffe 	bl	0 <PUT32>
 1f4:	eafffff8 	b	1dc <gpio_event_clear+0x1c>
 1f8:	e2444020 	sub	r4, r4, #32
 1fc:	e3a01001 	mov	r1, #1
 200:	e1a01411 	lsl	r1, r1, r4
 204:	e59f0008 	ldr	r0, [pc, #8]	; 214 <gpio_event_clear+0x54>
 208:	ebfffffe 	bl	0 <PUT32>
 20c:	eafffff2 	b	1dc <gpio_event_clear+0x1c>
 210:	20200040 	eorcs	r0, r0, r0, asr #32
 214:	20200044 	eorcs	r0, r0, r4, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
   4:	70672f63 	rsbvc	r2, r7, r3, ror #30
   8:	692d6f69 	pushvs	{r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
   c:	632e746e 			; <UNDEFINED> instruction: 0x632e746e
  10:	00000000 	andeq	r0, r0, r0
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <gpio_event_clear+0x1cc934c>
  20:	673a6425 	ldrvs	r6, [sl, -r5, lsr #8]!
  24:	5f6f6970 	svcpl	0x006f6970
  28:	20746e69 	rsbscs	r6, r4, r9, ror #28
  2c:	61726170 	cmnvs	r2, r0, ror r1
  30:	6f6e206d 	svcvs	0x006e206d
  34:	61762074 	cmnvs	r6, r4, ror r0
  38:	2064696c 	rsbcs	r6, r4, ip, ror #18
  3c:	4f495047 	svcmi	0x00495047
  40:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  44:	2e2e2e30 	mcrcs	14, 1, r2, cr14, cr0, {1}
  48:	6e692033 	mcrvs	0, 3, r2, cr9, cr3, {1}
  4c:	0a747570 	beq	1d1d614 <gpio_event_clear+0x1d1d454>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.3942>:
   0:	675f7369 	ldrbvs	r7, [pc, -r9, ror #6]
   4:	5f6f6970 	svcpl	0x006f6970
   8:	00746e69 	rsbseq	r6, r4, r9, ror #28

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001e2 	andeq	r0, r0, r2, ror #3
  10:	0001a10c 	andeq	sl, r1, ip, lsl #2
  14:	00007100 	andeq	r7, r0, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	00021800 	andeq	r1, r2, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	1d070403 	cfstrsne	mvf0, [r7, #-12]
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	d6060103 	strle	r0, [r6], -r3, lsl #2
  3c:	03000001 	movweq	r0, #1
  40:	017d0502 	cmneq	sp, r2, lsl #10
  44:	04030000 	streq	r0, [r3], #-0
  48:	0001b805 	andeq	fp, r1, r5, lsl #16
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	0000015e 	andeq	r0, r0, lr, asr r1
  54:	95080103 	strls	r0, [r8, #-259]	; 0xfffffefd
  58:	03000000 	movweq	r0, #0
  5c:	00c20702 	sbceq	r0, r2, r2, lsl #14
  60:	04030000 	streq	r0, [r3], #-0
  64:	0000b007 	andeq	fp, r0, r7
  68:	07080300 	streq	r0, [r8, -r0, lsl #6]
  6c:	0000012a 	andeq	r0, r0, sl, lsr #2
  70:	00002505 	andeq	r2, r0, r5, lsl #10
  74:	00007f00 	andeq	r7, r0, r0, lsl #30
  78:	00250600 	eoreq	r0, r5, r0, lsl #12
  7c:	07000000 	streq	r0, [r0, -r0]
  80:	0000016c 	andeq	r0, r0, ip, ror #2
  84:	8b0e1c02 	blhi	387094 <gpio_event_clear+0x386ed4>
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00007004 	andeq	r7, r0, r4
  90:	00250500 	eoreq	r0, r5, r0, lsl #10
  94:	00a00000 	adceq	r0, r0, r0
  98:	a0060000 	andge	r0, r6, r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00ad0408 	adceq	r0, sp, r8, lsl #8
  a4:	01030000 	mrseq	r0, (UNDEF: 3)
  a8:	00017808 	andeq	r7, r1, r8, lsl #16
  ac:	00a60400 	adceq	r0, r6, r0, lsl #8
  b0:	9c070000 	stcls	0, cr0, [r7], {-0}
  b4:	02000001 	andeq	r0, r0, #1
  b8:	00be0e21 	adcseq	r0, lr, r1, lsr #28
  bc:	04080000 	streq	r0, [r8], #-0
  c0:	00000091 	muleq	r0, r1, r0
  c4:	54010709 	strpl	r0, [r1], #-1801	; 0xfffff8f7
  c8:	03000000 	movweq	r0, #0
  cc:	00eb0643 	rsceq	r0, fp, r3, asr #12
  d0:	130a0000 	movwne	r0, #40960	; 0xa000
  d4:	31000000 	mrscc	r0, (UNDEF: 0)
  d8:	00001d0a 	andeq	r1, r0, sl, lsl #26
  dc:	270a3200 	strcs	r3, [sl, -r0, lsl #4]
  e0:	33000000 	movwcc	r0, #0
  e4:	0000310a 	andeq	r3, r0, sl, lsl #2
  e8:	0b003400 	bleq	d0f0 <gpio_event_clear+0xcf30>
  ec:	0000004f 	andeq	r0, r0, pc, asr #32
  f0:	33170701 	tstcc	r7, #262144	; 0x40000
  f4:	40000000 	andmi	r0, r0, r0
  f8:	0b202000 	bleq	808100 <gpio_event_clear+0x807f40>
  fc:	00000059 	andeq	r0, r0, r9, asr r0
 100:	33170801 	tstcc	r7, #65536	; 0x10000
 104:	44000000 	strmi	r0, [r0], #-0
 108:	0b202000 	bleq	808110 <gpio_event_clear+0x807f50>
 10c:	0000014a 	andeq	r0, r0, sl, asr #2
 110:	33170901 	tstcc	r7, #16384	; 0x4000
 114:	4c000000 	stcmi	0, cr0, [r0], {-0}
 118:	0b202000 	bleq	808120 <gpio_event_clear+0x807f60>
 11c:	00000154 	andeq	r0, r0, r4, asr r1
 120:	33170a01 	tstcc	r7, #4096	; 0x1000
 124:	50000000 	andpl	r0, r0, r0
 128:	0b202000 	bleq	808130 <gpio_event_clear+0x807f70>
 12c:	000000eb 	andeq	r0, r0, fp, ror #1
 130:	33170b01 	tstcc	r7, #1024	; 0x400
 134:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 138:	0b202000 	bleq	808140 <gpio_event_clear+0x807f80>
 13c:	000000f5 	strdeq	r0, [r0], -r5
 140:	33170c01 	tstcc	r7, #256	; 0x100
 144:	5c000000 	stcpl	0, cr0, [r0], {-0}
 148:	0b202000 	bleq	808150 <gpio_event_clear+0x807f90>
 14c:	000002a3 	andeq	r0, r0, r3, lsr #5
 150:	33170f01 	tstcc	r7, #1, 30
 154:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 158:	0b2000b2 	bleq	800428 <gpio_event_clear+0x800268>
 15c:	0000018e 	andeq	r0, r0, lr, lsl #3
 160:	33171001 	tstcc	r7, #1
 164:	14000000 	strne	r0, [r0], #-0
 168:	0c2000b2 	stceq	0, cr0, [r0], #-712	; 0xfffffd38
 16c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 170:	c0066301 	andgt	r6, r6, r1, lsl #6
 174:	58000001 	stmdapl	r0, {r0}
 178:	01000000 	mrseq	r0, (UNDEF: 0)
 17c:	0001e29c 	muleq	r1, ip, r2
 180:	69700d00 	ldmdbvs	r0!, {r8, sl, fp}^
 184:	6301006e 	movwvs	r0, #4206	; 0x106e
 188:	00002c20 	andeq	r2, r0, r0, lsr #24
 18c:	00000a00 	andeq	r0, r0, r0, lsl #20
 190:	00000000 	andeq	r0, r0, r0
 194:	01cc0e00 	biceq	r0, ip, r0, lsl #28
 198:	04770000 	ldrbteq	r0, [r7], #-0
 19c:	e00e0000 	and	r0, lr, r0
 1a0:	77000001 	strvc	r0, [r0, -r1]
 1a4:	0f000004 	svceq	0x00000004
 1a8:	000001f4 	strdeq	r0, [r0], -r4
 1ac:	00000483 	andeq	r0, r0, r3, lsl #9
 1b0:	000001c6 	andeq	r0, r0, r6, asr #3
 1b4:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 1b8:	2000400c 	andcs	r4, r0, ip
 1bc:	51011020 	tstpl	r1, r0, lsr #32
 1c0:	00743104 	rsbseq	r3, r4, r4, lsl #2
 1c4:	0c110024 	ldceq	0, cr0, [r1], {36}	; 0x24
 1c8:	83000002 	movwhi	r0, #2
 1cc:	10000004 	andne	r0, r0, r4
 1d0:	0c055001 	stceq	0, cr5, [r5], {1}
 1d4:	20200044 	eorcs	r0, r0, r4, asr #32
 1d8:	04510110 	ldrbeq	r0, [r1], #-272	; 0xfffffef0
 1dc:	24007431 	strcs	r7, [r0], #-1073	; 0xfffffbcf
 1e0:	3b120000 	blcc	4801e8 <gpio_event_clear+0x480028>
 1e4:	01000000 	mrseq	r0, (UNDEF: 0)
 1e8:	00250552 	eoreq	r0, r5, r2, asr r5
 1ec:	01600000 	cmneq	r0, r0
 1f0:	00600000 	rsbeq	r0, r0, r0
 1f4:	9c010000 	stcls	0, cr0, [r1], {-0}
 1f8:	00000261 	andeq	r0, r0, r1, ror #4
 1fc:	6e69700d 	cdpvs	0, 6, cr7, cr9, cr13, {0}
 200:	22520100 	subscs	r0, r2, #0, 2
 204:	0000002c 	andeq	r0, r0, ip, lsr #32
 208:	0000005e 	andeq	r0, r0, lr, asr r0
 20c:	0000004e 	andeq	r0, r0, lr, asr #32
 210:	00000013 	andeq	r0, r0, r3, lsl r0
 214:	09550100 	ldmdbeq	r5, {r8}^
 218:	00000025 	andeq	r0, r0, r5, lsr #32
 21c:	000000d5 	ldrdeq	r0, [r0], -r5
 220:	000000c9 	andeq	r0, r0, r9, asr #1
 224:	00016c0e 	andeq	r6, r1, lr, lsl #24
 228:	00047700 	andeq	r7, r4, r0, lsl #14
 22c:	01840e00 	orreq	r0, r4, r0, lsl #28
 230:	04770000 	ldrbteq	r0, [r7], #-0
 234:	940f0000 	strls	r0, [pc], #-0	; 23c <.debug_info+0x23c>
 238:	8f000001 	svchi	0x00000001
 23c:	4d000004 	stcmi	0, cr0, [r0, #-16]
 240:	10000002 	andne	r0, r0, r2
 244:	0c055001 	stceq	0, cr5, [r5], {1}
 248:	20200040 	eorcs	r0, r0, r0, asr #32
 24c:	01a81100 			; <UNDEFINED> instruction: 0x01a81100
 250:	048f0000 	streq	r0, [pc], #0	; 258 <.debug_info+0x258>
 254:	01100000 	tsteq	r0, r0
 258:	440c0550 	strmi	r0, [ip], #-1360	; 0xfffffab0
 25c:	00202000 	eoreq	r2, r0, r0
 260:	00d50c00 	sbcseq	r0, r5, r0, lsl #24
 264:	41010000 	mrsmi	r0, (UNDEF: 1)
 268:	0000e006 	andeq	lr, r0, r6
 26c:	00008000 	andeq	r8, r0, r0
 270:	089c0100 	ldmeq	ip, {r8}
 274:	0d000003 	stceq	0, cr0, [r0, #-12]
 278:	006e6970 	rsbeq	r6, lr, r0, ror r9
 27c:	2c254101 	stfcss	f4, [r5], #-4
 280:	2c000000 	stccs	0, cr0, [r0], {-0}
 284:	22000001 	andcs	r0, r0, #1
 288:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 28c:	000000ec 	andeq	r0, r0, ip, ror #1
 290:	00000477 	andeq	r0, r0, r7, ror r4
 294:	0000f80f 	andeq	pc, r0, pc, lsl #16
 298:	00048300 	andeq	r8, r4, r0, lsl #6
 29c:	0002b200 	andeq	fp, r2, r0, lsl #4
 2a0:	50011000 	andpl	r1, r1, r0
 2a4:	b2140c05 	andslt	r0, r4, #1280	; 0x500
 2a8:	01102000 	tsteq	r0, r0
 2ac:	404e0351 	submi	r0, lr, r1, asr r3
 2b0:	0c0e0024 	stceq	0, cr0, [lr], {36}	; 0x24
 2b4:	77000001 	strvc	r0, [r0, -r1]
 2b8:	0f000004 	svceq	0x00000004
 2bc:	0000011c 	andeq	r0, r0, ip, lsl r1
 2c0:	0000048f 	andeq	r0, r0, pc, lsl #9
 2c4:	000002cf 	andeq	r0, r0, pc, asr #5
 2c8:	02500110 	subseq	r0, r0, #16, 2
 2cc:	0f000075 	svceq	0x00000075
 2d0:	0000012c 	andeq	r0, r0, ip, lsr #2
 2d4:	00000483 	andeq	r0, r0, r3, lsl #9
 2d8:	000002e3 	andeq	r0, r0, r3, ror #5
 2dc:	02500110 	subseq	r0, r0, #16, 2
 2e0:	0f000075 	svceq	0x00000075
 2e4:	0000013c 	andeq	r0, r0, ip, lsr r1
 2e8:	0000048f 	andeq	r0, r0, pc, lsl #9
 2ec:	000002f7 	strdeq	r0, [r0], -r7
 2f0:	02500110 	subseq	r0, r0, #16, 2
 2f4:	11000075 	tstne	r0, r5, ror r0
 2f8:	00000150 	andeq	r0, r0, r0, asr r1
 2fc:	00000483 	andeq	r0, r0, r3, lsl #9
 300:	02500110 	subseq	r0, r0, #16, 2
 304:	00000075 	andeq	r0, r0, r5, ror r0
 308:	0001c10c 	andeq	ip, r1, ip, lsl #2
 30c:	062e0100 	strteq	r0, [lr], -r0, lsl #2
 310:	00000060 	andeq	r0, r0, r0, rrx
 314:	00000080 	andeq	r0, r0, r0, lsl #1
 318:	03af9c01 			; <UNDEFINED> instruction: 0x03af9c01
 31c:	700d0000 	andvc	r0, sp, r0
 320:	01006e69 	tsteq	r0, r9, ror #28
 324:	002c242e 	eoreq	r2, ip, lr, lsr #8
 328:	017a0000 	cmneq	sl, r0
 32c:	01700000 	cmneq	r0, r0
 330:	6c0e0000 	stcvs	0, cr0, [lr], {-0}
 334:	77000000 	strvc	r0, [r0, -r0]
 338:	0f000004 	svceq	0x00000004
 33c:	00000078 	andeq	r0, r0, r8, ror r0
 340:	00000483 	andeq	r0, r0, r3, lsl #9
 344:	00000359 	andeq	r0, r0, r9, asr r3
 348:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 34c:	00b2140c 	adcseq	r1, r2, ip, lsl #8
 350:	51011020 	tstpl	r1, r0, lsr #32
 354:	24404e03 	strbcs	r4, [r0], #-3587	; 0xfffff1fd
 358:	008c0e00 	addeq	r0, ip, r0, lsl #28
 35c:	04770000 	ldrbteq	r0, [r7], #-0
 360:	9c0f0000 	stcls	0, cr0, [pc], {-0}
 364:	8f000000 	svchi	0x00000000
 368:	76000004 	strvc	r0, [r0], -r4
 36c:	10000003 	andne	r0, r0, r3
 370:	75025001 	strvc	r5, [r2, #-1]
 374:	ac0f0000 	stcge	0, cr0, [pc], {-0}
 378:	83000000 	movwhi	r0, #0
 37c:	8a000004 	bhi	394 <.debug_info+0x394>
 380:	10000003 	andne	r0, r0, r3
 384:	75025001 	strvc	r5, [r2, #-1]
 388:	bc0f0000 	stclt	0, cr0, [pc], {-0}
 38c:	8f000000 	svchi	0x00000000
 390:	9e000004 	cdpls	0, 0, cr0, cr0, cr4, {0}
 394:	10000003 	andne	r0, r0, r3
 398:	75025001 	strvc	r5, [r2, #-1]
 39c:	d0110000 	andsle	r0, r1, r0
 3a0:	83000000 	movwhi	r0, #0
 3a4:	10000004 	andne	r0, r0, r4
 3a8:	75025001 	strvc	r5, [r2, #-1]
 3ac:	12000000 	andne	r0, r0, #0
 3b0:	00000297 	muleq	r0, r7, r2
 3b4:	25051801 	strcs	r1, [r5, #-2049]	; 0xfffff7ff
 3b8:	00000000 	andeq	r0, r0, r0
 3bc:	60000000 	andvs	r0, r0, r0
 3c0:	01000000 	mrseq	r0, (UNDEF: 0)
 3c4:	0004629c 	muleq	r4, ip, r2
 3c8:	01411400 	cmpeq	r1, r0, lsl #8
 3cc:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
 3d0:	00002c1a 	andeq	r2, r0, sl, lsl ip
 3d4:	0001c800 	andeq	ip, r1, r0, lsl #16
 3d8:	0001be00 	andeq	fp, r1, r0, lsl #28
 3dc:	00631300 	rsbeq	r1, r3, r0, lsl #6
 3e0:	1b010000 	blne	403e8 <gpio_event_clear+0x40228>
 3e4:	00002509 	andeq	r2, r0, r9, lsl #10
 3e8:	00020e00 	andeq	r0, r2, r0, lsl #28
 3ec:	00020c00 	andeq	r0, r2, r0, lsl #24
 3f0:	01101500 	tsteq	r0, r0, lsl #10
 3f4:	04720000 	ldrbteq	r0, [r2], #-0
 3f8:	03050000 	movweq	r0, #20480	; 0x5000
 3fc:	00000000 	andeq	r0, r0, r0
 400:	00000c0e 	andeq	r0, r0, lr, lsl #24
 404:	00047700 	andeq	r7, r4, r0, lsl #14
 408:	00200f00 	eoreq	r0, r0, r0, lsl #30
 40c:	048f0000 	streq	r0, [pc], #0	; 414 <.debug_info+0x414>
 410:	04200000 	strteq	r0, [r0], #-0
 414:	01100000 	tsteq	r0, r0
 418:	080c0550 	stmdaeq	ip, {r4, r6, r8, sl}
 41c:	002000b2 	strhteq	r0, [r0], -r2
 420:	0000300e 	andeq	r3, r0, lr
 424:	00047700 	andeq	r7, r4, r0, lsl #14
 428:	004c0f00 	subeq	r0, ip, r0, lsl #30
 42c:	049b0000 	ldreq	r0, [fp], #0
 430:	04580000 	ldrbeq	r0, [r8], #-0
 434:	01100000 	tsteq	r0, r0
 438:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
 43c:	10000000 	andne	r0, r0, r0
 440:	03055101 	movweq	r5, #20737	; 0x5101
 444:	00000000 	andeq	r0, r0, r0
 448:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 44c:	00000003 	andeq	r0, r0, r3
 450:	53011000 	movwpl	r1, #4096	; 0x1000
 454:	00200802 	eoreq	r0, r0, r2, lsl #16
 458:	0000500e 	andeq	r5, r0, lr
 45c:	0004a700 	andeq	sl, r4, r0, lsl #14
 460:	ad160000 	ldcge	0, cr0, [r6, #-0]
 464:	72000000 	andvc	r0, r0, #0
 468:	17000004 	strne	r0, [r0, -r4]
 46c:	0000002c 	andeq	r0, r0, ip, lsr #32
 470:	6204000b 	andvs	r0, r4, #11
 474:	18000004 	stmdane	r0, {r2}
 478:	00000007 	andeq	r0, r0, r7
 47c:	00000007 	andeq	r0, r0, r7
 480:	18069c02 	stmdane	r6, {r1, sl, fp, ip, pc}
 484:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
 488:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
 48c:	1806ad02 	stmdane	r6, {r1, r8, sl, fp, sp, pc}
 490:	0000006b 	andeq	r0, r0, fp, rrx
 494:	0000006b 	andeq	r0, r0, fp, rrx
 498:	180ac202 	stmdane	sl, {r1, r9, lr, pc}
 49c:	00000187 	andeq	r0, r0, r7, lsl #3
 4a0:	00000187 	andeq	r0, r0, r7, lsl #3
 4a4:	18062802 	stmdane	r6, {r1, fp, sp}
 4a8:	000000a3 	andeq	r0, r0, r3, lsr #1
 4ac:	000000a3 	andeq	r0, r0, r3, lsr #1
 4b0:	00066e02 	andeq	r6, r6, r2, lsl #28

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <gpio_event_clear+0x2bfeec>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  34:	01134919 	tsteq	r3, r9, lsl r9
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	13490005 	movtne	r0, #36869	; 0x9005
  40:	34070000 	strcc	r0, [r7], #-0
  44:	3a0e0300 	bcc	380c4c <gpio_event_clear+0x380a8c>
  48:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  4c:	3f13490b 	svccc	0x0013490b
  50:	00193c19 	andseq	r3, r9, r9, lsl ip
  54:	000f0800 	andeq	r0, pc, r0, lsl #16
  58:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <gpio_event_clear+0x2cf6ac>
  64:	3a13490b 	bcc	4d2498 <gpio_event_clear+0x4d22d8>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	0b1c0e03 	bleq	703888 <gpio_event_clear+0x7036c8>
  78:	340b0000 	strcc	r0, [fp], #-0
  7c:	3a0e0300 	bcc	380c84 <gpio_event_clear+0x380ac4>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  88:	0c000006 	stceq	0, cr0, [r0], {6}
  8c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  90:	0b3a0e03 	bleq	e838a4 <gpio_event_clear+0xe836e4>
  94:	0b390b3b 	bleq	e42d88 <gpio_event_clear+0xe42bc8>
  98:	01111927 	tsteq	r1, r7, lsr #18
  9c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  a0:	01194297 			; <UNDEFINED> instruction: 0x01194297
  a4:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  a8:	08030005 	stmdaeq	r3, {r0, r2}
  ac:	0b3b0b3a 	bleq	ec2d9c <gpio_event_clear+0xec2bdc>
  b0:	13490b39 	movtne	r0, #39737	; 0x9b39
  b4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b8:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  bc:	00018289 	andeq	r8, r1, r9, lsl #5
  c0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  c4:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
  c8:	11010182 	smlabbne	r1, r2, r1, r0
  cc:	01133101 	tsteq	r3, r1, lsl #2
  d0:	10000013 	andne	r0, r0, r3, lsl r0
  d4:	0001828a 	andeq	r8, r1, sl, lsl #5
  d8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  dc:	11000018 	tstne	r0, r8, lsl r0
  e0:	01018289 	smlabbeq	r1, r9, r2, r8
  e4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  e8:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
  ec:	03193f01 	tsteq	r9, #1, 30
  f0:	3b0b3a0e 	blcc	2ce930 <gpio_event_clear+0x2ce770>
  f4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  f8:	11134919 	tstne	r3, r9, lsl r9
  fc:	40061201 	andmi	r1, r6, r1, lsl #4
 100:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 104:	00001301 	andeq	r1, r0, r1, lsl #6
 108:	03003413 	movweq	r3, #1043	; 0x413
 10c:	3b0b3a0e 	blcc	2ce94c <gpio_event_clear+0x2ce78c>
 110:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 114:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 118:	00001742 	andeq	r1, r0, r2, asr #14
 11c:	03000514 	movweq	r0, #1300	; 0x514
 120:	3b0b3a0e 	blcc	2ce960 <gpio_event_clear+0x2ce7a0>
 124:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 128:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 12c:	00001742 	andeq	r1, r0, r2, asr #14
 130:	03003415 	movweq	r3, #1045	; 0x415
 134:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
 138:	00180219 	andseq	r0, r8, r9, lsl r2
 13c:	01011600 	tsteq	r1, r0, lsl #12
 140:	13011349 	movwne	r1, #4937	; 0x1349
 144:	21170000 	tstcs	r7, r0
 148:	2f134900 	svccs	0x00134900
 14c:	1800000b 	stmdane	r0, {r0, r1, r3}
 150:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 154:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 158:	0b3a0e03 	bleq	e8396c <gpio_event_clear+0xe837ac>
 15c:	0b390b3b 	bleq	e42e50 <gpio_event_clear+0xe42c90>
 160:	Address 0x0000000000000160 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	01c00000 	biceq	r0, r0, r0
   c:	01cb0000 	biceq	r0, fp, r0
  10:	00010000 	andeq	r0, r1, r0
  14:	0001cb50 	andeq	ip, r1, r0, asr fp
  18:	0001dc00 	andeq	sp, r1, r0, lsl #24
  1c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  20:	000001dc 	ldrdeq	r0, [r0], -ip
  24:	000001e4 	andeq	r0, r0, r4, ror #3
  28:	01f30004 	mvnseq	r0, r4
  2c:	01e49f50 	mvneq	r9, r0, asr pc
  30:	01fc0000 	mvnseq	r0, r0
  34:	00010000 	andeq	r0, r1, r0
  38:	0001fc54 	andeq	pc, r1, r4, asr ip	; <UNPREDICTABLE>
  3c:	00021800 	andeq	r1, r2, r0, lsl #16
  40:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
  44:	00009f20 	andeq	r9, r0, r0, lsr #30
	...
  5c:	01600000 	cmneq	r0, r0
  60:	016b0000 	cmneq	fp, r0
  64:	00010000 	andeq	r0, r1, r0
  68:	00016b50 	andeq	r6, r1, r0, asr fp
  6c:	00018000 	andeq	r8, r1, r0
  70:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  74:	00000180 	andeq	r0, r0, r0, lsl #3
  78:	0000018c 	andeq	r0, r0, ip, lsl #3
  7c:	01f30004 	mvnseq	r0, r4
  80:	018c9f50 	orreq	r9, ip, r0, asr pc
  84:	019c0000 	orrseq	r0, ip, r0
  88:	00010000 	andeq	r0, r1, r0
  8c:	00019c54 	andeq	r9, r1, r4, asr ip
  90:	0001a000 	andeq	sl, r1, r0
  94:	f3000400 	vshl.u8	d0, d0, d0
  98:	a09f5001 	addsge	r5, pc, r1
  9c:	ac000001 	stcge	0, cr0, [r0], {1}
  a0:	01000001 	tsteq	r0, r1
  a4:	01ac5400 			; <UNDEFINED> instruction: 0x01ac5400
  a8:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
  ac:	00030000 	andeq	r0, r3, r0
  b0:	b49f2074 	ldrlt	r2, [pc], #116	; b8 <.debug_loc+0xb8>
  b4:	c0000001 	andgt	r0, r0, r1
  b8:	04000001 	streq	r0, [r0], #-1
  bc:	5001f300 	andpl	pc, r1, r0, lsl #6
  c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  c4:	00000000 	andeq	r0, r0, r0
  c8:	00000100 	andeq	r0, r0, r0, lsl #2
	...
  d4:	00016c00 	andeq	r6, r1, r0, lsl #24
  d8:	00018000 	andeq	r8, r1, r0
  dc:	30000200 	andcc	r0, r0, r0, lsl #4
  e0:	0001809f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  e4:	00018c00 	andeq	r8, r1, r0, lsl #24
  e8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  ec:	0000018c 	andeq	r0, r0, ip, lsl #3
  f0:	0000019c 	muleq	r0, ip, r1
  f4:	9f300002 	svcls	0x00300002
  f8:	0000019c 	muleq	r0, ip, r1
  fc:	000001a0 	andeq	r0, r0, r0, lsr #3
 100:	a0540001 	subsge	r0, r4, r1
 104:	b4000001 	strlt	r0, [r0], #-1
 108:	02000001 	andeq	r0, r0, #1
 10c:	b49f3000 	ldrlt	r3, [pc], #0	; 114 <.debug_loc+0x114>
 110:	c0000001 	andgt	r0, r0, r1
 114:	01000001 	tsteq	r0, r1
 118:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 12c:	000000e0 	andeq	r0, r0, r0, ror #1
 130:	000000eb 	andeq	r0, r0, fp, ror #1
 134:	eb500001 	bl	1400140 <gpio_event_clear+0x13fff80>
 138:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 13c:	01000001 	tsteq	r0, r1
 140:	01085400 	tsteq	r8, r0, lsl #8
 144:	01100000 	tsteq	r0, r0
 148:	00040000 	andeq	r0, r4, r0
 14c:	9f5001f3 	svcls	0x005001f3
 150:	00000110 	andeq	r0, r0, r0, lsl r1
 154:	00000140 	andeq	r0, r0, r0, asr #2
 158:	40540001 	subsmi	r0, r4, r1
 15c:	60000001 	andvs	r0, r0, r1
 160:	03000001 	movweq	r0, #1
 164:	9f207400 	svcls	0x00207400
	...
 178:	00600000 	rsbeq	r0, r0, r0
 17c:	006b0000 	rsbeq	r0, fp, r0
 180:	00010000 	andeq	r0, r1, r0
 184:	00006b50 	andeq	r6, r0, r0, asr fp
 188:	00008800 	andeq	r8, r0, r0, lsl #16
 18c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 190:	00000088 	andeq	r0, r0, r8, lsl #1
 194:	00000090 	muleq	r0, r0, r0
 198:	01f30004 	mvnseq	r0, r4
 19c:	00909f50 	addseq	r9, r0, r0, asr pc
 1a0:	00c00000 	sbceq	r0, r0, r0
 1a4:	00010000 	andeq	r0, r1, r0
 1a8:	0000c054 	andeq	ip, r0, r4, asr r0
 1ac:	0000e000 	andeq	lr, r0, r0
 1b0:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
 1b4:	00009f20 	andeq	r9, r0, r0, lsr #30
	...
 1cc:	0000000b 	andeq	r0, r0, fp
 1d0:	0b500001 	bleq	14001dc <gpio_event_clear+0x140001c>
 1d4:	24000000 	strcs	r0, [r0], #-0
 1d8:	01000000 	mrseq	r0, (UNDEF: 0)
 1dc:	00245400 	eoreq	r5, r4, r0, lsl #8
 1e0:	002c0000 	eoreq	r0, ip, r0
 1e4:	00030000 	andeq	r0, r3, r0
 1e8:	2c9f2074 	ldccs	0, cr2, [pc], {116}	; 0x74
 1ec:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1f0:	04000000 	streq	r0, [r0], #-0
 1f4:	5001f300 	andpl	pc, r1, r0, lsl #6
 1f8:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
 1fc:	00006000 	andeq	r6, r0, r0
 200:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 20c:	002c0000 	eoreq	r0, ip, r0
 210:	00380000 	eorseq	r0, r8, r0
 214:	00010000 	andeq	r0, r1, r0
 218:	00000054 	andeq	r0, r0, r4, asr r0
 21c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000218 	andeq	r0, r0, r8, lsl r2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000195 	muleq	r0, r5, r1
   4:	00660003 	rsbeq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	6f682f00 	svcvs	0x00682f00
  24:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  28:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  2c:	30343173 	eorscc	r3, r4, r3, ror r1
  30:	73632f65 	cmnvc	r3, #404	; 0x194
  34:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  38:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  3c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffea0 <gpio_event_clear+0xfffffce0>
  40:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  48:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  4c:	70670000 	rsbvc	r0, r7, r0
  50:	692d6f69 	pushvs	{r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  54:	632e746e 			; <UNDEFINED> instruction: 0x632e746e
  58:	00000100 	andeq	r0, r0, r0, lsl #2
  5c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  60:	00020068 	andeq	r0, r2, r8, rrx
  64:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  68:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  6c:	00000002 	andeq	r0, r0, r2
  70:	05002405 	streq	r2, [r0, #-1029]	; 0xfffffbfb
  74:	00000002 	andeq	r0, r0, r2
  78:	01170300 	tsteq	r7, r0, lsl #6
  7c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  80:	14304b06 	ldrtne	r4, [r0], #-2822	; 0xfffff4fa
  84:	01061f05 	tsteq	r6, r5, lsl #30
  88:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
  8c:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
  90:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
  94:	25054a37 	strcs	r4, [r5, #-2615]	; 0xfffff5c9
  98:	0609052e 	streq	r0, [r9], -lr, lsr #10
  9c:	1505054c 	strne	r0, [r5, #-1356]	; 0xfffffab4
  a0:	06010530 			; <UNDEFINED> instruction: 0x06010530
  a4:	06090513 			; <UNDEFINED> instruction: 0x06090513
  a8:	014a7a03 	cmpeq	sl, r3, lsl #20
  ac:	0329059e 			; <UNDEFINED> instruction: 0x0329059e
  b0:	01069e0e 	tsteq	r6, lr, lsl #28
  b4:	4b060505 	blmi	1814d0 <gpio_event_clear+0x181310>
  b8:	08056830 	stmdaeq	r5, {r4, r5, fp, sp, lr}
  bc:	0c050106 	stfeqs	f0, [r5], {6}
  c0:	0f054c06 	svceq	0x00054c06
  c4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  c8:	01054e06 	tsteq	r5, r6, lsl #28
  cc:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
  d0:	2e7a0306 	cdpcs	3, 7, cr0, cr10, cr6, {0}
  d4:	01061a05 	tsteq	r6, r5, lsl #20
  d8:	06660905 	strbteq	r0, [r6], -r5, lsl #18
  dc:	061a05a0 	ldreq	r0, [sl], -r0, lsr #11
  e0:	66380501 	ldrtvs	r0, [r8], -r1, lsl #10
  e4:	052e0905 	streq	r0, [lr, #-2309]!	; 0xfffff6fb
  e8:	0b03062a 	bleq	c1998 <gpio_event_clear+0xc17d8>
  ec:	050106f2 	streq	r0, [r1, #-1778]	; 0xfffff90e
  f0:	304b0605 	subcc	r0, fp, r5, lsl #12
  f4:	06080568 	streq	r0, [r8], -r8, ror #10
  f8:	060c0501 	streq	r0, [ip], -r1, lsl #10
  fc:	060f054c 	streq	r0, [pc], -ip, asr #10
 100:	06050501 	streq	r0, [r5], -r1, lsl #10
 104:	0601054e 	streq	r0, [r1], -lr, asr #10
 108:	0609052f 	streq	r0, [r9], -pc, lsr #10
 10c:	052e7a03 	streq	r7, [lr, #-2563]!	; 0xfffff5fd
 110:	0501061a 	streq	r0, [r1, #-1562]	; 0xfffff9e6
 114:	a0066609 	andge	r6, r6, r9, lsl #12
 118:	01061a05 	tsteq	r6, r5, lsl #20
 11c:	05663805 	strbeq	r3, [r6, #-2053]!	; 0xfffff7fb
 120:	27052e09 	strcs	r2, [r5, -r9, lsl #28]
 124:	f2090306 	vcgt.s8	d0, d9, d6
 128:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 12c:	14304b06 	ldrtne	r4, [r0], #-2822	; 0xfffff4fa
 130:	01060805 	tsteq	r6, r5, lsl #16
 134:	4c060c05 	stcmi	12, cr0, [r6], {5}
 138:	01060f05 	tsteq	r6, r5, lsl #30
 13c:	05460905 	strbeq	r0, [r6, #-2309]	; 0xfffff6fb
 140:	30360605 	eorscc	r0, r6, r5, lsl #12
 144:	13060105 	movwne	r0, #24837	; 0x6105
 148:	03060905 	movweq	r0, #26885	; 0x6905
 14c:	12054a78 	andne	r4, r5, #120, 20	; 0x78000
 150:	23050106 	movwcs	r0, #20742	; 0x5106
 154:	09054a4a 	stmdbeq	r5, {r1, r3, r6, r9, fp, lr}
 158:	12053006 	andne	r3, r5, #6
 15c:	30050106 	andcc	r0, r5, r6, lsl #2
 160:	2e23054a 	cfsh64cs	mvdx0, mvdx3, #42
 164:	0625054a 	strteq	r0, [r5], -sl, asr #10
 168:	06660903 	strbteq	r0, [r6], -r3, lsl #18
 16c:	06050501 	streq	r0, [r5], -r1, lsl #10
 170:	0805304b 	stmdaeq	r5, {r0, r1, r3, r6, ip, sp}
 174:	0c050106 	stfeqs	f0, [r5], {6}
 178:	0f054c06 	svceq	0x00054c06
 17c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 180:	01054e06 	tsteq	r5, r6, lsl #28
 184:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 188:	2e7a0306 	cdpcs	3, 7, cr0, cr10, cr6, {0}
 18c:	062505a0 	strteq	r0, [r5], -r0, lsr #11
 190:	2e090501 	cfsh32cs	mvfx0, mvfx9, #1
 194:	01000e02 	tsteq	r0, r2, lsl #28
 198:	Address 0x0000000000000198 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
   4:	64007375 	strvs	r7, [r0], #-885	; 0xfffffc8b
   8:	625f7665 	subsvs	r7, pc, #105906176	; 0x6500000
   c:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
  10:	47007265 	strmi	r7, [r0, -r5, ror #4]
  14:	5f4f4950 	svcpl	0x004f4950
  18:	30544e49 	subscc	r4, r4, r9, asr #28
  1c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  20:	4e495f4f 	cdpmi	15, 4, cr5, cr9, cr15, {2}
  24:	47003154 	smlsdmi	r0, r4, r1, r3
  28:	5f4f4950 	svcpl	0x004f4950
  2c:	32544e49 	subscc	r4, r4, #1168	; 0x490
  30:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  34:	4e495f4f 	cdpmi	15, 4, cr5, cr9, cr15, {2}
  38:	67003354 	smlsdvs	r0, r4, r3, r3
  3c:	5f6f6970 	svcpl	0x006f6970
  40:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
  44:	65645f74 	strbvs	r5, [r4, #-3956]!	; 0xfffff08c
  48:	74636574 	strbtvc	r6, [r3], #-1396	; 0xfffffa8c
  4c:	67006465 	strvs	r6, [r0, -r5, ror #8]
  50:	5f6f6970 	svcpl	0x006f6970
  54:	30736465 	rsbscc	r6, r3, r5, ror #8
  58:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  5c:	64655f6f 	strbtvs	r5, [r5], #-3951	; 0xfffff091
  60:	70003173 	andvc	r3, r0, r3, ror r1
  64:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  68:	4700676e 	strmi	r6, [r0, -lr, ror #14]
  6c:	32335445 	eorscc	r5, r3, #1157627904	; 0x45000000
  70:	6f682f00 	svcvs	0x00682f00
  74:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  78:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  7c:	30343173 	eorscc	r3, r4, r3, ror r1
  80:	73632f65 	cmnvc	r3, #404	; 0x194
  84:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  88:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  8c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffef0 <gpio_event_clear+0xfffffd30>
  90:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  94:	736e7500 	cmnvc	lr, #0, 10
  98:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  9c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  a0:	63007261 	movwvs	r7, #609	; 0x261
  a4:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  a8:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  ac:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  b8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  bc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  c0:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  c4:	2074726f 	rsbscs	r7, r4, pc, ror #4
  c8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  cc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  d8:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  dc:	61665f74 	smcvs	26100	; 0x65f4
  e0:	6e696c6c 	cdpvs	12, 6, cr6, cr9, cr12, {3}
  e4:	64655f67 	strbtvs	r5, [r5], #-3943	; 0xfffff099
  e8:	67006567 	strvs	r6, [r0, -r7, ror #10]
  ec:	5f6f6970 	svcpl	0x006f6970
  f0:	306e6566 	rsbcc	r6, lr, r6, ror #10
  f4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  f8:	65665f6f 	strbvs	r5, [r6, #-3951]!	; 0xfffff091
  fc:	6700316e 	strvs	r3, [r0, -lr, ror #2]
 100:	5f6f6970 	svcpl	0x006f6970
 104:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
 108:	6c635f74 	stclvs	15, cr5, [r3], #-464	; 0xfffffe30
 10c:	00726165 	rsbseq	r6, r2, r5, ror #2
 110:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
 114:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 118:	5f5f4e4f 	svcpl	0x005f4e4f
 11c:	736e7500 	cmnvc	lr, #0, 10
 120:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 124:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 128:	6f6c0074 	svcvs	0x006c0074
 12c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 130:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 134:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 138:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 13c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 140:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 144:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 148:	70670074 	rsbvc	r0, r7, r4, ror r0
 14c:	725f6f69 	subsvc	r6, pc, #420	; 0x1a4
 150:	00306e65 	eorseq	r6, r0, r5, ror #28
 154:	6f697067 	svcvs	0x00697067
 158:	6e65725f 	mcrvs	2, 3, r7, cr5, cr15, {2}
 15c:	6f6c0031 	svcvs	0x006c0031
 160:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 164:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 168:	00746e69 	rsbseq	r6, r4, r9, ror #28
 16c:	5f697072 	svcpl	0x00697072
 170:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 174:	00726168 	rsbseq	r6, r2, r8, ror #2
 178:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 17c:	6f687300 	svcvs	0x00687300
 180:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 184:	7000746e 	andvc	r7, r0, lr, ror #8
 188:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 18c:	7067006b 	rsbvc	r0, r7, fp, rrx
 190:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 194:	325f7172 	subscc	r7, pc, #-2147483620	; 0x8000001c
 198:	006e655f 	rsbeq	r6, lr, pc, asr r5
 19c:	6b747570 	blvs	1d1d764 <gpio_event_clear+0x1d1d5a4>
 1a0:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 1a4:	672f6372 			; <UNDEFINED> instruction: 0x672f6372
 1a8:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
 1ac:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 1b0:	55500063 	ldrbpl	r0, [r0, #-99]	; 0xffffff9d
 1b4:	00323354 	eorseq	r3, r2, r4, asr r3
 1b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c0:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 1c4:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 1c8:	69725f74 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 1cc:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
 1d0:	6764655f 			; <UNDEFINED> instruction: 0x6764655f
 1d4:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
 1d8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1dc:	61686320 	cmnvs	r8, r0, lsr #6
 1e0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 1e4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1e8:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 1ec:	20312e32 	eorscs	r2, r1, r2, lsr lr
 1f0:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 1f4:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 1f8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 1fc:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 200:	5b202965 	blpl	80a79c <gpio_event_clear+0x80a5dc>
 204:	2f4d5241 	svccs	0x004d5241
 208:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 20c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 210:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 214:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 218:	6f697369 	svcvs	0x00697369
 21c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 220:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 224:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 228:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 22c:	316d7261 	cmncc	sp, r1, ror #4
 230:	6a363731 	bvs	d8defc <gpio_event_clear+0xd8dd3c>
 234:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 238:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 23c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 240:	316d7261 	cmncc	sp, r1, ror #4
 244:	6a363731 	bvs	d8df10 <gpio_event_clear+0xd8dd50>
 248:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 24c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 250:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 254:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 258:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 25c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 260:	206d7261 	rsbcs	r7, sp, r1, ror #4
 264:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 268:	613d6863 	teqvs	sp, r3, ror #16
 26c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 270:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 274:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 278:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 27c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 280:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 284:	20393975 	eorscs	r3, r9, r5, ror r9
 288:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 28c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 290:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 294:	6900676e 	stmdbvs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 298:	70675f73 	rsbvc	r5, r7, r3, ror pc
 29c:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 2a0:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 2a4:	5f6f6970 	svcpl	0x006f6970
 2a8:	5f717269 	svcpl	0x00717269
 2ac:	Address 0x00000000000002ac is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <gpio_event_clear+0x80a410>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000060 	andeq	r0, r0, r0, rrx
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000060 	andeq	r0, r0, r0, rrx
  34:	00000080 	andeq	r0, r0, r0, lsl #1
  38:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  3c:	86038504 	strhi	r8, [r3], -r4, lsl #10
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000018 	andeq	r0, r0, r8, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	000000e0 	andeq	r0, r0, r0, ror #1
  50:	00000080 	andeq	r0, r0, r0, lsl #1
  54:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  58:	86038504 	strhi	r8, [r3], -r4, lsl #10
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000160 	andeq	r0, r0, r0, ror #2
  6c:	00000060 	andeq	r0, r0, r0, rrx
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	000001c0 	andeq	r0, r0, r0, asr #3
  84:	00000058 	andeq	r0, r0, r8, asr r0
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_event_clear+0x12cd66c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_event_clear+0x46270>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


int-init-reg.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_init_reg>:
   0:	e92d4010 	push	{r4, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e1a04000 	mov	r4, r0
   c:	e3e01000 	mvn	r1, #0
  10:	e59f00a4 	ldr	r0, [pc, #164]	; bc <int_init_reg+0xbc>
  14:	ebfffffe 	bl	0 <PUT32>
  18:	e3e01000 	mvn	r1, #0
  1c:	e59f009c 	ldr	r0, [pc, #156]	; c0 <int_init_reg+0xc0>
  20:	ebfffffe 	bl	0 <PUT32>
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	ee0c4f10 	mcr	15, 0, r4, cr12, cr0, {0}
  2c:	ee1c3f10 	mrc	15, 0, r3, cr12, cr0, {0}
  30:	e313001f 	tst	r3, #31
  34:	1a000008 	bne	5c <int_init_reg+0x5c>
  38:	ee1c3f10 	mrc	15, 0, r3, cr12, cr0, {0}
  3c:	e1540003 	cmp	r4, r3
  40:	1a00000d 	bne	7c <int_init_reg+0x7c>
  44:	e59f1078 	ldr	r1, [pc, #120]	; c4 <int_init_reg+0xc4>
  48:	e59f3078 	ldr	r3, [pc, #120]	; c8 <int_init_reg+0xc8>
  4c:	e0411003 	sub	r1, r1, r3
  50:	e1a01141 	asr	r1, r1, #2
  54:	e3a03000 	mov	r3, #0
  58:	ea000013 	b	ac <int_init_reg+0xac>
  5c:	e59f3068 	ldr	r3, [pc, #104]	; cc <int_init_reg+0xcc>
  60:	e58d3000 	str	r3, [sp]
  64:	e3a0301b 	mov	r3, #27
  68:	e59f2060 	ldr	r2, [pc, #96]	; d0 <int_init_reg+0xd0>
  6c:	e59f1060 	ldr	r1, [pc, #96]	; d4 <int_init_reg+0xd4>
  70:	e59f0060 	ldr	r0, [pc, #96]	; d8 <int_init_reg+0xd8>
  74:	ebfffffe 	bl	0 <printk>
  78:	ebfffffe 	bl	0 <clean_reboot>
  7c:	e59f3058 	ldr	r3, [pc, #88]	; dc <int_init_reg+0xdc>
  80:	e58d3000 	str	r3, [sp]
  84:	e3a0301c 	mov	r3, #28
  88:	e59f2040 	ldr	r2, [pc, #64]	; d0 <int_init_reg+0xd0>
  8c:	e59f1040 	ldr	r1, [pc, #64]	; d4 <int_init_reg+0xd4>
  90:	e59f0040 	ldr	r0, [pc, #64]	; d8 <int_init_reg+0xd8>
  94:	ebfffffe 	bl	0 <printk>
  98:	ebfffffe 	bl	0 <clean_reboot>
  9c:	e59f2024 	ldr	r2, [pc, #36]	; c8 <int_init_reg+0xc8>
  a0:	e7922103 	ldr	r2, [r2, r3, lsl #2]
  a4:	e7842103 	str	r2, [r4, r3, lsl #2]
  a8:	e2833001 	add	r3, r3, #1
  ac:	e1530001 	cmp	r3, r1
  b0:	3afffff9 	bcc	9c <int_init_reg+0x9c>
  b4:	e28dd008 	add	sp, sp, #8
  b8:	e8bd8010 	pop	{r4, pc}
  bc:	2000b21c 	andcs	fp, r0, ip, lsl r2
  c0:	2000b220 	andcs	fp, r0, r0, lsr #4
	...
  cc:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  d8:	00000014 	andeq	r0, r0, r4, lsl r0
  dc:	00000058 	andeq	r0, r0, r8, asr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
   4:	65762f63 	ldrbvs	r2, [r6, #-3939]!	; 0xfffff09d
   8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
   c:	7361622d 	cmnvc	r1, #-805306366	; 0xd0000002
  10:	00682e65 	rsbeq	r2, r8, r5, ror #28
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <int_init_reg+0x1cc950c>
  20:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  24:	00000a73 	andeq	r0, r0, r3, ror sl
  28:	6e752828 	cdpvs	8, 7, cr2, cr5, cr8, {1}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	76296465 	strtvc	r6, [r9], -r5, ror #8
  34:	6f746365 	svcvs	0x00746365
  38:	61625f72 	smcvs	9714	; 0x25f2
  3c:	675f6573 			; <UNDEFINED> instruction: 0x675f6573
  40:	29287465 	stmdbcs	r8!, {r0, r2, r5, r6, sl, ip, sp, lr}
  44:	30202620 	eorcc	r2, r0, r0, lsr #12
  48:	31313162 	teqcc	r1, r2, ror #2
  4c:	20293131 	eorcs	r3, r9, r1, lsr r1
  50:	30203d3d 	eorcc	r3, r0, sp, lsr sp
  54:	00000000 	andeq	r0, r0, r0
  58:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
  5c:	625f726f 	subsvs	r7, pc, #-268435450	; 0xf0000006
  60:	5f657361 	svcpl	0x00657361
  64:	28746567 	ldmdacs	r4!, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
  68:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	; 0xffffff5c
  6c:	63657620 	cmnvs	r5, #32, 12	; 0x2000000
  70:	5f726f74 	svcpl	0x00726f74
  74:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.4067>:
   0:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   4:	625f726f 	subsvs	r7, pc, #-268435450	; 0xf0000006
   8:	5f657361 	svcpl	0x00657361
   c:	00746573 	rsbseq	r6, r4, r3, ror r5

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003bf 			; <UNDEFINED> instruction: 0x000003bf
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000213 	andeq	r0, r0, r3, lsl r2
  10:	0001a90c 	andeq	sl, r1, ip, lsl #18
  14:	00006000 	andeq	r6, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000e000 	andeq	lr, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	2b070403 	blcs	1c1040 <int_init_reg+0x1c1040>
  30:	03000001 	movweq	r0, #1
  34:	02070601 	andeq	r0, r7, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0
  3c:	0001be05 	andeq	fp, r1, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001e1 	andeq	r0, r0, r1, ror #3
  48:	83050803 	movwhi	r0, #22531	; 0x5803
  4c:	03000001 	movweq	r0, #1
  50:	00920801 	addseq	r0, r2, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	0000bf07 	andeq	fp, r0, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	000000ad 	andeq	r0, r0, sp, lsr #1
  64:	3d070803 	stccc	8, cr0, [r7, #-12]
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	91060000 	mrsls	r0, (UNDEF: 6)
  7c:	03000001 	movweq	r0, #1
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000019d 	muleq	r0, sp, r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01d60600 	bicseq	r0, r6, r0, lsl #12
  b0:	21030000 	mrscs	r0, (UNDEF: 3)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	002c0407 	eoreq	r0, ip, r7, lsl #8
  c4:	14040000 	strne	r0, [r4], #-0
  c8:	00013106 	andeq	r3, r1, r6, lsl #2
  cc:	02c80a00 	sbceq	r0, r8, #0, 20
  d0:	b2000000 	andlt	r0, r0, #0
  d4:	000a2000 	andeq	r2, sl, r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0a2000b2 	beq	8003ac <int_init_reg+0x8003ac>
  e0:	000000d2 	ldrdeq	r0, [r0], -r2
  e4:	2000b204 	andcs	fp, r0, r4, lsl #4
  e8:	0001c80a 	andeq	ip, r1, sl, lsl #16
  ec:	00b20800 	adcseq	r0, r2, r0, lsl #16
  f0:	00250a20 	eoreq	r0, r5, r0, lsr #20
  f4:	b20c0000 	andlt	r0, ip, #0
  f8:	ea0a2000 	b	288100 <int_init_reg+0x288100>
  fc:	10000001 	andne	r0, r0, r1
 100:	0a2000b2 	beq	8003d0 <int_init_reg+0x8003d0>
 104:	00000084 	andeq	r0, r0, r4, lsl #1
 108:	2000b214 	andcs	fp, r0, r4, lsl r2
 10c:	00004e0a 	andeq	r4, r0, sl, lsl #28
 110:	00b21800 	adcseq	r1, r2, r0, lsl #16
 114:	01740a20 	cmneq	r4, r0, lsr #20
 118:	b21c0000 	andslt	r0, ip, #0
 11c:	f80a2000 			; <UNDEFINED> instruction: 0xf80a2000
 120:	20000001 	andcs	r0, r0, r1
 124:	0a2000b2 	beq	8003f4 <int_init_reg+0x8003f4>
 128:	00000012 	andeq	r0, r0, r2, lsl r0
 12c:	2000b224 	andcs	fp, r0, r4, lsr #4
 130:	01110b00 	tsteq	r1, r0, lsl #22
 134:	05010000 	streq	r0, [r1, #-0]
 138:	00000006 	andeq	r0, r0, r6
 13c:	0000e000 	andeq	lr, r0, r0
 140:	229c0100 	addscs	r0, ip, #0, 2
 144:	0c000003 	stceq	0, cr0, [r0], {3}
 148:	00000154 	andeq	r0, r0, r4, asr r1
 14c:	221a0501 	andscs	r0, sl, #4194304	; 0x400000
 150:	06000003 	streq	r0, [r0], -r3
 154:	00000000 	andeq	r0, r0, r0
 158:	06000000 	streq	r0, [r0], -r0
 15c:	00000031 	andeq	r0, r0, r1, lsr r0
 160:	2c151101 	ldfcss	f1, [r5], {1}
 164:	06000000 	streq	r0, [r0], -r0
 168:	000000e0 	andeq	r0, r0, r0, ror #1
 16c:	2c151201 	lfmcs	f1, 4, [r5], {1}
 170:	0d000000 	stceq	0, cr0, [r0, #-0]
 174:	00747364 	rsbseq	r7, r4, r4, ror #6
 178:	240f1801 	strcs	r1, [pc], #-2049	; 180 <.debug_info+0x180>
 17c:	38000003 	stmdacc	r0, {r0, r1}
 180:	32000000 	andcc	r0, r0, #0
 184:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 188:	00637273 	rsbeq	r7, r3, r3, ror r2
 18c:	24131901 	ldrcs	r1, [r3], #-2305	; 0xfffff6ff
 190:	0d000003 	stceq	0, cr0, [r0, #-12]
 194:	1a01006e 	bne	40354 <int_init_reg+0x40354>
 198:	00002c12 	andeq	r2, r0, r2, lsl ip
 19c:	00006800 	andeq	r6, r0, r0, lsl #16
 1a0:	00006400 	andeq	r6, r0, r0, lsl #8
 1a4:	00180f00 	andseq	r0, r8, r0, lsl #30
 1a8:	01c10000 	biceq	r0, r1, r0
 1ac:	690d0000 	stmdbvs	sp, {}	; <UNPREDICTABLE>
 1b0:	0d1b0100 	ldfeqs	f0, [fp, #-0]
 1b4:	00000025 	andeq	r0, r0, r5, lsr #32
 1b8:	0000008a 	andeq	r0, r0, sl, lsl #1
 1bc:	00000086 	andeq	r0, r0, r6, lsl #1
 1c0:	032a1000 			; <UNDEFINED> instruction: 0x032a1000
 1c4:	00280000 	eoreq	r0, r8, r0
 1c8:	00030000 	andeq	r0, r3, r0
 1cc:	01000000 	mrseq	r0, (UNDEF: 0)
 1d0:	02de0514 	sbcseq	r0, lr, #20, 10	; 0x5000000
 1d4:	37110000 	ldrcc	r0, [r1, -r0]
 1d8:	ad000003 	stcge	0, cr0, [r0, #-12]
 1dc:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
 1e0:	12000000 	andne	r0, r0, #0
 1e4:	00000000 	andeq	r0, r0, r0
 1e8:	00034313 	andeq	r4, r3, r3, lsl r3
 1ec:	03741400 	cmneq	r4, #0, 8
 1f0:	002c0000 	eoreq	r0, ip, r0
 1f4:	2c010000 	stccs	0, cr0, [r1], {-0}
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	02000000 	andeq	r0, r0, #0
 200:	020c131a 	andeq	r1, ip, #1744830464	; 0x68000000
 204:	85130000 	ldrhi	r0, [r3, #-0]
 208:	00000003 	andeq	r0, r0, r3
 20c:	00037414 	andeq	r7, r3, r4, lsl r4
 210:	00002c00 	andeq	r2, r0, r0, lsl #24
 214:	002c0800 	eoreq	r0, ip, r0, lsl #16
 218:	00040000 	andeq	r0, r4, r0
 21c:	1b020000 	blne	80224 <int_init_reg+0x80224>
 220:	00023305 	andeq	r3, r2, r5, lsl #6
 224:	03851500 	orreq	r1, r5, #0, 10
 228:	00cd0000 	sbceq	r0, sp, r0
 22c:	00cb0000 	sbceq	r0, fp, r0
 230:	14000000 	strne	r0, [r0], #-0
 234:	00000374 	andeq	r0, r0, r4, ror r3
 238:	00000038 	andeq	r0, r0, r8, lsr r0
 23c:	00003804 	andeq	r3, r0, r4, lsl #16
 240:	00000400 	andeq	r0, r0, r0, lsl #8
 244:	051c0200 	ldreq	r0, [ip, #-512]	; 0xfffffe00
 248:	0000025a 	andeq	r0, r0, sl, asr r2
 24c:	00038515 	andeq	r8, r3, r5, lsl r5
 250:	0000e200 	andeq	lr, r0, r0, lsl #4
 254:	0000e000 	andeq	lr, r0, r0
 258:	78160000 	ldmdavc	r6, {}	; <UNPREDICTABLE>
 25c:	92000000 	andls	r0, r0, #0
 260:	92000003 	andls	r0, r0, #3
 264:	17000002 	strne	r0, [r0, -r2]
 268:	03055001 	movweq	r5, #20481	; 0x5001
 26c:	00000014 	andeq	r0, r0, r4, lsl r0
 270:	05510117 	ldrbeq	r0, [r1, #-279]	; 0xfffffee9
 274:	00000003 	andeq	r0, r0, r3
 278:	52011700 	andpl	r1, r1, #0, 14
 27c:	00000305 	andeq	r0, r0, r5, lsl #6
 280:	01170000 	tsteq	r7, r0
 284:	174b0153 	smlsldne	r0, fp, r3, r1
 288:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 28c:	00002803 	andeq	r2, r0, r3, lsl #16
 290:	7c180000 	ldcvc	0, cr0, [r8], {-0}
 294:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
 298:	16000003 	strne	r0, [r0], -r3
 29c:	00000098 	muleq	r0, r8, r0
 2a0:	00000392 	muleq	r0, r2, r3
 2a4:	000002d3 	ldrdeq	r0, [r0], -r3
 2a8:	05500117 	ldrbeq	r0, [r0, #-279]	; 0xfffffee9
 2ac:	00001403 	andeq	r1, r0, r3, lsl #8
 2b0:	51011700 	tstpl	r1, r0, lsl #14
 2b4:	00000305 	andeq	r0, r0, r5, lsl #6
 2b8:	01170000 	tsteq	r7, r0
 2bc:	00030552 	andeq	r0, r3, r2, asr r5
 2c0:	17000000 	strne	r0, [r0, -r0]
 2c4:	4c015301 	stcmi	3, cr5, [r1], {1}
 2c8:	007d0217 	rsbseq	r0, sp, r7, lsl r2
 2cc:	00580305 	subseq	r0, r8, r5, lsl #6
 2d0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 2d4:	0000009c 	muleq	r0, ip, r0
 2d8:	0000039e 	muleq	r0, lr, r3
 2dc:	18160000 	ldmdane	r6, {}	; <UNPREDICTABLE>
 2e0:	aa000000 	bge	2e8 <.debug_info+0x2e8>
 2e4:	fb000003 	blx	2fa <.debug_info+0x2fa>
 2e8:	17000002 	strne	r0, [r0, -r2]
 2ec:	0c055001 	stceq	0, cr5, [r5], {1}
 2f0:	2000b21c 	andcs	fp, r0, ip, lsl r2
 2f4:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
 2f8:	1600ff09 	strne	pc, [r0], -r9, lsl #30
 2fc:	00000024 	andeq	r0, r0, r4, lsr #32
 300:	000003aa 	andeq	r0, r0, sl, lsr #7
 304:	00000318 	andeq	r0, r0, r8, lsl r3
 308:	05500117 	ldrbeq	r0, [r0, #-279]	; 0xfffffee9
 30c:	00b2200c 	adcseq	r2, r2, ip
 310:	51011720 	tstpl	r1, r0, lsr #14
 314:	00ff0902 	rscseq	r0, pc, r2, lsl #18
 318:	00002818 	andeq	r2, r0, r8, lsl r8
 31c:	0003b600 	andeq	fp, r3, r0, lsl #12
 320:	04190000 	ldreq	r0, [r9], #-0
 324:	002c0407 	eoreq	r0, ip, r7, lsl #8
 328:	641a0000 	ldrvs	r0, [sl], #-0
 32c:	02000001 	andeq	r0, r0, #1
 330:	5f031418 	svcpl	0x00031418
 334:	1b000003 	blne	348 <.debug_info+0x348>
 338:	00000042 	andeq	r0, r0, r2, asr #32
 33c:	222a1802 	eorcs	r1, sl, #131072	; 0x20000
 340:	1c000003 	stcne	0, cr0, [r0], {3}
 344:	00000138 	andeq	r0, r0, r8, lsr r1
 348:	220c1a02 	andcs	r1, ip, #8192	; 0x2000
 34c:	1d000003 	stcne	0, cr0, [r0, #-12]
 350:	0000011e 	andeq	r0, r0, lr, lsl r1
 354:	0000036f 	andeq	r0, r0, pc, ror #6
 358:	00000305 	andeq	r0, r0, r5, lsl #6
 35c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 360:	000000a8 	andeq	r0, r0, r8, lsr #1
 364:	0000036f 	andeq	r0, r0, pc, ror #6
 368:	00002c1f 	andeq	r2, r0, pc, lsl ip
 36c:	08000f00 	stmdaeq	r0, {r8, r9, sl, fp}
 370:	0000035f 	andeq	r0, r0, pc, asr r3
 374:	0000f520 	andeq	pc, r0, r0, lsr #10
 378:	150f0200 	strne	r0, [pc, #-512]	; 180 <.debug_info+0x180>
 37c:	00000322 	andeq	r0, r0, r2, lsr #6
 380:	00039203 	andeq	r9, r3, r3, lsl #4
 384:	00421c00 	subeq	r1, r2, r0, lsl #24
 388:	10020000 	andne	r0, r2, r0
 38c:	0003220b 	andeq	r2, r3, fp, lsl #4
 390:	a2210000 	eorge	r0, r1, #0
 394:	a2000001 	andge	r0, r0, #1
 398:	03000001 	movweq	r0, #1
 39c:	a0210628 	eorge	r0, r1, r8, lsr #12
 3a0:	a0000000 	andge	r0, r0, r0
 3a4:	03000000 	movweq	r0, #0
 3a8:	db21066e 	blle	841d68 <int_init_reg+0x841d68>
 3ac:	db000001 	blle	3b8 <.debug_info+0x3b8>
 3b0:	03000001 	movweq	r0, #1
 3b4:	052106ad 	streq	r0, [r1, #-1709]!	; 0xfffff953
 3b8:	05000001 	streq	r0, [r0, #-1]
 3bc:	03000001 	movweq	r0, #1
 3c0:	Address 0x00000000000003c0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <int_init_reg+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_init_reg+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <int_init_reg+0x2cf86c>
  64:	3a13490b 	bcc	4d2498 <int_init_reg+0x4d2498>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  78:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  7c:	03193f01 	tsteq	r9, #1, 30
  80:	3b0b3a0e 	blcc	2ce8c0 <int_init_reg+0x2ce8c0>
  84:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  88:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  8c:	97184006 	ldrls	r4, [r8, -r6]
  90:	13011942 	movwne	r1, #6466	; 0x1942
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a0e0300 	bcc	380ca0 <int_init_reg+0x380ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	340d0000 	strcc	r0, [sp], #-0
  ac:	3a080300 	bcc	200cb4 <int_init_reg+0x200cb4>
  b0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  b8:	1742b717 	smlaldne	fp, r2, r7, r7
  bc:	340e0000 	strcc	r0, [lr], #-0
  c0:	3a080300 	bcc	200cc8 <int_init_reg+0x200cc8>
  c4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  c8:	0013490b 	andseq	r4, r3, fp, lsl #18
  cc:	010b0f00 	tsteq	fp, r0, lsl #30
  d0:	13011755 	movwne	r1, #5973	; 0x1755
  d4:	1d100000 	ldcne	0, cr0, [r0, #-0]
  d8:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
  dc:	0b42b801 	bleq	10ae0e8 <int_init_reg+0x10ae0e8>
  e0:	0b581755 	bleq	1605e3c <int_init_reg+0x1605e3c>
  e4:	0b570b59 	bleq	15c2e50 <int_init_reg+0x15c2e50>
  e8:	00001301 	andeq	r1, r0, r1, lsl #6
  ec:	31000511 	tstcc	r0, r1, lsl r5
  f0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  f4:	00001742 	andeq	r1, r0, r2, asr #14
  f8:	55010b12 	strpl	r0, [r1, #-2834]	; 0xfffff4ee
  fc:	13000017 	movwne	r0, #23
 100:	13310034 	teqne	r1, #52	; 0x34
 104:	1d140000 	ldcne	0, cr0, [r4, #-0]
 108:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 10c:	0b42b801 	bleq	10ae118 <int_init_reg+0x10ae118>
 110:	06120111 			; <UNDEFINED> instruction: 0x06120111
 114:	0b590b58 	bleq	1642e7c <int_init_reg+0x1642e7c>
 118:	13010b57 	movwne	r0, #6999	; 0x1b57
 11c:	34150000 	ldrcc	r0, [r5], #-0
 120:	02133100 	andseq	r3, r3, #0, 2
 124:	1742b717 	smlaldne	fp, r2, r7, r7
 128:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
 12c:	11010182 	smlabbne	r1, r2, r1, r0
 130:	01133101 	tsteq	r3, r1, lsl #2
 134:	17000013 	smladne	r0, r3, r0, r0
 138:	0001828a 	andeq	r8, r1, sl, lsl #5
 13c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 140:	18000018 	stmdane	r0, {r3, r4}
 144:	00018289 	andeq	r8, r1, r9, lsl #5
 148:	13310111 	teqne	r1, #1073741828	; 0x40000004
 14c:	0f190000 	svceq	0x00190000
 150:	000b0b00 	andeq	r0, fp, r0, lsl #22
 154:	012e1a00 			; <UNDEFINED> instruction: 0x012e1a00
 158:	0b3a0e03 	bleq	e8396c <int_init_reg+0xe8396c>
 15c:	0b390b3b 	bleq	e42e50 <int_init_reg+0xe42e50>
 160:	0b201927 	bleq	806604 <int_init_reg+0x806604>
 164:	00001301 	andeq	r1, r0, r1, lsl #6
 168:	0300051b 	movweq	r0, #1307	; 0x51b
 16c:	3b0b3a0e 	blcc	2ce9ac <int_init_reg+0x2ce9ac>
 170:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 174:	1c000013 	stcne	0, cr0, [r0], {19}
 178:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 17c:	0b3b0b3a 	bleq	ec2e6c <int_init_reg+0xec2e6c>
 180:	13490b39 	movtne	r0, #39737	; 0x9b39
 184:	341d0000 	ldrcc	r0, [sp], #-0
 188:	490e0300 	stmdbmi	lr, {r8, r9}
 18c:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
 190:	1e000018 	mcrne	0, 0, r0, cr0, cr8, {0}
 194:	13490101 	movtne	r0, #37121	; 0x9101
 198:	00001301 	andeq	r1, r0, r1, lsl #6
 19c:	4900211f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r8, sp}
 1a0:	000b2f13 	andeq	r2, fp, r3, lsl pc
 1a4:	012e2000 			; <UNDEFINED> instruction: 0x012e2000
 1a8:	0b3a0e03 	bleq	e839bc <int_init_reg+0xe839bc>
 1ac:	0b390b3b 	bleq	e42ea0 <int_init_reg+0xe42ea0>
 1b0:	13491927 	movtne	r1, #39207	; 0x9927
 1b4:	13010b20 	movwne	r0, #6944	; 0x1b20
 1b8:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
 1bc:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 1c0:	030e6e19 	movweq	r6, #60953	; 0xee19
 1c4:	3b0b3a0e 	blcc	2cea04 <int_init_reg+0x2cea04>
 1c8:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001450 	andeq	r1, r0, r0, asr r4
  14:	0000bc00 	andeq	fp, r0, r0, lsl #24
  18:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  1c:	000000bc 	strheq	r0, [r0], -ip
  20:	000000e0 	andeq	r0, r0, r0, ror #1
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
  2c:	00000000 	andeq	r0, r0, r0
  30:	00040000 	andeq	r0, r4, r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000044 	andeq	r0, r0, r4, asr #32
  3c:	0000005c 	andeq	r0, r0, ip, asr r0
  40:	9c540001 	mrrcls	0, 0, r0, r4, cr1
  44:	bc000000 	stclt	0, cr0, [r0], {-0}
  48:	01000000 	mrseq	r0, (UNDEF: 0)
  4c:	00bc5400 	adcseq	r5, ip, r0, lsl #8
  50:	00e00000 	rsceq	r0, r0, r0
  54:	00040000 	andeq	r0, r4, r0
  58:	9f5001f3 	svcls	0x005001f3
	...
  68:	00000054 	andeq	r0, r0, r4, asr r0
  6c:	0000005c 	andeq	r0, r0, ip, asr r0
  70:	9c510001 	mrrcls	0, 0, r0, r1, cr1
  74:	e0000000 	and	r0, r0, r0
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00005100 	andeq	r5, r0, r0, lsl #2
  80:	00000000 	andeq	r0, r0, r0
  84:	00020000 	andeq	r0, r2, r0
  88:	00540000 	subseq	r0, r4, r0
  8c:	005c0000 	subseq	r0, ip, r0
  90:	00020000 	andeq	r0, r2, r0
  94:	009c9f30 	addseq	r9, ip, r0, lsr pc
  98:	00e00000 	rsceq	r0, r0, r0
  9c:	00010000 	andeq	r0, r1, r0
  a0:	00000053 	andeq	r0, r0, r3, asr r0
  a4:	00000000 	andeq	r0, r0, r0
  a8:	00020300 	andeq	r0, r2, r0, lsl #6
  ac:	00002800 	andeq	r2, r0, r0, lsl #16
  b0:	00004400 	andeq	r4, r0, r0, lsl #8
  b4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  b8:	0000005c 	andeq	r0, r0, ip, asr r0
  bc:	0000009c 	muleq	r0, ip, r0
  c0:	00540001 	subseq	r0, r4, r1
	...
  cc:	00003001 	andeq	r3, r0, r1
  d0:	00003000 	andeq	r3, r0, r0
  d4:	53000100 	movwpl	r0, #256	; 0x100
	...
  e0:	003c0100 	eorseq	r0, ip, r0, lsl #2
  e4:	003c0000 	eorseq	r0, ip, r0
  e8:	00010000 	andeq	r0, r1, r0
  ec:	00000053 	andeq	r0, r0, r3, asr r0
  f0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000e0 	andeq	r0, r0, r0, ror #1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000028 	andeq	r0, r0, r8, lsr #32
   4:	00000044 	andeq	r0, r0, r4, asr #32
   8:	0000005c 	andeq	r0, r0, ip, asr r0
   c:	0000009c 	muleq	r0, ip, r0
	...
  18:	00000054 	andeq	r0, r0, r4, asr r0
  1c:	0000005c 	andeq	r0, r0, ip, asr r0
  20:	0000009c 	muleq	r0, ip, r0
  24:	000000b4 	strheq	r0, [r0], -r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000149 	andeq	r0, r0, r9, asr #2
   4:	00850003 	addeq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	6f682f00 	svcvs	0x00682f00
  24:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  28:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  2c:	30343173 	eorscc	r3, r4, r3, ror r1
  30:	73632f65 	cmnvc	r3, #404	; 0x194
  34:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  38:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  3c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffea0 <int_init_reg+0xfffffea0>
  40:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  48:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  4c:	6e690000 	cdpvs	0, 6, cr0, cr9, cr0, {0}
  50:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
  54:	722d7469 	eorvc	r7, sp, #1761607680	; 0x69000000
  58:	632e6765 			; <UNDEFINED> instruction: 0x632e6765
  5c:	00000100 	andeq	r0, r0, r0, lsl #2
  60:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
  64:	622d726f 	eorvs	r7, sp, #-268435450	; 0xf0000006
  68:	2e657361 	cdpcs	3, 6, cr7, cr5, cr1, {3}
  6c:	00010068 	andeq	r0, r1, r8, rrx
  70:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  74:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  78:	70720000 	rsbsvc	r0, r2, r0
  7c:	6e692d69 	cdpvs	13, 6, cr2, cr9, cr9, {3}
  80:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  84:	73747075 	cmnvc	r4, #117	; 0x75
  88:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  8c:	05000000 	streq	r0, [r0, #-0]
  90:	0205002b 	andeq	r0, r5, #43	; 0x2b
  94:	00000000 	andeq	r0, r0, r0
  98:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
  9c:	06690605 	strbteq	r0, [r9], -r5, lsl #12
  a0:	672f064a 	strvs	r0, [pc, -sl, asr #12]!
  a4:	04141335 	ldreq	r1, [r4], #-821	; 0xfffffccb
  a8:	16140502 	ldrne	r0, [r4], -r2, lsl #10
  ac:	2f130505 	svccs	0x00130505
  b0:	75031505 	strvc	r1, [r3, #-1285]	; 0xfffffafb
  b4:	13050501 	movwne	r0, #21761	; 0x5501
  b8:	01061313 	tsteq	r6, r3, lsl r3
  bc:	01090306 	tsteq	r9, r6, lsl #6
  c0:	03150501 	tsteq	r5, #4194304	; 0x400000
  c4:	05050174 	streq	r0, [r5, #-372]	; 0xfffffe8c
  c8:	062f1313 			; <UNDEFINED> instruction: 0x062f1313
  cc:	01090301 	tsteq	r9, r1, lsl #6
  d0:	13014a06 	movwne	r4, #6662	; 0x1a06
  d4:	03150501 	tsteq	r5, #4194304	; 0x400000
  d8:	05050173 	streq	r0, [r5, #-371]	; 0xfffffe8d
  dc:	062f1313 			; <UNDEFINED> instruction: 0x062f1313
  e0:	010a0301 	tsteq	sl, r1, lsl #6
  e4:	06014a06 	streq	r4, [r1], -r6, lsl #20
  e8:	06010401 	streq	r0, [r1], -r1, lsl #8
  ec:	0612050e 	ldreq	r0, [r2], -lr, lsl #10
  f0:	06050514 			; <UNDEFINED> instruction: 0x06050514
  f4:	01090583 	smlabbeq	r9, r3, r5, r0
  f8:	01060d05 	tsteq	r6, r5, lsl #26
  fc:	2e2e0505 	cfsh64cs	mvdx0, mvdx14, #5
 100:	01060204 	tsteq	r6, r4, lsl #4
 104:	012fd601 			; <UNDEFINED> instruction: 0x012fd601
 108:	042e06d6 	strteq	r0, [lr], #-1750	; 0xfffff92a
 10c:	00090501 	andeq	r0, r9, r1, lsl #10
 110:	06030402 	streq	r0, [r3], -r2, lsl #8
 114:	00150501 	andseq	r0, r5, r1, lsl #10
 118:	06030402 	streq	r0, [r3], -r2, lsl #8
 11c:	00100501 	andseq	r0, r0, r1, lsl #10
 120:	4a030402 	bmi	c1130 <int_init_reg+0xc1130>
 124:	02001b05 	andeq	r1, r0, #5120	; 0x1400
 128:	2d060304 	stccs	3, cr0, [r6, #-16]
 12c:	02001c05 	andeq	r1, r0, #1280	; 0x500
 130:	01060304 	tsteq	r6, r4, lsl #6
 134:	02001405 	andeq	r1, r0, #83886080	; 0x5000000
 138:	2e060104 	adfcss	f0, f6, f4
 13c:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 140:	01060104 	tsteq	r6, r4, lsl #2
 144:	4a4c0105 	bmi	1300560 <int_init_reg+0x1300560>
 148:	01001202 	tsteq	r0, r2, lsl #4
 14c:	Address 0x000000000000014c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
   8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
   c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  10:	69440067 	stmdbvs	r4, {r0, r1, r2, r5, r6}^
  14:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  18:	61425f65 	cmpvs	r2, r5, ror #30
  1c:	5f636973 	svcpl	0x00636973
  20:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  24:	51494600 	cmppl	r9, r0, lsl #12
  28:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  2c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffe64 <int_init_reg+0xfffffe64>
  30:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
  34:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  38:	5f747075 	svcpl	0x00747075
  3c:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
  40:	65760065 	ldrbvs	r0, [r6, #-101]!	; 0xffffff9b
  44:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  48:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
  4c:	6e450065 	cdpvs	0, 4, cr0, cr5, cr5, {3}
  50:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  54:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
  58:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
  5c:	00735152 	rsbseq	r5, r3, r2, asr r1
  60:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffac <int_init_reg+0xffffffac>
  64:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
  68:	73632f6e 	cmnvc	r3, #440	; 0x1b8
  6c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  70:	3173632f 	cmncc	r3, pc, lsr #6
  74:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  78:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  7c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  80:	00697062 	rsbeq	r7, r9, r2, rrx
  84:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  88:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  8c:	5f735152 	svcpl	0x00735152
  90:	6e750032 	mrcvs	0, 3, r0, cr5, cr2, {1}
  94:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  98:	63206465 			; <UNDEFINED> instruction: 0x63206465
  9c:	00726168 	rsbseq	r6, r2, r8, ror #2
  a0:	61656c63 	cmnvs	r5, r3, ror #24
  a4:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  a8:	746f6f62 	strbtvc	r6, [pc], #-3938	; b0 <.debug_str+0xb0>
  ac:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  b4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  bc:	7300746e 	movwvc	r7, #1134	; 0x46e
  c0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  c4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  cc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  d0:	52490074 	subpl	r0, r9, #116	; 0x74
  d4:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
  d8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  dc:	00315f67 	eorseq	r5, r1, r7, ror #30
  e0:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  e4:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  e8:	745f7470 	ldrbvc	r7, [pc], #-1136	; f0 <.debug_str+0xf0>
  ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  f0:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  f4:	63657600 	cmnvs	r5, #0, 12
  f8:	5f726f74 	svcpl	0x00726f74
  fc:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
 100:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 104:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
 108:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
 10c:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
 110:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
 114:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 118:	65725f74 	ldrbvs	r5, [r2, #-3956]!	; 0xfffff08c
 11c:	5f5f0067 	svcpl	0x005f0067
 120:	434e5546 	movtmi	r5, #58694	; 0xe546
 124:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 128:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
 12c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	706d6574 	rsbvc	r6, sp, r4, ror r5
 13c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 140:	6f6c2067 	svcvs	0x006c2067
 144:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 148:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 14c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 150:	00746e69 	rsbseq	r6, r4, r9, ror #28
 154:	5f746e69 	svcpl	0x00746e69
 158:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 15c:	615f726f 	cmpvs	pc, pc, ror #4
 160:	00726464 	rsbseq	r6, r2, r4, ror #8
 164:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 168:	625f726f 	subsvs	r7, pc, #-268435450	; 0xf0000006
 16c:	5f657361 	svcpl	0x00657361
 170:	00746573 	rsbseq	r6, r4, r3, ror r5
 174:	61736944 	cmnvs	r3, r4, asr #18
 178:	5f656c62 	svcpl	0x00656c62
 17c:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 180:	6c00315f 	stfvss	f3, [r0], {95}	; 0x5f
 184:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 188:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 18c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 190:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 194:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 198:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 19c:	61686300 	cmnvs	r8, r0, lsl #6
 1a0:	72700072 	rsbsvc	r0, r0, #114	; 0x72
 1a4:	6b746e69 	blvs	1d1bb50 <int_init_reg+0x1d1bb50>
 1a8:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 1ac:	692f6372 	stmdbvs	pc!, {r1, r4, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
 1b0:	692d746e 	pushvs	{r1, r2, r3, r5, r6, sl, ip, sp, lr}
 1b4:	2d74696e 			; <UNDEFINED> instruction: 0x2d74696e
 1b8:	2e676572 	mcrcs	5, 3, r6, cr7, cr2, {3}
 1bc:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
 1c0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c8:	5f515249 	svcpl	0x00515249
 1cc:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
 1d0:	5f676e69 	svcpl	0x00676e69
 1d4:	75700032 	ldrbvc	r0, [r0, #-50]!	; 0xffffffce
 1d8:	50006b74 	andpl	r6, r0, r4, ror fp
 1dc:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
 1e0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1e4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1e8:	6e450074 	mcrvs	0, 2, r0, cr5, cr4, {3}
 1ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 1f0:	5152495f 	cmppl	r2, pc, asr r9
 1f4:	00315f73 	eorseq	r5, r1, r3, ror pc
 1f8:	61736944 	cmnvs	r3, r4, asr #18
 1fc:	5f656c62 	svcpl	0x00656c62
 200:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 204:	7300325f 	movwvc	r3, #607	; 0x25f
 208:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 20c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 210:	47007261 	strmi	r7, [r0, -r1, ror #4]
 214:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 218:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 21c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 220:	31303220 	teqcc	r0, r0, lsr #4
 224:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 228:	72282035 	eorvc	r2, r8, #53	; 0x35
 22c:	61656c65 	cmnvs	r5, r5, ror #24
 230:	20296573 	eorcs	r6, r9, r3, ror r5
 234:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 238:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 23c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 240:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 244:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 248:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 24c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 250:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 254:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 258:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 25c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 260:	36373131 			; <UNDEFINED> instruction: 0x36373131
 264:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 268:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 26c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 270:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 274:	36373131 			; <UNDEFINED> instruction: 0x36373131
 278:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 27c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 280:	616f6c66 	cmnvs	pc, r6, ror #24
 284:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 288:	6f733d69 	svcvs	0x00733d69
 28c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 290:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 294:	616d2d20 	cmnvs	sp, r0, lsr #26
 298:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 29c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 2a0:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 2a4:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 2a8:	4f2d2062 	svcmi	0x002d2062
 2ac:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 2b0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 2b4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 2b8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 2bc:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 2c0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 2c4:	00676e69 	rsbeq	r6, r7, r9, ror #28
 2c8:	5f515249 	svcpl	0x00515249
 2cc:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <int_init_reg+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	000000e0 	andeq	r0, r0, r0, ror #1
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	42018e02 	andmi	r8, r1, #2, 28
  28:	5802100e 	stmdapl	r2, {r1, r2, r3, ip}
  2c:	0000080e 	andeq	r0, r0, lr, lsl #16

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_init_reg+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_init_reg+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


mbox.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_get_serialnum>:
   0:	e92d4010 	push	{r4, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e59f318c 	ldr	r3, [pc, #396]	; 19c <rpi_get_serialnum+0x19c>
   c:	e5933000 	ldr	r3, [r3]
  10:	e3530000 	cmp	r3, #0
  14:	0a000034 	beq	ec <rpi_get_serialnum+0xec>
  18:	e59f417c 	ldr	r4, [pc, #380]	; 19c <rpi_get_serialnum+0x19c>
  1c:	e3a02020 	mov	r2, #32
  20:	e3a01000 	mov	r1, #0
  24:	e5940000 	ldr	r0, [r4]
  28:	ebfffffe 	bl	0 <memset>
  2c:	e5944000 	ldr	r4, [r4]
  30:	e3a03020 	mov	r3, #32
  34:	e5843000 	str	r3, [r4]
  38:	e3a03000 	mov	r3, #0
  3c:	e5843004 	str	r3, [r4, #4]
  40:	e59f2158 	ldr	r2, [pc, #344]	; 1a0 <rpi_get_serialnum+0x1a0>
  44:	e5842008 	str	r2, [r4, #8]
  48:	e3a02008 	mov	r2, #8
  4c:	e584200c 	str	r2, [r4, #12]
  50:	e5843010 	str	r3, [r4, #16]
  54:	e5843014 	str	r3, [r4, #20]
  58:	e5843018 	str	r3, [r4, #24]
  5c:	e584301c 	str	r3, [r4, #28]
  60:	e314000f 	tst	r4, #15
  64:	1a000026 	bne	104 <rpi_get_serialnum+0x104>
  68:	ebfffffe 	bl	0 <dev_barrier>
  6c:	e59f0130 	ldr	r0, [pc, #304]	; 1a4 <rpi_get_serialnum+0x1a4>
  70:	ebfffffe 	bl	0 <GET32>
  74:	e3500000 	cmp	r0, #0
  78:	bafffffb 	blt	6c <rpi_get_serialnum+0x6c>
  7c:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
  80:	e59f0120 	ldr	r0, [pc, #288]	; 1a8 <rpi_get_serialnum+0x1a8>
  84:	ebfffffe 	bl	0 <PUT32>
  88:	ebfffffe 	bl	0 <dev_barrier>
  8c:	ebfffffe 	bl	0 <dev_barrier>
  90:	e59f010c 	ldr	r0, [pc, #268]	; 1a4 <rpi_get_serialnum+0x1a4>
  94:	ebfffffe 	bl	0 <GET32>
  98:	e3100101 	tst	r0, #1073741824	; 0x40000000
  9c:	1afffffb 	bne	90 <rpi_get_serialnum+0x90>
  a0:	e59f0104 	ldr	r0, [pc, #260]	; 1ac <rpi_get_serialnum+0x1ac>
  a4:	ebfffffe 	bl	0 <GET32>
  a8:	e3100008 	tst	r0, #8
  ac:	0a00001c 	beq	124 <rpi_get_serialnum+0x124>
  b0:	e200000f 	and	r0, r0, #15
  b4:	e3500008 	cmp	r0, #8
  b8:	1a000021 	bne	144 <rpi_get_serialnum+0x144>
  bc:	e5943004 	ldr	r3, [r4, #4]
  c0:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
  c4:	1a000024 	bne	15c <rpi_get_serialnum+0x15c>
  c8:	e59f30cc 	ldr	r3, [pc, #204]	; 19c <rpi_get_serialnum+0x19c>
  cc:	e5933000 	ldr	r3, [r3]
  d0:	e5932004 	ldr	r2, [r3, #4]
  d4:	e3520102 	cmp	r2, #-2147483648	; 0x80000000
  d8:	1a000027 	bne	17c <rpi_get_serialnum+0x17c>
  dc:	e5931014 	ldr	r1, [r3, #20]
  e0:	e5930018 	ldr	r0, [r3, #24]
  e4:	e28dd008 	add	sp, sp, #8
  e8:	e8bd8010 	pop	{r4, pc}
  ec:	e3a01010 	mov	r1, #16
  f0:	e3a00020 	mov	r0, #32
  f4:	ebfffffe 	bl	0 <kmalloc_aligned>
  f8:	e59f309c 	ldr	r3, [pc, #156]	; 19c <rpi_get_serialnum+0x19c>
  fc:	e5830000 	str	r0, [r3]
 100:	eaffffc4 	b	18 <rpi_get_serialnum+0x18>
 104:	e59f30a4 	ldr	r3, [pc, #164]	; 1b0 <rpi_get_serialnum+0x1b0>
 108:	e58d3000 	str	r3, [sp]
 10c:	e3a0303e 	mov	r3, #62	; 0x3e
 110:	e59f209c 	ldr	r2, [pc, #156]	; 1b4 <rpi_get_serialnum+0x1b4>
 114:	e59f109c 	ldr	r1, [pc, #156]	; 1b8 <rpi_get_serialnum+0x1b8>
 118:	e59f009c 	ldr	r0, [pc, #156]	; 1bc <rpi_get_serialnum+0x1bc>
 11c:	ebfffffe 	bl	0 <printk>
 120:	ebfffffe 	bl	0 <clean_reboot>
 124:	e59f3094 	ldr	r3, [pc, #148]	; 1c0 <rpi_get_serialnum+0x1c0>
 128:	e58d3000 	str	r3, [sp]
 12c:	e3a0305c 	mov	r3, #92	; 0x5c
 130:	e59f208c 	ldr	r2, [pc, #140]	; 1c4 <rpi_get_serialnum+0x1c4>
 134:	e59f107c 	ldr	r1, [pc, #124]	; 1b8 <rpi_get_serialnum+0x1b8>
 138:	e59f007c 	ldr	r0, [pc, #124]	; 1bc <rpi_get_serialnum+0x1bc>
 13c:	ebfffffe 	bl	0 <printk>
 140:	ebfffffe 	bl	0 <clean_reboot>
 144:	e3a03060 	mov	r3, #96	; 0x60
 148:	e59f2074 	ldr	r2, [pc, #116]	; 1c4 <rpi_get_serialnum+0x1c4>
 14c:	e59f1064 	ldr	r1, [pc, #100]	; 1b8 <rpi_get_serialnum+0x1b8>
 150:	e59f0070 	ldr	r0, [pc, #112]	; 1c8 <rpi_get_serialnum+0x1c8>
 154:	ebfffffe 	bl	0 <printk>
 158:	ebfffffe 	bl	0 <clean_reboot>
 15c:	e5943004 	ldr	r3, [r4, #4]
 160:	e58d3000 	str	r3, [sp]
 164:	e3a0306d 	mov	r3, #109	; 0x6d
 168:	e59f205c 	ldr	r2, [pc, #92]	; 1cc <rpi_get_serialnum+0x1cc>
 16c:	e59f1044 	ldr	r1, [pc, #68]	; 1b8 <rpi_get_serialnum+0x1b8>
 170:	e59f0058 	ldr	r0, [pc, #88]	; 1d0 <rpi_get_serialnum+0x1d0>
 174:	ebfffffe 	bl	0 <printk>
 178:	ebfffffe 	bl	0 <clean_reboot>
 17c:	e5933004 	ldr	r3, [r3, #4]
 180:	e58d3000 	str	r3, [sp]
 184:	e3a03021 	mov	r3, #33	; 0x21
 188:	e59f2044 	ldr	r2, [pc, #68]	; 1d4 <rpi_get_serialnum+0x1d4>
 18c:	e59f1044 	ldr	r1, [pc, #68]	; 1d8 <rpi_get_serialnum+0x1d8>
 190:	e59f0038 	ldr	r0, [pc, #56]	; 1d0 <rpi_get_serialnum+0x1d0>
 194:	ebfffffe 	bl	0 <printk>
 198:	ebfffffe 	bl	0 <clean_reboot>
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00010004 	andeq	r0, r1, r4
 1a4:	2000b898 	mulcs	r0, r8, r8
 1a8:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 1ac:	2000b880 	andcs	fp, r0, r0, lsl #17
 1b0:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 1bc:	00000010 	andeq	r0, r0, r0, lsl r0
 1c0:	0000003c 	andeq	r0, r0, ip, lsr r0
 1c4:	0000000c 	andeq	r0, r0, ip
 1c8:	00000048 	andeq	r0, r0, r8, asr #32
 1cc:	00000018 	andeq	r0, r0, r8, lsl r0
 1d0:	00000090 	muleq	r0, r0, r0
 1d4:	00000024 	andeq	r0, r0, r4, lsr #32
 1d8:	000000bc 	strheq	r0, [r0], -ip

000001dc <rpi_get_memsize>:
 1dc:	e92d4010 	push	{r4, lr}
 1e0:	e24dd008 	sub	sp, sp, #8
 1e4:	e59f315c 	ldr	r3, [pc, #348]	; 348 <rpi_get_memsize+0x16c>
 1e8:	e5933004 	ldr	r3, [r3, #4]
 1ec:	e3530000 	cmp	r3, #0
 1f0:	0a000030 	beq	2b8 <rpi_get_memsize+0xdc>
 1f4:	e59f414c 	ldr	r4, [pc, #332]	; 348 <rpi_get_memsize+0x16c>
 1f8:	e3a02020 	mov	r2, #32
 1fc:	e3a01000 	mov	r1, #0
 200:	e5940004 	ldr	r0, [r4, #4]
 204:	ebfffffe 	bl	0 <memset>
 208:	e5944004 	ldr	r4, [r4, #4]
 20c:	e3a03020 	mov	r3, #32
 210:	e5843000 	str	r3, [r4]
 214:	e3a03000 	mov	r3, #0
 218:	e5843004 	str	r3, [r4, #4]
 21c:	e59f2128 	ldr	r2, [pc, #296]	; 34c <rpi_get_memsize+0x170>
 220:	e5842008 	str	r2, [r4, #8]
 224:	e3a02008 	mov	r2, #8
 228:	e584200c 	str	r2, [r4, #12]
 22c:	e5843010 	str	r3, [r4, #16]
 230:	e5843014 	str	r3, [r4, #20]
 234:	e5843018 	str	r3, [r4, #24]
 238:	e584301c 	str	r3, [r4, #28]
 23c:	e314000f 	tst	r4, #15
 240:	1a000022 	bne	2d0 <rpi_get_memsize+0xf4>
 244:	ebfffffe 	bl	0 <dev_barrier>
 248:	e59f0100 	ldr	r0, [pc, #256]	; 350 <rpi_get_memsize+0x174>
 24c:	ebfffffe 	bl	0 <GET32>
 250:	e3500000 	cmp	r0, #0
 254:	bafffffb 	blt	248 <rpi_get_memsize+0x6c>
 258:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 25c:	e59f00f0 	ldr	r0, [pc, #240]	; 354 <rpi_get_memsize+0x178>
 260:	ebfffffe 	bl	0 <PUT32>
 264:	ebfffffe 	bl	0 <dev_barrier>
 268:	ebfffffe 	bl	0 <dev_barrier>
 26c:	e59f00dc 	ldr	r0, [pc, #220]	; 350 <rpi_get_memsize+0x174>
 270:	ebfffffe 	bl	0 <GET32>
 274:	e3100101 	tst	r0, #1073741824	; 0x40000000
 278:	1afffffb 	bne	26c <rpi_get_memsize+0x90>
 27c:	e59f00d4 	ldr	r0, [pc, #212]	; 358 <rpi_get_memsize+0x17c>
 280:	ebfffffe 	bl	0 <GET32>
 284:	e3100008 	tst	r0, #8
 288:	0a000018 	beq	2f0 <rpi_get_memsize+0x114>
 28c:	e200000f 	and	r0, r0, #15
 290:	e3500008 	cmp	r0, #8
 294:	1a00001d 	bne	310 <rpi_get_memsize+0x134>
 298:	e5943004 	ldr	r3, [r4, #4]
 29c:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 2a0:	1a000020 	bne	328 <rpi_get_memsize+0x14c>
 2a4:	e59f309c 	ldr	r3, [pc, #156]	; 348 <rpi_get_memsize+0x16c>
 2a8:	e5933004 	ldr	r3, [r3, #4]
 2ac:	e5930018 	ldr	r0, [r3, #24]
 2b0:	e28dd008 	add	sp, sp, #8
 2b4:	e8bd8010 	pop	{r4, pc}
 2b8:	e3a01010 	mov	r1, #16
 2bc:	e3a00020 	mov	r0, #32
 2c0:	ebfffffe 	bl	0 <kmalloc_aligned>
 2c4:	e59f307c 	ldr	r3, [pc, #124]	; 348 <rpi_get_memsize+0x16c>
 2c8:	e5830004 	str	r0, [r3, #4]
 2cc:	eaffffc8 	b	1f4 <rpi_get_memsize+0x18>
 2d0:	e59f3084 	ldr	r3, [pc, #132]	; 35c <rpi_get_memsize+0x180>
 2d4:	e58d3000 	str	r3, [sp]
 2d8:	e3a0303e 	mov	r3, #62	; 0x3e
 2dc:	e59f207c 	ldr	r2, [pc, #124]	; 360 <rpi_get_memsize+0x184>
 2e0:	e59f107c 	ldr	r1, [pc, #124]	; 364 <rpi_get_memsize+0x188>
 2e4:	e59f007c 	ldr	r0, [pc, #124]	; 368 <rpi_get_memsize+0x18c>
 2e8:	ebfffffe 	bl	0 <printk>
 2ec:	ebfffffe 	bl	0 <clean_reboot>
 2f0:	e59f3074 	ldr	r3, [pc, #116]	; 36c <rpi_get_memsize+0x190>
 2f4:	e58d3000 	str	r3, [sp]
 2f8:	e3a0305c 	mov	r3, #92	; 0x5c
 2fc:	e59f206c 	ldr	r2, [pc, #108]	; 370 <rpi_get_memsize+0x194>
 300:	e59f105c 	ldr	r1, [pc, #92]	; 364 <rpi_get_memsize+0x188>
 304:	e59f005c 	ldr	r0, [pc, #92]	; 368 <rpi_get_memsize+0x18c>
 308:	ebfffffe 	bl	0 <printk>
 30c:	ebfffffe 	bl	0 <clean_reboot>
 310:	e3a03060 	mov	r3, #96	; 0x60
 314:	e59f2054 	ldr	r2, [pc, #84]	; 370 <rpi_get_memsize+0x194>
 318:	e59f1044 	ldr	r1, [pc, #68]	; 364 <rpi_get_memsize+0x188>
 31c:	e59f0050 	ldr	r0, [pc, #80]	; 374 <rpi_get_memsize+0x198>
 320:	ebfffffe 	bl	0 <printk>
 324:	ebfffffe 	bl	0 <clean_reboot>
 328:	e5943004 	ldr	r3, [r4, #4]
 32c:	e58d3000 	str	r3, [sp]
 330:	e3a0306d 	mov	r3, #109	; 0x6d
 334:	e59f203c 	ldr	r2, [pc, #60]	; 378 <rpi_get_memsize+0x19c>
 338:	e59f1024 	ldr	r1, [pc, #36]	; 364 <rpi_get_memsize+0x188>
 33c:	e59f0038 	ldr	r0, [pc, #56]	; 37c <rpi_get_memsize+0x1a0>
 340:	ebfffffe 	bl	0 <printk>
 344:	ebfffffe 	bl	0 <clean_reboot>
 348:	00000000 	andeq	r0, r0, r0
 34c:	00010005 	andeq	r0, r1, r5
 350:	2000b898 	mulcs	r0, r8, r8
 354:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 358:	2000b880 	andcs	fp, r0, r0, lsl #17
 35c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 368:	00000010 	andeq	r0, r0, r0, lsl r0
 36c:	0000003c 	andeq	r0, r0, ip, lsr r0
 370:	0000000c 	andeq	r0, r0, ip
 374:	00000048 	andeq	r0, r0, r8, asr #32
 378:	00000018 	andeq	r0, r0, r8, lsl r0
 37c:	00000090 	muleq	r0, r0, r0

00000380 <rpi_clock_maxhz_get>:
 380:	e92d4030 	push	{r4, r5, lr}
 384:	e24dd00c 	sub	sp, sp, #12
 388:	e1a05000 	mov	r5, r0
 38c:	e59f3160 	ldr	r3, [pc, #352]	; 4f4 <rpi_clock_maxhz_get+0x174>
 390:	e5933008 	ldr	r3, [r3, #8]
 394:	e3530000 	cmp	r3, #0
 398:	0a000031 	beq	464 <rpi_clock_maxhz_get+0xe4>
 39c:	e59f4150 	ldr	r4, [pc, #336]	; 4f4 <rpi_clock_maxhz_get+0x174>
 3a0:	e3a02020 	mov	r2, #32
 3a4:	e3a01000 	mov	r1, #0
 3a8:	e5940008 	ldr	r0, [r4, #8]
 3ac:	ebfffffe 	bl	0 <memset>
 3b0:	e5944008 	ldr	r4, [r4, #8]
 3b4:	e3a03020 	mov	r3, #32
 3b8:	e5843000 	str	r3, [r4]
 3bc:	e3a03000 	mov	r3, #0
 3c0:	e5843004 	str	r3, [r4, #4]
 3c4:	e59f212c 	ldr	r2, [pc, #300]	; 4f8 <rpi_clock_maxhz_get+0x178>
 3c8:	e5842008 	str	r2, [r4, #8]
 3cc:	e3a02008 	mov	r2, #8
 3d0:	e584200c 	str	r2, [r4, #12]
 3d4:	e3a02004 	mov	r2, #4
 3d8:	e5842010 	str	r2, [r4, #16]
 3dc:	e5845014 	str	r5, [r4, #20]
 3e0:	e5843018 	str	r3, [r4, #24]
 3e4:	e584301c 	str	r3, [r4, #28]
 3e8:	e314000f 	tst	r4, #15
 3ec:	1a000022 	bne	47c <rpi_clock_maxhz_get+0xfc>
 3f0:	ebfffffe 	bl	0 <dev_barrier>
 3f4:	e59f0100 	ldr	r0, [pc, #256]	; 4fc <rpi_clock_maxhz_get+0x17c>
 3f8:	ebfffffe 	bl	0 <GET32>
 3fc:	e3500000 	cmp	r0, #0
 400:	bafffffb 	blt	3f4 <rpi_clock_maxhz_get+0x74>
 404:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 408:	e59f00f0 	ldr	r0, [pc, #240]	; 500 <rpi_clock_maxhz_get+0x180>
 40c:	ebfffffe 	bl	0 <PUT32>
 410:	ebfffffe 	bl	0 <dev_barrier>
 414:	ebfffffe 	bl	0 <dev_barrier>
 418:	e59f00dc 	ldr	r0, [pc, #220]	; 4fc <rpi_clock_maxhz_get+0x17c>
 41c:	ebfffffe 	bl	0 <GET32>
 420:	e3100101 	tst	r0, #1073741824	; 0x40000000
 424:	1afffffb 	bne	418 <rpi_clock_maxhz_get+0x98>
 428:	e59f00d4 	ldr	r0, [pc, #212]	; 504 <rpi_clock_maxhz_get+0x184>
 42c:	ebfffffe 	bl	0 <GET32>
 430:	e3100008 	tst	r0, #8
 434:	0a000018 	beq	49c <rpi_clock_maxhz_get+0x11c>
 438:	e200000f 	and	r0, r0, #15
 43c:	e3500008 	cmp	r0, #8
 440:	1a00001d 	bne	4bc <rpi_clock_maxhz_get+0x13c>
 444:	e5943004 	ldr	r3, [r4, #4]
 448:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 44c:	1a000020 	bne	4d4 <rpi_clock_maxhz_get+0x154>
 450:	e59f309c 	ldr	r3, [pc, #156]	; 4f4 <rpi_clock_maxhz_get+0x174>
 454:	e5933008 	ldr	r3, [r3, #8]
 458:	e5930018 	ldr	r0, [r3, #24]
 45c:	e28dd00c 	add	sp, sp, #12
 460:	e8bd8030 	pop	{r4, r5, pc}
 464:	e3a01010 	mov	r1, #16
 468:	e3a00020 	mov	r0, #32
 46c:	ebfffffe 	bl	0 <kmalloc_aligned>
 470:	e59f307c 	ldr	r3, [pc, #124]	; 4f4 <rpi_clock_maxhz_get+0x174>
 474:	e5830008 	str	r0, [r3, #8]
 478:	eaffffc7 	b	39c <rpi_clock_maxhz_get+0x1c>
 47c:	e59f3084 	ldr	r3, [pc, #132]	; 508 <rpi_clock_maxhz_get+0x188>
 480:	e58d3000 	str	r3, [sp]
 484:	e3a0303e 	mov	r3, #62	; 0x3e
 488:	e59f207c 	ldr	r2, [pc, #124]	; 50c <rpi_clock_maxhz_get+0x18c>
 48c:	e59f107c 	ldr	r1, [pc, #124]	; 510 <rpi_clock_maxhz_get+0x190>
 490:	e59f007c 	ldr	r0, [pc, #124]	; 514 <rpi_clock_maxhz_get+0x194>
 494:	ebfffffe 	bl	0 <printk>
 498:	ebfffffe 	bl	0 <clean_reboot>
 49c:	e59f3074 	ldr	r3, [pc, #116]	; 518 <rpi_clock_maxhz_get+0x198>
 4a0:	e58d3000 	str	r3, [sp]
 4a4:	e3a0305c 	mov	r3, #92	; 0x5c
 4a8:	e59f206c 	ldr	r2, [pc, #108]	; 51c <rpi_clock_maxhz_get+0x19c>
 4ac:	e59f105c 	ldr	r1, [pc, #92]	; 510 <rpi_clock_maxhz_get+0x190>
 4b0:	e59f005c 	ldr	r0, [pc, #92]	; 514 <rpi_clock_maxhz_get+0x194>
 4b4:	ebfffffe 	bl	0 <printk>
 4b8:	ebfffffe 	bl	0 <clean_reboot>
 4bc:	e3a03060 	mov	r3, #96	; 0x60
 4c0:	e59f2054 	ldr	r2, [pc, #84]	; 51c <rpi_clock_maxhz_get+0x19c>
 4c4:	e59f1044 	ldr	r1, [pc, #68]	; 510 <rpi_clock_maxhz_get+0x190>
 4c8:	e59f0050 	ldr	r0, [pc, #80]	; 520 <rpi_clock_maxhz_get+0x1a0>
 4cc:	ebfffffe 	bl	0 <printk>
 4d0:	ebfffffe 	bl	0 <clean_reboot>
 4d4:	e5943004 	ldr	r3, [r4, #4]
 4d8:	e58d3000 	str	r3, [sp]
 4dc:	e3a0306d 	mov	r3, #109	; 0x6d
 4e0:	e59f203c 	ldr	r2, [pc, #60]	; 524 <rpi_clock_maxhz_get+0x1a4>
 4e4:	e59f1024 	ldr	r1, [pc, #36]	; 510 <rpi_clock_maxhz_get+0x190>
 4e8:	e59f0038 	ldr	r0, [pc, #56]	; 528 <rpi_clock_maxhz_get+0x1a8>
 4ec:	ebfffffe 	bl	0 <printk>
 4f0:	ebfffffe 	bl	0 <clean_reboot>
 4f4:	00000000 	andeq	r0, r0, r0
 4f8:	00030004 	andeq	r0, r3, r4
 4fc:	2000b898 	mulcs	r0, r8, r8
 500:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 504:	2000b880 	andcs	fp, r0, r0, lsl #17
 508:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 514:	00000010 	andeq	r0, r0, r0, lsl r0
 518:	0000003c 	andeq	r0, r0, ip, lsr r0
 51c:	0000000c 	andeq	r0, r0, ip
 520:	00000048 	andeq	r0, r0, r8, asr #32
 524:	00000018 	andeq	r0, r0, r8, lsl r0
 528:	00000090 	muleq	r0, r0, r0

0000052c <rpi_clock_hz_set>:
 52c:	e92d4010 	push	{r4, lr}
 530:	e59f304c 	ldr	r3, [pc, #76]	; 584 <rpi_clock_hz_set+0x58>
 534:	e593300c 	ldr	r3, [r3, #12]
 538:	e3530000 	cmp	r3, #0
 53c:	0a00000a 	beq	56c <rpi_clock_hz_set+0x40>
 540:	e3a02024 	mov	r2, #36	; 0x24
 544:	e3a01000 	mov	r1, #0
 548:	e59f3034 	ldr	r3, [pc, #52]	; 584 <rpi_clock_hz_set+0x58>
 54c:	e593000c 	ldr	r0, [r3, #12]
 550:	ebfffffe 	bl	0 <memset>
 554:	e3a03075 	mov	r3, #117	; 0x75
 558:	e59f2028 	ldr	r2, [pc, #40]	; 588 <rpi_clock_hz_set+0x5c>
 55c:	e59f1028 	ldr	r1, [pc, #40]	; 58c <rpi_clock_hz_set+0x60>
 560:	e59f0028 	ldr	r0, [pc, #40]	; 590 <rpi_clock_hz_set+0x64>
 564:	ebfffffe 	bl	0 <printk>
 568:	ebfffffe 	bl	0 <clean_reboot>
 56c:	e3a01010 	mov	r1, #16
 570:	e3a00024 	mov	r0, #36	; 0x24
 574:	ebfffffe 	bl	0 <kmalloc_aligned>
 578:	e59f3004 	ldr	r3, [pc, #4]	; 584 <rpi_clock_hz_set+0x58>
 57c:	e583000c 	str	r0, [r3, #12]
 580:	eaffffee 	b	540 <rpi_clock_hz_set+0x14>
 584:	00000000 	andeq	r0, r0, r0
 588:	00000038 	andeq	r0, r0, r8, lsr r0
 58c:	000000bc 	strheq	r0, [r0], -ip
 590:	000000cc 	andeq	r0, r0, ip, asr #1

00000594 <rpi_clock_curhz_get>:
 594:	e92d4010 	push	{r4, lr}
 598:	e59f304c 	ldr	r3, [pc, #76]	; 5ec <rpi_clock_curhz_get+0x58>
 59c:	e5933010 	ldr	r3, [r3, #16]
 5a0:	e3530000 	cmp	r3, #0
 5a4:	0a00000a 	beq	5d4 <rpi_clock_curhz_get+0x40>
 5a8:	e3a02020 	mov	r2, #32
 5ac:	e3a01000 	mov	r1, #0
 5b0:	e59f3034 	ldr	r3, [pc, #52]	; 5ec <rpi_clock_curhz_get+0x58>
 5b4:	e5930010 	ldr	r0, [r3, #16]
 5b8:	ebfffffe 	bl	0 <memset>
 5bc:	e3a03083 	mov	r3, #131	; 0x83
 5c0:	e59f2028 	ldr	r2, [pc, #40]	; 5f0 <rpi_clock_curhz_get+0x5c>
 5c4:	e59f1028 	ldr	r1, [pc, #40]	; 5f4 <rpi_clock_curhz_get+0x60>
 5c8:	e59f0028 	ldr	r0, [pc, #40]	; 5f8 <rpi_clock_curhz_get+0x64>
 5cc:	ebfffffe 	bl	0 <printk>
 5d0:	ebfffffe 	bl	0 <clean_reboot>
 5d4:	e3a01010 	mov	r1, #16
 5d8:	e3a00020 	mov	r0, #32
 5dc:	ebfffffe 	bl	0 <kmalloc_aligned>
 5e0:	e59f3004 	ldr	r3, [pc, #4]	; 5ec <rpi_clock_curhz_get+0x58>
 5e4:	e5830010 	str	r0, [r3, #16]
 5e8:	eaffffee 	b	5a8 <rpi_clock_curhz_get+0x14>
 5ec:	00000000 	andeq	r0, r0, r0
 5f0:	0000004c 	andeq	r0, r0, ip, asr #32
 5f4:	000000bc 	strheq	r0, [r0], -ip
 5f8:	000000cc 	andeq	r0, r0, ip, asr #1

000005fc <rpi_get_model>:
 5fc:	e92d4010 	push	{r4, lr}
 600:	e24dd008 	sub	sp, sp, #8
 604:	e59f3158 	ldr	r3, [pc, #344]	; 764 <rpi_get_model+0x168>
 608:	e5933014 	ldr	r3, [r3, #20]
 60c:	e3530000 	cmp	r3, #0
 610:	0a00002f 	beq	6d4 <rpi_get_model+0xd8>
 614:	e59f4148 	ldr	r4, [pc, #328]	; 764 <rpi_get_model+0x168>
 618:	e3a0201c 	mov	r2, #28
 61c:	e3a01000 	mov	r1, #0
 620:	e5940014 	ldr	r0, [r4, #20]
 624:	ebfffffe 	bl	0 <memset>
 628:	e5944014 	ldr	r4, [r4, #20]
 62c:	e3a03020 	mov	r3, #32
 630:	e5843000 	str	r3, [r4]
 634:	e3a03000 	mov	r3, #0
 638:	e5843004 	str	r3, [r4, #4]
 63c:	e59f2124 	ldr	r2, [pc, #292]	; 768 <rpi_get_model+0x16c>
 640:	e5842008 	str	r2, [r4, #8]
 644:	e3a02004 	mov	r2, #4
 648:	e584200c 	str	r2, [r4, #12]
 64c:	e5843010 	str	r3, [r4, #16]
 650:	e5843014 	str	r3, [r4, #20]
 654:	e5843018 	str	r3, [r4, #24]
 658:	e314000f 	tst	r4, #15
 65c:	1a000022 	bne	6ec <rpi_get_model+0xf0>
 660:	ebfffffe 	bl	0 <dev_barrier>
 664:	e59f0100 	ldr	r0, [pc, #256]	; 76c <rpi_get_model+0x170>
 668:	ebfffffe 	bl	0 <GET32>
 66c:	e3500000 	cmp	r0, #0
 670:	bafffffb 	blt	664 <rpi_get_model+0x68>
 674:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 678:	e59f00f0 	ldr	r0, [pc, #240]	; 770 <rpi_get_model+0x174>
 67c:	ebfffffe 	bl	0 <PUT32>
 680:	ebfffffe 	bl	0 <dev_barrier>
 684:	ebfffffe 	bl	0 <dev_barrier>
 688:	e59f00dc 	ldr	r0, [pc, #220]	; 76c <rpi_get_model+0x170>
 68c:	ebfffffe 	bl	0 <GET32>
 690:	e3100101 	tst	r0, #1073741824	; 0x40000000
 694:	1afffffb 	bne	688 <rpi_get_model+0x8c>
 698:	e59f00d4 	ldr	r0, [pc, #212]	; 774 <rpi_get_model+0x178>
 69c:	ebfffffe 	bl	0 <GET32>
 6a0:	e3100008 	tst	r0, #8
 6a4:	0a000018 	beq	70c <rpi_get_model+0x110>
 6a8:	e200000f 	and	r0, r0, #15
 6ac:	e3500008 	cmp	r0, #8
 6b0:	1a00001d 	bne	72c <rpi_get_model+0x130>
 6b4:	e5943004 	ldr	r3, [r4, #4]
 6b8:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 6bc:	1a000020 	bne	744 <rpi_get_model+0x148>
 6c0:	e59f309c 	ldr	r3, [pc, #156]	; 764 <rpi_get_model+0x168>
 6c4:	e5933014 	ldr	r3, [r3, #20]
 6c8:	e5930014 	ldr	r0, [r3, #20]
 6cc:	e28dd008 	add	sp, sp, #8
 6d0:	e8bd8010 	pop	{r4, pc}
 6d4:	e3a01010 	mov	r1, #16
 6d8:	e3a0001c 	mov	r0, #28
 6dc:	ebfffffe 	bl	0 <kmalloc_aligned>
 6e0:	e59f307c 	ldr	r3, [pc, #124]	; 764 <rpi_get_model+0x168>
 6e4:	e5830014 	str	r0, [r3, #20]
 6e8:	eaffffc9 	b	614 <rpi_get_model+0x18>
 6ec:	e59f3084 	ldr	r3, [pc, #132]	; 778 <rpi_get_model+0x17c>
 6f0:	e58d3000 	str	r3, [sp]
 6f4:	e3a0303e 	mov	r3, #62	; 0x3e
 6f8:	e59f207c 	ldr	r2, [pc, #124]	; 77c <rpi_get_model+0x180>
 6fc:	e59f107c 	ldr	r1, [pc, #124]	; 780 <rpi_get_model+0x184>
 700:	e59f007c 	ldr	r0, [pc, #124]	; 784 <rpi_get_model+0x188>
 704:	ebfffffe 	bl	0 <printk>
 708:	ebfffffe 	bl	0 <clean_reboot>
 70c:	e59f3074 	ldr	r3, [pc, #116]	; 788 <rpi_get_model+0x18c>
 710:	e58d3000 	str	r3, [sp]
 714:	e3a0305c 	mov	r3, #92	; 0x5c
 718:	e59f206c 	ldr	r2, [pc, #108]	; 78c <rpi_get_model+0x190>
 71c:	e59f105c 	ldr	r1, [pc, #92]	; 780 <rpi_get_model+0x184>
 720:	e59f005c 	ldr	r0, [pc, #92]	; 784 <rpi_get_model+0x188>
 724:	ebfffffe 	bl	0 <printk>
 728:	ebfffffe 	bl	0 <clean_reboot>
 72c:	e3a03060 	mov	r3, #96	; 0x60
 730:	e59f2054 	ldr	r2, [pc, #84]	; 78c <rpi_get_model+0x190>
 734:	e59f1044 	ldr	r1, [pc, #68]	; 780 <rpi_get_model+0x184>
 738:	e59f0050 	ldr	r0, [pc, #80]	; 790 <rpi_get_model+0x194>
 73c:	ebfffffe 	bl	0 <printk>
 740:	ebfffffe 	bl	0 <clean_reboot>
 744:	e5943004 	ldr	r3, [r4, #4]
 748:	e58d3000 	str	r3, [sp]
 74c:	e3a0306d 	mov	r3, #109	; 0x6d
 750:	e59f203c 	ldr	r2, [pc, #60]	; 794 <rpi_get_model+0x198>
 754:	e59f1024 	ldr	r1, [pc, #36]	; 780 <rpi_get_model+0x184>
 758:	e59f0038 	ldr	r0, [pc, #56]	; 798 <rpi_get_model+0x19c>
 75c:	ebfffffe 	bl	0 <printk>
 760:	ebfffffe 	bl	0 <clean_reboot>
 764:	00000000 	andeq	r0, r0, r0
 768:	00010001 	andeq	r0, r1, r1
 76c:	2000b898 	mulcs	r0, r8, r8
 770:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 774:	2000b880 	andcs	fp, r0, r0, lsl #17
 778:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 784:	00000010 	andeq	r0, r0, r0, lsl r0
 788:	0000003c 	andeq	r0, r0, ip, lsr r0
 78c:	0000000c 	andeq	r0, r0, ip
 790:	00000048 	andeq	r0, r0, r8, asr #32
 794:	00000018 	andeq	r0, r0, r8, lsl r0
 798:	00000090 	muleq	r0, r0, r0

0000079c <rpi_get_revision>:
 79c:	e92d4010 	push	{r4, lr}
 7a0:	e24dd008 	sub	sp, sp, #8
 7a4:	e59f3158 	ldr	r3, [pc, #344]	; 904 <rpi_get_revision+0x168>
 7a8:	e5933018 	ldr	r3, [r3, #24]
 7ac:	e3530000 	cmp	r3, #0
 7b0:	0a00002f 	beq	874 <rpi_get_revision+0xd8>
 7b4:	e59f4148 	ldr	r4, [pc, #328]	; 904 <rpi_get_revision+0x168>
 7b8:	e3a0201c 	mov	r2, #28
 7bc:	e3a01000 	mov	r1, #0
 7c0:	e5940018 	ldr	r0, [r4, #24]
 7c4:	ebfffffe 	bl	0 <memset>
 7c8:	e5944018 	ldr	r4, [r4, #24]
 7cc:	e3a03020 	mov	r3, #32
 7d0:	e5843000 	str	r3, [r4]
 7d4:	e3a03000 	mov	r3, #0
 7d8:	e5843004 	str	r3, [r4, #4]
 7dc:	e59f2124 	ldr	r2, [pc, #292]	; 908 <rpi_get_revision+0x16c>
 7e0:	e5842008 	str	r2, [r4, #8]
 7e4:	e3a02004 	mov	r2, #4
 7e8:	e584200c 	str	r2, [r4, #12]
 7ec:	e5843010 	str	r3, [r4, #16]
 7f0:	e5843014 	str	r3, [r4, #20]
 7f4:	e5843018 	str	r3, [r4, #24]
 7f8:	e314000f 	tst	r4, #15
 7fc:	1a000022 	bne	88c <rpi_get_revision+0xf0>
 800:	ebfffffe 	bl	0 <dev_barrier>
 804:	e59f0100 	ldr	r0, [pc, #256]	; 90c <rpi_get_revision+0x170>
 808:	ebfffffe 	bl	0 <GET32>
 80c:	e3500000 	cmp	r0, #0
 810:	bafffffb 	blt	804 <rpi_get_revision+0x68>
 814:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 818:	e59f00f0 	ldr	r0, [pc, #240]	; 910 <rpi_get_revision+0x174>
 81c:	ebfffffe 	bl	0 <PUT32>
 820:	ebfffffe 	bl	0 <dev_barrier>
 824:	ebfffffe 	bl	0 <dev_barrier>
 828:	e59f00dc 	ldr	r0, [pc, #220]	; 90c <rpi_get_revision+0x170>
 82c:	ebfffffe 	bl	0 <GET32>
 830:	e3100101 	tst	r0, #1073741824	; 0x40000000
 834:	1afffffb 	bne	828 <rpi_get_revision+0x8c>
 838:	e59f00d4 	ldr	r0, [pc, #212]	; 914 <rpi_get_revision+0x178>
 83c:	ebfffffe 	bl	0 <GET32>
 840:	e3100008 	tst	r0, #8
 844:	0a000018 	beq	8ac <rpi_get_revision+0x110>
 848:	e200000f 	and	r0, r0, #15
 84c:	e3500008 	cmp	r0, #8
 850:	1a00001d 	bne	8cc <rpi_get_revision+0x130>
 854:	e5943004 	ldr	r3, [r4, #4]
 858:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 85c:	1a000020 	bne	8e4 <rpi_get_revision+0x148>
 860:	e59f309c 	ldr	r3, [pc, #156]	; 904 <rpi_get_revision+0x168>
 864:	e5933018 	ldr	r3, [r3, #24]
 868:	e5930014 	ldr	r0, [r3, #20]
 86c:	e28dd008 	add	sp, sp, #8
 870:	e8bd8010 	pop	{r4, pc}
 874:	e3a01010 	mov	r1, #16
 878:	e3a0001c 	mov	r0, #28
 87c:	ebfffffe 	bl	0 <kmalloc_aligned>
 880:	e59f307c 	ldr	r3, [pc, #124]	; 904 <rpi_get_revision+0x168>
 884:	e5830018 	str	r0, [r3, #24]
 888:	eaffffc9 	b	7b4 <rpi_get_revision+0x18>
 88c:	e59f3084 	ldr	r3, [pc, #132]	; 918 <rpi_get_revision+0x17c>
 890:	e58d3000 	str	r3, [sp]
 894:	e3a0303e 	mov	r3, #62	; 0x3e
 898:	e59f207c 	ldr	r2, [pc, #124]	; 91c <rpi_get_revision+0x180>
 89c:	e59f107c 	ldr	r1, [pc, #124]	; 920 <rpi_get_revision+0x184>
 8a0:	e59f007c 	ldr	r0, [pc, #124]	; 924 <rpi_get_revision+0x188>
 8a4:	ebfffffe 	bl	0 <printk>
 8a8:	ebfffffe 	bl	0 <clean_reboot>
 8ac:	e59f3074 	ldr	r3, [pc, #116]	; 928 <rpi_get_revision+0x18c>
 8b0:	e58d3000 	str	r3, [sp]
 8b4:	e3a0305c 	mov	r3, #92	; 0x5c
 8b8:	e59f206c 	ldr	r2, [pc, #108]	; 92c <rpi_get_revision+0x190>
 8bc:	e59f105c 	ldr	r1, [pc, #92]	; 920 <rpi_get_revision+0x184>
 8c0:	e59f005c 	ldr	r0, [pc, #92]	; 924 <rpi_get_revision+0x188>
 8c4:	ebfffffe 	bl	0 <printk>
 8c8:	ebfffffe 	bl	0 <clean_reboot>
 8cc:	e3a03060 	mov	r3, #96	; 0x60
 8d0:	e59f2054 	ldr	r2, [pc, #84]	; 92c <rpi_get_revision+0x190>
 8d4:	e59f1044 	ldr	r1, [pc, #68]	; 920 <rpi_get_revision+0x184>
 8d8:	e59f0050 	ldr	r0, [pc, #80]	; 930 <rpi_get_revision+0x194>
 8dc:	ebfffffe 	bl	0 <printk>
 8e0:	ebfffffe 	bl	0 <clean_reboot>
 8e4:	e5943004 	ldr	r3, [r4, #4]
 8e8:	e58d3000 	str	r3, [sp]
 8ec:	e3a0306d 	mov	r3, #109	; 0x6d
 8f0:	e59f203c 	ldr	r2, [pc, #60]	; 934 <rpi_get_revision+0x198>
 8f4:	e59f1024 	ldr	r1, [pc, #36]	; 920 <rpi_get_revision+0x184>
 8f8:	e59f0038 	ldr	r0, [pc, #56]	; 938 <rpi_get_revision+0x19c>
 8fc:	ebfffffe 	bl	0 <printk>
 900:	ebfffffe 	bl	0 <clean_reboot>
 904:	00000000 	andeq	r0, r0, r0
 908:	00010002 	andeq	r0, r1, r2
 90c:	2000b898 	mulcs	r0, r8, r8
 910:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 914:	2000b880 	andcs	fp, r0, r0, lsl #17
 918:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 924:	00000010 	andeq	r0, r0, r0, lsl r0
 928:	0000003c 	andeq	r0, r0, ip, lsr r0
 92c:	0000000c 	andeq	r0, r0, ip
 930:	00000048 	andeq	r0, r0, r8, asr #32
 934:	00000018 	andeq	r0, r0, r8, lsl r0
 938:	00000090 	muleq	r0, r0, r0

Disassembly of section .bss:

00000000 <u.3975>:
   0:	00000000 	andeq	r0, r0, r0

00000004 <u.3980>:
   4:	00000000 	andeq	r0, r0, r0

00000008 <u.3984>:
   8:	00000000 	andeq	r0, r0, r0

0000000c <u.3989>:
   c:	00000000 	andeq	r0, r0, r0

00000010 <u.3994>:
  10:	00000000 	andeq	r0, r0, r0

00000014 <u.3999>:
  14:	00000000 	andeq	r0, r0, r0

00000018 <u.4003>:
  18:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
   4:	626d2f63 	rsbvs	r2, sp, #396	; 0x18c
   8:	682e786f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr}
   c:	00000000 	andeq	r0, r0, r0
  10:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  14:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  18:	3a73253a 	bcc	1cc9508 <rpi_get_revision+0x1cc8d6c>
  1c:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  20:	00000a73 	andeq	r0, r0, r3, ror sl
  24:	736e7528 	cmnvc	lr, #40, 10	; 0xa000000
  28:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  2c:	61642964 	cmnvs	r4, r4, ror #18
  30:	31256174 			; <UNDEFINED> instruction: 0x31256174
  34:	3d3d2036 	ldccc	0, cr2, [sp, #-216]!	; 0xffffff28
  38:	00003020 	andeq	r3, r0, r0, lsr #32
  3c:	6e616863 	cdpvs	8, 6, cr6, cr1, cr3, {3}
  40:	206c656e 	rsbcs	r6, ip, lr, ror #10
  44:	00762026 	rsbseq	r2, r6, r6, lsr #32
  48:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  4c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  50:	3a73253a 	bcc	1cc9540 <rpi_get_revision+0x1cc8da4>
  54:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  58:	736f706d 	cmnvc	pc, #109	; 0x6d
  5c:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  60:	293f2865 	ldmdbcs	pc!, {r0, r2, r5, r6, fp, sp}	; <UNPREDICTABLE>
  64:	616d203a 	cmnvs	sp, sl, lsr r0
  68:	6f626c69 	svcvs	0x00626c69
  6c:	65722078 	ldrbvs	r2, [r2, #-120]!	; 0xffffff88
  70:	66206461 	strtvs	r6, [r0], -r1, ror #8
  74:	6120726f 			; <UNDEFINED> instruction: 0x6120726f
  78:	66696420 	strbtvs	r6, [r9], -r0, lsr #8
  7c:	65726566 	ldrbvs	r6, [r2, #-1382]!	; 0xfffffa9a
  80:	6320746e 			; <UNDEFINED> instruction: 0x6320746e
  84:	6e6e6168 	powvsez	f6, f6, #0.0
  88:	0a0a6c65 	beq	29b224 <rpi_get_revision+0x29aa88>
  8c:	00000000 	andeq	r0, r0, r0
  90:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  94:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  98:	3a73253a 	bcc	1cc9588 <rpi_get_revision+0x1cc8dec>
  9c:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  a0:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
  a4:	72206469 	eorvc	r6, r0, #1761607680	; 0x69000000
  a8:	6f707365 	svcvs	0x00707365
  ac:	3a65736e 	bcc	195ce6c <rpi_get_revision+0x195c6d0>
  b0:	746f6720 	strbtvc	r6, [pc], #-1824	; b8 <.rodata.str1.4+0xb8>
  b4:	0a782520 	beq	1e0953c <rpi_get_revision+0x1e08da0>
  b8:	0000000a 	andeq	r0, r0, sl
  bc:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
  c0:	626d2f63 	rsbvs	r2, sp, #396	; 0x18c
  c4:	632e786f 			; <UNDEFINED> instruction: 0x632e786f
  c8:	00000000 	andeq	r0, r0, r0
  cc:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  d0:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  d4:	3a73253a 	bcc	1cc95c4 <rpi_get_revision+0x1cc8e28>
  d8:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  dc:	656c706d 	strbvs	r7, [ip, #-109]!	; 0xffffff93
  e0:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  e4:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
  e8:	75662073 	strbvc	r2, [r6, #-115]!	; 0xffffff8d
  ec:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
  f0:	0a216e6f 	beq	85bab4 <rpi_get_revision+0x85b318>
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3939>:
   0:	786f626d 	stmdavc	pc!, {r0, r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
   4:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
   8:	00006574 	andeq	r6, r0, r4, ror r5

0000000c <__FUNCTION__.3946>:
   c:	786f626d 	stmdavc	pc!, {r0, r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
  10:	6165725f 	cmnvs	r5, pc, asr r2
  14:	00000064 	andeq	r0, r0, r4, rrx

00000018 <__FUNCTION__.3956>:
  18:	786f626d 	stmdavc	pc!, {r0, r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
  1c:	6e65735f 	mcrvs	3, 3, r7, cr5, cr15, {2}
  20:	00000064 	andeq	r0, r0, r4, rrx

00000024 <__FUNCTION__.3976>:
  24:	5f697072 	svcpl	0x00697072
  28:	5f746567 	svcpl	0x00746567
  2c:	69726573 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
  30:	756e6c61 	strbvc	r6, [lr, #-3169]!	; 0xfffff39f
  34:	0000006d 	andeq	r0, r0, sp, rrx

00000038 <__FUNCTION__.3990>:
  38:	5f697072 	svcpl	0x00697072
  3c:	636f6c63 	cmnvs	pc, #25344	; 0x6300
  40:	7a685f6b 	bvc	1a17df4 <rpi_get_revision+0x1a17658>
  44:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  48:	00000000 	andeq	r0, r0, r0

0000004c <__FUNCTION__.3995>:
  4c:	5f697072 	svcpl	0x00697072
  50:	636f6c63 	cmnvs	pc, #25344	; 0x6300
  54:	75635f6b 	strbvc	r5, [r3, #-3947]!	; 0xfffff095
  58:	5f7a6872 	svcpl	0x007a6872
  5c:	00746567 	rsbseq	r6, r4, r7, ror #10

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	0000118e 	andeq	r1, r0, lr, lsl #3
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000001ac 	andeq	r0, r0, ip, lsr #3
      10:	0000a10c 	andeq	sl, r0, ip, lsl #2
      14:	00006200 	andeq	r6, r0, r0, lsl #4
      18:	00000000 	andeq	r0, r0, r0
      1c:	00093c00 	andeq	r3, r9, r0, lsl #24
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      28:	00746e69 	rsbseq	r6, r4, r9, ror #28
      2c:	18070403 	stmdane	r7, {r0, r1, sl}
      30:	04000001 	streq	r0, [r0], #-1
      34:	0000002c 	andeq	r0, r0, ip, lsr #32
      38:	a0060103 	andge	r0, r6, r3, lsl #2
      3c:	03000001 	movweq	r0, #1
      40:	016c0502 	cmneq	ip, r2, lsl #10
      44:	04030000 	streq	r0, [r3], #-0
      48:	00019705 	andeq	r9, r1, r5, lsl #14
      4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
      50:	0000014d 	andeq	r0, r0, sp, asr #2
      54:	86080103 	strhi	r0, [r8], -r3, lsl #2
      58:	03000000 	movweq	r0, #0
      5c:	00c00702 	sbceq	r0, r0, r2, lsl #14
      60:	8e050000 	cdphi	0, 0, cr0, cr5, cr0, {0}
      64:	03000001 	movweq	r0, #1
      68:	00731934 	rsbseq	r1, r3, r4, lsr r9
      6c:	62040000 	andvs	r0, r4, #0
      70:	03000000 	movweq	r0, #0
      74:	00ae0704 	adceq	r0, lr, r4, lsl #14
      78:	3a050000 	bcc	140080 <rpi_get_revision+0x13f8e4>
      7c:	03000000 	movweq	r0, #0
      80:	00861937 	addeq	r1, r6, r7, lsr r9
      84:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
      88:	00013607 	andeq	r3, r1, r7, lsl #12
      8c:	00250600 	eoreq	r0, r5, r0, lsl #12
      90:	009c0000 	addseq	r0, ip, r0
      94:	25070000 	strcs	r0, [r7, #-0]
      98:	00000000 	andeq	r0, r0, r0
      9c:	00015b08 	andeq	r5, r1, r8, lsl #22
      a0:	0e1c0400 	cfmulseq	mvf0, mvf12, mvf0
      a4:	000000a8 	andeq	r0, r0, r8, lsr #1
      a8:	008d0409 	addeq	r0, sp, r9, lsl #8
      ac:	25060000 	strcs	r0, [r6, #-0]
      b0:	bd000000 	stclt	0, cr0, [r0, #-0]
      b4:	07000000 	streq	r0, [r0, -r0]
      b8:	000000bd 	strheq	r0, [r0], -sp
      bc:	ca040900 	bgt	1024c4 <rpi_get_revision+0x101d28>
      c0:	03000000 	movweq	r0, #0
      c4:	01670801 	cmneq	r7, r1, lsl #16
      c8:	c30a0000 	movwgt	r0, #40960	; 0xa000
      cc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
      d0:	00000189 	andeq	r0, r0, r9, lsl #3
      d4:	db0e2104 	blle	3884ec <rpi_get_revision+0x387d50>
      d8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      dc:	0000ae04 	andeq	sl, r0, r4, lsl #28
      e0:	01250b00 			; <UNDEFINED> instruction: 0x01250b00
      e4:	a7010000 	strge	r0, [r1, -r0]
      e8:	0000620a 	andeq	r6, r0, sl, lsl #4
      ec:	00079c00 	andeq	r9, r7, r0, lsl #24
      f0:	0001a000 	andeq	sl, r1, r0
      f4:	859c0100 	ldrhi	r0, [ip, #256]	; 0x100
      f8:	0c000003 	stceq	0, cr0, [r0], {3}
      fc:	a8010075 	stmdage	r1, {r0, r2, r4, r5, r6}
     100:	0003851f 	andeq	r8, r3, pc, lsl r5
     104:	18030500 	stmdane	r3, {r8, sl}
     108:	0d000000 	stceq	0, cr0, [r0, #-0]
     10c:	0000103a 	andeq	r1, r0, sl, lsr r0
     110:	000007f8 	strdeq	r0, [r0], -r8
     114:	00012001 	andeq	r2, r1, r1
     118:	05b70100 	ldreq	r0, [r7, #256]!	; 0x100
     11c:	00000358 	andeq	r0, r0, r8, asr r3
     120:	0010570e 	andseq	r5, r0, lr, lsl #14
     124:	00000400 	andeq	r0, r0, r0, lsl #8
     128:	00000000 	andeq	r0, r0, r0
     12c:	104b0e00 	subne	r0, fp, r0, lsl #28
     130:	00260000 	eoreq	r0, r6, r0
     134:	00220000 	eoreq	r0, r2, r0
     138:	200f0000 	andcs	r0, pc, r0
     13c:	10000001 	andne	r0, r0, r1
     140:	00001063 	andeq	r1, r0, r3, rrx
     144:	0000004a 	andeq	r0, r0, sl, asr #32
     148:	00000046 	andeq	r0, r0, r6, asr #32
     14c:	0010d60d 	andseq	sp, r0, sp, lsl #12
     150:	0007f800 	andeq	pc, r7, r0, lsl #16
     154:	01380300 	teqeq	r8, r0, lsl #6
     158:	68020000 	stmdavs	r2, {}	; <UNPREDICTABLE>
     15c:	00023705 	andeq	r3, r2, r5, lsl #14
     160:	10ef0e00 	rscne	r0, pc, r0, lsl #28
     164:	006c0000 	rsbeq	r0, ip, r0
     168:	00680000 	rsbeq	r0, r8, r0
     16c:	e30e0000 	movw	r0, #57344	; 0xe000
     170:	8e000010 	mcrhi	0, 0, r0, cr0, cr0, {0}
     174:	8a000000 	bhi	17c <.debug_info+0x17c>
     178:	0f000000 	svceq	0x00000000
     17c:	00000138 	andeq	r0, r0, r8, lsr r1
     180:	00112011 	andseq	r2, r1, r1, lsl r0
     184:	00081400 	andeq	r1, r8, r0, lsl #8
     188:	08140100 	ldmdaeq	r4, {r8}
     18c:	00000000 	andeq	r0, r0, r0
     190:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
     194:	0001a714 	andeq	sl, r1, r4, lsl r7
     198:	11310e00 	teqne	r1, r0, lsl #28
     19c:	00b00000 	adcseq	r0, r0, r0
     1a0:	00ae0000 	adceq	r0, lr, r0
     1a4:	12000000 	andne	r0, r0, #0
     1a8:	00000804 	andeq	r0, r0, r4, lsl #16
     1ac:	0000113d 	andeq	r1, r0, sp, lsr r1
     1b0:	00080c13 	andeq	r0, r8, r3, lsl ip
     1b4:	00114900 	andseq	r4, r1, r0, lsl #18
     1b8:	0001c700 	andeq	ip, r1, r0, lsl #14
     1bc:	50011400 	andpl	r1, r1, r0, lsl #8
     1c0:	b8980c05 	ldmlt	r8, {r0, r2, sl, fp}
     1c4:	13002000 	movwne	r2, #0
     1c8:	00000820 	andeq	r0, r0, r0, lsr #16
     1cc:	00001155 	andeq	r1, r0, r5, asr r1
     1d0:	000001ea 	andeq	r0, r0, sl, ror #3
     1d4:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     1d8:	00b8a00c 	adcseq	sl, r8, ip
     1dc:	51011420 	tstpl	r1, r0, lsr #8
     1e0:	0c007408 	cfstrseq	mvf7, [r0], {8}
     1e4:	40000008 	andmi	r0, r0, r8
     1e8:	24120021 	ldrcs	r0, [r2], #-33	; 0xffffffdf
     1ec:	3d000008 	stccc	0, cr0, [r0, #-32]	; 0xffffffe0
     1f0:	13000011 	movwne	r0, #17
     1f4:	000008a8 	andeq	r0, r0, r8, lsr #17
     1f8:	00001161 	andeq	r1, r0, r1, ror #2
     1fc:	0000022c 	andeq	r0, r0, ip, lsr #4
     200:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     204:	00001003 	andeq	r1, r0, r3
     208:	51011400 	tstpl	r1, r0, lsl #8
     20c:	00000305 	andeq	r0, r0, r5, lsl #6
     210:	01140000 	tsteq	r4, r0
     214:	00030552 	andeq	r0, r3, r2, asr r5
     218:	14000000 	strne	r0, [r0], #-0
     21c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     220:	7d02143e 	cfstrsvc	mvf1, [r2, #-248]	; 0xffffff08
     224:	24030500 	strcs	r0, [r3], #-1280	; 0xfffffb00
     228:	00000000 	andeq	r0, r0, r0
     22c:	0008ac12 	andeq	sl, r8, r2, lsl ip
     230:	00116d00 	andseq	r6, r1, r0, lsl #26
     234:	0d000000 	stceq	0, cr0, [r0, #-0]
     238:	0000109f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     23c:	00000824 	andeq	r0, r0, r4, lsr #16
     240:	00015002 	andeq	r5, r1, r2
     244:	05690200 	strbeq	r0, [r9, #-512]!	; 0xfffffe00
     248:	0000031e 	andeq	r0, r0, lr, lsl r3
     24c:	0010b00e 	andseq	fp, r0, lr
     250:	0000c700 	andeq	ip, r0, r0, lsl #14
     254:	0000c300 	andeq	ip, r0, r0, lsl #6
     258:	01500f00 	cmpeq	r0, r0, lsl #30
     25c:	cb100000 	blgt	400264 <rpi_get_revision+0x3ffac8>
     260:	ed000010 	stc	0, cr0, [r0, #-64]	; 0xffffffc0
     264:	e7000000 	str	r0, [r0, -r0]
     268:	12000000 	andne	r0, r0, #0
     26c:	00000828 	andeq	r0, r0, r8, lsr #16
     270:	0000113d 	andeq	r1, r0, sp, lsr r1
     274:	00083013 	andeq	r3, r8, r3, lsl r0
     278:	00114900 	andseq	r4, r1, r0, lsl #18
     27c:	00028b00 	andeq	r8, r2, r0, lsl #22
     280:	50011400 	andpl	r1, r1, r0, lsl #8
     284:	b8980c05 	ldmlt	r8, {r0, r2, sl, fp}
     288:	13002000 	movwne	r2, #0
     28c:	00000840 	andeq	r0, r0, r0, asr #16
     290:	00001149 	andeq	r1, r0, r9, asr #2
     294:	000002a2 	andeq	r0, r0, r2, lsr #5
     298:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     29c:	00b8800c 	adcseq	r8, r8, ip
     2a0:	c8130020 	ldmdagt	r3, {r5}
     2a4:	61000008 	tstvs	r0, r8
     2a8:	db000011 	blle	2f4 <.debug_info+0x2f4>
     2ac:	14000002 	strne	r0, [r0], #-2
     2b0:	03055001 	movweq	r5, #20481	; 0x5001
     2b4:	00000010 	andeq	r0, r0, r0, lsl r0
     2b8:	05510114 	ldrbeq	r0, [r1, #-276]	; 0xfffffeec
     2bc:	00000003 	andeq	r0, r0, r3
     2c0:	52011400 	andpl	r1, r1, #0, 8
     2c4:	000c0305 	andeq	r0, ip, r5, lsl #6
     2c8:	01140000 	tsteq	r4, r0
     2cc:	5c080253 	sfmpl	f0, 4, [r8], {83}	; 0x53
     2d0:	007d0214 	rsbseq	r0, sp, r4, lsl r2
     2d4:	003c0305 	eorseq	r0, ip, r5, lsl #6
     2d8:	12000000 	andne	r0, r0, #0
     2dc:	000008cc 	andeq	r0, r0, ip, asr #17
     2e0:	0000116d 	andeq	r1, r0, sp, ror #2
     2e4:	0008e013 	andeq	lr, r8, r3, lsl r0
     2e8:	00116100 	andseq	r6, r1, r0, lsl #2
     2ec:	00031300 	andeq	r1, r3, r0, lsl #6
     2f0:	50011400 	andpl	r1, r1, r0, lsl #8
     2f4:	00480305 	subeq	r0, r8, r5, lsl #6
     2f8:	01140000 	tsteq	r4, r0
     2fc:	00030551 	andeq	r0, r3, r1, asr r5
     300:	14000000 	strne	r0, [r0], #-0
     304:	03055201 	movweq	r5, #20993	; 0x5201
     308:	0000000c 	andeq	r0, r0, ip
     30c:	02530114 	subseq	r0, r3, #20, 2
     310:	12006008 	andne	r6, r0, #8
     314:	000008e4 	andeq	r0, r0, r4, ror #17
     318:	0000116d 	andeq	r1, r0, sp, ror #2
     31c:	00130000 	andseq	r0, r3, r0
     320:	61000009 	tstvs	r0, r9
     324:	4d000011 	stcmi	0, cr0, [r0, #-68]	; 0xffffffbc
     328:	14000003 	strne	r0, [r0], #-3
     32c:	03055001 	movweq	r5, #20481	; 0x5001
     330:	00000090 	muleq	r0, r0, r0
     334:	05510114 	ldrbeq	r0, [r1, #-276]	; 0xfffffeec
     338:	00000003 	andeq	r0, r0, r3
     33c:	52011400 	andpl	r1, r1, #0, 8
     340:	00180305 	andseq	r0, r8, r5, lsl #6
     344:	01140000 	tsteq	r4, r0
     348:	6d080253 	sfmvs	f0, 4, [r8, #-332]	; 0xfffffeb4
     34c:	09041200 	stmdbeq	r4, {r9, ip}
     350:	116d0000 	cmnne	sp, r0
     354:	00000000 	andeq	r0, r0, r0
     358:	0007c813 	andeq	ip, r7, r3, lsl r8
     35c:	00117900 	andseq	r7, r1, r0, lsl #18
     360:	00037000 	andeq	r7, r3, r0
     364:	51011400 	tstpl	r1, r0, lsl #8
     368:	01143001 	tsteq	r4, r1
     36c:	004c0152 	subeq	r0, ip, r2, asr r1
     370:	00088015 	andeq	r8, r8, r5, lsl r0
     374:	00118500 	andseq	r8, r1, r0, lsl #10
     378:	50011400 	andpl	r1, r1, r0, lsl #8
     37c:	01144c01 	tsteq	r4, r1, lsl #24
     380:	00400151 	subeq	r0, r0, r1, asr r1
     384:	33040900 	movwcc	r0, #18688	; 0x4900
     388:	0b000000 	bleq	390 <.debug_info+0x390>
     38c:	00000000 	andeq	r0, r0, r0
     390:	620a9301 	andvs	r9, sl, #67108864	; 0x4000000
     394:	fc000000 	stc2	0, cr0, [r0], {-0}
     398:	a0000005 	andge	r0, r0, r5
     39c:	01000001 	tsteq	r0, r1
     3a0:	00062f9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
     3a4:	00750c00 	rsbseq	r0, r5, r0, lsl #24
     3a8:	851f9401 	ldrhi	r9, [pc, #-1025]	; ffffffaf <rpi_get_revision+0xfffff813>
     3ac:	05000003 	streq	r0, [r0, #-3]
     3b0:	00001403 	andeq	r1, r0, r3, lsl #8
     3b4:	103a0d00 	eorsne	r0, sl, r0, lsl #26
     3b8:	06580000 	ldrbeq	r0, [r8], -r0
     3bc:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
     3c0:	01000000 	mrseq	r0, (UNDEF: 0)
     3c4:	060205a3 	streq	r0, [r2], -r3, lsr #11
     3c8:	570e0000 	strpl	r0, [lr, -r0]
     3cc:	1b000010 	blne	414 <.debug_info+0x414>
     3d0:	17000001 	strne	r0, [r0, -r1]
     3d4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
     3d8:	0000104b 	andeq	r1, r0, fp, asr #32
     3dc:	0000013d 	andeq	r0, r0, sp, lsr r1
     3e0:	00000139 	andeq	r0, r0, r9, lsr r1
     3e4:	0000d80f 	andeq	sp, r0, pc, lsl #16
     3e8:	10631000 	rsbne	r1, r3, r0
     3ec:	01610000 	cmneq	r1, r0
     3f0:	015d0000 	cmpeq	sp, r0
     3f4:	d60d0000 	strle	r0, [sp], -r0
     3f8:	58000010 	stmdapl	r0, {r4}
     3fc:	03000006 	movweq	r0, #6
     400:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     404:	e1056802 	tst	r5, r2, lsl #16
     408:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
     40c:	000010ef 	andeq	r1, r0, pc, ror #1
     410:	00000183 	andeq	r0, r0, r3, lsl #3
     414:	0000017f 	andeq	r0, r0, pc, ror r1
     418:	0010e30e 	andseq	lr, r0, lr, lsl #6
     41c:	0001a500 	andeq	sl, r1, r0, lsl #10
     420:	0001a100 	andeq	sl, r1, r0, lsl #2
     424:	00f00f00 	rscseq	r0, r0, r0, lsl #30
     428:	20110000 	andscs	r0, r1, r0
     42c:	74000011 	strvc	r0, [r0], #-17	; 0xffffffef
     430:	01000006 	tsteq	r0, r6
     434:	00000674 	andeq	r0, r0, r4, ror r6
     438:	00000000 	andeq	r0, r0, r0
     43c:	51144802 	tstpl	r4, r2, lsl #16
     440:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
     444:	00001131 	andeq	r1, r0, r1, lsr r1
     448:	000001c7 	andeq	r0, r0, r7, asr #3
     44c:	000001c5 	andeq	r0, r0, r5, asr #3
     450:	06641200 	strbteq	r1, [r4], -r0, lsl #4
     454:	113d0000 	teqne	sp, r0
     458:	6c130000 	ldcvs	0, cr0, [r3], {-0}
     45c:	49000006 	stmdbmi	r0, {r1, r2}
     460:	71000011 	tstvc	r0, r1, lsl r0
     464:	14000004 	strne	r0, [r0], #-4
     468:	0c055001 	stceq	0, cr5, [r5], {1}
     46c:	2000b898 	mulcs	r0, r8, r8
     470:	06801300 	streq	r1, [r0], r0, lsl #6
     474:	11550000 	cmpne	r5, r0
     478:	04940000 	ldreq	r0, [r4], #0
     47c:	01140000 	tsteq	r4, r0
     480:	a00c0550 	andge	r0, ip, r0, asr r5
     484:	142000b8 	strtne	r0, [r0], #-184	; 0xffffff48
     488:	74085101 	strvc	r5, [r8], #-257	; 0xfffffeff
     48c:	00080c00 	andeq	r0, r8, r0, lsl #24
     490:	00214000 	eoreq	r4, r1, r0
     494:	00068412 	andeq	r8, r6, r2, lsl r4
     498:	00113d00 	andseq	r3, r1, r0, lsl #26
     49c:	07081300 	streq	r1, [r8, -r0, lsl #6]
     4a0:	11610000 	cmnne	r1, r0
     4a4:	04d60000 	ldrbeq	r0, [r6], #0
     4a8:	01140000 	tsteq	r4, r0
     4ac:	10030550 	andne	r0, r3, r0, asr r5
     4b0:	14000000 	strne	r0, [r0], #-0
     4b4:	03055101 	movweq	r5, #20737	; 0x5101
     4b8:	00000000 	andeq	r0, r0, r0
     4bc:	05520114 	ldrbeq	r0, [r2, #-276]	; 0xfffffeec
     4c0:	00000003 	andeq	r0, r0, r3
     4c4:	53011400 	movwpl	r1, #5120	; 0x1400
     4c8:	143e0802 	ldrtne	r0, [lr], #-2050	; 0xfffff7fe
     4cc:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     4d0:	00002403 	andeq	r2, r0, r3, lsl #8
     4d4:	0c120000 	ldceq	0, cr0, [r2], {-0}
     4d8:	6d000007 	stcvs	0, cr0, [r0, #-28]	; 0xffffffe4
     4dc:	00000011 	andeq	r0, r0, r1, lsl r0
     4e0:	109f0d00 	addsne	r0, pc, r0, lsl #26
     4e4:	06840000 	streq	r0, [r4], r0
     4e8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     4ec:	02000001 	andeq	r0, r0, #1
     4f0:	05c80569 	strbeq	r0, [r8, #1385]	; 0x569
     4f4:	b00e0000 	andlt	r0, lr, r0
     4f8:	de000010 	mcrle	0, 0, r0, cr0, cr0, {0}
     4fc:	da000001 	ble	508 <.debug_info+0x508>
     500:	0f000001 	svceq	0x00000001
     504:	00000108 	andeq	r0, r0, r8, lsl #2
     508:	0010cb10 	andseq	ip, r0, r0, lsl fp
     50c:	00020400 	andeq	r0, r2, r0, lsl #8
     510:	0001fe00 	andeq	pc, r1, r0, lsl #28
     514:	06881200 	streq	r1, [r8], r0, lsl #4
     518:	113d0000 	teqne	sp, r0
     51c:	90130000 	andsls	r0, r3, r0
     520:	49000006 	stmdbmi	r0, {r1, r2}
     524:	35000011 	strcc	r0, [r0, #-17]	; 0xffffffef
     528:	14000005 	strne	r0, [r0], #-5
     52c:	0c055001 	stceq	0, cr5, [r5], {1}
     530:	2000b898 	mulcs	r0, r8, r8
     534:	06a01300 	strteq	r1, [r0], r0, lsl #6
     538:	11490000 	mrsne	r0, (UNDEF: 73)
     53c:	054c0000 	strbeq	r0, [ip, #-0]
     540:	01140000 	tsteq	r4, r0
     544:	800c0550 	andhi	r0, ip, r0, asr r5
     548:	002000b8 	strhteq	r0, [r0], -r8
     54c:	00072813 	andeq	r2, r7, r3, lsl r8
     550:	00116100 	andseq	r6, r1, r0, lsl #2
     554:	00058500 	andeq	r8, r5, r0, lsl #10
     558:	50011400 	andpl	r1, r1, r0, lsl #8
     55c:	00100305 	andseq	r0, r0, r5, lsl #6
     560:	01140000 	tsteq	r4, r0
     564:	00030551 	andeq	r0, r3, r1, asr r5
     568:	14000000 	strne	r0, [r0], #-0
     56c:	03055201 	movweq	r5, #20993	; 0x5201
     570:	0000000c 	andeq	r0, r0, ip
     574:	02530114 	subseq	r0, r3, #20, 2
     578:	02145c08 	andseq	r5, r4, #8, 24	; 0x800
     57c:	0305007d 	movweq	r0, #20605	; 0x507d
     580:	0000003c 	andeq	r0, r0, ip, lsr r0
     584:	072c1200 	streq	r1, [ip, -r0, lsl #4]!
     588:	116d0000 	cmnne	sp, r0
     58c:	40130000 	andsmi	r0, r3, r0
     590:	61000007 	tstvs	r0, r7
     594:	bd000011 	stclt	0, cr0, [r0, #-68]	; 0xffffffbc
     598:	14000005 	strne	r0, [r0], #-5
     59c:	03055001 	movweq	r5, #20481	; 0x5001
     5a0:	00000048 	andeq	r0, r0, r8, asr #32
     5a4:	05510114 	ldrbeq	r0, [r1, #-276]	; 0xfffffeec
     5a8:	00000003 	andeq	r0, r0, r3
     5ac:	52011400 	andpl	r1, r1, #0, 8
     5b0:	000c0305 	andeq	r0, ip, r5, lsl #6
     5b4:	01140000 	tsteq	r4, r0
     5b8:	60080253 	andvs	r0, r8, r3, asr r2
     5bc:	07441200 	strbeq	r1, [r4, -r0, lsl #4]
     5c0:	116d0000 	cmnne	sp, r0
     5c4:	00000000 	andeq	r0, r0, r0
     5c8:	00076013 	andeq	r6, r7, r3, lsl r0
     5cc:	00116100 	andseq	r6, r1, r0, lsl #2
     5d0:	0005f700 	andeq	pc, r5, r0, lsl #14
     5d4:	50011400 	andpl	r1, r1, r0, lsl #8
     5d8:	00900305 	addseq	r0, r0, r5, lsl #6
     5dc:	01140000 	tsteq	r4, r0
     5e0:	00030551 	andeq	r0, r3, r1, asr r5
     5e4:	14000000 	strne	r0, [r0], #-0
     5e8:	03055201 	movweq	r5, #20993	; 0x5201
     5ec:	00000018 	andeq	r0, r0, r8, lsl r0
     5f0:	02530114 	subseq	r0, r3, #20, 2
     5f4:	12006d08 	andne	r6, r0, #8, 26	; 0x200
     5f8:	00000764 	andeq	r0, r0, r4, ror #14
     5fc:	0000116d 	andeq	r1, r0, sp, ror #2
     600:	28130000 	ldmdacs	r3, {}	; <UNPREDICTABLE>
     604:	79000006 	stmdbvc	r0, {r1, r2}
     608:	1a000011 	bne	654 <.debug_info+0x654>
     60c:	14000006 	strne	r0, [r0], #-6
     610:	30015101 	andcc	r5, r1, r1, lsl #2
     614:	01520114 	cmpeq	r2, r4, lsl r1
     618:	e015004c 	ands	r0, r5, ip, asr #32
     61c:	85000006 	strhi	r0, [r0, #-6]
     620:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
     624:	4c015001 	stcmi	0, cr5, [r1], {1}
     628:	01510114 	cmpeq	r1, r4, lsl r1
     62c:	0b000040 	bleq	734 <.debug_info+0x734>
     630:	00000271 	andeq	r0, r0, r1, ror r2
     634:	620a7c01 	andvs	r7, sl, #256	; 0x100
     638:	94000000 	strls	r0, [r0], #-0
     63c:	68000005 	stmdavs	r0, {r0, r2}
     640:	01000000 	mrseq	r0, (UNDEF: 0)
     644:	0006e39c 	muleq	r6, ip, r3
     648:	01021600 	tsteq	r2, r0, lsl #12
     64c:	7c010000 	stcvc	0, cr0, [r1], {-0}
     650:	00006227 	andeq	r6, r0, r7, lsr #4
     654:	00023600 	andeq	r3, r2, r0, lsl #12
     658:	00022e00 	andeq	r2, r2, r0, lsl #28
     65c:	00750c00 	rsbseq	r0, r5, r0, lsl #24
     660:	851f7d01 	ldrhi	r7, [pc, #-3329]	; fffff967 <rpi_get_revision+0xfffff1cb>
     664:	05000003 	streq	r0, [r0, #-3]
     668:	00001003 	andeq	r1, r0, r3
     66c:	00f51700 	rscseq	r1, r5, r0, lsl #14
     670:	06f30000 	ldrbteq	r0, [r3], r0
     674:	03050000 	movweq	r0, #20480	; 0x5000
     678:	0000004c 	andeq	r0, r0, ip, asr #32
     67c:	0005bc13 	andeq	fp, r5, r3, lsl ip
     680:	00117900 	andseq	r7, r1, r0, lsl #18
     684:	00069500 	andeq	r9, r6, r0, lsl #10
     688:	51011400 	tstpl	r1, r0, lsl #8
     68c:	01143001 	tsteq	r4, r1
     690:	20080252 	andcs	r0, r8, r2, asr r2
     694:	05d01300 	ldrbeq	r1, [r0, #768]	; 0x300
     698:	11610000 	cmnne	r1, r0
     69c:	06c40000 	strbeq	r0, [r4], r0
     6a0:	01140000 	tsteq	r4, r0
     6a4:	cc030550 	cfstr32gt	mvfx0, [r3], {80}	; 0x50
     6a8:	14000000 	strne	r0, [r0], #-0
     6ac:	03055101 	movweq	r5, #20737	; 0x5101
     6b0:	000000bc 	strheq	r0, [r0], -ip
     6b4:	05520114 	ldrbeq	r0, [r2, #-276]	; 0xfffffeec
     6b8:	00004c03 	andeq	r4, r0, r3, lsl #24
     6bc:	53011400 	movwpl	r1, #5120	; 0x1400
     6c0:	00830802 	addeq	r0, r3, r2, lsl #16
     6c4:	0005d412 	andeq	sp, r5, r2, lsl r4
     6c8:	00116d00 	andseq	r6, r1, r0, lsl #26
     6cc:	05e01500 	strbeq	r1, [r0, #1280]!	; 0x500
     6d0:	11850000 	orrne	r0, r5, r0
     6d4:	01140000 	tsteq	r4, r0
     6d8:	20080250 	andcs	r0, r8, r0, asr r2
     6dc:	01510114 	cmpeq	r1, r4, lsl r1
     6e0:	18000040 	stmdane	r0, {r6}
     6e4:	000000ca 	andeq	r0, r0, sl, asr #1
     6e8:	000006f3 	strdeq	r0, [r0], -r3
     6ec:	00002c19 	andeq	r2, r0, r9, lsl ip
     6f0:	0a001300 	beq	52f8 <rpi_get_revision+0x4b5c>
     6f4:	000006e3 	andeq	r0, r0, r3, ror #13
     6f8:	0000d30b 	andeq	sp, r0, fp, lsl #6
     6fc:	0a600100 	beq	1800b04 <rpi_get_revision+0x1800368>
     700:	00000062 	andeq	r0, r0, r2, rrx
     704:	0000052c 	andeq	r0, r0, ip, lsr #10
     708:	00000068 	andeq	r0, r0, r8, rrx
     70c:	07bf9c01 	ldreq	r9, [pc, r1, lsl #24]!
     710:	02160000 	andseq	r0, r6, #0
     714:	01000001 	tsteq	r0, r1
     718:	00622460 	rsbeq	r2, r2, r0, ror #8
     71c:	02780000 	rsbseq	r0, r8, #0
     720:	02700000 	rsbseq	r0, r0, #0
     724:	681a0000 	ldmdavs	sl, {}	; <UNPREDICTABLE>
     728:	6001007a 	andvs	r0, r1, sl, ror r0
     72c:	00006234 	andeq	r6, r0, r4, lsr r2
     730:	0002ba00 	andeq	fp, r2, r0, lsl #20
     734:	0002b200 	andeq	fp, r2, r0, lsl #4
     738:	00750c00 	rsbseq	r0, r5, r0, lsl #24
     73c:	851f6f01 	ldrhi	r6, [pc, #-3841]	; fffff843 <rpi_get_revision+0xfffff0a7>
     740:	05000003 	streq	r0, [r0, #-3]
     744:	00000c03 	andeq	r0, r0, r3, lsl #24
     748:	00f51700 	rscseq	r1, r5, r0, lsl #14
     74c:	07cf0000 	strbeq	r0, [pc, r0]
     750:	03050000 	movweq	r0, #20480	; 0x5000
     754:	00000038 	andeq	r0, r0, r8, lsr r0
     758:	00055413 	andeq	r5, r5, r3, lsl r4
     75c:	00117900 	andseq	r7, r1, r0, lsl #18
     760:	00077100 	andeq	r7, r7, r0, lsl #2
     764:	51011400 	tstpl	r1, r0, lsl #8
     768:	01143001 	tsteq	r4, r1
     76c:	24080252 	strcs	r0, [r8], #-594	; 0xfffffdae
     770:	05681300 	strbeq	r1, [r8, #-768]!	; 0xfffffd00
     774:	11610000 	cmnne	r1, r0
     778:	07a00000 	streq	r0, [r0, r0]!
     77c:	01140000 	tsteq	r4, r0
     780:	cc030550 	cfstr32gt	mvfx0, [r3], {80}	; 0x50
     784:	14000000 	strne	r0, [r0], #-0
     788:	03055101 	movweq	r5, #20737	; 0x5101
     78c:	000000bc 	strheq	r0, [r0], -ip
     790:	05520114 	ldrbeq	r0, [r2, #-276]	; 0xfffffeec
     794:	00003803 	andeq	r3, r0, r3, lsl #16
     798:	53011400 	movwpl	r1, #5120	; 0x1400
     79c:	00750802 	rsbseq	r0, r5, r2, lsl #16
     7a0:	00056c12 	andeq	r6, r5, r2, lsl ip
     7a4:	00116d00 	andseq	r6, r1, r0, lsl #26
     7a8:	05781500 	ldrbeq	r1, [r8, #-1280]!	; 0xfffffb00
     7ac:	11850000 	orrne	r0, r5, r0
     7b0:	01140000 	tsteq	r4, r0
     7b4:	24080250 	strcs	r0, [r8], #-592	; 0xfffffdb0
     7b8:	01510114 	cmpeq	r1, r4, lsl r1
     7bc:	18000040 	stmdane	r0, {r6}
     7c0:	000000ca 	andeq	r0, r0, sl, asr #1
     7c4:	000007cf 	andeq	r0, r0, pc, asr #15
     7c8:	00002c19 	andeq	r2, r0, r9, lsl ip
     7cc:	0a001000 	beq	47d4 <rpi_get_revision+0x4038>
     7d0:	000007bf 			; <UNDEFINED> instruction: 0x000007bf
     7d4:	0000260b 	andeq	r2, r0, fp, lsl #12
     7d8:	0a3e0100 	beq	f80be0 <rpi_get_revision+0xf80444>
     7dc:	00000062 	andeq	r0, r0, r2, rrx
     7e0:	00000380 	andeq	r0, r0, r0, lsl #7
     7e4:	000001ac 	andeq	r0, r0, ip, lsr #3
     7e8:	0a8e9c01 	beq	fe3a77f4 <rpi_get_revision+0xfe3a7058>
     7ec:	02160000 	andseq	r0, r6, #0
     7f0:	01000001 	tsteq	r0, r1
     7f4:	0062273e 	rsbeq	r2, r2, lr, lsr r7
     7f8:	02fc0000 	rscseq	r0, ip, #0
     7fc:	02f40000 	rscseq	r0, r4, #0
     800:	750c0000 	strvc	r0, [ip, #-0]
     804:	1f4c0100 	svcne	0x004c0100
     808:	00000385 	andeq	r0, r0, r5, lsl #7
     80c:	00080305 	andeq	r0, r8, r5, lsl #6
     810:	3a0d0000 	bcc	340818 <rpi_get_revision+0x34007c>
     814:	e8000010 	stmda	r0, {r4}
     818:	01000003 	tsteq	r0, r3
     81c:	00000090 	muleq	r0, r0, r0
     820:	5f055c01 	svcpl	0x00055c01
     824:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
     828:	00001057 	andeq	r1, r0, r7, asr r0
     82c:	00000334 	andeq	r0, r0, r4, lsr r3
     830:	00000330 	andeq	r0, r0, r0, lsr r3
     834:	00104b0e 	andseq	r4, r0, lr, lsl #22
     838:	00035600 	andeq	r5, r3, r0, lsl #12
     83c:	00035200 	andeq	r5, r3, r0, lsl #4
     840:	00900f00 	addseq	r0, r0, r0, lsl #30
     844:	63100000 	tstvs	r0, #0
     848:	7a000010 	bvc	890 <.debug_info+0x890>
     84c:	76000003 	strvc	r0, [r0], -r3
     850:	0d000003 	stceq	0, cr0, [r0, #-12]
     854:	000010d6 	ldrdeq	r1, [r0], -r6
     858:	000003e8 	andeq	r0, r0, r8, ror #7
     85c:	0000a803 	andeq	sl, r0, r3, lsl #16
     860:	05680200 	strbeq	r0, [r8, #-512]!	; 0xfffffe00
     864:	0000093e 	andeq	r0, r0, lr, lsr r9
     868:	0010ef0e 	andseq	lr, r0, lr, lsl #30
     86c:	00039c00 	andeq	r9, r3, r0, lsl #24
     870:	00039800 	andeq	r9, r3, r0, lsl #16
     874:	10e30e00 	rscne	r0, r3, r0, lsl #28
     878:	03be0000 			; <UNDEFINED> instruction: 0x03be0000
     87c:	03ba0000 			; <UNDEFINED> instruction: 0x03ba0000
     880:	a80f0000 	stmdage	pc, {}	; <UNPREDICTABLE>
     884:	11000000 	mrsne	r0, (UNDEF: 0)
     888:	00001120 	andeq	r1, r0, r0, lsr #2
     88c:	00000404 	andeq	r0, r0, r4, lsl #8
     890:	00040401 	andeq	r0, r4, r1, lsl #8
     894:	00000000 	andeq	r0, r0, r0
     898:	14480200 	strbne	r0, [r8], #-512	; 0xfffffe00
     89c:	000008ae 	andeq	r0, r0, lr, lsr #17
     8a0:	0011310e 	andseq	r3, r1, lr, lsl #2
     8a4:	0003e000 	andeq	lr, r3, r0
     8a8:	0003de00 	andeq	sp, r3, r0, lsl #28
     8ac:	f4120000 			; <UNDEFINED> instruction: 0xf4120000
     8b0:	3d000003 	stccc	0, cr0, [r0, #-12]
     8b4:	13000011 	movwne	r0, #17
     8b8:	000003fc 	strdeq	r0, [r0], -ip
     8bc:	00001149 	andeq	r1, r0, r9, asr #2
     8c0:	000008ce 	andeq	r0, r0, lr, asr #17
     8c4:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     8c8:	00b8980c 	adcseq	r9, r8, ip, lsl #16
     8cc:	10130020 	andsne	r0, r3, r0, lsr #32
     8d0:	55000004 	strpl	r0, [r0, #-4]
     8d4:	f1000011 	cps	#17
     8d8:	14000008 	strne	r0, [r0], #-8
     8dc:	0c055001 	stceq	0, cr5, [r5], {1}
     8e0:	2000b8a0 	andcs	fp, r0, r0, lsr #17
     8e4:	08510114 	ldmdaeq	r1, {r2, r4, r8}^
     8e8:	080c0074 	stmdaeq	ip, {r2, r4, r5, r6}
     8ec:	21400000 	mrscs	r0, (UNDEF: 64)
     8f0:	04141200 	ldreq	r1, [r4], #-512	; 0xfffffe00
     8f4:	113d0000 	teqne	sp, r0
     8f8:	98130000 	ldmdals	r3, {}	; <UNPREDICTABLE>
     8fc:	61000004 	tstvs	r0, r4
     900:	33000011 	movwcc	r0, #17
     904:	14000009 	strne	r0, [r0], #-9
     908:	03055001 	movweq	r5, #20481	; 0x5001
     90c:	00000010 	andeq	r0, r0, r0, lsl r0
     910:	05510114 	ldrbeq	r0, [r1, #-276]	; 0xfffffeec
     914:	00000003 	andeq	r0, r0, r3
     918:	52011400 	andpl	r1, r1, #0, 8
     91c:	00000305 	andeq	r0, r0, r5, lsl #6
     920:	01140000 	tsteq	r4, r0
     924:	3e080253 	mcrcc	2, 0, r0, cr8, cr3, {2}
     928:	007d0214 	rsbseq	r0, sp, r4, lsl r2
     92c:	00240305 	eoreq	r0, r4, r5, lsl #6
     930:	12000000 	andne	r0, r0, #0
     934:	0000049c 	muleq	r0, ip, r4
     938:	0000116d 	andeq	r1, r0, sp, ror #2
     93c:	9f0d0000 	svcls	0x000d0000
     940:	14000010 	strne	r0, [r0], #-16
     944:	02000004 	andeq	r0, r0, #4
     948:	000000c0 	andeq	r0, r0, r0, asr #1
     94c:	25056902 	strcs	r6, [r5, #-2306]	; 0xfffff6fe
     950:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
     954:	000010b0 	strheq	r1, [r0], -r0
     958:	000003f7 	strdeq	r0, [r0], -r7
     95c:	000003f3 	strdeq	r0, [r0], -r3
     960:	0000c00f 	andeq	ip, r0, pc
     964:	10cb1000 	sbcne	r1, fp, r0
     968:	041d0000 	ldreq	r0, [sp], #-0
     96c:	04170000 	ldreq	r0, [r7], #-0
     970:	18120000 	ldmdane	r2, {}	; <UNPREDICTABLE>
     974:	3d000004 	stccc	0, cr0, [r0, #-16]
     978:	13000011 	movwne	r0, #17
     97c:	00000420 	andeq	r0, r0, r0, lsr #8
     980:	00001149 	andeq	r1, r0, r9, asr #2
     984:	00000992 	muleq	r0, r2, r9
     988:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     98c:	00b8980c 	adcseq	r9, r8, ip, lsl #16
     990:	30130020 	andscc	r0, r3, r0, lsr #32
     994:	49000004 	stmdbmi	r0, {r2}
     998:	a9000011 	stmdbge	r0, {r0, r4}
     99c:	14000009 	strne	r0, [r0], #-9
     9a0:	0c055001 	stceq	0, cr5, [r5], {1}
     9a4:	2000b880 	andcs	fp, r0, r0, lsl #17
     9a8:	04b81300 	ldrteq	r1, [r8], #768	; 0x300
     9ac:	11610000 	cmnne	r1, r0
     9b0:	09e20000 	stmibeq	r2!, {}^	; <UNPREDICTABLE>
     9b4:	01140000 	tsteq	r4, r0
     9b8:	10030550 	andne	r0, r3, r0, asr r5
     9bc:	14000000 	strne	r0, [r0], #-0
     9c0:	03055101 	movweq	r5, #20737	; 0x5101
     9c4:	00000000 	andeq	r0, r0, r0
     9c8:	05520114 	ldrbeq	r0, [r2, #-276]	; 0xfffffeec
     9cc:	00000c03 	andeq	r0, r0, r3, lsl #24
     9d0:	53011400 	movwpl	r1, #5120	; 0x1400
     9d4:	145c0802 	ldrbne	r0, [ip], #-2050	; 0xfffff7fe
     9d8:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     9dc:	00003c03 	andeq	r3, r0, r3, lsl #24
     9e0:	bc120000 	ldclt	0, cr0, [r2], {-0}
     9e4:	6d000004 	stcvs	0, cr0, [r0, #-16]
     9e8:	13000011 	movwne	r0, #17
     9ec:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     9f0:	00001161 	andeq	r1, r0, r1, ror #2
     9f4:	00000a1a 	andeq	r0, r0, sl, lsl sl
     9f8:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     9fc:	00004803 	andeq	r4, r0, r3, lsl #16
     a00:	51011400 	tstpl	r1, r0, lsl #8
     a04:	00000305 	andeq	r0, r0, r5, lsl #6
     a08:	01140000 	tsteq	r4, r0
     a0c:	0c030552 	cfstr32eq	mvfx0, [r3], {82}	; 0x52
     a10:	14000000 	strne	r0, [r0], #-0
     a14:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     a18:	d4120060 	ldrle	r0, [r2], #-96	; 0xffffffa0
     a1c:	6d000004 	stcvs	0, cr0, [r0, #-16]
     a20:	00000011 	andeq	r0, r0, r1, lsl r0
     a24:	04f01300 	ldrbteq	r1, [r0], #768	; 0x300
     a28:	11610000 	cmnne	r1, r0
     a2c:	0a540000 	beq	1500a34 <rpi_get_revision+0x1500298>
     a30:	01140000 	tsteq	r4, r0
     a34:	90030550 	andls	r0, r3, r0, asr r5
     a38:	14000000 	strne	r0, [r0], #-0
     a3c:	03055101 	movweq	r5, #20737	; 0x5101
     a40:	00000000 	andeq	r0, r0, r0
     a44:	05520114 	ldrbeq	r0, [r2, #-276]	; 0xfffffeec
     a48:	00001803 	andeq	r1, r0, r3, lsl #16
     a4c:	53011400 	movwpl	r1, #5120	; 0x1400
     a50:	006d0802 	rsbeq	r0, sp, r2, lsl #16
     a54:	0004f412 	andeq	pc, r4, r2, lsl r4	; <UNPREDICTABLE>
     a58:	00116d00 	andseq	r6, r1, r0, lsl #26
     a5c:	13000000 	movwne	r0, #0
     a60:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     a64:	00001179 	andeq	r1, r0, r9, ror r1
     a68:	00000a78 	andeq	r0, r0, r8, ror sl
     a6c:	01510114 	cmpeq	r1, r4, lsl r1
     a70:	52011430 	andpl	r1, r1, #48, 8	; 0x30000000
     a74:	00200802 	eoreq	r0, r0, r2, lsl #16
     a78:	00047015 	andeq	r7, r4, r5, lsl r0
     a7c:	00118500 	andseq	r8, r1, r0, lsl #10
     a80:	50011400 	andpl	r1, r1, r0, lsl #8
     a84:	14200802 	strtne	r0, [r0], #-2050	; 0xfffff7fe
     a88:	40015101 	andmi	r5, r1, r1, lsl #2
     a8c:	610b0000 	mrsvs	r0, (UNDEF: 11)
     a90:	01000002 	tsteq	r0, r2
     a94:	00620a26 	rsbeq	r0, r2, r6, lsr #20
     a98:	01dc0000 	bicseq	r0, ip, r0
     a9c:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
     aa0:	9c010000 	stcls	0, cr0, [r1], {-0}
     aa4:	00000d34 	andeq	r0, r0, r4, lsr sp
     aa8:	0100750c 	tsteq	r0, ip, lsl #10
     aac:	03851f27 	orreq	r1, r5, #39, 30	; 0x9c
     ab0:	03050000 	movweq	r0, #20480	; 0x5000
     ab4:	00000004 	andeq	r0, r0, r4
     ab8:	00103a0d 	andseq	r3, r0, sp, lsl #20
     abc:	00023c00 	andeq	r3, r2, r0, lsl #24
     ac0:	00480100 	subeq	r0, r8, r0, lsl #2
     ac4:	37010000 	strcc	r0, [r1, -r0]
     ac8:	000d0505 	andeq	r0, sp, r5, lsl #10
     acc:	10570e00 	subsne	r0, r7, r0, lsl #28
     ad0:	044b0000 	strbeq	r0, [fp], #-0
     ad4:	04470000 	strbeq	r0, [r7], #-0
     ad8:	4b0e0000 	blmi	380ae0 <rpi_get_revision+0x380344>
     adc:	6d000010 	stcvs	0, cr0, [r0, #-64]	; 0xffffffc0
     ae0:	69000004 	stmdbvs	r0, {r2}
     ae4:	0f000004 	svceq	0x00000004
     ae8:	00000048 	andeq	r0, r0, r8, asr #32
     aec:	00106310 	andseq	r6, r0, r0, lsl r3
     af0:	00049100 	andeq	r9, r4, r0, lsl #2
     af4:	00048d00 	andeq	r8, r4, r0, lsl #26
     af8:	10d60d00 	sbcsne	r0, r6, r0, lsl #26
     afc:	023c0000 	eorseq	r0, ip, #0
     b00:	60030000 	andvs	r0, r3, r0
     b04:	02000000 	andeq	r0, r0, #0
     b08:	0be40568 	bleq	ff9020b0 <rpi_get_revision+0xff901914>
     b0c:	ef0e0000 	svc	0x000e0000
     b10:	b3000010 	movwlt	r0, #16
     b14:	af000004 	svcge	0x00000004
     b18:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
     b1c:	000010e3 	andeq	r1, r0, r3, ror #1
     b20:	000004d5 	ldrdeq	r0, [r0], -r5
     b24:	000004d1 	ldrdeq	r0, [r0], -r1
     b28:	0000600f 	andeq	r6, r0, pc
     b2c:	11201100 			; <UNDEFINED> instruction: 0x11201100
     b30:	02580000 	subseq	r0, r8, #0
     b34:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
     b38:	00000002 	andeq	r0, r0, r2
     b3c:	02000000 	andeq	r0, r0, #0
     b40:	0b541448 	bleq	1505c68 <rpi_get_revision+0x15054cc>
     b44:	310e0000 	mrscc	r0, (UNDEF: 14)
     b48:	f7000011 			; <UNDEFINED> instruction: 0xf7000011
     b4c:	f5000004 			; <UNDEFINED> instruction: 0xf5000004
     b50:	00000004 	andeq	r0, r0, r4
     b54:	00024812 	andeq	r4, r2, r2, lsl r8
     b58:	00113d00 	andseq	r3, r1, r0, lsl #26
     b5c:	02501300 	subseq	r1, r0, #0, 6
     b60:	11490000 	mrsne	r0, (UNDEF: 73)
     b64:	0b740000 	bleq	1d00b6c <rpi_get_revision+0x1d003d0>
     b68:	01140000 	tsteq	r4, r0
     b6c:	980c0550 	stmdals	ip, {r4, r6, r8, sl}
     b70:	002000b8 	strhteq	r0, [r0], -r8
     b74:	00026413 	andeq	r6, r2, r3, lsl r4
     b78:	00115500 	andseq	r5, r1, r0, lsl #10
     b7c:	000b9700 	andeq	r9, fp, r0, lsl #14
     b80:	50011400 	andpl	r1, r1, r0, lsl #8
     b84:	b8a00c05 	stmialt	r0!, {r0, r2, sl, fp}
     b88:	01142000 	tsteq	r4, r0
     b8c:	00740851 	rsbseq	r0, r4, r1, asr r8
     b90:	0000080c 	andeq	r0, r0, ip, lsl #16
     b94:	12002140 	andne	r2, r0, #64, 2
     b98:	00000268 	andeq	r0, r0, r8, ror #4
     b9c:	0000113d 	andeq	r1, r0, sp, lsr r1
     ba0:	0002ec13 	andeq	lr, r2, r3, lsl ip
     ba4:	00116100 	andseq	r6, r1, r0, lsl #2
     ba8:	000bd900 	andeq	sp, fp, r0, lsl #18
     bac:	50011400 	andpl	r1, r1, r0, lsl #8
     bb0:	00100305 	andseq	r0, r0, r5, lsl #6
     bb4:	01140000 	tsteq	r4, r0
     bb8:	00030551 	andeq	r0, r3, r1, asr r5
     bbc:	14000000 	strne	r0, [r0], #-0
     bc0:	03055201 	movweq	r5, #20993	; 0x5201
     bc4:	00000000 	andeq	r0, r0, r0
     bc8:	02530114 	subseq	r0, r3, #20, 2
     bcc:	02143e08 	andseq	r3, r4, #8, 28	; 0x80
     bd0:	0305007d 	movweq	r0, #20605	; 0x507d
     bd4:	00000024 	andeq	r0, r0, r4, lsr #32
     bd8:	02f01200 	rscseq	r1, r0, #0, 4
     bdc:	116d0000 	cmnne	sp, r0
     be0:	00000000 	andeq	r0, r0, r0
     be4:	00109f0d 	andseq	r9, r0, sp, lsl #30
     be8:	00026800 	andeq	r6, r2, r0, lsl #16
     bec:	00780200 	rsbseq	r0, r8, r0, lsl #4
     bf0:	69020000 	stmdbvs	r2, {}	; <UNPREDICTABLE>
     bf4:	000ccb05 	andeq	ip, ip, r5, lsl #22
     bf8:	10b00e00 	adcsne	r0, r0, r0, lsl #28
     bfc:	050e0000 	streq	r0, [lr, #-0]
     c00:	050a0000 	streq	r0, [sl, #-0]
     c04:	780f0000 	stmdavc	pc, {}	; <UNPREDICTABLE>
     c08:	10000000 	andne	r0, r0, r0
     c0c:	000010cb 	andeq	r1, r0, fp, asr #1
     c10:	00000534 	andeq	r0, r0, r4, lsr r5
     c14:	0000052e 	andeq	r0, r0, lr, lsr #10
     c18:	00026c12 	andeq	r6, r2, r2, lsl ip
     c1c:	00113d00 	andseq	r3, r1, r0, lsl #26
     c20:	02741300 	rsbseq	r1, r4, #0, 6
     c24:	11490000 	mrsne	r0, (UNDEF: 73)
     c28:	0c380000 	ldceq	0, cr0, [r8], #-0
     c2c:	01140000 	tsteq	r4, r0
     c30:	980c0550 	stmdals	ip, {r4, r6, r8, sl}
     c34:	002000b8 	strhteq	r0, [r0], -r8
     c38:	00028413 	andeq	r8, r2, r3, lsl r4
     c3c:	00114900 	andseq	r4, r1, r0, lsl #18
     c40:	000c4f00 	andeq	r4, ip, r0, lsl #30
     c44:	50011400 	andpl	r1, r1, r0, lsl #8
     c48:	b8800c05 	stmlt	r0, {r0, r2, sl, fp}
     c4c:	13002000 	movwne	r2, #0
     c50:	0000030c 	andeq	r0, r0, ip, lsl #6
     c54:	00001161 	andeq	r1, r0, r1, ror #2
     c58:	00000c88 	andeq	r0, r0, r8, lsl #25
     c5c:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     c60:	00001003 	andeq	r1, r0, r3
     c64:	51011400 	tstpl	r1, r0, lsl #8
     c68:	00000305 	andeq	r0, r0, r5, lsl #6
     c6c:	01140000 	tsteq	r4, r0
     c70:	0c030552 	cfstr32eq	mvfx0, [r3], {82}	; 0x52
     c74:	14000000 	strne	r0, [r0], #-0
     c78:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     c7c:	7d02145c 	cfstrsvc	mvf1, [r2, #-368]	; 0xfffffe90
     c80:	3c030500 	cfstr32cc	mvfx0, [r3], {-0}
     c84:	00000000 	andeq	r0, r0, r0
     c88:	00031012 	andeq	r1, r3, r2, lsl r0
     c8c:	00116d00 	andseq	r6, r1, r0, lsl #26
     c90:	03241300 			; <UNDEFINED> instruction: 0x03241300
     c94:	11610000 	cmnne	r1, r0
     c98:	0cc00000 	stcleq	0, cr0, [r0], {0}
     c9c:	01140000 	tsteq	r4, r0
     ca0:	48030550 	stmdami	r3, {r4, r6, r8, sl}
     ca4:	14000000 	strne	r0, [r0], #-0
     ca8:	03055101 	movweq	r5, #20737	; 0x5101
     cac:	00000000 	andeq	r0, r0, r0
     cb0:	05520114 	ldrbeq	r0, [r2, #-276]	; 0xfffffeec
     cb4:	00000c03 	andeq	r0, r0, r3, lsl #24
     cb8:	53011400 	movwpl	r1, #5120	; 0x1400
     cbc:	00600802 	rsbeq	r0, r0, r2, lsl #16
     cc0:	00032812 	andeq	r2, r3, r2, lsl r8
     cc4:	00116d00 	andseq	r6, r1, r0, lsl #26
     cc8:	13000000 	movwne	r0, #0
     ccc:	00000344 	andeq	r0, r0, r4, asr #6
     cd0:	00001161 	andeq	r1, r0, r1, ror #2
     cd4:	00000cfa 	strdeq	r0, [r0], -sl
     cd8:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     cdc:	00009003 	andeq	r9, r0, r3
     ce0:	51011400 	tstpl	r1, r0, lsl #8
     ce4:	00000305 	andeq	r0, r0, r5, lsl #6
     ce8:	01140000 	tsteq	r4, r0
     cec:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
     cf0:	14000000 	strne	r0, [r0], #-0
     cf4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     cf8:	4812006d 	ldmdami	r2, {r0, r2, r3, r5, r6}
     cfc:	6d000003 	stcvs	0, cr0, [r0, #-12]
     d00:	00000011 	andeq	r0, r0, r1, lsl r0
     d04:	02081300 	andeq	r1, r8, #0, 6
     d08:	11790000 	cmnne	r9, r0
     d0c:	0d1e0000 	ldceq	0, cr0, [lr, #-0]
     d10:	01140000 	tsteq	r4, r0
     d14:	14300151 	ldrtne	r0, [r0], #-337	; 0xfffffeaf
     d18:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
     d1c:	c4150020 	ldrgt	r0, [r5], #-32	; 0xffffffe0
     d20:	85000002 	strhi	r0, [r0, #-2]
     d24:	14000011 	strne	r0, [r0], #-17	; 0xffffffef
     d28:	08025001 	stmdaeq	r2, {r0, ip, lr}
     d2c:	51011420 	tstpl	r1, r0, lsr #8
     d30:	00004001 	andeq	r4, r0, r1
     d34:	0002850b 	andeq	r8, r2, fp, lsl #10
     d38:	0a0b0100 	beq	2c1140 <rpi_get_revision+0x2c09a4>
     d3c:	0000007a 	andeq	r0, r0, sl, ror r0
     d40:	00000000 	andeq	r0, r0, r0
     d44:	000001dc 	ldrdeq	r0, [r0], -ip
     d48:	10259c01 	eorne	r9, r5, r1, lsl #24
     d4c:	750c0000 	strvc	r0, [ip, #-0]
     d50:	1f0c0100 	svcne	0x000c0100
     d54:	00000385 	andeq	r0, r0, r5, lsl #7
     d58:	00000305 	andeq	r0, r0, r5, lsl #6
     d5c:	f5170000 			; <UNDEFINED> instruction: 0xf5170000
     d60:	35000000 	strcc	r0, [r0, #-0]
     d64:	05000010 	streq	r0, [r0, #-16]
     d68:	00002403 	andeq	r2, r0, r3, lsl #8
     d6c:	103a0d00 	eorsne	r0, sl, r0, lsl #26
     d70:	00600000 	rsbeq	r0, r0, r0
     d74:	00010000 	andeq	r0, r1, r0
     d78:	01000000 	mrseq	r0, (UNDEF: 0)
     d7c:	0fba051e 	svceq	0x00ba051e
     d80:	570e0000 	strpl	r0, [lr, -r0]
     d84:	62000010 	andvs	r0, r0, #16
     d88:	5e000005 	cdppl	0, 0, cr0, cr0, cr5, {0}
     d8c:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     d90:	0000104b 	andeq	r1, r0, fp, asr #32
     d94:	00000584 	andeq	r0, r0, r4, lsl #11
     d98:	00000580 	andeq	r0, r0, r0, lsl #11
     d9c:	0000000f 	andeq	r0, r0, pc
     da0:	10631000 	rsbne	r1, r3, r0
     da4:	05a80000 	streq	r0, [r8, #0]!
     da8:	05a40000 	streq	r0, [r4, #0]!
     dac:	d60d0000 	strle	r0, [sp], -r0
     db0:	60000010 	andvs	r0, r0, r0, lsl r0
     db4:	03000000 	movweq	r0, #0
     db8:	00000018 	andeq	r0, r0, r8, lsl r0
     dbc:	99056802 	stmdbls	r5, {r1, fp, sp, lr}
     dc0:	0e00000e 	cdpeq	0, 0, cr0, cr0, cr14, {0}
     dc4:	000010ef 	andeq	r1, r0, pc, ror #1
     dc8:	000005ca 	andeq	r0, r0, sl, asr #11
     dcc:	000005c6 	andeq	r0, r0, r6, asr #11
     dd0:	0010e30e 	andseq	lr, r0, lr, lsl #6
     dd4:	0005ec00 	andeq	lr, r5, r0, lsl #24
     dd8:	0005e800 	andeq	lr, r5, r0, lsl #16
     ddc:	00180f00 	andseq	r0, r8, r0, lsl #30
     de0:	20110000 	andscs	r0, r1, r0
     de4:	7c000011 	stcvc	0, cr0, [r0], {17}
     de8:	01000000 	mrseq	r0, (UNDEF: 0)
     dec:	0000007c 	andeq	r0, r0, ip, ror r0
     df0:	00000000 	andeq	r0, r0, r0
     df4:	09144802 	ldmdbeq	r4, {r1, fp, lr}
     df8:	0e00000e 	cdpeq	0, 0, cr0, cr0, cr14, {0}
     dfc:	00001131 	andeq	r1, r0, r1, lsr r1
     e00:	0000060e 	andeq	r0, r0, lr, lsl #12
     e04:	0000060c 	andeq	r0, r0, ip, lsl #12
     e08:	006c1200 	rsbeq	r1, ip, r0, lsl #4
     e0c:	113d0000 	teqne	sp, r0
     e10:	74130000 	ldrvc	r0, [r3], #-0
     e14:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
     e18:	29000011 	stmdbcs	r0, {r0, r4}
     e1c:	1400000e 	strne	r0, [r0], #-14
     e20:	0c055001 	stceq	0, cr5, [r5], {1}
     e24:	2000b898 	mulcs	r0, r8, r8
     e28:	00881300 	addeq	r1, r8, r0, lsl #6
     e2c:	11550000 	cmpne	r5, r0
     e30:	0e4c0000 	cdpeq	0, 4, cr0, cr12, cr0, {0}
     e34:	01140000 	tsteq	r4, r0
     e38:	a00c0550 	andge	r0, ip, r0, asr r5
     e3c:	142000b8 	strtne	r0, [r0], #-184	; 0xffffff48
     e40:	74085101 	strvc	r5, [r8], #-257	; 0xfffffeff
     e44:	00080c00 	andeq	r0, r8, r0, lsl #24
     e48:	00214000 	eoreq	r4, r1, r0
     e4c:	00008c12 	andeq	r8, r0, r2, lsl ip
     e50:	00113d00 	andseq	r3, r1, r0, lsl #26
     e54:	01201300 			; <UNDEFINED> instruction: 0x01201300
     e58:	11610000 	cmnne	r1, r0
     e5c:	0e8e0000 	cdpeq	0, 8, cr0, cr14, cr0, {0}
     e60:	01140000 	tsteq	r4, r0
     e64:	10030550 	andne	r0, r3, r0, asr r5
     e68:	14000000 	strne	r0, [r0], #-0
     e6c:	03055101 	movweq	r5, #20737	; 0x5101
     e70:	00000000 	andeq	r0, r0, r0
     e74:	05520114 	ldrbeq	r0, [r2, #-276]	; 0xfffffeec
     e78:	00000003 	andeq	r0, r0, r3
     e7c:	53011400 	movwpl	r1, #5120	; 0x1400
     e80:	143e0802 	ldrtne	r0, [lr], #-2050	; 0xfffff7fe
     e84:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     e88:	00002403 	andeq	r2, r0, r3, lsl #8
     e8c:	24120000 	ldrcs	r0, [r2], #-0
     e90:	6d000001 	stcvs	0, cr0, [r0, #-4]
     e94:	00000011 	andeq	r0, r0, r1, lsl r0
     e98:	109f0d00 	addsne	r0, pc, r0, lsl #26
     e9c:	008c0000 	addeq	r0, ip, r0
     ea0:	30020000 	andcc	r0, r2, r0
     ea4:	02000000 	andeq	r0, r0, #0
     ea8:	0f800569 	svceq	0x00800569
     eac:	b00e0000 	andlt	r0, lr, r0
     eb0:	25000010 	strcs	r0, [r0, #-16]
     eb4:	21000006 	tstcs	r0, r6
     eb8:	0f000006 	svceq	0x00000006
     ebc:	00000030 	andeq	r0, r0, r0, lsr r0
     ec0:	0010cb10 	andseq	ip, r0, r0, lsl fp
     ec4:	00064b00 	andeq	r4, r6, r0, lsl #22
     ec8:	00064500 	andeq	r4, r6, r0, lsl #10
     ecc:	00901200 	addseq	r1, r0, r0, lsl #4
     ed0:	113d0000 	teqne	sp, r0
     ed4:	98130000 	ldmdals	r3, {}	; <UNPREDICTABLE>
     ed8:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
     edc:	ed000011 	stc	0, cr0, [r0, #-68]	; 0xffffffbc
     ee0:	1400000e 	strne	r0, [r0], #-14
     ee4:	0c055001 	stceq	0, cr5, [r5], {1}
     ee8:	2000b898 	mulcs	r0, r8, r8
     eec:	00a81300 	adceq	r1, r8, r0, lsl #6
     ef0:	11490000 	mrsne	r0, (UNDEF: 73)
     ef4:	0f040000 	svceq	0x00040000
     ef8:	01140000 	tsteq	r4, r0
     efc:	800c0550 	andhi	r0, ip, r0, asr r5
     f00:	002000b8 	strhteq	r0, [r0], -r8
     f04:	00014013 	andeq	r4, r1, r3, lsl r0
     f08:	00116100 	andseq	r6, r1, r0, lsl #2
     f0c:	000f3d00 	andeq	r3, pc, r0, lsl #26
     f10:	50011400 	andpl	r1, r1, r0, lsl #8
     f14:	00100305 	andseq	r0, r0, r5, lsl #6
     f18:	01140000 	tsteq	r4, r0
     f1c:	00030551 	andeq	r0, r3, r1, asr r5
     f20:	14000000 	strne	r0, [r0], #-0
     f24:	03055201 	movweq	r5, #20993	; 0x5201
     f28:	0000000c 	andeq	r0, r0, ip
     f2c:	02530114 	subseq	r0, r3, #20, 2
     f30:	02145c08 	andseq	r5, r4, #8, 24	; 0x800
     f34:	0305007d 	movweq	r0, #20605	; 0x507d
     f38:	0000003c 	andeq	r0, r0, ip, lsr r0
     f3c:	01441200 	mrseq	r1, (UNDEF: 100)
     f40:	116d0000 	cmnne	sp, r0
     f44:	58130000 	ldmdapl	r3, {}	; <UNPREDICTABLE>
     f48:	61000001 	tstvs	r0, r1
     f4c:	75000011 	strvc	r0, [r0, #-17]	; 0xffffffef
     f50:	1400000f 	strne	r0, [r0], #-15
     f54:	03055001 	movweq	r5, #20481	; 0x5001
     f58:	00000048 	andeq	r0, r0, r8, asr #32
     f5c:	05510114 	ldrbeq	r0, [r1, #-276]	; 0xfffffeec
     f60:	00000003 	andeq	r0, r0, r3
     f64:	52011400 	andpl	r1, r1, #0, 8
     f68:	000c0305 	andeq	r0, ip, r5, lsl #6
     f6c:	01140000 	tsteq	r4, r0
     f70:	60080253 	andvs	r0, r8, r3, asr r2
     f74:	015c1200 	cmpeq	ip, r0, lsl #4
     f78:	116d0000 	cmnne	sp, r0
     f7c:	00000000 	andeq	r0, r0, r0
     f80:	00017813 	andeq	r7, r1, r3, lsl r8
     f84:	00116100 	andseq	r6, r1, r0, lsl #2
     f88:	000faf00 	andeq	sl, pc, r0, lsl #30
     f8c:	50011400 	andpl	r1, r1, r0, lsl #8
     f90:	00900305 	addseq	r0, r0, r5, lsl #6
     f94:	01140000 	tsteq	r4, r0
     f98:	00030551 	andeq	r0, r3, r1, asr r5
     f9c:	14000000 	strne	r0, [r0], #-0
     fa0:	03055201 	movweq	r5, #20993	; 0x5201
     fa4:	00000018 	andeq	r0, r0, r8, lsl r0
     fa8:	02530114 	subseq	r0, r3, #20, 2
     fac:	12006d08 	andne	r6, r0, #8, 26	; 0x200
     fb0:	0000017c 	andeq	r0, r0, ip, ror r1
     fb4:	0000116d 	andeq	r1, r0, sp, ror #2
     fb8:	2c130000 	ldccs	0, cr0, [r3], {-0}
     fbc:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
     fc0:	d3000011 	movwle	r0, #17
     fc4:	1400000f 	strne	r0, [r0], #-15
     fc8:	30015101 	andcc	r5, r1, r1, lsl #2
     fcc:	02520114 	subseq	r0, r2, #20, 2
     fd0:	13002008 	movwne	r2, #8
     fd4:	000000f8 	strdeq	r0, [r0], -r8
     fd8:	00001185 	andeq	r1, r0, r5, lsl #3
     fdc:	00000fec 	andeq	r0, r0, ip, ror #31
     fe0:	02500114 	subseq	r0, r0, #20, 2
     fe4:	01142008 	tsteq	r4, r8
     fe8:	00400151 	subeq	r0, r0, r1, asr r1
     fec:	00019813 	andeq	r9, r1, r3, lsl r8
     ff0:	00116100 	andseq	r6, r1, r0, lsl #2
     ff4:	00101b00 	andseq	r1, r0, r0, lsl #22
     ff8:	50011400 	andpl	r1, r1, r0, lsl #8
     ffc:	00900305 	addseq	r0, r0, r5, lsl #6
    1000:	01140000 	tsteq	r4, r0
    1004:	bc030551 	cfstr32lt	mvfx0, [r3], {81}	; 0x51
    1008:	14000000 	strne	r0, [r0], #-0
    100c:	03055201 	movweq	r5, #20993	; 0x5201
    1010:	00000024 	andeq	r0, r0, r4, lsr #32
    1014:	02530114 	subseq	r0, r3, #20, 2
    1018:	12002108 	andne	r2, r0, #8, 2
    101c:	0000019c 	muleq	r0, ip, r1
    1020:	0000116d 	andeq	r1, r0, sp, ror #2
    1024:	00ca1800 	sbceq	r1, sl, r0, lsl #16
    1028:	10350000 	eorsne	r0, r5, r0
    102c:	2c190000 	ldccs	0, cr0, [r9], {-0}
    1030:	11000000 	mrsne	r0, (UNDEF: 0)
    1034:	10250a00 	eorne	r0, r5, r0, lsl #20
    1038:	0e1b0000 	cdpeq	0, 1, cr0, cr11, cr0, {0}
    103c:	02000001 	andeq	r0, r0, #1
    1040:	00620167 	rsbeq	r0, r2, r7, ror #2
    1044:	7d030000 	stcvc	0, cr0, [r3, #-0]
    1048:	1c000010 	stcne	0, cr0, [r0], {16}
    104c:	0000000e 	andeq	r0, r0, lr
    1050:	2c146702 	ldccs	7, cr6, [r4], {2}
    1054:	1c000000 	stcne	0, cr0, [r0], {-0}
    1058:	0000005d 	andeq	r0, r0, sp, asr r0
    105c:	7d2c6702 	stcvc	7, cr6, [ip, #-8]!
    1060:	1d000010 	stcne	0, cr0, [r0, #-64]	; 0xffffffc0
    1064:	6b020075 	blvs	81240 <rpi_get_revision+0x80aa4>
    1068:	00108418 	andseq	r8, r0, r8, lsl r4
    106c:	00f51700 	rscseq	r1, r5, r0, lsl #14
    1070:	109a0000 	addsne	r0, sl, r0
    1074:	03050000 	movweq	r0, #20480	; 0x5000
    1078:	00000018 	andeq	r0, r0, r8, lsl r0
    107c:	83040900 	movwhi	r0, #18688	; 0x4900
    1080:	1e000010 	mcrne	0, 0, r0, cr0, cr0, {0}
    1084:	006e0409 	rsbeq	r0, lr, r9, lsl #8
    1088:	ca180000 	bgt	601090 <rpi_get_revision+0x6008f4>
    108c:	9a000000 	bls	1094 <.debug_info+0x1094>
    1090:	19000010 	stmdbne	r0, {r4}
    1094:	0000002c 	andeq	r0, r0, ip, lsr #32
    1098:	8a0a0009 	bhi	2810c4 <rpi_get_revision+0x280928>
    109c:	1b000010 	blne	10e4 <.debug_info+0x10e4>
    10a0:	000000eb 	andeq	r0, r0, fp, ror #1
    10a4:	2c014f02 	stccs	15, cr4, [r1], {2}
    10a8:	03000000 	movweq	r0, #0
    10ac:	000010d6 	ldrdeq	r1, [r0], -r6
    10b0:	00000e1c 	andeq	r0, r0, ip, lsl lr
    10b4:	144f0200 	strbne	r0, [pc], #-512	; 10bc <.debug_info+0x10bc>
    10b8:	0000002c 	andeq	r0, r0, ip, lsr #32
    10bc:	0000f517 	andeq	pc, r0, r7, lsl r5	; <UNPREDICTABLE>
    10c0:	00109a00 	andseq	r9, r0, r0, lsl #20
    10c4:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
    10c8:	1d000000 	stcne	0, cr0, [r0, #-0]
    10cc:	59020076 	stmdbpl	r2, {r1, r2, r4, r5, r6}
    10d0:	0000620e 	andeq	r6, r0, lr, lsl #4
    10d4:	431f0000 	tstmi	pc, #0
    10d8:	02000000 	andeq	r0, r0, #0
    10dc:	0b03013b 	bleq	c15d0 <rpi_get_revision+0xc0e34>
    10e0:	1c000011 	stcne	0, cr0, [r0], {17}
    10e4:	0000000e 	andeq	r0, r0, lr
    10e8:	2c153b02 			; <UNDEFINED> instruction: 0x2c153b02
    10ec:	1c000000 	stcne	0, cr0, [r0], {-0}
    10f0:	0000005d 	andeq	r0, r0, sp, asr r0
    10f4:	7d2d3b02 	vpushvc	{d3}
    10f8:	17000010 	smladne	r0, r0, r0, r0
    10fc:	000000f5 	strdeq	r0, [r0], -r5
    1100:	0000111b 	andeq	r1, r0, fp, lsl r1
    1104:	00000305 	andeq	r0, r0, r5, lsl #6
    1108:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    110c:	000000ca 	andeq	r0, r0, sl, asr #1
    1110:	0000111b 	andeq	r1, r0, fp, lsl r1
    1114:	00002c19 	andeq	r2, r0, r9, lsl ip
    1118:	0a000a00 	beq	3920 <rpi_get_revision+0x3184>
    111c:	0000110b 	andeq	r1, r0, fp, lsl #2
    1120:	00004e1b 	andeq	r4, r0, fp, lsl lr
    1124:	18340200 	ldmdane	r4!, {r9}
    1128:	00000062 	andeq	r0, r0, r2, rrx
    112c:	00113d03 	andseq	r3, r1, r3, lsl #26
    1130:	70632000 	rsbvc	r2, r3, r0
    1134:	30340200 	eorscc	r0, r4, r0, lsl #4
    1138:	0000107d 	andeq	r1, r0, sp, ror r0
    113c:	017d2100 	cmneq	sp, r0, lsl #2
    1140:	017d0000 	cmneq	sp, r0
    1144:	9c040000 	stcls	0, cr0, [r4], {-0}
    1148:	00572106 	subseq	r2, r7, r6, lsl #2
    114c:	00570000 	subseq	r0, r7, r0
    1150:	c2040000 	andgt	r0, r4, #0
    1154:	0108210a 	tsteq	r8, sl, lsl #2
    1158:	01080000 	mrseq	r0, (UNDEF: 8)
    115c:	ad040000 	stcge	0, cr0, [r4, #-0]
    1160:	01762106 	cmneq	r6, r6, lsl #2
    1164:	01760000 	cmneq	r6, r0
    1168:	28040000 	stmdacs	r4, {}	; <UNPREDICTABLE>
    116c:	00942106 	addseq	r2, r4, r6, lsl #2
    1170:	00940000 	addseq	r0, r4, r0
    1174:	6e040000 	cdpvs	0, 0, cr0, cr4, cr0, {0}
    1178:	00e42106 	rsceq	r2, r4, r6, lsl #2
    117c:	00e40000 	rsceq	r0, r4, r0
    1180:	f2040000 	vhadd.s8	d0, d4, d0
    1184:	00162107 	andseq	r2, r6, r7, lsl #2
    1188:	00160000 	andseq	r0, r6, r0
    118c:	7c040000 	stcvc	0, cr0, [r4], {-0}
    1190:	Address 0x0000000000001190 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <rpi_get_revision+0x2bf910>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <rpi_get_revision+0x2ce0d8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <rpi_get_revision+0xe830cc>
  58:	0b390b3b 	bleq	e42d4c <rpi_get_revision+0xe425b0>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <rpi_get_revision+0x34f4>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	00260a00 	eoreq	r0, r6, r0, lsl #20
  70:	00001349 	andeq	r1, r0, r9, asr #6
  74:	3f012e0b 	svccc	0x00012e0b
  78:	3a0e0319 	bcc	380ce4 <rpi_get_revision+0x380548>
  7c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  80:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  84:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  88:	97184006 	ldrls	r4, [r8, -r6]
  8c:	13011942 	movwne	r1, #6466	; 0x1942
  90:	340c0000 	strcc	r0, [ip], #-0
  94:	3a080300 	bcc	200c9c <rpi_get_revision+0x200500>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a0:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  a4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
  a8:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
  ac:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
  b0:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  b4:	0013010b 	andseq	r0, r3, fp, lsl #2
  b8:	00050e00 	andeq	r0, r5, r0, lsl #28
  bc:	17021331 	smladxne	r2, r1, r3, r1
  c0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  c4:	010b0f00 	tsteq	fp, r0, lsl #30
  c8:	00001755 	andeq	r1, r0, r5, asr r7
  cc:	31003410 	tstcc	r0, r0, lsl r4
  d0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d4:	00001742 	andeq	r1, r0, r2, asr #14
  d8:	31011d11 	tstcc	r1, r1, lsl sp
  dc:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
  e0:	01110b42 	tsteq	r1, r2, asr #22
  e4:	0b580612 	bleq	1601934 <rpi_get_revision+0x1601198>
  e8:	0b570b59 	bleq	15c2e54 <rpi_get_revision+0x15c26b8>
  ec:	00001301 	andeq	r1, r0, r1, lsl #6
  f0:	01828912 	orreq	r8, r2, r2, lsl r9
  f4:	31011100 	mrscc	r1, (UNDEF: 17)
  f8:	13000013 	movwne	r0, #19
  fc:	01018289 	smlabbeq	r1, r9, r2, r8
 100:	13310111 	teqne	r1, #1073741828	; 0x40000004
 104:	00001301 	andeq	r1, r0, r1, lsl #6
 108:	01828a14 	orreq	r8, r2, r4, lsl sl
 10c:	91180200 	tstls	r8, r0, lsl #4
 110:	00001842 	andeq	r1, r0, r2, asr #16
 114:	01828915 	orreq	r8, r2, r5, lsl r9
 118:	31011101 	tstcc	r1, r1, lsl #2
 11c:	16000013 			; <UNDEFINED> instruction: 0x16000013
 120:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 124:	0b3b0b3a 	bleq	ec2e14 <rpi_get_revision+0xec2678>
 128:	13490b39 	movtne	r0, #39737	; 0x9b39
 12c:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 130:	17000017 	smladne	r0, r7, r0, r0
 134:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 138:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 13c:	00001802 	andeq	r1, r0, r2, lsl #16
 140:	49010118 	stmdbmi	r1, {r3, r4, r8}
 144:	00130113 	andseq	r0, r3, r3, lsl r1
 148:	00211900 	eoreq	r1, r1, r0, lsl #18
 14c:	0b2f1349 	bleq	bc4e78 <rpi_get_revision+0xbc46dc>
 150:	051a0000 	ldreq	r0, [sl, #-0]
 154:	3a080300 	bcc	200d5c <rpi_get_revision+0x2005c0>
 158:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 15c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 160:	1742b717 	smlaldne	fp, r2, r7, r7
 164:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
 168:	3a0e0301 	bcc	380d74 <rpi_get_revision+0x3805d8>
 16c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 170:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 174:	010b2013 	tsteq	fp, r3, lsl r0
 178:	1c000013 	stcne	0, cr0, [r0], {19}
 17c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 180:	0b3b0b3a 	bleq	ec2e70 <rpi_get_revision+0xec26d4>
 184:	13490b39 	movtne	r0, #39737	; 0x9b39
 188:	341d0000 	ldrcc	r0, [sp], #-0
 18c:	3a080300 	bcc	200d94 <rpi_get_revision+0x2005f8>
 190:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 194:	0013490b 	andseq	r4, r3, fp, lsl #18
 198:	00351e00 	eorseq	r1, r5, r0, lsl #28
 19c:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
 1a0:	3a0e0301 	bcc	380dac <rpi_get_revision+0x380610>
 1a4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1a8:	2019270b 	andscs	r2, r9, fp, lsl #14
 1ac:	0013010b 	andseq	r0, r3, fp, lsl #2
 1b0:	00052000 	andeq	r2, r5, r0
 1b4:	0b3a0803 	bleq	e821c8 <rpi_get_revision+0xe81a2c>
 1b8:	0b390b3b 	bleq	e42eac <rpi_get_revision+0xe42710>
 1bc:	00001349 	andeq	r1, r0, r9, asr #6
 1c0:	3f002e21 	svccc	0x00002e21
 1c4:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 1c8:	3a0e030e 	bcc	380e08 <rpi_get_revision+0x38066c>
 1cc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1d0:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000201 	andeq	r0, r0, r1, lsl #4
   4:	000007f8 	strdeq	r0, [r0], -r8
   8:	00000860 	andeq	r0, r0, r0, ror #16
   c:	8c540001 	mrrchi	0, 0, r0, r4, cr1
  10:	3c000008 	stccc	0, cr0, [r0], {8}
  14:	01000009 	tsteq	r0, r9
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
  20:	02010000 	andeq	r0, r1, #0
  24:	07f80000 	ldrbeq	r0, [r8, r0]!
  28:	08600000 	stmdaeq	r0!, {}^	; <UNPREDICTABLE>
  2c:	00020000 	andeq	r0, r2, r0
  30:	088c9f38 	stmeq	ip, {r3, r4, r5, r8, r9, sl, fp, ip, pc}
  34:	093c0000 	ldmdbeq	ip!, {}	; <UNPREDICTABLE>
  38:	00020000 	andeq	r0, r2, r0
  3c:	00009f38 	andeq	r9, r0, r8, lsr pc
  40:	00000000 	andeq	r0, r0, r0
  44:	00040000 	andeq	r0, r4, r0
  48:	08540000 	ldmdaeq	r4, {}^	; <UNPREDICTABLE>
  4c:	08740000 	ldmdaeq	r4!, {}^	; <UNPREDICTABLE>
  50:	00010000 	andeq	r0, r1, r0
  54:	0008e454 	andeq	lr, r8, r4, asr r4
  58:	00093c00 	andeq	r3, r9, r0, lsl #24
  5c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
  68:	00000003 	andeq	r0, r0, r3
  6c:	000007f8 	strdeq	r0, [r0], -r8
  70:	00000824 	andeq	r0, r0, r4, lsr #16
  74:	8c540001 	mrrchi	0, 0, r0, r4, cr1
  78:	ac000008 	stcge	0, cr0, [r0], {8}
  7c:	01000008 	tsteq	r0, r8
  80:	00005400 	andeq	r5, r0, r0, lsl #8
  84:	00000000 	andeq	r0, r0, r0
  88:	00030000 	andeq	r0, r3, r0
  8c:	07f80000 	ldrbeq	r0, [r8, r0]!
  90:	08240000 	stmdaeq	r4!, {}	; <UNPREDICTABLE>
  94:	00020000 	andeq	r0, r2, r0
  98:	088c9f38 	stmeq	ip, {r3, r4, r5, r8, r9, sl, fp, ip, pc}
  9c:	08ac0000 	stmiaeq	ip!, {}	; <UNPREDICTABLE>
  a0:	00020000 	andeq	r0, r2, r0
  a4:	00009f38 	andeq	r9, r0, r8, lsr pc
  a8:	00000000 	andeq	r0, r0, r0
  ac:	03010000 	movweq	r0, #4096	; 0x1000
  b0:	00000814 	andeq	r0, r0, r4, lsl r8
  b4:	00000814 	andeq	r0, r0, r4, lsl r8
  b8:	00540001 	subseq	r0, r4, r1
  bc:	00000000 	andeq	r0, r0, r0
  c0:	02000000 	andeq	r0, r0, #0
  c4:	24000002 	strcs	r0, [r0], #-2
  c8:	54000008 	strpl	r0, [r0], #-8
  cc:	02000008 	andeq	r0, r0, #8
  d0:	ac9f3800 	ldcge	8, cr3, [pc], {0}
  d4:	e4000008 	str	r0, [r0], #-8
  d8:	02000008 	andeq	r0, r0, #8
  dc:	009f3800 	addseq	r3, pc, r0, lsl #16
  e0:	00000000 	andeq	r0, r0, r0
  e4:	01000000 	mrseq	r0, (UNDEF: 0)
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00083800 	andeq	r3, r8, r0, lsl #16
  f0:	00084000 	andeq	r4, r8, r0
  f4:	30000200 	andcc	r0, r0, r0, lsl #4
  f8:	0008409f 	muleq	r8, pc, r0	; <UNPREDICTABLE>
  fc:	00084c00 	andeq	r4, r8, r0, lsl #24
 100:	50000100 	andpl	r0, r0, r0, lsl #2
 104:	000008ac 	andeq	r0, r0, ip, lsr #17
 108:	000008c4 	andeq	r0, r0, r4, asr #17
 10c:	00500001 	subseq	r0, r0, r1
 110:	00000000 	andeq	r0, r0, r0
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	58000002 	stmdapl	r0, {r1}
 11c:	c0000006 	andgt	r0, r0, r6
 120:	01000006 	tsteq	r0, r6
 124:	06ec5400 	strbteq	r5, [ip], r0, lsl #8
 128:	079c0000 	ldreq	r0, [ip, r0]
 12c:	00010000 	andeq	r0, r1, r0
 130:	00000054 	andeq	r0, r0, r4, asr r0
 134:	00000000 	andeq	r0, r0, r0
 138:	00020100 	andeq	r0, r2, r0, lsl #2
 13c:	00065800 	andeq	r5, r6, r0, lsl #16
 140:	0006c000 	andeq	ip, r6, r0
 144:	38000200 	stmdacc	r0, {r9}
 148:	0006ec9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
 14c:	00079c00 	andeq	r9, r7, r0, lsl #24
 150:	38000200 	stmdacc	r0, {r9}
 154:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 158:	00000000 	andeq	r0, r0, r0
 15c:	00000400 	andeq	r0, r0, r0, lsl #8
 160:	0006b400 	andeq	fp, r6, r0, lsl #8
 164:	0006d400 	andeq	sp, r6, r0, lsl #8
 168:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 16c:	00000744 	andeq	r0, r0, r4, asr #14
 170:	0000079c 	muleq	r0, ip, r7
 174:	00540001 	subseq	r0, r4, r1
 178:	00000000 	andeq	r0, r0, r0
 17c:	03000000 	movweq	r0, #0
 180:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 184:	84000006 	strhi	r0, [r0], #-6
 188:	01000006 	tsteq	r0, r6
 18c:	06ec5400 	strbteq	r5, [ip], r0, lsl #8
 190:	070c0000 	streq	r0, [ip, -r0]
 194:	00010000 	andeq	r0, r1, r0
 198:	00000054 	andeq	r0, r0, r4, asr r0
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00000300 	andeq	r0, r0, r0, lsl #6
 1a4:	00065800 	andeq	r5, r6, r0, lsl #16
 1a8:	00068400 	andeq	r8, r6, r0, lsl #8
 1ac:	38000200 	stmdacc	r0, {r9}
 1b0:	0006ec9f 	muleq	r6, pc, ip	; <UNPREDICTABLE>
 1b4:	00070c00 	andeq	r0, r7, r0, lsl #24
 1b8:	38000200 	stmdacc	r0, {r9}
 1bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	74030100 	strvc	r0, [r3], #-256	; 0xffffff00
 1c8:	74000006 	strvc	r0, [r0], #-6
 1cc:	01000006 	tsteq	r0, r6
 1d0:	00005400 	andeq	r5, r0, r0, lsl #8
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	02020000 	andeq	r0, r2, #0
 1dc:	06840000 	streq	r0, [r4], r0
 1e0:	06b40000 	ldrteq	r0, [r4], r0
 1e4:	00020000 	andeq	r0, r2, r0
 1e8:	070c9f38 	smladxeq	ip, r8, pc, r9	; <UNPREDICTABLE>
 1ec:	07440000 	strbeq	r0, [r4, -r0]
 1f0:	00020000 	andeq	r0, r2, r0
 1f4:	00009f38 	andeq	r9, r0, r8, lsr pc
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	00010000 	andeq	r0, r1, r0
 200:	00000000 	andeq	r0, r0, r0
 204:	00000698 	muleq	r0, r8, r6
 208:	000006a0 	andeq	r0, r0, r0, lsr #13
 20c:	9f300002 	svcls	0x00300002
 210:	000006a0 	andeq	r0, r0, r0, lsr #13
 214:	000006ac 	andeq	r0, r0, ip, lsr #13
 218:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 21c:	24000007 	strcs	r0, [r0], #-7
 220:	01000007 	tsteq	r0, r7
 224:	00005000 	andeq	r5, r0, r0
	...
 234:	05940000 	ldreq	r0, [r4]
 238:	05a80000 	streq	r0, [r8, #0]!
 23c:	00010000 	andeq	r0, r1, r0
 240:	0005a850 	andeq	sl, r5, r0, asr r8
 244:	0005d400 	andeq	sp, r5, r0, lsl #8
 248:	f3000400 	vshl.u8	d0, d0, d0
 24c:	d49f5001 	ldrle	r5, [pc], #1	; 254 <.debug_loc+0x254>
 250:	dc000005 	stcle	0, cr0, [r0], {5}
 254:	01000005 	tsteq	r0, r5
 258:	05dc5000 	ldrbeq	r5, [ip]
 25c:	05fc0000 	ldrbeq	r0, [ip, #0]!
 260:	00040000 	andeq	r0, r4, r0
 264:	9f5001f3 	svcls	0x005001f3
	...
 278:	0000052c 	andeq	r0, r0, ip, lsr #10
 27c:	00000540 	andeq	r0, r0, r0, asr #10
 280:	40500001 	subsmi	r0, r0, r1
 284:	6c000005 	stcvs	0, cr0, [r0], {5}
 288:	04000005 	streq	r0, [r0], #-5
 28c:	5001f300 	andpl	pc, r1, r0, lsl #6
 290:	00056c9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
 294:	00057400 	andeq	r7, r5, r0, lsl #8
 298:	50000100 	andpl	r0, r0, r0, lsl #2
 29c:	00000574 	andeq	r0, r0, r4, ror r5
 2a0:	00000594 	muleq	r0, r4, r5
 2a4:	01f30004 	mvnseq	r0, r4
 2a8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 2b8:	052c0000 	streq	r0, [ip, #-0]!
 2bc:	05400000 	strbeq	r0, [r0, #-0]
 2c0:	00010000 	andeq	r0, r1, r0
 2c4:	00054051 	andeq	r4, r5, r1, asr r0
 2c8:	00056c00 	andeq	r6, r5, r0, lsl #24
 2cc:	f3000400 	vshl.u8	d0, d0, d0
 2d0:	6c9f5101 	ldfvss	f5, [pc], {1}
 2d4:	70000005 	andvc	r0, r0, r5
 2d8:	01000005 	tsteq	r0, r5
 2dc:	05705100 	ldrbeq	r5, [r0, #-256]!	; 0xffffff00
 2e0:	05940000 	ldreq	r0, [r4]
 2e4:	00040000 	andeq	r0, r4, r0
 2e8:	9f5101f3 	svcls	0x005101f3
	...
 2fc:	00000380 	andeq	r0, r0, r0, lsl #7
 300:	0000039c 	muleq	r0, ip, r3
 304:	9c500001 	mrrcls	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 308:	64000003 	strvs	r0, [r0], #-3
 30c:	01000004 	tsteq	r0, r4
 310:	04645500 	strbteq	r5, [r4], #-1280	; 0xfffffb00
 314:	046c0000 	strbteq	r0, [ip], #-0
 318:	00010000 	andeq	r0, r1, r0
 31c:	00046c50 	andeq	r6, r4, r0, asr ip
 320:	00052c00 	andeq	r2, r5, r0, lsl #24
 324:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
 330:	00000201 	andeq	r0, r0, r1, lsl #4
 334:	000003e8 	andeq	r0, r0, r8, ror #7
 338:	00000450 	andeq	r0, r0, r0, asr r4
 33c:	7c540001 	mrrcvc	0, 0, r0, r4, cr1
 340:	2c000004 	stccs	0, cr0, [r0], {4}
 344:	01000005 	tsteq	r0, r5
 348:	00005400 	andeq	r5, r0, r0, lsl #8
 34c:	00000000 	andeq	r0, r0, r0
 350:	02010000 	andeq	r0, r1, #0
 354:	03e80000 	mvneq	r0, #0
 358:	04500000 	ldrbeq	r0, [r0], #-0
 35c:	00020000 	andeq	r0, r2, r0
 360:	047c9f38 	ldrbteq	r9, [ip], #-3896	; 0xfffff0c8
 364:	052c0000 	streq	r0, [ip, #-0]!
 368:	00020000 	andeq	r0, r2, r0
 36c:	00009f38 	andeq	r9, r0, r8, lsr pc
 370:	00000000 	andeq	r0, r0, r0
 374:	00040000 	andeq	r0, r4, r0
 378:	04440000 	strbeq	r0, [r4], #-0
 37c:	04640000 	strbteq	r0, [r4], #-0
 380:	00010000 	andeq	r0, r1, r0
 384:	0004d454 	andeq	sp, r4, r4, asr r4
 388:	00052c00 	andeq	r2, r5, r0, lsl #24
 38c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 398:	00000003 	andeq	r0, r0, r3
 39c:	000003e8 	andeq	r0, r0, r8, ror #7
 3a0:	00000414 	andeq	r0, r0, r4, lsl r4
 3a4:	7c540001 	mrrcvc	0, 0, r0, r4, cr1
 3a8:	9c000004 	stcls	0, cr0, [r0], {4}
 3ac:	01000004 	tsteq	r0, r4
 3b0:	00005400 	andeq	r5, r0, r0, lsl #8
 3b4:	00000000 	andeq	r0, r0, r0
 3b8:	00030000 	andeq	r0, r3, r0
 3bc:	03e80000 	mvneq	r0, #0
 3c0:	04140000 	ldreq	r0, [r4], #-0
 3c4:	00020000 	andeq	r0, r2, r0
 3c8:	047c9f38 	ldrbteq	r9, [ip], #-3896	; 0xfffff0c8
 3cc:	049c0000 	ldreq	r0, [ip], #0
 3d0:	00020000 	andeq	r0, r2, r0
 3d4:	00009f38 	andeq	r9, r0, r8, lsr pc
 3d8:	00000000 	andeq	r0, r0, r0
 3dc:	03010000 	movweq	r0, #4096	; 0x1000
 3e0:	00000404 	andeq	r0, r0, r4, lsl #8
 3e4:	00000404 	andeq	r0, r0, r4, lsl #8
 3e8:	00540001 	subseq	r0, r4, r1
 3ec:	00000000 	andeq	r0, r0, r0
 3f0:	02000000 	andeq	r0, r0, #0
 3f4:	14000002 	strne	r0, [r0], #-2
 3f8:	44000004 	strmi	r0, [r0], #-4
 3fc:	02000004 	andeq	r0, r0, #4
 400:	9c9f3800 	ldcls	8, cr3, [pc], {0}
 404:	d4000004 	strle	r0, [r0], #-4
 408:	02000004 	andeq	r0, r0, #4
 40c:	009f3800 	addseq	r3, pc, r0, lsl #16
 410:	00000000 	andeq	r0, r0, r0
 414:	01000000 	mrseq	r0, (UNDEF: 0)
 418:	00000000 	andeq	r0, r0, r0
 41c:	00042800 	andeq	r2, r4, r0, lsl #16
 420:	00043000 	andeq	r3, r4, r0
 424:	30000200 	andcc	r0, r0, r0, lsl #4
 428:	0004309f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
 42c:	00043c00 	andeq	r3, r4, r0, lsl #24
 430:	50000100 	andpl	r0, r0, r0, lsl #2
 434:	0000049c 	muleq	r0, ip, r4
 438:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 43c:	00500001 	subseq	r0, r0, r1
 440:	00000000 	andeq	r0, r0, r0
 444:	01000000 	mrseq	r0, (UNDEF: 0)
 448:	3c000002 	stccc	0, cr0, [r0], {2}
 44c:	a4000002 	strge	r0, [r0], #-2
 450:	01000002 	tsteq	r0, r2
 454:	02d05400 	sbcseq	r5, r0, #0, 8
 458:	03800000 	orreq	r0, r0, #0
 45c:	00010000 	andeq	r0, r1, r0
 460:	00000054 	andeq	r0, r0, r4, asr r0
 464:	00000000 	andeq	r0, r0, r0
 468:	00020100 	andeq	r0, r2, r0, lsl #2
 46c:	00023c00 	andeq	r3, r2, r0, lsl #24
 470:	0002a400 	andeq	sl, r2, r0, lsl #8
 474:	38000200 	stmdacc	r0, {r9}
 478:	0002d09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
 47c:	00038000 	andeq	r8, r3, r0
 480:	38000200 	stmdacc	r0, {r9}
 484:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 488:	00000000 	andeq	r0, r0, r0
 48c:	00000400 	andeq	r0, r0, r0, lsl #8
 490:	00029800 	andeq	r9, r2, r0, lsl #16
 494:	0002b800 	andeq	fp, r2, r0, lsl #16
 498:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 49c:	00000328 	andeq	r0, r0, r8, lsr #6
 4a0:	00000380 	andeq	r0, r0, r0, lsl #7
 4a4:	00540001 	subseq	r0, r4, r1
 4a8:	00000000 	andeq	r0, r0, r0
 4ac:	03000000 	movweq	r0, #0
 4b0:	3c000000 	stccc	0, cr0, [r0], {-0}
 4b4:	68000002 	stmdavs	r0, {r1}
 4b8:	01000002 	tsteq	r0, r2
 4bc:	02d05400 	sbcseq	r5, r0, #0, 8
 4c0:	02f00000 	rscseq	r0, r0, #0
 4c4:	00010000 	andeq	r0, r1, r0
 4c8:	00000054 	andeq	r0, r0, r4, asr r0
 4cc:	00000000 	andeq	r0, r0, r0
 4d0:	00000300 	andeq	r0, r0, r0, lsl #6
 4d4:	00023c00 	andeq	r3, r2, r0, lsl #24
 4d8:	00026800 	andeq	r6, r2, r0, lsl #16
 4dc:	38000200 	stmdacc	r0, {r9}
 4e0:	0002d09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
 4e4:	0002f000 	andeq	pc, r2, r0
 4e8:	38000200 	stmdacc	r0, {r9}
 4ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 4f0:	00000000 	andeq	r0, r0, r0
 4f4:	58030100 	stmdapl	r3, {r8}
 4f8:	58000002 	stmdapl	r0, {r1}
 4fc:	01000002 	tsteq	r0, r2
 500:	00005400 	andeq	r5, r0, r0, lsl #8
 504:	00000000 	andeq	r0, r0, r0
 508:	02020000 	andeq	r0, r2, #0
 50c:	02680000 	rsbeq	r0, r8, #0
 510:	02980000 	addseq	r0, r8, #0
 514:	00020000 	andeq	r0, r2, r0
 518:	02f09f38 	rscseq	r9, r0, #56, 30	; 0xe0
 51c:	03280000 			; <UNDEFINED> instruction: 0x03280000
 520:	00020000 	andeq	r0, r2, r0
 524:	00009f38 	andeq	r9, r0, r8, lsr pc
 528:	00000000 	andeq	r0, r0, r0
 52c:	00010000 	andeq	r0, r1, r0
 530:	00000000 	andeq	r0, r0, r0
 534:	0000027c 	andeq	r0, r0, ip, ror r2
 538:	00000284 	andeq	r0, r0, r4, lsl #5
 53c:	9f300002 	svcls	0x00300002
 540:	00000284 	andeq	r0, r0, r4, lsl #5
 544:	00000290 	muleq	r0, r0, r2
 548:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
 54c:	08000002 	stmdaeq	r0, {r1}
 550:	01000003 	tsteq	r0, r3
 554:	00005000 	andeq	r5, r0, r0
 558:	00000000 	andeq	r0, r0, r0
 55c:	02010000 	andeq	r0, r1, #0
 560:	00600000 	rsbeq	r0, r0, r0
 564:	00c80000 	sbceq	r0, r8, r0
 568:	00010000 	andeq	r0, r1, r0
 56c:	00010454 	andeq	r0, r1, r4, asr r4
 570:	00017c00 	andeq	r7, r1, r0, lsl #24
 574:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 580:	00000201 	andeq	r0, r0, r1, lsl #4
 584:	00000060 	andeq	r0, r0, r0, rrx
 588:	000000c8 	andeq	r0, r0, r8, asr #1
 58c:	9f380002 	svcls	0x00380002
 590:	00000104 	andeq	r0, r0, r4, lsl #2
 594:	0000017c 	andeq	r0, r0, ip, ror r1
 598:	9f380002 	svcls	0x00380002
	...
 5a4:	00000004 	andeq	r0, r0, r4
 5a8:	000000bc 	strheq	r0, [r0], -ip
 5ac:	000000ec 	andeq	r0, r0, ip, ror #1
 5b0:	5c540001 	mrrcpl	0, 0, r0, r4, cr1
 5b4:	dc000001 	stcle	0, cr0, [r0], {1}
 5b8:	01000001 	tsteq	r0, r1
 5bc:	00005400 	andeq	r5, r0, r0, lsl #8
 5c0:	00000000 	andeq	r0, r0, r0
 5c4:	00030000 	andeq	r0, r3, r0
 5c8:	00600000 	rsbeq	r0, r0, r0
 5cc:	008c0000 	addeq	r0, ip, r0
 5d0:	00010000 	andeq	r0, r1, r0
 5d4:	00010454 	andeq	r0, r1, r4, asr r4
 5d8:	00012400 	andeq	r2, r1, r0, lsl #8
 5dc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 5e8:	00000003 	andeq	r0, r0, r3
 5ec:	00000060 	andeq	r0, r0, r0, rrx
 5f0:	0000008c 	andeq	r0, r0, ip, lsl #1
 5f4:	9f380002 	svcls	0x00380002
 5f8:	00000104 	andeq	r0, r0, r4, lsl #2
 5fc:	00000124 	andeq	r0, r0, r4, lsr #2
 600:	9f380002 	svcls	0x00380002
	...
 60c:	007c0301 	rsbseq	r0, ip, r1, lsl #6
 610:	007c0000 	rsbseq	r0, ip, r0
 614:	00010000 	andeq	r0, r1, r0
 618:	00000054 	andeq	r0, r0, r4, asr r0
 61c:	00000000 	andeq	r0, r0, r0
 620:	00020200 	andeq	r0, r2, r0, lsl #4
 624:	00008c00 	andeq	r8, r0, r0, lsl #24
 628:	0000bc00 	andeq	fp, r0, r0, lsl #24
 62c:	38000200 	stmdacc	r0, {r9}
 630:	0001249f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
 634:	00015c00 	andeq	r5, r1, r0, lsl #24
 638:	38000200 	stmdacc	r0, {r9}
 63c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 640:	00000000 	andeq	r0, r0, r0
 644:	00000100 	andeq	r0, r0, r0, lsl #2
 648:	a0000000 	andge	r0, r0, r0
 64c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 650:	02000000 	andeq	r0, r0, #0
 654:	a89f3000 	ldmge	pc, {ip, sp}	; <UNPREDICTABLE>
 658:	b4000000 	strlt	r0, [r0], #-0
 65c:	01000000 	mrseq	r0, (UNDEF: 0)
 660:	01245000 			; <UNDEFINED> instruction: 0x01245000
 664:	013c0000 	teqeq	ip, r0
 668:	00010000 	andeq	r0, r1, r0
 66c:	00000050 	andeq	r0, r0, r0, asr r0
 670:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000093c 	andeq	r0, r0, ip, lsr r9
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000060 	andeq	r0, r0, r0, rrx
   4:	000000c8 	andeq	r0, r0, r8, asr #1
   8:	00000104 	andeq	r0, r0, r4, lsl #2
   c:	0000017c 	andeq	r0, r0, ip, ror r1
	...
  18:	00000060 	andeq	r0, r0, r0, rrx
  1c:	0000008c 	andeq	r0, r0, ip, lsl #1
  20:	00000104 	andeq	r0, r0, r4, lsl #2
  24:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  30:	0000008c 	andeq	r0, r0, ip, lsl #1
  34:	000000bc 	strheq	r0, [r0], -ip
  38:	00000124 	andeq	r0, r0, r4, lsr #2
  3c:	0000015c 	andeq	r0, r0, ip, asr r1
	...
  48:	0000023c 	andeq	r0, r0, ip, lsr r2
  4c:	000002a4 	andeq	r0, r0, r4, lsr #5
  50:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  54:	00000380 	andeq	r0, r0, r0, lsl #7
	...
  60:	0000023c 	andeq	r0, r0, ip, lsr r2
  64:	00000268 	andeq	r0, r0, r8, ror #4
  68:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  78:	00000268 	andeq	r0, r0, r8, ror #4
  7c:	00000298 	muleq	r0, r8, r2
  80:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  84:	00000328 	andeq	r0, r0, r8, lsr #6
	...
  90:	000003e8 	andeq	r0, r0, r8, ror #7
  94:	00000450 	andeq	r0, r0, r0, asr r4
  98:	0000047c 	andeq	r0, r0, ip, ror r4
  9c:	0000052c 	andeq	r0, r0, ip, lsr #10
	...
  a8:	000003e8 	andeq	r0, r0, r8, ror #7
  ac:	00000414 	andeq	r0, r0, r4, lsl r4
  b0:	0000047c 	andeq	r0, r0, ip, ror r4
  b4:	0000049c 	muleq	r0, ip, r4
	...
  c0:	00000414 	andeq	r0, r0, r4, lsl r4
  c4:	00000444 	andeq	r0, r0, r4, asr #8
  c8:	0000049c 	muleq	r0, ip, r4
  cc:	000004d4 	ldrdeq	r0, [r0], -r4
	...
  d8:	00000658 	andeq	r0, r0, r8, asr r6
  dc:	000006c0 	andeq	r0, r0, r0, asr #13
  e0:	000006ec 	andeq	r0, r0, ip, ror #13
  e4:	0000079c 	muleq	r0, ip, r7
	...
  f0:	00000658 	andeq	r0, r0, r8, asr r6
  f4:	00000684 	andeq	r0, r0, r4, lsl #13
  f8:	000006ec 	andeq	r0, r0, ip, ror #13
  fc:	0000070c 	andeq	r0, r0, ip, lsl #14
	...
 108:	00000684 	andeq	r0, r0, r4, lsl #13
 10c:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
 110:	0000070c 	andeq	r0, r0, ip, lsl #14
 114:	00000744 	andeq	r0, r0, r4, asr #14
	...
 120:	000007f8 	strdeq	r0, [r0], -r8
 124:	00000860 	andeq	r0, r0, r0, ror #16
 128:	0000088c 	andeq	r0, r0, ip, lsl #17
 12c:	0000093c 	andeq	r0, r0, ip, lsr r9
	...
 138:	000007f8 	strdeq	r0, [r0], -r8
 13c:	00000824 	andeq	r0, r0, r4, lsr #16
 140:	0000088c 	andeq	r0, r0, ip, lsl #17
 144:	000008ac 	andeq	r0, r0, ip, lsr #17
	...
 150:	00000824 	andeq	r0, r0, r4, lsr #16
 154:	00000854 	andeq	r0, r0, r4, asr r8
 158:	000008ac 	andeq	r0, r0, ip, lsr #17
 15c:	000008e4 	andeq	r0, r0, r4, ror #17
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000006fa 	strdeq	r0, [r0], -sl
   4:	00970003 	addseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73752f00 	cmnvc	r5, #0, 30
  24:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  28:	63672f62 	cmnvs	r7, #392	; 0x188
  2c:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  30:	6f6e2d6d 	svcvs	0x006e2d6d
  34:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  38:	2f696261 	svccs	0x00696261
  3c:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  40:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	682f0065 	stmdavs	pc!, {r0, r2, r5, r6}	; <UNPREDICTABLE>
  4c:	2f656d6f 	svccs	0x00656d6f
  50:	2f6e6562 	svccs	0x006e6562
  54:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  58:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  5c:	30343173 	eorscc	r3, r4, r3, ror r1
  60:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  64:	2f6e6977 	svccs	0x006e6977
  68:	7062696c 	rsbvc	r6, r2, ip, ror #18
  6c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  70:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  74:	6d000065 	stcvs	0, cr0, [r0, #-404]	; 0xfffffe6c
  78:	2e786f62 	cdpcs	15, 7, cr6, cr8, cr2, {3}
  7c:	00010063 	andeq	r0, r1, r3, rrx
  80:	6f626d00 	svcvs	0x00626d00
  84:	00682e78 	rsbeq	r2, r8, r8, ror lr
  88:	73000001 	movwvc	r0, #1
  8c:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  90:	00682e74 	rsbeq	r2, r8, r4, ror lr
  94:	72000002 	andvc	r0, r0, #2
  98:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  9c:	00000300 	andeq	r0, r0, r0, lsl #6
  a0:	00220500 	eoreq	r0, r2, r0, lsl #10
  a4:	00000205 	andeq	r0, r0, r5, lsl #4
  a8:	0a030000 	beq	c00b0 <rpi_get_revision+0xbf914>
  ac:	4b050501 	blmi	1414b8 <rpi_get_revision+0x140d1c>
  b0:	06080515 			; <UNDEFINED> instruction: 0x06080515
  b4:	4a070501 	bmi	1c14c0 <rpi_get_revision+0x1c0d24>
  b8:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
  bc:	060605a1 	streq	r0, [r6], -r1, lsr #11
  c0:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
  c4:	4b060505 	blmi	1814e0 <rpi_get_revision+0x180d44>
  c8:	01060a05 	tsteq	r6, r5, lsl #20
  cc:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
  d0:	01060a05 	tsteq	r6, r5, lsl #20
  d4:	4b060505 	blmi	1814f0 <rpi_get_revision+0x180d54>
  d8:	01060a05 	tsteq	r6, r5, lsl #20
  dc:	4b060505 	blmi	1814f8 <rpi_get_revision+0x180d5c>
  e0:	01060a05 	tsteq	r6, r5, lsl #20
  e4:	2f060505 	svccs	0x00060505
  e8:	01060a05 	tsteq	r6, r5, lsl #20
  ec:	2f060505 	svccs	0x00060505
  f0:	01060a05 	tsteq	r6, r5, lsl #20
  f4:	2f060505 	svccs	0x00060505
  f8:	01060a05 	tsteq	r6, r5, lsl #20
  fc:	30060505 	andcc	r0, r6, r5, lsl #10
 100:	01050204 	tsteq	r5, r4, lsl #4
 104:	0100c903 	tsteq	r0, r3, lsl #18
 108:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 10c:	01530301 	cmpeq	r3, r1, lsl #6
 110:	01130505 	tsteq	r3, r5, lsl #10
 114:	02050101 	andeq	r0, r5, #1073741824	; 0x40000000
 118:	014a0114 	cmpeq	sl, r4, lsl r1
 11c:	31160505 	tstcc	r6, r5, lsl #10
 120:	05013005 	streq	r3, [r1, #-5]
 124:	0c05010b 	stfeqs	f0, [r5], {11}
 128:	0b050106 	bleq	140548 <rpi_get_revision+0x13fdac>
 12c:	0602054a 	streq	r0, [r2], -sl, asr #10
 130:	0318054d 	tsteq	r8, #322961408	; 0x13400000
 134:	0205016c 	andeq	r0, r5, #108, 2
 138:	03010615 	movweq	r0, #5653	; 0x1615
 13c:	05050111 	streq	r0, [r5, #-273]	; 0xfffffeef
 140:	2e066906 	vmlacs.f16	s12, s12, s12	; <UNPREDICTABLE>
 144:	011e0306 	tsteq	lr, r6, lsl #6
 148:	66030105 	strvs	r0, [r3], -r5, lsl #2
 14c:	13050501 	movwne	r0, #21761	; 0x5501
 150:	15010101 	strne	r0, [r1, #-257]	; 0xfffffeff
 154:	012f0531 			; <UNDEFINED> instruction: 0x012f0531
 158:	05010b05 	streq	r0, [r1, #-2821]	; 0xfffff4fb
 15c:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 160:	05054a0b 	streq	r4, [r5, #-2571]	; 0xfffff5f5
 164:	05134d06 	ldreq	r4, [r3, #-3334]	; 0xfffff2fa
 168:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 16c:	014c0605 	cmpeq	ip, r5, lsl #12
 170:	0515014a 	ldreq	r0, [r5, #-330]	; 0xfffffeb6
 174:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
 178:	09052e07 	stmdbeq	r5, {r0, r1, r2, r9, sl, fp, sp}
 17c:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 180:	06010615 			; <UNDEFINED> instruction: 0x06010615
 184:	0905131a 	stmdbeq	r5, {r1, r3, r4, r8, r9, ip}
 188:	07050106 	streq	r0, [r5, -r6, lsl #2]
 18c:	0603052e 	streq	r0, [r3], -lr, lsr #10
 190:	1305054b 	movwne	r0, #21835	; 0x554b
 194:	01040106 	tsteq	r4, r6, lsl #2
 198:	7fb20306 	svcvc	0x00b20306
 19c:	06090501 	streq	r0, [r9], -r1, lsl #10
 1a0:	66070501 	strvs	r0, [r7], -r1, lsl #10
 1a4:	4b060305 	blmi	180dc0 <rpi_get_revision+0x180624>
 1a8:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
 1ac:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
 1b0:	01052e24 	tsteq	r5, r4, lsr #28
 1b4:	0609052f 	streq	r0, [r9], -pc, lsr #10
 1b8:	054a6c03 	strbeq	r6, [sl, #-3075]	; 0xfffff3fd
 1bc:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 1c0:	0204660b 	andeq	r6, r4, #11534336	; 0xb00000
 1c4:	03060205 	movweq	r0, #25093	; 0x6205
 1c8:	d601662e 	strle	r6, [r1], -lr, lsr #12
 1cc:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
 1d0:	011e0306 	tsteq	lr, r6, lsl #6
 1d4:	06ba0601 	ldrteq	r0, [sl], r1, lsl #12
 1d8:	3209052e 	andcc	r0, r9, #192937984	; 0xb800000
 1dc:	2e069e01 	cdpcs	14, 0, cr9, cr6, cr1, {0}
 1e0:	03060305 	movweq	r0, #25349	; 0x6305
 1e4:	d601010d 	strle	r0, [r1], -sp, lsl #2
 1e8:	01042e06 	tsteq	r4, r6, lsl #28
 1ec:	7fb40306 	svcvc	0x00b40306
 1f0:	05d60101 	ldrbeq	r0, [r6, #257]	; 0x101
 1f4:	17220220 	strne	r0, [r2, -r0, lsr #4]!
 1f8:	144b0505 	strbne	r0, [fp], #-1285	; 0xfffffafb
 1fc:	01060805 	tsteq	r6, r5, lsl #16
 200:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 204:	a04c0605 	subge	r0, ip, r5, lsl #12
 208:	01060605 	tsteq	r6, r5, lsl #12
 20c:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 210:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 214:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 218:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
 21c:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 220:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 224:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 228:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 22c:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 230:	052f0605 	streq	r0, [pc, #-1541]!	; fffffc33 <rpi_get_revision+0xfffff497>
 234:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 238:	052f0605 	streq	r0, [pc, #-1541]!	; fffffc3b <rpi_get_revision+0xfffff49f>
 23c:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 240:	052f0605 	streq	r0, [pc, #-1541]!	; fffffc43 <rpi_get_revision+0xfffff4a7>
 244:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 248:	04300605 	ldrteq	r0, [r0], #-1541	; 0xfffff9fb
 24c:	03010502 	movweq	r0, #5378	; 0x1502
 250:	05050130 	streq	r0, [r5, #-304]	; 0xfffffed0
 254:	03010513 	movweq	r0, #5395	; 0x1513
 258:	05050153 	streq	r0, [r5, #-339]	; 0xfffffead
 25c:	01010113 	tsteq	r1, r3, lsl r1
 260:	01140205 	tsteq	r4, r5, lsl #4
 264:	0505014a 	streq	r0, [r5, #-330]	; 0xfffffeb6
 268:	30053116 	andcc	r3, r5, r6, lsl r1
 26c:	010b0501 	tsteq	fp, r1, lsl #10
 270:	01060c05 	tsteq	r6, r5, lsl #24
 274:	054a0b05 	strbeq	r0, [sl, #-2821]	; 0xfffff4fb
 278:	054d0602 	strbeq	r0, [sp, #-1538]	; 0xfffff9fe
 27c:	016c0318 	cmneq	ip, r8, lsl r3
 280:	06150205 	ldreq	r0, [r5], -r5, lsl #4
 284:	01110301 	tsteq	r1, r1, lsl #6
 288:	69060505 	stmdbvs	r6, {r0, r2, r8, sl}
 28c:	03062e06 	movweq	r2, #28166	; 0x6e06
 290:	0105011e 	tsteq	r5, lr, lsl r1
 294:	05016603 	streq	r6, [r1, #-1539]	; 0xfffff9fd
 298:	01011305 	tsteq	r1, r5, lsl #6
 29c:	05311501 	ldreq	r1, [r1, #-1281]!	; 0xfffffaff
 2a0:	0b05012f 	bleq	140764 <rpi_get_revision+0x13ffc8>
 2a4:	060c0501 	streq	r0, [ip], -r1, lsl #10
 2a8:	4a0b0501 	bmi	2c16b4 <rpi_get_revision+0x2c0f18>
 2ac:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 2b0:	06090513 			; <UNDEFINED> instruction: 0x06090513
 2b4:	06050501 	streq	r0, [r5], -r1, lsl #10
 2b8:	014a014c 	cmpeq	sl, ip, asr #2
 2bc:	060b0515 			; <UNDEFINED> instruction: 0x060b0515
 2c0:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
 2c4:	4b060905 	blmi	1826e0 <rpi_get_revision+0x181f44>
 2c8:	06150505 	ldreq	r0, [r5], -r5, lsl #10
 2cc:	131a0601 	tstne	sl, #1048576	; 0x100000
 2d0:	01060905 	tsteq	r6, r5, lsl #18
 2d4:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 2d8:	054b0603 	strbeq	r0, [fp, #-1539]	; 0xfffff9fd
 2dc:	01061305 	tsteq	r6, r5, lsl #6
 2e0:	03060104 	movweq	r0, #24836	; 0x6104
 2e4:	0d05014c 	stfeqs	f0, [r5, #-304]	; 0xfffffed0
 2e8:	01050106 	tsteq	r5, r6, lsl #2
 2ec:	06090567 	streq	r0, [r9], -r7, ror #10
 2f0:	054a6f03 	strbeq	r6, [sl, #-3843]	; 0xfffff0fd
 2f4:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 2f8:	0204660b 	andeq	r6, r4, #11534336	; 0xb00000
 2fc:	03060205 	movweq	r0, #25093	; 0x6205
 300:	d6016614 			; <UNDEFINED> instruction: 0xd6016614
 304:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
 308:	011e0306 	tsteq	lr, r6, lsl #6
 30c:	06ba0601 	ldrteq	r0, [sl], r1, lsl #12
 310:	3209052e 	andcc	r0, r9, #192937984	; 0xb800000
 314:	2e069e01 	cdpcs	14, 0, cr9, cr6, cr1, {0}
 318:	03060305 	movweq	r0, #25349	; 0x6305
 31c:	d601010d 	strle	r0, [r1], -sp, lsl #2
 320:	2e050104 	adfcss	f0, f5, f4
 324:	c8085103 	stmdagt	r8, {r0, r1, r8, ip, lr}
 328:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 32c:	660e0306 	strvs	r0, [lr], -r6, lsl #6
 330:	06080514 			; <UNDEFINED> instruction: 0x06080514
 334:	4a070501 	bmi	1c1740 <rpi_get_revision+0x1c0fa4>
 338:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 33c:	060605a0 	streq	r0, [r6], -r0, lsr #11
 340:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 344:	4b060505 	blmi	181760 <rpi_get_revision+0x180fc4>
 348:	01060a05 	tsteq	r6, r5, lsl #20
 34c:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 350:	01060a05 	tsteq	r6, r5, lsl #20
 354:	4b060505 	blmi	181770 <rpi_get_revision+0x180fd4>
 358:	01060a05 	tsteq	r6, r5, lsl #20
 35c:	4b060505 	blmi	181778 <rpi_get_revision+0x180fdc>
 360:	01060a05 	tsteq	r6, r5, lsl #20
 364:	4b060505 	blmi	181780 <rpi_get_revision+0x180fe4>
 368:	01060a05 	tsteq	r6, r5, lsl #20
 36c:	2f060505 	svccs	0x00060505
 370:	01060a05 	tsteq	r6, r5, lsl #20
 374:	2f060505 	svccs	0x00060505
 378:	01060a05 	tsteq	r6, r5, lsl #20
 37c:	30060505 	andcc	r0, r6, r5, lsl #10
 380:	01050204 	tsteq	r5, r4, lsl #4
 384:	05010b03 	streq	r0, [r1, #-2819]	; 0xfffff4fd
 388:	01051305 	tsteq	r5, r5, lsl #6
 38c:	05015303 	streq	r5, [r1, #-771]	; 0xfffffcfd
 390:	01011305 	tsteq	r1, r5, lsl #6
 394:	14020501 	strne	r0, [r2], #-1281	; 0xfffffaff
 398:	05014a01 	streq	r4, [r1, #-2561]	; 0xfffff5ff
 39c:	05311605 	ldreq	r1, [r1, #-1541]!	; 0xfffff9fb
 3a0:	0b050130 	bleq	140868 <rpi_get_revision+0x1400cc>
 3a4:	060c0501 	streq	r0, [ip], -r1, lsl #10
 3a8:	4a0b0501 	bmi	2c17b4 <rpi_get_revision+0x2c1018>
 3ac:	4d060205 	sfmmi	f0, 4, [r6, #-20]	; 0xffffffec
 3b0:	6c031805 	stcvs	8, cr1, [r3], {5}
 3b4:	15020501 	strne	r0, [r2, #-1281]	; 0xfffffaff
 3b8:	11030106 	tstne	r3, r6, lsl #2
 3bc:	06050501 	streq	r0, [r5], -r1, lsl #10
 3c0:	062e0669 	strteq	r0, [lr], -r9, ror #12
 3c4:	05011e03 	streq	r1, [r1, #-3587]	; 0xfffff1fd
 3c8:	01660301 	cmneq	r6, r1, lsl #6
 3cc:	01130505 	tsteq	r3, r5, lsl #10
 3d0:	31150101 	tstcc	r5, r1, lsl #2
 3d4:	05012f05 	streq	r2, [r1, #-3845]	; 0xfffff0fb
 3d8:	0c05010b 	stfeqs	f0, [r5], {11}
 3dc:	0b050106 	bleq	1407fc <rpi_get_revision+0x140060>
 3e0:	0605054a 	streq	r0, [r5], -sl, asr #10
 3e4:	0905134d 	stmdbeq	r5, {r0, r2, r3, r6, r8, r9, ip}
 3e8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 3ec:	4a014c06 	bmi	5340c <rpi_get_revision+0x52c70>
 3f0:	0b051501 	bleq	1457fc <rpi_get_revision+0x145060>
 3f4:	07050106 	streq	r0, [r5, -r6, lsl #2]
 3f8:	0609052e 	streq	r0, [r9], -lr, lsr #10
 3fc:	1505054b 	strne	r0, [r5, #-1355]	; 0xfffffab5
 400:	1a060106 	bne	180820 <rpi_get_revision+0x180084>
 404:	06090513 			; <UNDEFINED> instruction: 0x06090513
 408:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
 40c:	4b060305 	blmi	181028 <rpi_get_revision+0x18088c>
 410:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 414:	06010401 	streq	r0, [r1], -r1, lsl #8
 418:	05016f03 	streq	r6, [r1, #-3843]	; 0xfffff0fd
 41c:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 420:	09056701 	stmdbeq	r5, {r0, r8, r9, sl, sp, lr}
 424:	4a710306 	bmi	1c41044 <rpi_get_revision+0x1c408a8>
 428:	01060d05 	tsteq	r6, r5, lsl #26
 42c:	2e0b054a 	cfsh32cs	mvfx0, mvfx11, #42
 430:	02050204 	andeq	r0, r5, #4, 4	; 0x40000000
 434:	666f0306 	strbtvs	r0, [pc], -r6, lsl #6
 438:	2e06d601 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx1
 43c:	03060505 	movweq	r0, #25861	; 0x6505
 440:	0601011e 			; <UNDEFINED> instruction: 0x0601011e
 444:	052e06ba 	streq	r0, [lr, #-1722]!	; 0xfffff946
 448:	9e013209 	cdpls	2, 0, cr3, cr1, cr9, {0}
 44c:	03052e06 	movweq	r2, #24070	; 0x5e06
 450:	010d0306 	tsteq	sp, r6, lsl #6
 454:	0104d601 	tsteq	r4, r1, lsl #12
 458:	73033805 	movwvc	r3, #14341	; 0x3805
 45c:	0106c808 	tsteq	r6, r8, lsl #16
 460:	03060505 	movweq	r0, #25861	; 0x6505
 464:	05142e0f 	ldreq	r2, [r4, #-3599]	; 0xfffff1f1
 468:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 46c:	05054a07 	streq	r4, [r5, #-2567]	; 0xfffff5f9
 470:	01a04c06 	lsleq	r4, r6, #24
 474:	2b09059e 	blcs	241af4 <rpi_get_revision+0x241358>
 478:	01060d05 	tsteq	r6, r5, lsl #26
 47c:	0b052e2e 	bleq	14bd3c <rpi_get_revision+0x14b5a0>
 480:	062e052e 	strteq	r0, [lr], -lr, lsr #10
 484:	06d60a03 	ldrbeq	r0, [r6], r3, lsl #20
 488:	06050501 	streq	r0, [r5], -r1, lsl #10
 48c:	0805142f 	stmdaeq	r5, {r0, r1, r2, r3, r5, sl, ip}
 490:	07050106 	streq	r0, [r5, -r6, lsl #2]
 494:	0605054a 	streq	r0, [r5], -sl, asr #10
 498:	9e01a04c 	cdpls	0, 0, cr10, cr1, cr12, {2}
 49c:	052b0905 	streq	r0, [fp, #-2309]!	; 0xfffff6fb
 4a0:	4a01060d 	bmi	41cdc <rpi_get_revision+0x41540>
 4a4:	052e0b05 	streq	r0, [lr, #-2821]!	; 0xfffff4fb
 4a8:	1303061e 	movwne	r0, #13854	; 0x361e
 4ac:	4b0505d6 	blmi	141c0c <rpi_get_revision+0x141470>
 4b0:	06080514 			; <UNDEFINED> instruction: 0x06080514
 4b4:	4a070501 	bmi	1c18c0 <rpi_get_revision+0x1c1124>
 4b8:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 4bc:	060605a0 	streq	r0, [r6], -r0, lsr #11
 4c0:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 4c4:	4b060505 	blmi	1818e0 <rpi_get_revision+0x181144>
 4c8:	01060a05 	tsteq	r6, r5, lsl #20
 4cc:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 4d0:	01060a05 	tsteq	r6, r5, lsl #20
 4d4:	4b060505 	blmi	1818f0 <rpi_get_revision+0x181154>
 4d8:	01060a05 	tsteq	r6, r5, lsl #20
 4dc:	4b060505 	blmi	1818f8 <rpi_get_revision+0x18115c>
 4e0:	01060a05 	tsteq	r6, r5, lsl #20
 4e4:	2f060505 	svccs	0x00060505
 4e8:	01060a05 	tsteq	r6, r5, lsl #20
 4ec:	2f060505 	svccs	0x00060505
 4f0:	01060a05 	tsteq	r6, r5, lsl #20
 4f4:	30060505 	andcc	r0, r6, r5, lsl #10
 4f8:	01050204 	tsteq	r5, r4, lsl #4
 4fc:	05014403 	streq	r4, [r1, #-1027]	; 0xfffffbfd
 500:	01051305 	tsteq	r5, r5, lsl #6
 504:	05015303 	streq	r5, [r1, #-771]	; 0xfffffcfd
 508:	01011305 	tsteq	r1, r5, lsl #6
 50c:	14020501 	strne	r0, [r2], #-1281	; 0xfffffaff
 510:	05014a01 	streq	r4, [r1, #-2561]	; 0xfffff5ff
 514:	05311605 	ldreq	r1, [r1, #-1541]!	; 0xfffff9fb
 518:	0b050130 	bleq	1409e0 <rpi_get_revision+0x140244>
 51c:	060c0501 	streq	r0, [ip], -r1, lsl #10
 520:	4a0b0501 	bmi	2c192c <rpi_get_revision+0x2c1190>
 524:	4d060205 	sfmmi	f0, 4, [r6, #-20]	; 0xffffffec
 528:	6c031805 	stcvs	8, cr1, [r3], {5}
 52c:	15020501 	strne	r0, [r2, #-1281]	; 0xfffffaff
 530:	11030106 	tstne	r3, r6, lsl #2
 534:	06050501 	streq	r0, [r5], -r1, lsl #10
 538:	062e0669 	strteq	r0, [lr], -r9, ror #12
 53c:	05011e03 	streq	r1, [r1, #-3587]	; 0xfffff1fd
 540:	01660301 	cmneq	r6, r1, lsl #6
 544:	01130505 	tsteq	r3, r5, lsl #10
 548:	31150101 	tstcc	r5, r1, lsl #2
 54c:	05012f05 	streq	r2, [r1, #-3845]	; 0xfffff0fb
 550:	0c05010b 	stfeqs	f0, [r5], {11}
 554:	0b050106 	bleq	140974 <rpi_get_revision+0x1401d8>
 558:	0605054a 	streq	r0, [r5], -sl, asr #10
 55c:	0905134d 	stmdbeq	r5, {r0, r2, r3, r6, r8, r9, ip}
 560:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 564:	4a014c06 	bmi	53584 <rpi_get_revision+0x52de8>
 568:	0b051501 	bleq	145974 <rpi_get_revision+0x1451d8>
 56c:	07050106 	streq	r0, [r5, -r6, lsl #2]
 570:	0609052e 	streq	r0, [r9], -lr, lsr #10
 574:	1505054b 	strne	r0, [r5, #-1355]	; 0xfffffab5
 578:	1a060106 	bne	180998 <rpi_get_revision+0x1801fc>
 57c:	06090513 			; <UNDEFINED> instruction: 0x06090513
 580:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
 584:	4b060305 	blmi	1811a0 <rpi_get_revision+0x180a04>
 588:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 58c:	06010401 	streq	r0, [r1], -r1, lsl #8
 590:	05013603 	streq	r3, [r1, #-1539]	; 0xfffff9fd
 594:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 598:	09056701 	stmdbeq	r5, {r0, r8, r9, sl, sp, lr}
 59c:	4a720306 	bmi	1c811bc <rpi_get_revision+0x1c80a20>
 5a0:	01060d05 	tsteq	r6, r5, lsl #26
 5a4:	04660b05 	strbteq	r0, [r6], #-2821	; 0xfffff4fb
 5a8:	06020502 	streq	r0, [r2], -r2, lsl #10
 5ac:	667fa703 	ldrbtvs	sl, [pc], -r3, lsl #14
 5b0:	2e06d601 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx1
 5b4:	03060505 	movweq	r0, #25861	; 0x6505
 5b8:	0601011e 			; <UNDEFINED> instruction: 0x0601011e
 5bc:	052e06ba 	streq	r0, [lr, #-1722]!	; 0xfffff946
 5c0:	9e013209 	cdpls	2, 0, cr3, cr1, cr9, {0}
 5c4:	03052e06 	movweq	r2, #24070	; 0x5e06
 5c8:	010d0306 	tsteq	sp, r6, lsl #6
 5cc:	0104d601 	tsteq	r4, r1, lsl #12
 5d0:	3a032105 	bcc	c89ec <rpi_get_revision+0xc8250>
 5d4:	0505c808 	streq	ip, [r5, #-2056]	; 0xfffff7f8
 5d8:	0805144b 	stmdaeq	r5, {r0, r1, r3, r6, sl, ip}
 5dc:	07050106 	streq	r0, [r5, -r6, lsl #2]
 5e0:	0605054a 	streq	r0, [r5], -sl, asr #10
 5e4:	0605a04c 	streq	sl, [r5], -ip, asr #32
 5e8:	0a050106 	beq	140a08 <rpi_get_revision+0x14026c>
 5ec:	0605052e 	streq	r0, [r5], -lr, lsr #10
 5f0:	060a054b 	streq	r0, [sl], -fp, asr #10
 5f4:	06050501 	streq	r0, [r5], -r1, lsl #10
 5f8:	060a054c 	streq	r0, [sl], -ip, asr #10
 5fc:	06050501 	streq	r0, [r5], -r1, lsl #10
 600:	060a054b 	streq	r0, [sl], -fp, asr #10
 604:	06050501 	streq	r0, [r5], -r1, lsl #10
 608:	060a054b 	streq	r0, [sl], -fp, asr #10
 60c:	06050501 	streq	r0, [r5], -r1, lsl #10
 610:	060a052f 	streq	r0, [sl], -pc, lsr #10
 614:	06050501 	streq	r0, [r5], -r1, lsl #10
 618:	060a052f 	streq	r0, [sl], -pc, lsr #10
 61c:	06050501 	streq	r0, [r5], -r1, lsl #10
 620:	05020430 	streq	r0, [r2, #-1072]	; 0xfffffbd0
 624:	7fb00301 	svcvc	0x00b00301
 628:	13050501 	movwne	r0, #21761	; 0x5501
 62c:	53030105 	movwpl	r0, #12549	; 0x3105
 630:	13050501 	movwne	r0, #21761	; 0x5501
 634:	05010101 	streq	r0, [r1, #-257]	; 0xfffffeff
 638:	4a011402 	bmi	45648 <rpi_get_revision+0x44eac>
 63c:	16050501 	strne	r0, [r5], -r1, lsl #10
 640:	01300531 	teqeq	r0, r1, lsr r5
 644:	05010b05 	streq	r0, [r1, #-2821]	; 0xfffff4fb
 648:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 64c:	02054a0b 	andeq	r4, r5, #45056	; 0xb000
 650:	18054d06 	stmdane	r5, {r1, r2, r8, sl, fp, lr}
 654:	05016c03 	streq	r6, [r1, #-3075]	; 0xfffff3fd
 658:	01061502 	tsteq	r6, r2, lsl #10
 65c:	05011103 	streq	r1, [r1, #-259]	; 0xfffffefd
 660:	06690605 	strbteq	r0, [r9], -r5, lsl #12
 664:	1e03062e 	cfmadd32ne	mvax1, mvfx0, mvfx3, mvfx14
 668:	03010501 	movweq	r0, #5377	; 0x1501
 66c:	05050166 	streq	r0, [r5, #-358]	; 0xfffffe9a
 670:	01010113 	tsteq	r1, r3, lsl r1
 674:	2f053115 	svccs	0x00053115
 678:	010b0501 	tsteq	fp, r1, lsl #10
 67c:	01060c05 	tsteq	r6, r5, lsl #24
 680:	054a0b05 	strbeq	r0, [sl, #-2821]	; 0xfffff4fb
 684:	134d0605 	movtne	r0, #54789	; 0xd605
 688:	01060905 	tsteq	r6, r5, lsl #18
 68c:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 690:	15014a01 	strne	r4, [r1, #-2561]	; 0xfffff5ff
 694:	01060b05 	tsteq	r6, r5, lsl #22
 698:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 69c:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 6a0:	01061505 	tsteq	r6, r5, lsl #10
 6a4:	05131a06 	ldreq	r1, [r3, #-2566]	; 0xfffff5fa
 6a8:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 6ac:	03052e07 	movweq	r2, #24071	; 0x5e07
 6b0:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 6b4:	04010613 	streq	r0, [r1], #-1555	; 0xfffff9ed
 6b8:	ca030601 	bgt	c1ec4 <rpi_get_revision+0xc1728>
 6bc:	0d050100 	stfeqs	f0, [r5, #-0]
 6c0:	01050106 	tsteq	r5, r6, lsl #2
 6c4:	06090567 	streq	r0, [r9], -r7, ror #10
 6c8:	054a7203 	strbeq	r7, [sl, #-515]	; 0xfffffdfd
 6cc:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 6d0:	0204660b 	andeq	r6, r4, #11534336	; 0xb00000
 6d4:	03060205 	movweq	r0, #25093	; 0x6205
 6d8:	01667f93 			; <UNDEFINED> instruction: 0x01667f93
 6dc:	052e06d6 	streq	r0, [lr, #-1750]!	; 0xfffff92a
 6e0:	1e030605 	cfmadd32ne	mvax0, mvfx0, mvfx3, mvfx5
 6e4:	ba060101 	blt	180af0 <rpi_get_revision+0x180354>
 6e8:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
 6ec:	069e0132 			; <UNDEFINED> instruction: 0x069e0132
 6f0:	0603052e 	streq	r0, [r3], -lr, lsr #10
 6f4:	01010d03 	tsteq	r1, r3, lsl #26
 6f8:	001e02d6 			; <UNDEFINED> instruction: 0x001e02d6
 6fc:	Address 0x00000000000006fc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	5f746567 	svcpl	0x00746567
   8:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
   c:	6863006c 	stmdavs	r3!, {r2, r3, r5, r6}^
  10:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
  14:	6d6b006c 	stclvs	0, cr0, [fp, #-432]!	; 0xfffffe50
  18:	6f6c6c61 	svcvs	0x006c6c61
  1c:	6c615f63 	stclvs	15, cr5, [r1], #-396	; 0xfffffe74
  20:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  24:	70720064 	rsbsvc	r0, r2, r4, rrx
  28:	6c635f69 	stclvs	15, cr5, [r3], #-420	; 0xfffffe5c
  2c:	5f6b636f 	svcpl	0x006b636f
  30:	6878616d 	ldmdavs	r8!, {r0, r2, r3, r5, r6, r8, sp, lr}^
  34:	65675f7a 	strbvs	r5, [r7, #-3962]!	; 0xfffff086
  38:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  3c:	3436746e 	ldrtcc	r7, [r6], #-1134	; 0xfffffb92
  40:	6d00745f 	cfstrsvs	mvf7, [r0, #-380]	; 0xfffffe84
  44:	5f786f62 	svcpl	0x00786f62
  48:	74697277 	strbtvc	r7, [r9], #-631	; 0xfffffd89
  4c:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
  50:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
  54:	47006465 	strmi	r6, [r0, -r5, ror #8]
  58:	32335445 	eorscc	r5, r3, #1157627904	; 0x45000000
  5c:	74616400 	strbtvc	r6, [r1], #-1024	; 0xfffffc00
  60:	682f0061 	stmdavs	pc!, {r0, r5, r6}	; <UNPREDICTABLE>
  64:	2f656d6f 	svccs	0x00656d6f
  68:	2f6e6562 	svccs	0x006e6562
  6c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  70:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  74:	30343173 	eorscc	r3, r4, r3, ror r1
  78:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  7c:	2f6e6977 	svccs	0x006e6977
  80:	7062696c 	rsbvc	r6, r2, ip, ror #18
  84:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  88:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  8c:	63206465 			; <UNDEFINED> instruction: 0x63206465
  90:	00726168 	rsbseq	r6, r2, r8, ror #2
  94:	61656c63 	cmnvs	r5, r3, ror #24
  98:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  9c:	746f6f62 	strbtvc	r6, [pc], #-3938	; a4 <.debug_str+0xa4>
  a0:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  a4:	6d2f6372 	stcvs	3, cr6, [pc, #-456]!	; fffffee4 <rpi_get_revision+0xfffff748>
  a8:	2e786f62 	cdpcs	15, 7, cr6, cr8, cr2, {3}
  ac:	6f6c0063 	svcvs	0x006c0063
  b0:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  b4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c4:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  cc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  d4:	635f6970 	cmpvs	pc, #112, 18	; 0x1c0000
  d8:	6b636f6c 	blvs	18dbe90 <rpi_get_revision+0x18db6f4>
  dc:	5f7a685f 	svcpl	0x007a685f
  e0:	00746573 	rsbseq	r6, r4, r3, ror r5
  e4:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
  e8:	6d007465 	cfstrsvs	mvf7, [r0, #-404]	; 0xfffffe6c
  ec:	5f786f62 	svcpl	0x00786f62
  f0:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
  f4:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  f8:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  fc:	5f4e4f49 	svcpl	0x004e4f49
 100:	6c63005f 	stclvs	0, cr0, [r3], #-380	; 0xfffffe84
 104:	006b636f 	rsbeq	r6, fp, pc, ror #6
 108:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
 10c:	626d0032 	rsbvs	r0, sp, #50	; 0x32
 110:	735f786f 	cmpvc	pc, #7274496	; 0x6f0000
 114:	00646e65 	rsbeq	r6, r4, r5, ror #28
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 120:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 124:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 128:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 12c:	7665725f 			; <UNDEFINED> instruction: 0x7665725f
 130:	6f697369 	svcvs	0x00697369
 134:	6f6c006e 	svcvs	0x006c006e
 138:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 13c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 140:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 144:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 148:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 14c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 150:	6f6c2067 	svcvs	0x006c2067
 154:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 158:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 15c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 160:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 164:	63007261 	movwvs	r7, #609	; 0x261
 168:	00726168 	rsbseq	r6, r2, r8, ror #2
 16c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 170:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 174:	72700074 	rsbsvc	r0, r0, #116	; 0x74
 178:	6b746e69 	blvs	1d1bb24 <rpi_get_revision+0x1d1b388>
 17c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
 180:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
 184:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
 188:	74757000 	ldrbtvc	r7, [r5], #-0
 18c:	6975006b 	ldmdbvs	r5!, {r0, r1, r3, r5, r6}^
 190:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 194:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
 198:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 19c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1a4:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1a8:	00726168 	rsbseq	r6, r2, r8, ror #2
 1ac:	20554e47 	subscs	r4, r5, r7, asr #28
 1b0:	20393943 	eorscs	r3, r9, r3, asr #18
 1b4:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 1b8:	30322031 	eorscc	r2, r2, r1, lsr r0
 1bc:	30313931 	eorscc	r3, r1, r1, lsr r9
 1c0:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 1c4:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 1c8:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 1cc:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 1d0:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 1d4:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 1d8:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 1dc:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 1e0:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 1e4:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 1e8:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 1ec:	205d3939 	subscs	r3, sp, r9, lsr r9
 1f0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1f4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 1f8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1fc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 200:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 204:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 208:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 20c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 210:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 214:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 218:	6f6c666d 	svcvs	0x006c666d
 21c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 220:	733d6962 	teqvc	sp, #1605632	; 0x188000
 224:	2074666f 	rsbscs	r6, r4, pc, ror #12
 228:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 22c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 230:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 234:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 238:	7a6b3676 	bvc	1acdc18 <rpi_get_revision+0x1acd47c>
 23c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 240:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 244:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 248:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 24c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 250:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 254:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 258:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 25c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 260:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 264:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 268:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
 26c:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 270:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 274:	6f6c635f 	svcvs	0x006c635f
 278:	635f6b63 	cmpvs	pc, #101376	; 0x18c00
 27c:	7a687275 	bvc	1a1cc58 <rpi_get_revision+0x1a1c4bc>
 280:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 284:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 288:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 28c:	7265735f 	rsbvc	r7, r5, #2080374785	; 0x7c000001
 290:	6e6c6169 	powvsez	f6, f4, #1.0
 294:	Address 0x0000000000000294 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <rpi_get_revision+0x809e34>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	000001dc 	ldrdeq	r0, [r0], -ip
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	42018e02 	andmi	r8, r1, #2, 28
  28:	7002100e 	andvc	r1, r2, lr
  2c:	42080e0a 	andmi	r0, r8, #10, 28	; 0xa0
  30:	0000000b 	andeq	r0, r0, fp
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	000001dc 	ldrdeq	r0, [r0], -ip
  40:	000001a4 	andeq	r0, r0, r4, lsr #3
  44:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  48:	42018e02 	andmi	r8, r1, #2, 28
  4c:	6802100e 	stmdavs	r2, {r1, r2, r3, ip}
  50:	42080e0a 	andmi	r0, r8, #10, 28	; 0xa0
  54:	0000000b 	andeq	r0, r0, fp
  58:	00000020 	andeq	r0, r0, r0, lsr #32
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000380 	andeq	r0, r0, r0, lsl #7
  64:	000001ac 	andeq	r0, r0, ip, lsr #3
  68:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  6c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  70:	180e4201 	stmdane	lr, {r0, r9, lr}
  74:	0e0a6c02 	cdpeq	12, 0, cr6, cr10, cr2, {0}
  78:	000b420c 	andeq	r4, fp, ip, lsl #4
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	0000052c 	andeq	r0, r0, ip, lsr #10
  88:	00000068 	andeq	r0, r0, r8, rrx
  8c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  90:	00018e02 	andeq	r8, r1, r2, lsl #28
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000594 	muleq	r0, r4, r5
  a0:	00000068 	andeq	r0, r0, r8, rrx
  a4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a8:	00018e02 	andeq	r8, r1, r2, lsl #28
  ac:	00000020 	andeq	r0, r0, r0, lsr #32
  b0:	00000000 	andeq	r0, r0, r0
  b4:	000005fc 	strdeq	r0, [r0], -ip
  b8:	000001a0 	andeq	r0, r0, r0, lsr #3
  bc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  c0:	42018e02 	andmi	r8, r1, #2, 28
  c4:	6602100e 	strvs	r1, [r2], -lr
  c8:	42080e0a 	andmi	r0, r8, #10, 28	; 0xa0
  cc:	0000000b 	andeq	r0, r0, fp
  d0:	00000020 	andeq	r0, r0, r0, lsr #32
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0000079c 	muleq	r0, ip, r7
  dc:	000001a0 	andeq	r0, r0, r0, lsr #3
  e0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  e4:	42018e02 	andmi	r8, r1, #2, 28
  e8:	6602100e 	strvs	r1, [r2], -lr
  ec:	42080e0a 	andmi	r0, r8, #10, 28	; 0xa0
  f0:	0000000b 	andeq	r0, r0, fp

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_get_revision+0x12cd090>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_get_revision+0x45c94>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


breakpoint.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <brkpt_mismatch_stop>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
   c:	e3130902 	tst	r3, #32768	; 0x8000
  10:	0a000007 	beq	34 <brkpt_mismatch_stop+0x34>
  14:	ee103eb1 	mrc	14, 0, r3, cr0, cr1, {5}
  18:	e3c33001 	bic	r3, r3, #1
  1c:	ee003eb1 	mcr	14, 0, r3, cr0, cr1, {5}
  20:	e3a03000 	mov	r3, #0
  24:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
  28:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
  2c:	e28dd00c 	add	sp, sp, #12
  30:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  34:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
  38:	e3130902 	tst	r3, #32768	; 0x8000
  3c:	1a000010 	bne	84 <brkpt_mismatch_stop+0x84>
  40:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
  44:	e3c33901 	bic	r3, r3, #16384	; 0x4000
  48:	e3833902 	orr	r3, r3, #32768	; 0x8000
  4c:	ee003e11 	mcr	14, 0, r3, cr0, cr1, {0}
  50:	e3a03000 	mov	r3, #0
  54:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
  58:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
  5c:	e3130902 	tst	r3, #32768	; 0x8000
  60:	1affffeb 	bne	14 <brkpt_mismatch_stop+0x14>
  64:	e59f3030 	ldr	r3, [pc, #48]	; 9c <brkpt_mismatch_stop+0x9c>
  68:	e58d3000 	str	r3, [sp]
  6c:	e3a03038 	mov	r3, #56	; 0x38
  70:	e59f2028 	ldr	r2, [pc, #40]	; a0 <brkpt_mismatch_stop+0xa0>
  74:	e59f1028 	ldr	r1, [pc, #40]	; a4 <brkpt_mismatch_stop+0xa4>
  78:	e59f0028 	ldr	r0, [pc, #40]	; a8 <brkpt_mismatch_stop+0xa8>
  7c:	ebfffffe 	bl	0 <printk>
  80:	ebfffffe 	bl	0 <clean_reboot>
  84:	e3a0302e 	mov	r3, #46	; 0x2e
  88:	e59f2010 	ldr	r2, [pc, #16]	; a0 <brkpt_mismatch_stop+0xa0>
  8c:	e59f1010 	ldr	r1, [pc, #16]	; a4 <brkpt_mismatch_stop+0xa4>
  90:	e59f0014 	ldr	r0, [pc, #20]	; ac <brkpt_mismatch_stop+0xac>
  94:	ebfffffe 	bl	0 <printk>
  98:	ebfffffe 	bl	0 <clean_reboot>
  9c:	00000054 	andeq	r0, r0, r4, asr r0
	...
  a8:	00000040 	andeq	r0, r0, r0, asr #32
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0

000000b0 <brkpt_mismatch_set>:
  b0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  b4:	e24dd00c 	sub	sp, sp, #12
  b8:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
  bc:	e3130902 	tst	r3, #32768	; 0x8000
  c0:	0a00000b 	beq	f4 <brkpt_mismatch_set+0x44>
  c4:	ee000e91 	mcr	14, 0, r0, cr0, cr1, {4}
  c8:	e3a03000 	mov	r3, #0
  cc:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
  d0:	e59f20a4 	ldr	r2, [pc, #164]	; 17c <brkpt_mismatch_set+0xcc>
  d4:	ee002eb1 	mcr	14, 0, r2, cr0, cr1, {5}
  d8:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
  dc:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
  e0:	ee103eb1 	mrc	14, 0, r3, cr0, cr1, {5}
  e4:	e3130001 	tst	r3, #1
  e8:	0a00001b 	beq	15c <brkpt_mismatch_set+0xac>
  ec:	e28dd00c 	add	sp, sp, #12
  f0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  f4:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
  f8:	e3130902 	tst	r3, #32768	; 0x8000
  fc:	1a000010 	bne	144 <brkpt_mismatch_set+0x94>
 100:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
 104:	e3c33901 	bic	r3, r3, #16384	; 0x4000
 108:	e3833902 	orr	r3, r3, #32768	; 0x8000
 10c:	ee003e11 	mcr	14, 0, r3, cr0, cr1, {0}
 110:	e3a03000 	mov	r3, #0
 114:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
 118:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
 11c:	e3130902 	tst	r3, #32768	; 0x8000
 120:	1affffe7 	bne	c4 <brkpt_mismatch_set+0x14>
 124:	e59f3054 	ldr	r3, [pc, #84]	; 180 <brkpt_mismatch_set+0xd0>
 128:	e58d3000 	str	r3, [sp]
 12c:	e3a03038 	mov	r3, #56	; 0x38
 130:	e59f204c 	ldr	r2, [pc, #76]	; 184 <brkpt_mismatch_set+0xd4>
 134:	e59f104c 	ldr	r1, [pc, #76]	; 188 <brkpt_mismatch_set+0xd8>
 138:	e59f004c 	ldr	r0, [pc, #76]	; 18c <brkpt_mismatch_set+0xdc>
 13c:	ebfffffe 	bl	0 <printk>
 140:	ebfffffe 	bl	0 <clean_reboot>
 144:	e3a0302e 	mov	r3, #46	; 0x2e
 148:	e59f2034 	ldr	r2, [pc, #52]	; 184 <brkpt_mismatch_set+0xd4>
 14c:	e59f1034 	ldr	r1, [pc, #52]	; 188 <brkpt_mismatch_set+0xd8>
 150:	e59f0038 	ldr	r0, [pc, #56]	; 190 <brkpt_mismatch_set+0xe0>
 154:	ebfffffe 	bl	0 <printk>
 158:	ebfffffe 	bl	0 <clean_reboot>
 15c:	e59f3030 	ldr	r3, [pc, #48]	; 194 <brkpt_mismatch_set+0xe4>
 160:	e58d3000 	str	r3, [sp]
 164:	e3a0302c 	mov	r3, #44	; 0x2c
 168:	e59f2028 	ldr	r2, [pc, #40]	; 198 <brkpt_mismatch_set+0xe8>
 16c:	e59f1028 	ldr	r1, [pc, #40]	; 19c <brkpt_mismatch_set+0xec>
 170:	e59f0014 	ldr	r0, [pc, #20]	; 18c <brkpt_mismatch_set+0xdc>
 174:	ebfffffe 	bl	0 <printk>
 178:	ebfffffe 	bl	0 <clean_reboot>
 17c:	004001e7 	subeq	r0, r0, r7, ror #3
 180:	00000054 	andeq	r0, r0, r4, asr r0
	...
 18c:	00000040 	andeq	r0, r0, r0, asr #32
 190:	0000001c 	andeq	r0, r0, ip, lsl r0
 194:	0000007c 	andeq	r0, r0, ip, ror r0
 198:	0000000c 	andeq	r0, r0, ip
 19c:	00000068 	andeq	r0, r0, r8, rrx

000001a0 <brkpt_mismatch_start>:
 1a0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1a4:	e24dd00c 	sub	sp, sp, #12
 1a8:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
 1ac:	e3130902 	tst	r3, #32768	; 0x8000
 1b0:	0a000009 	beq	1dc <brkpt_mismatch_start+0x3c>
 1b4:	ee103eb1 	mrc	14, 0, r3, cr0, cr1, {5}
 1b8:	e3833001 	orr	r3, r3, #1
 1bc:	ee003eb1 	mcr	14, 0, r3, cr0, cr1, {5}
 1c0:	e3a03000 	mov	r3, #0
 1c4:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
 1c8:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
 1cc:	e3e0000f 	mvn	r0, #15
 1d0:	ebfffffe 	bl	b0 <brkpt_mismatch_set>
 1d4:	e28dd00c 	add	sp, sp, #12
 1d8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 1dc:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
 1e0:	e3130902 	tst	r3, #32768	; 0x8000
 1e4:	1a000010 	bne	22c <brkpt_mismatch_start+0x8c>
 1e8:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
 1ec:	e3c33901 	bic	r3, r3, #16384	; 0x4000
 1f0:	e3833902 	orr	r3, r3, #32768	; 0x8000
 1f4:	ee003e11 	mcr	14, 0, r3, cr0, cr1, {0}
 1f8:	e3a03000 	mov	r3, #0
 1fc:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
 200:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
 204:	e3130902 	tst	r3, #32768	; 0x8000
 208:	1affffe9 	bne	1b4 <brkpt_mismatch_start+0x14>
 20c:	e59f3030 	ldr	r3, [pc, #48]	; 244 <brkpt_mismatch_start+0xa4>
 210:	e58d3000 	str	r3, [sp]
 214:	e3a03038 	mov	r3, #56	; 0x38
 218:	e59f2028 	ldr	r2, [pc, #40]	; 248 <brkpt_mismatch_start+0xa8>
 21c:	e59f1028 	ldr	r1, [pc, #40]	; 24c <brkpt_mismatch_start+0xac>
 220:	e59f0028 	ldr	r0, [pc, #40]	; 250 <brkpt_mismatch_start+0xb0>
 224:	ebfffffe 	bl	0 <printk>
 228:	ebfffffe 	bl	0 <clean_reboot>
 22c:	e3a0302e 	mov	r3, #46	; 0x2e
 230:	e59f2010 	ldr	r2, [pc, #16]	; 248 <brkpt_mismatch_start+0xa8>
 234:	e59f1010 	ldr	r1, [pc, #16]	; 24c <brkpt_mismatch_start+0xac>
 238:	e59f0014 	ldr	r0, [pc, #20]	; 254 <brkpt_mismatch_start+0xb4>
 23c:	ebfffffe 	bl	0 <printk>
 240:	ebfffffe 	bl	0 <clean_reboot>
 244:	00000054 	andeq	r0, r0, r4, asr r0
	...
 250:	00000040 	andeq	r0, r0, r0, asr #32
 254:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
   4:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
   8:	2d36766d 	ldccs	6, cr7, [r6, #-436]!	; 0xfffffe4c
   c:	75626564 	strbvc	r6, [r2, #-1380]!	; 0xfffffa9c
  10:	6d692d67 	stclvs	13, cr2, [r9, #-412]!	; 0xfffffe64
  14:	682e6c70 	stmdavs	lr!, {r4, r5, r6, sl, fp, sp, lr}
  18:	00000000 	andeq	r0, r0, r0
  1c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  20:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  24:	3a73253a 	bcc	1cc9514 <brkpt_mismatch_start+0x1cc9374>
  28:	613a6425 	teqvs	sl, r5, lsr #8
  2c:	6165726c 	cmnvs	r5, ip, ror #4
  30:	65207964 	strvs	r7, [r0, #-2404]!	; 0xfffff69c
  34:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  38:	0a0a6465 	beq	2991d4 <brkpt_mismatch_start+0x299034>
  3c:	00000000 	andeq	r0, r0, r0
  40:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  44:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  48:	3a73253a 	bcc	1cc9538 <brkpt_mismatch_start+0x1cc9398>
  4c:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  50:	00000a73 	andeq	r0, r0, r3, ror sl
  54:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
  58:	5f73695f 	svcpl	0x0073695f
  5c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  60:	2864656c 	stmdacs	r4!, {r2, r3, r5, r6, r8, sl, sp, lr}^
  64:	00000029 	andeq	r0, r0, r9, lsr #32
  68:	72732f2e 	rsbsvc	r2, r3, #46, 30	; 0xb8
  6c:	72622f63 	rsbvc	r2, r2, #396	; 0x18c
  70:	706b6165 	rsbvc	r6, fp, r5, ror #2
  74:	746e696f 	strbtvc	r6, [lr], #-2415	; 0xfffff691
  78:	0000632e 	andeq	r6, r0, lr, lsr #6
  7c:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
  80:	7263625f 	rsbvc	r6, r3, #-268435451	; 0xf0000005
  84:	73695f30 	cmnvc	r9, #48, 30	; 0xc0
  88:	616e655f 	cmnvs	lr, pc, asr r5
  8c:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.4152>:
   0:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
   4:	616e655f 	cmnvs	lr, pc, asr r5
   8:	00656c62 	rsbeq	r6, r5, r2, ror #24

0000000c <__FUNCTION__.4207>:
   c:	706b7262 	rsbvc	r7, fp, r2, ror #4
  10:	696d5f74 	stmdbvs	sp!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  14:	74616d73 	strbtvc	r6, [r1], #-3443	; 0xfffff28d
  18:	735f6863 	cmpvc	pc, #6488064	; 0x630000
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000cfe 	strdeq	r0, [r0], -lr
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
  10:	0000c50c 	andeq	ip, r0, ip, lsl #10
  14:	00028700 	andeq	r8, r2, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00025800 	andeq	r5, r2, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	2b070403 	blcs	1c1040 <brkpt_mismatch_start+0x1c0ea0>
  30:	03000001 	movweq	r0, #1
  34:	00fa0601 	rscseq	r0, sl, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00001c05 	andeq	r1, r0, r5, lsl #24
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000a2 	andeq	r0, r0, r2, lsr #1
  48:	94050803 	strls	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00ec0801 	rsceq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00014907 	andeq	r4, r1, r7, lsl #18
  5c:	011d0400 	tsteq	sp, r0, lsl #8
  60:	34060000 	strcc	r0, [r6], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000266 	andeq	r0, r0, r6, ror #4
  70:	06070803 	streq	r0, [r7], -r3, lsl #16
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	39070000 	stmdbcc	r7, {}	; <UNPREDICTABLE>
  88:	05000000 	streq	r0, [r0, #-0]
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	0000016a 	andeq	r0, r0, sl, ror #2
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01260700 			; <UNDEFINED> instruction: 0x01260700
  bc:	21050000 	mrscs	r0, (UNDEF: 5)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000026 	andeq	r0, r0, r6, lsr #32
  d0:	b0061b01 	andlt	r1, r6, r1, lsl #22
  d4:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	0004779c 	muleq	r4, ip, r7
  e0:	00ab0b00 	adceq	r0, fp, r0, lsl #22
  e4:	1b010000 	blne	400ec <brkpt_mismatch_start+0x3ff4c>
  e8:	00005d22 	andeq	r5, r0, r2, lsr #26
  ec:	00000c00 	andeq	r0, r0, r0, lsl #24
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00620c00 	rsbeq	r0, r2, r0, lsl #24
  f8:	5d0e2101 	stfpls	f2, [lr, #-4]
  fc:	67000000 	strvs	r0, [r0, -r0]
 100:	5f000000 	svcpl	0x00000000
 104:	0d000000 	stceq	0, cr0, [r0, #-0]
 108:	000002c4 	andeq	r0, r0, r4, asr #5
 10c:	00000487 	andeq	r0, r0, r7, lsl #9
 110:	000c0305 	andeq	r0, ip, r5, lsl #6
 114:	c90e0000 	stmdbgt	lr, {}	; <UNPREDICTABLE>
 118:	b800000a 	stmdalt	r0, {r1, r3}
 11c:	01000000 	mrseq	r0, (UNDEF: 0)
 120:	000000b8 	strheq	r0, [r0], -r8
 124:	00000004 	andeq	r0, r0, r4
 128:	600a1d01 	andvs	r1, sl, r1, lsl #26
 12c:	0f000001 	svceq	0x00000001
 130:	00000ada 	ldrdeq	r0, [r0], -sl
 134:	000000af 	andeq	r0, r0, pc, lsr #1
 138:	000000a9 	andeq	r0, r0, r9, lsr #1
 13c:	000b3510 	andeq	r3, fp, r0, lsl r5
 140:	0000b800 	andeq	fp, r0, r0, lsl #16
 144:	00b80300 	adcseq	r0, r8, r0, lsl #6
 148:	00040000 	andeq	r0, r4, r0
 14c:	25020000 	strcs	r0, [r2, #-0]
 150:	0b460f14 	bleq	1183da8 <brkpt_mismatch_start+0x1183c08>
 154:	00f20000 	rscseq	r0, r2, r0
 158:	00ee0000 	rsceq	r0, lr, r0
 15c:	00000000 	andeq	r0, r0, r0
 160:	000b1d0e 	andeq	r1, fp, lr, lsl #26
 164:	0000c400 	andeq	ip, r0, r0, lsl #8
 168:	00c40200 	sbceq	r0, r4, r0, lsl #4
 16c:	000c0000 	andeq	r0, ip, r0
 170:	23010000 	movwcs	r0, #4096	; 0x1000
 174:	0001aa05 	andeq	sl, r1, r5, lsl #20
 178:	0b2a1100 	bleq	a84580 <brkpt_mismatch_start+0xa843e0>
 17c:	01130000 	tsteq	r3, r0
 180:	01110000 	tsteq	r1, r0
 184:	d1100000 	tstle	r0, r0
 188:	c800000c 	stmdagt	r0, {r2, r3}
 18c:	01000000 	mrseq	r0, (UNDEF: 0)
 190:	000000c8 	andeq	r0, r0, r8, asr #1
 194:	00000008 	andeq	r0, r0, r8
 198:	0f011a02 	svceq	0x00011a02
 19c:	00000cde 	ldrdeq	r0, [r0], -lr
 1a0:	0000012a 	andeq	r0, r0, sl, lsr #2
 1a4:	00000126 	andeq	r0, r0, r6, lsr #2
 1a8:	050e0000 	streq	r0, [lr, #-0]
 1ac:	d000000b 	andle	r0, r0, fp
 1b0:	54000000 	strpl	r0, [r0], #-0
 1b4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1b8:	0000000c 	andeq	r0, r0, ip
 1bc:	f4052801 	vst2.8	{d2-d3}, [r5], r1
 1c0:	11000001 	tstne	r0, r1
 1c4:	00000b12 	andeq	r0, r0, r2, lsl fp
 1c8:	0000014c 	andeq	r0, r0, ip, asr #2
 1cc:	0000014a 	andeq	r0, r0, sl, asr #2
 1d0:	000cd110 	andeq	sp, ip, r0, lsl r1
 1d4:	0000d800 	andeq	sp, r0, r0, lsl #16
 1d8:	00d80100 	sbcseq	r0, r8, r0, lsl #2
 1dc:	00040000 	andeq	r0, r4, r0
 1e0:	1b020000 	blne	801e8 <brkpt_mismatch_start+0x80048>
 1e4:	0cde0f01 	ldcleq	15, cr0, [lr], {1}
 1e8:	01680000 	cmneq	r8, r0
 1ec:	01640000 	cmneq	r4, r0
 1f0:	00000000 	andeq	r0, r0, r0
 1f4:	000cd10e 	andeq	sp, ip, lr, lsl #2
 1f8:	0000dc00 	andeq	sp, r0, r0, lsl #24
 1fc:	00dc0200 	sbcseq	r0, ip, r0, lsl #4
 200:	00040000 	andeq	r0, r4, r0
 204:	2a010000 	bcs	4020c <brkpt_mismatch_start+0x4006c>
 208:	00021b05 	andeq	r1, r2, r5, lsl #22
 20c:	0cde0f00 	ldcleq	15, cr0, [lr], {0}
 210:	018c0000 	orreq	r0, ip, r0
 214:	01880000 	orreq	r0, r8, r0
 218:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 21c:	00000a80 	andeq	r0, r0, r0, lsl #21
 220:	000000e0 	andeq	r0, r0, r0, ror #1
 224:	0000e002 	andeq	lr, r0, r2
 228:	00000400 	andeq	r0, r0, r0, lsl #8
 22c:	052c0100 	streq	r0, [ip, #-256]!	; 0xffffff00
 230:	00000258 	andeq	r0, r0, r8, asr r2
 234:	000ae710 	andeq	lr, sl, r0, lsl r7
 238:	0000e000 	andeq	lr, r0, r0
 23c:	00e00400 	rsceq	r0, r0, r0, lsl #8
 240:	00040000 	andeq	r0, r4, r0
 244:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
 248:	0af80f0c 	beq	ffe03e80 <brkpt_mismatch_start+0xffe03ce0>
 24c:	01b00000 	movseq	r0, r0
 250:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 254:	00000000 	andeq	r0, r0, r0
 258:	000a8d12 	andeq	r8, sl, r2, lsl sp
 25c:	0000f400 	andeq	pc, r0, r0, lsl #8
 260:	00180100 	andseq	r0, r8, r0, lsl #2
 264:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
 268:	00043409 	andeq	r3, r4, r9, lsl #8
 26c:	00181300 	andseq	r1, r8, r0, lsl #6
 270:	a90f0000 	stmdbge	pc, {}	; <UNPREDICTABLE>
 274:	d500000a 	strle	r0, [r0, #-10]
 278:	cf000001 	svcgt	0x00000001
 27c:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 280:	00000ac9 	andeq	r0, r0, r9, asr #21
 284:	000000f4 	strdeq	r0, [r0], -r4
 288:	0000f403 	andeq	pc, r0, r3, lsl #8
 28c:	00000400 	andeq	r0, r0, r0, lsl #8
 290:	082d0200 	stmdaeq	sp!, {r9}
 294:	000002c9 	andeq	r0, r0, r9, asr #5
 298:	000ada0f 	andeq	sp, sl, pc, lsl #20
 29c:	00020a00 	andeq	r0, r2, r0, lsl #20
 2a0:	00020400 	andeq	r0, r2, r0, lsl #8
 2a4:	0b351000 	bleq	d442ac <brkpt_mismatch_start+0xd4410c>
 2a8:	00f40000 	rscseq	r0, r4, r0
 2ac:	f4050000 	vst4.8	{d0-d3}, [r5], r0
 2b0:	04000000 	streq	r0, [r0], #-0
 2b4:	02000000 	andeq	r0, r0, #0
 2b8:	460f1425 	strmi	r1, [pc], -r5, lsr #8
 2bc:	4d00000b 	stcmi	0, cr0, [r0, #-44]	; 0xffffffd4
 2c0:	49000002 	stmdbmi	r0, {r1}
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	0b350e00 	bleq	d43ad0 <brkpt_mismatch_start+0xd43930>
 2cc:	01000000 	mrseq	r0, (UNDEF: 0)
 2d0:	00020000 	andeq	r0, r2, r0
 2d4:	04000001 	streq	r0, [r0], #-1
 2d8:	02000000 	andeq	r0, r0, #0
 2dc:	02f01232 	rscseq	r1, r0, #536870915	; 0x20000003
 2e0:	460f0000 	strmi	r0, [pc], -r0
 2e4:	7000000b 	andvc	r0, r0, fp
 2e8:	6c000002 	stcvs	0, cr0, [r0], {2}
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	000c9c0e 	andeq	r9, ip, lr, lsl #24
 2f4:	00010400 	andeq	r0, r1, r0, lsl #8
 2f8:	01040a00 	tsteq	r4, r0, lsl #20
 2fc:	00080000 	andeq	r0, r8, r0
 300:	34020000 	strcc	r0, [r2], #-0
 304:	00032409 	andeq	r2, r3, r9, lsl #8
 308:	0cb71100 	ldfeqs	f1, [r7]
 30c:	02910000 	addseq	r0, r1, #0
 310:	028f0000 	addeq	r0, pc, #0
 314:	ad110000 	ldcge	0, cr0, [r1, #-0]
 318:	a700000c 	strge	r0, [r0, -ip]
 31c:	a5000002 	strge	r0, [r0, #-2]
 320:	00000002 	andeq	r0, r0, r2
 324:	000b530e 	andeq	r5, fp, lr, lsl #6
 328:	00010c00 	andeq	r0, r1, r0, lsl #24
 32c:	010c0200 	mrseq	r0, R12_fiq
 330:	000c0000 	andeq	r0, ip, r0
 334:	36020000 	strcc	r0, [r2], -r0
 338:	00036e05 	andeq	r6, r3, r5, lsl #28
 33c:	0b601100 	bleq	1804744 <brkpt_mismatch_start+0x18045a4>
 340:	02c20000 	sbceq	r0, r2, #0
 344:	02c00000 	sbceq	r0, r0, #0
 348:	d1100000 	tstle	r0, r0
 34c:	1000000c 	andne	r0, r0, ip
 350:	01000001 	tsteq	r0, r1
 354:	00000110 	andeq	r0, r0, r0, lsl r1
 358:	00000008 	andeq	r0, r0, r8
 35c:	0f011902 	svceq	0x00011902
 360:	00000cde 	ldrdeq	r0, [r0], -lr
 364:	000002d7 	ldrdeq	r0, [r0], -r7
 368:	000002d5 	ldrdeq	r0, [r0], -r5
 36c:	c90e0000 	stmdbgt	lr, {}	; <UNPREDICTABLE>
 370:	1800000a 	stmdane	r0, {r1, r3}
 374:	03000001 	movweq	r0, #1
 378:	00000118 	andeq	r0, r0, r8, lsl r1
 37c:	00000004 	andeq	r0, r0, r4
 380:	b8053802 	stmdalt	r5, {r1, fp, ip, sp}
 384:	0f000003 	svceq	0x00000003
 388:	00000ada 	ldrdeq	r0, [r0], -sl
 38c:	000002ef 	andeq	r0, r0, pc, ror #5
 390:	000002eb 	andeq	r0, r0, fp, ror #5
 394:	000b3510 	andeq	r3, fp, r0, lsl r5
 398:	00011800 	andeq	r1, r1, r0, lsl #16
 39c:	01180500 	tsteq	r8, r0, lsl #10
 3a0:	00040000 	andeq	r0, r4, r0
 3a4:	25020000 	strcs	r0, [r2, #-0]
 3a8:	0b460f14 	bleq	1184000 <brkpt_mismatch_start+0x1183e60>
 3ac:	031c0000 	tsteq	ip, #0
 3b0:	03180000 	tsteq	r8, #0
 3b4:	00000000 	andeq	r0, r0, r0
 3b8:	00014014 	andeq	r4, r1, r4, lsl r0
 3bc:	000ce900 	andeq	lr, ip, r0, lsl #18
 3c0:	0003f100 	andeq	pc, r3, r0, lsl #2
 3c4:	50011500 	andpl	r1, r1, r0, lsl #10
 3c8:	00400305 	subeq	r0, r0, r5, lsl #6
 3cc:	01150000 	tsteq	r5, r0
 3d0:	00030551 	andeq	r0, r3, r1, asr r5
 3d4:	15000000 	strne	r0, [r0, #-0]
 3d8:	03055201 	movweq	r5, #20993	; 0x5201
 3dc:	00000000 	andeq	r0, r0, r0
 3e0:	02530115 	subseq	r0, r3, #1073741829	; 0x40000005
 3e4:	02153808 	andseq	r3, r5, #8, 16	; 0x80000
 3e8:	0305007d 	movweq	r0, #20605	; 0x507d
 3ec:	00000054 	andeq	r0, r0, r4, asr r0
 3f0:	01441600 	cmpeq	r4, r0, lsl #12
 3f4:	0cf50000 	ldcleq	0, cr0, [r5]
 3f8:	58140000 	ldmdapl	r4, {}	; <UNPREDICTABLE>
 3fc:	e9000001 	stmdb	r0, {r0}
 400:	2900000c 	stmdbcs	r0, {r2, r3}
 404:	15000004 	strne	r0, [r0, #-4]
 408:	03055001 	movweq	r5, #20481	; 0x5001
 40c:	0000001c 	andeq	r0, r0, ip, lsl r0
 410:	05510115 	ldrbeq	r0, [r1, #-277]	; 0xfffffeeb
 414:	00000003 	andeq	r0, r0, r3
 418:	52011500 	andpl	r1, r1, #0, 10
 41c:	00000305 	andeq	r0, r0, r5, lsl #6
 420:	01150000 	tsteq	r5, r0
 424:	2e080253 	mcrcs	2, 0, r0, cr8, cr3, {2}
 428:	015c1600 	cmpeq	ip, r0, lsl #12
 42c:	0cf50000 	ldcleq	0, cr0, [r5]
 430:	00000000 	andeq	r0, r0, r0
 434:	00017814 	andeq	r7, r1, r4, lsl r8
 438:	000ce900 	andeq	lr, ip, r0, lsl #18
 43c:	00046d00 	andeq	r6, r4, r0, lsl #26
 440:	50011500 	andpl	r1, r1, r0, lsl #10
 444:	00400305 	subeq	r0, r0, r5, lsl #6
 448:	01150000 	tsteq	r5, r0
 44c:	68030551 	stmdavs	r3, {r0, r4, r6, r8, sl}
 450:	15000000 	strne	r0, [r0, #-0]
 454:	03055201 	movweq	r5, #20993	; 0x5201
 458:	0000000c 	andeq	r0, r0, ip
 45c:	02530115 	subseq	r0, r3, #1073741829	; 0x40000005
 460:	02152c08 	andseq	r2, r5, #8, 24	; 0x800
 464:	0305007d 	movweq	r0, #20605	; 0x507d
 468:	0000007c 	andeq	r0, r0, ip, ror r0
 46c:	017c1600 	cmneq	ip, r0, lsl #12
 470:	0cf50000 	ldcleq	0, cr0, [r5]
 474:	17000000 	strne	r0, [r0, -r0]
 478:	000000b4 	strheq	r0, [r0], -r4
 47c:	00000487 	andeq	r0, r0, r7, lsl #9
 480:	00002c18 	andeq	r2, r0, r8, lsl ip
 484:	09001200 	stmdbeq	r0, {r9, ip}
 488:	00000477 	andeq	r0, r0, r7, ror r4
 48c:	0000d80a 	andeq	sp, r0, sl, lsl #16
 490:	060e0100 	streq	r0, [lr], -r0, lsl #2
 494:	00000000 	andeq	r0, r0, r0
 498:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 49c:	07739c01 	ldrbeq	r9, [r3, -r1, lsl #24]!
 4a0:	c90e0000 	stmdbgt	lr, {}	; <UNPREDICTABLE>
 4a4:	0800000a 	stmdaeq	r0, {r1, r3}
 4a8:	01000000 	mrseq	r0, (UNDEF: 0)
 4ac:	00000008 	andeq	r0, r0, r8
 4b0:	00000004 	andeq	r0, r0, r4
 4b4:	ec0a0f01 	stc	15, cr0, [sl], {1}
 4b8:	0f000004 	svceq	0x00000004
 4bc:	00000ada 	ldrdeq	r0, [r0], -sl
 4c0:	00000341 	andeq	r0, r0, r1, asr #6
 4c4:	0000033b 	andeq	r0, r0, fp, lsr r3
 4c8:	000b3510 	andeq	r3, fp, r0, lsl r5
 4cc:	00000800 	andeq	r0, r0, r0, lsl #16
 4d0:	00080300 	andeq	r0, r8, r0, lsl #6
 4d4:	00040000 	andeq	r0, r4, r0
 4d8:	25020000 	strcs	r0, [r2, #-0]
 4dc:	0b460f14 	bleq	1184134 <brkpt_mismatch_start+0x1183f94>
 4e0:	03840000 	orreq	r0, r4, #0
 4e4:	03800000 	orreq	r0, r0, #0
 4e8:	00000000 	andeq	r0, r0, r0
 4ec:	000a6e0e 	andeq	r6, sl, lr, lsl #28
 4f0:	00001400 	andeq	r1, r0, r0, lsl #8
 4f4:	00140100 	andseq	r0, r4, r0, lsl #2
 4f8:	00180000 	andseq	r0, r8, r0
 4fc:	12010000 	andne	r0, r1, #0
 500:	00059a05 	andeq	r9, r5, r5, lsl #20
 504:	0ae70e00 	beq	ff9c3d0c <brkpt_mismatch_start+0xff9c3b6c>
 508:	00140000 	andseq	r0, r4, r0
 50c:	14030000 	strne	r0, [r3], #-0
 510:	04000000 	streq	r0, [r0], #-0
 514:	02000000 	andeq	r0, r0, #0
 518:	052c134f 	streq	r1, [ip, #-847]!	; 0xfffffcb1
 51c:	f80f0000 			; <UNDEFINED> instruction: 0xf80f0000
 520:	a700000a 	strge	r0, [r0, -sl]
 524:	a3000003 	movwge	r0, #3
 528:	00000003 	andeq	r0, r0, r3
 52c:	000b050e 	andeq	r0, fp, lr, lsl #10
 530:	00001c00 	andeq	r1, r0, r0, lsl #24
 534:	001c0000 	andseq	r0, ip, r0
 538:	000c0000 	andeq	r0, ip, r0
 53c:	4f020000 	svcmi	0x00020000
 540:	00057605 	andeq	r7, r5, r5, lsl #12
 544:	0b121100 	bleq	48494c <brkpt_mismatch_start+0x4847ac>
 548:	03c80000 	biceq	r0, r8, #0
 54c:	03c60000 	biceq	r0, r6, #0
 550:	d1100000 	tstle	r0, r0
 554:	2000000c 	andcs	r0, r0, ip
 558:	01000000 	mrseq	r0, (UNDEF: 0)
 55c:	00000020 	andeq	r0, r0, r0, lsr #32
 560:	00000008 	andeq	r0, r0, r8
 564:	0f011b02 	svceq	0x00011b02
 568:	00000cde 	ldrdeq	r0, [r0], -lr
 56c:	000003dd 	ldrdeq	r0, [r0], -sp
 570:	000003db 	ldrdeq	r0, [r0], -fp
 574:	d1100000 	tstle	r0, r0
 578:	2800000c 	stmdacs	r0, {r2, r3}
 57c:	02000000 	andeq	r0, r0, #0
 580:	00000028 	andeq	r0, r0, r8, lsr #32
 584:	00000004 	andeq	r0, r0, r4
 588:	0f055002 	svceq	0x00055002
 58c:	00000cde 	ldrdeq	r0, [r0], -lr
 590:	000003f3 	strdeq	r0, [r0], -r3
 594:	000003f1 	strdeq	r0, [r0], -r1
 598:	8d190000 	ldchi	0, cr0, [r9, #-0]
 59c:	3400000a 	strcc	r0, [r0], #-10
 5a0:	01000000 	mrseq	r0, (UNDEF: 0)
 5a4:	00000000 	andeq	r0, r0, r0
 5a8:	13091001 	movwne	r1, #36865	; 0x9001
 5ac:	00000000 	andeq	r0, r0, r0
 5b0:	000aa90f 	andeq	sl, sl, pc, lsl #18
 5b4:	00040d00 	andeq	r0, r4, r0, lsl #26
 5b8:	00040700 	andeq	r0, r4, r0, lsl #14
 5bc:	0ac90e00 	beq	ff243dc4 <brkpt_mismatch_start+0xff243c24>
 5c0:	00340000 	eorseq	r0, r4, r0
 5c4:	34030000 	strcc	r0, [r3], #-0
 5c8:	04000000 	streq	r0, [r0], #-0
 5cc:	02000000 	andeq	r0, r0, #0
 5d0:	0607082d 	streq	r0, [r7], -sp, lsr #16
 5d4:	da0f0000 	ble	3c05dc <brkpt_mismatch_start+0x3c043c>
 5d8:	4200000a 	andmi	r0, r0, #10
 5dc:	3c000004 	stccc	0, cr0, [r0], {4}
 5e0:	10000004 	andne	r0, r0, r4
 5e4:	00000b35 	andeq	r0, r0, r5, lsr fp
 5e8:	00000034 	andeq	r0, r0, r4, lsr r0
 5ec:	00003405 	andeq	r3, r0, r5, lsl #8
 5f0:	00000400 	andeq	r0, r0, r0, lsl #8
 5f4:	14250200 	strtne	r0, [r5], #-512	; 0xfffffe00
 5f8:	000b460f 	andeq	r4, fp, pc, lsl #12
 5fc:	00048500 	andeq	r8, r4, r0, lsl #10
 600:	00048100 	andeq	r8, r4, r0, lsl #2
 604:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 608:	00000b35 	andeq	r0, r0, r5, lsr fp
 60c:	00000040 	andeq	r0, r0, r0, asr #32
 610:	00004002 	andeq	r4, r0, r2
 614:	00000400 	andeq	r0, r0, r0, lsl #8
 618:	12320200 	eorsne	r0, r2, #0, 4
 61c:	0000062e 	andeq	r0, r0, lr, lsr #12
 620:	000b460f 	andeq	r4, fp, pc, lsl #12
 624:	0004a800 	andeq	sl, r4, r0, lsl #16
 628:	0004a400 	andeq	sl, r4, r0, lsl #8
 62c:	9c0e0000 	stcls	0, cr0, [lr], {-0}
 630:	4400000c 	strmi	r0, [r0], #-12
 634:	0a000000 	beq	63c <.debug_info+0x63c>
 638:	00000044 	andeq	r0, r0, r4, asr #32
 63c:	00000008 	andeq	r0, r0, r8
 640:	62093402 	andvs	r3, r9, #33554432	; 0x2000000
 644:	11000006 	tstne	r0, r6
 648:	00000cb7 			; <UNDEFINED> instruction: 0x00000cb7
 64c:	000004c9 	andeq	r0, r0, r9, asr #9
 650:	000004c7 	andeq	r0, r0, r7, asr #9
 654:	000cad11 	andeq	sl, ip, r1, lsl sp
 658:	0004df00 	andeq	sp, r4, r0, lsl #30
 65c:	0004dd00 	andeq	sp, r4, r0, lsl #26
 660:	530e0000 	movwpl	r0, #57344	; 0xe000
 664:	4c00000b 	stcmi	0, cr0, [r0], {11}
 668:	02000000 	andeq	r0, r0, #0
 66c:	0000004c 	andeq	r0, r0, ip, asr #32
 670:	0000000c 	andeq	r0, r0, ip
 674:	ac053602 	stcge	6, cr3, [r5], {2}
 678:	11000006 	tstne	r0, r6
 67c:	00000b60 	andeq	r0, r0, r0, ror #22
 680:	000004fa 	strdeq	r0, [r0], -sl
 684:	000004f8 	strdeq	r0, [r0], -r8
 688:	000cd110 	andeq	sp, ip, r0, lsl r1
 68c:	00005000 	andeq	r5, r0, r0
 690:	00500100 	subseq	r0, r0, r0, lsl #2
 694:	00080000 	andeq	r0, r8, r0
 698:	19020000 	stmdbne	r2, {}	; <UNPREDICTABLE>
 69c:	0cde0f01 	ldcleq	15, cr0, [lr], {1}
 6a0:	050f0000 	streq	r0, [pc, #-0]	; 6a8 <.debug_info+0x6a8>
 6a4:	050d0000 	streq	r0, [sp, #-0]
 6a8:	00000000 	andeq	r0, r0, r0
 6ac:	000ac90e 	andeq	ip, sl, lr, lsl #18
 6b0:	00005800 	andeq	r5, r0, r0, lsl #16
 6b4:	00580300 	subseq	r0, r8, r0, lsl #6
 6b8:	00040000 	andeq	r0, r4, r0
 6bc:	38020000 	stmdacc	r2, {}	; <UNPREDICTABLE>
 6c0:	0006f605 	andeq	pc, r6, r5, lsl #12
 6c4:	0ada0f00 	beq	ff6842cc <brkpt_mismatch_start+0xff68412c>
 6c8:	05270000 	streq	r0, [r7, #-0]!
 6cc:	05230000 	streq	r0, [r3, #-0]!
 6d0:	35100000 	ldrcc	r0, [r0, #-0]
 6d4:	5800000b 	stmdapl	r0, {r0, r1, r3}
 6d8:	05000000 	streq	r0, [r0, #-0]
 6dc:	00000058 	andeq	r0, r0, r8, asr r0
 6e0:	00000004 	andeq	r0, r0, r4
 6e4:	0f142502 	svceq	0x00142502
 6e8:	00000b46 	andeq	r0, r0, r6, asr #22
 6ec:	00000554 	andeq	r0, r0, r4, asr r5
 6f0:	00000550 	andeq	r0, r0, r0, asr r5
 6f4:	80140000 	andshi	r0, r4, r0
 6f8:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
 6fc:	2f00000c 	svccs	0x0000000c
 700:	15000007 	strne	r0, [r0, #-7]
 704:	03055001 	movweq	r5, #20481	; 0x5001
 708:	00000040 	andeq	r0, r0, r0, asr #32
 70c:	05510115 	ldrbeq	r0, [r1, #-277]	; 0xfffffeeb
 710:	00000003 	andeq	r0, r0, r3
 714:	52011500 	andpl	r1, r1, #0, 10
 718:	00000305 	andeq	r0, r0, r5, lsl #6
 71c:	01150000 	tsteq	r5, r0
 720:	38080253 	stmdacc	r8, {r0, r1, r4, r6, r9}
 724:	007d0215 	rsbseq	r0, sp, r5, lsl r2
 728:	00540305 	subseq	r0, r4, r5, lsl #6
 72c:	16000000 	strne	r0, [r0], -r0
 730:	00000084 	andeq	r0, r0, r4, lsl #1
 734:	00000cf5 	strdeq	r0, [r0], -r5
 738:	00009814 	andeq	r9, r0, r4, lsl r8
 73c:	000ce900 	andeq	lr, ip, r0, lsl #18
 740:	00076700 	andeq	r6, r7, r0, lsl #14
 744:	50011500 	andpl	r1, r1, r0, lsl #10
 748:	001c0305 	andseq	r0, ip, r5, lsl #6
 74c:	01150000 	tsteq	r5, r0
 750:	00030551 	andeq	r0, r3, r1, asr r5
 754:	15000000 	strne	r0, [r0, #-0]
 758:	03055201 	movweq	r5, #20993	; 0x5201
 75c:	00000000 	andeq	r0, r0, r0
 760:	02530115 	subseq	r0, r3, #1073741829	; 0x40000005
 764:	16002e08 	strne	r2, [r0], -r8, lsl #28
 768:	0000009c 	muleq	r0, ip, r0
 76c:	00000cf5 	strdeq	r0, [r0], -r5
 770:	0a000000 	beq	778 <.debug_info+0x778>
 774:	00000076 	andeq	r0, r0, r6, ror r0
 778:	a0060501 	andge	r0, r6, r1, lsl #10
 77c:	b8000001 	stmdalt	r0, {r0}
 780:	01000000 	mrseq	r0, (UNDEF: 0)
 784:	000a6e9c 	muleq	sl, ip, lr
 788:	0ac90e00 	beq	ff243f90 <brkpt_mismatch_start+0xff243df0>
 78c:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 790:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
 794:	04000001 	streq	r0, [r0], #-1
 798:	01000000 	mrseq	r0, (UNDEF: 0)
 79c:	07d30a06 	ldrbeq	r0, [r3, r6, lsl #20]
 7a0:	da0f0000 	ble	3c07a8 <brkpt_mismatch_start+0x3c0608>
 7a4:	7900000a 	stmdbvc	r0, {r1, r3}
 7a8:	73000005 	movwvc	r0, #5
 7ac:	10000005 	andne	r0, r0, r5
 7b0:	00000b35 	andeq	r0, r0, r5, lsr fp
 7b4:	000001a8 	andeq	r0, r0, r8, lsr #3
 7b8:	0001a803 	andeq	sl, r1, r3, lsl #16
 7bc:	00000400 	andeq	r0, r0, r0, lsl #8
 7c0:	14250200 	strtne	r0, [r5], #-512	; 0xfffffe00
 7c4:	000b460f 	andeq	r4, fp, pc, lsl #12
 7c8:	0005bc00 	andeq	fp, r5, r0, lsl #24
 7cc:	0005b800 	andeq	fp, r5, r0, lsl #16
 7d0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 7d4:	00000a77 	andeq	r0, r0, r7, ror sl
 7d8:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 7dc:	0001b401 	andeq	fp, r1, r1, lsl #8
 7e0:	00001800 	andeq	r1, r0, r0, lsl #16
 7e4:	05090100 	streq	r0, [r9, #-256]	; 0xffffff00
 7e8:	00000881 	andeq	r0, r0, r1, lsl #17
 7ec:	000ae70e 	andeq	lr, sl, lr, lsl #14
 7f0:	0001b400 	andeq	fp, r1, r0, lsl #8
 7f4:	01b40300 			; <UNDEFINED> instruction: 0x01b40300
 7f8:	00040000 	andeq	r0, r4, r0
 7fc:	4b020000 	blmi	80804 <brkpt_mismatch_start+0x80664>
 800:	00081313 	andeq	r1, r8, r3, lsl r3
 804:	0af80f00 	beq	ffe0440c <brkpt_mismatch_start+0xffe0426c>
 808:	05df0000 	ldrbeq	r0, [pc]	; 810 <.debug_info+0x810>
 80c:	05db0000 	ldrbeq	r0, [fp]
 810:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 814:	00000b05 	andeq	r0, r0, r5, lsl #22
 818:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 81c:	0001bc00 	andeq	fp, r1, r0, lsl #24
 820:	00000c00 	andeq	r0, r0, r0, lsl #24
 824:	054b0200 	strbeq	r0, [fp, #-512]	; 0xfffffe00
 828:	0000085d 	andeq	r0, r0, sp, asr r8
 82c:	000b1211 	andeq	r1, fp, r1, lsl r2
 830:	00060000 	andeq	r0, r6, r0
 834:	0005fe00 	andeq	pc, r5, r0, lsl #28
 838:	0cd11000 	ldcleq	0, cr1, [r1], {0}
 83c:	01c00000 	biceq	r0, r0, r0
 840:	c0010000 	andgt	r0, r1, r0
 844:	08000001 	stmdaeq	r0, {r0}
 848:	02000000 	andeq	r0, r0, #0
 84c:	de0f011b 	mcrle	1, 0, r0, cr15, cr11, {0}
 850:	1500000c 	strne	r0, [r0, #-12]
 854:	13000006 	movwne	r0, #6
 858:	00000006 	andeq	r0, r0, r6
 85c:	0cd11000 	ldcleq	0, cr1, [r1], {0}
 860:	01c80000 	biceq	r0, r8, r0
 864:	c8020000 	stmdagt	r2, {}	; <UNPREDICTABLE>
 868:	04000001 	streq	r0, [r0], #-1
 86c:	02000000 	andeq	r0, r0, #0
 870:	de0f054c 	cfsh32le	mvfx0, mvfx15, #44
 874:	2b00000c 	blcs	8ac <.debug_info+0x8ac>
 878:	29000006 	stmdbcs	r0, {r1, r2}
 87c:	00000006 	andeq	r0, r0, r6
 880:	0a8d1200 	beq	fe345088 <brkpt_mismatch_start+0xfe344ee8>
 884:	01dc0000 	bicseq	r0, ip, r0
 888:	30010000 	andcc	r0, r1, r0
 88c:	01000000 	mrseq	r0, (UNDEF: 0)
 890:	0a5d0907 	beq	1742cb4 <brkpt_mismatch_start+0x1742b14>
 894:	30130000 	andscc	r0, r3, r0
 898:	0f000000 	svceq	0x00000000
 89c:	00000aa9 	andeq	r0, r0, r9, lsr #21
 8a0:	00000645 	andeq	r0, r0, r5, asr #12
 8a4:	0000063f 	andeq	r0, r0, pc, lsr r6
 8a8:	000ac90e 	andeq	ip, sl, lr, lsl #18
 8ac:	0001dc00 	andeq	sp, r1, r0, lsl #24
 8b0:	01dc0300 	bicseq	r0, ip, r0, lsl #6
 8b4:	00040000 	andeq	r0, r4, r0
 8b8:	2d020000 	stccs	0, cr0, [r2, #-0]
 8bc:	0008f208 	andeq	pc, r8, r8, lsl #4
 8c0:	0ada0f00 	beq	ff6844c8 <brkpt_mismatch_start+0xff684328>
 8c4:	067a0000 	ldrbteq	r0, [sl], -r0
 8c8:	06740000 	ldrbteq	r0, [r4], -r0
 8cc:	35100000 	ldrcc	r0, [r0, #-0]
 8d0:	dc00000b 	stcle	0, cr0, [r0], {11}
 8d4:	05000001 	streq	r0, [r0, #-1]
 8d8:	000001dc 	ldrdeq	r0, [r0], -ip
 8dc:	00000004 	andeq	r0, r0, r4
 8e0:	0f142502 	svceq	0x00142502
 8e4:	00000b46 	andeq	r0, r0, r6, asr #22
 8e8:	000006bd 			; <UNDEFINED> instruction: 0x000006bd
 8ec:	000006b9 			; <UNDEFINED> instruction: 0x000006b9
 8f0:	350e0000 	strcc	r0, [lr, #-0]
 8f4:	e800000b 	stmda	r0, {r0, r1, r3}
 8f8:	02000001 	andeq	r0, r0, #1
 8fc:	000001e8 	andeq	r0, r0, r8, ror #3
 900:	00000004 	andeq	r0, r0, r4
 904:	19123202 	ldmdbne	r2, {r1, r9, ip, sp}
 908:	0f000009 	svceq	0x00000009
 90c:	00000b46 	andeq	r0, r0, r6, asr #22
 910:	000006e0 	andeq	r0, r0, r0, ror #13
 914:	000006dc 	ldrdeq	r0, [r0], -ip
 918:	0c9c0e00 	ldceq	14, cr0, [ip], {0}
 91c:	01ec0000 	mvneq	r0, r0
 920:	ec0a0000 	stc	0, cr0, [sl], {-0}
 924:	08000001 	stmdaeq	r0, {r0}
 928:	02000000 	andeq	r0, r0, #0
 92c:	094d0934 	stmdbeq	sp, {r2, r4, r5, r8, fp}^
 930:	b7110000 	ldrlt	r0, [r1, -r0]
 934:	0100000c 	tsteq	r0, ip
 938:	ff000007 			; <UNDEFINED> instruction: 0xff000007
 93c:	11000006 	tstne	r0, r6
 940:	00000cad 	andeq	r0, r0, sp, lsr #25
 944:	00000717 	andeq	r0, r0, r7, lsl r7
 948:	00000715 	andeq	r0, r0, r5, lsl r7
 94c:	0b530e00 	bleq	14c4154 <brkpt_mismatch_start+0x14c3fb4>
 950:	01f40000 	mvnseq	r0, r0
 954:	f4020000 	vst4.8	{d0-d3}, [r2], r0
 958:	0c000001 	stceq	0, cr0, [r0], {1}
 95c:	02000000 	andeq	r0, r0, #0
 960:	09970536 	ldmibeq	r7, {r1, r2, r4, r5, r8, sl}
 964:	60110000 	andsvs	r0, r1, r0
 968:	3200000b 	andcc	r0, r0, #11
 96c:	30000007 	andcc	r0, r0, r7
 970:	10000007 	andne	r0, r0, r7
 974:	00000cd1 	ldrdeq	r0, [r0], -r1
 978:	000001f8 	strdeq	r0, [r0], -r8
 97c:	0001f801 	andeq	pc, r1, r1, lsl #16
 980:	00000800 	andeq	r0, r0, r0, lsl #16
 984:	01190200 	tsteq	r9, r0, lsl #4
 988:	000cde0f 	andeq	sp, ip, pc, lsl #28
 98c:	00074700 	andeq	r4, r7, r0, lsl #14
 990:	00074500 	andeq	r4, r7, r0, lsl #10
 994:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 998:	00000ac9 	andeq	r0, r0, r9, asr #21
 99c:	00000200 	andeq	r0, r0, r0, lsl #4
 9a0:	00020003 	andeq	r0, r2, r3
 9a4:	00000400 	andeq	r0, r0, r0, lsl #8
 9a8:	05380200 	ldreq	r0, [r8, #-512]!	; 0xfffffe00
 9ac:	000009e1 	andeq	r0, r0, r1, ror #19
 9b0:	000ada0f 	andeq	sp, sl, pc, lsl #20
 9b4:	00075f00 	andeq	r5, r7, r0, lsl #30
 9b8:	00075b00 	andeq	r5, r7, r0, lsl #22
 9bc:	0b351000 	bleq	d449c4 <brkpt_mismatch_start+0xd44824>
 9c0:	02000000 	andeq	r0, r0, #0
 9c4:	00050000 	andeq	r0, r5, r0
 9c8:	04000002 	streq	r0, [r0], #-2
 9cc:	02000000 	andeq	r0, r0, #0
 9d0:	460f1425 	strmi	r1, [pc], -r5, lsr #8
 9d4:	8c00000b 	stchi	0, cr0, [r0], {11}
 9d8:	88000007 	stmdahi	r0, {r0, r1, r2}
 9dc:	00000007 	andeq	r0, r0, r7
 9e0:	02281400 	eoreq	r1, r8, #0, 8
 9e4:	0ce90000 	stcleq	0, cr0, [r9]
 9e8:	0a1a0000 	beq	6809f0 <brkpt_mismatch_start+0x680850>
 9ec:	01150000 	tsteq	r5, r0
 9f0:	40030550 	andmi	r0, r3, r0, asr r5
 9f4:	15000000 	strne	r0, [r0, #-0]
 9f8:	03055101 	movweq	r5, #20737	; 0x5101
 9fc:	00000000 	andeq	r0, r0, r0
 a00:	05520115 	ldrbeq	r0, [r2, #-277]	; 0xfffffeeb
 a04:	00000003 	andeq	r0, r0, r3
 a08:	53011500 	movwpl	r1, #5376	; 0x1500
 a0c:	15380802 	ldrne	r0, [r8, #-2050]!	; 0xfffff7fe
 a10:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 a14:	00005403 	andeq	r5, r0, r3, lsl #8
 a18:	2c160000 	ldccs	0, cr0, [r6], {-0}
 a1c:	f5000002 			; <UNDEFINED> instruction: 0xf5000002
 a20:	1400000c 	strne	r0, [r0], #-12
 a24:	00000240 	andeq	r0, r0, r0, asr #4
 a28:	00000ce9 	andeq	r0, r0, r9, ror #25
 a2c:	00000a52 	andeq	r0, r0, r2, asr sl
 a30:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 a34:	00001c03 	andeq	r1, r0, r3, lsl #24
 a38:	51011500 	tstpl	r1, r0, lsl #10
 a3c:	00000305 	andeq	r0, r0, r5, lsl #6
 a40:	01150000 	tsteq	r5, r0
 a44:	00030552 	andeq	r0, r3, r2, asr r5
 a48:	15000000 	strne	r0, [r0, #-0]
 a4c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 a50:	4416002e 	ldrmi	r0, [r6], #-46	; 0xffffffd2
 a54:	f5000002 			; <UNDEFINED> instruction: 0xf5000002
 a58:	0000000c 	andeq	r0, r0, ip
 a5c:	01d41a00 	bicseq	r1, r4, r0, lsl #20
 a60:	00cb0000 	sbceq	r0, fp, r0
 a64:	01150000 	tsteq	r5, r0
 a68:	f0090250 			; <UNDEFINED> instruction: 0xf0090250
 a6c:	981b0000 	ldmdals	fp, {}	; <UNPREDICTABLE>
 a70:	02000001 	andeq	r0, r0, #1
 a74:	1b03144e 	blne	c5bb4 <brkpt_mismatch_start+0xc5a14>
 a78:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
 a7c:	03144a02 	tsteq	r4, #8192	; 0x2000
 a80:	0000b01c 	andeq	fp, r0, ip, lsl r0
 a84:	13470200 	movtne	r0, #29184	; 0x7200
 a88:	00000025 	andeq	r0, r0, r5, lsr #32
 a8c:	016f1d03 	cmneq	pc, r3, lsl #26
 a90:	2b020000 	blcs	80a98 <brkpt_mismatch_start+0x808f8>
 a94:	0ab40314 	beq	fed016ec <brkpt_mismatch_start+0xfed0154c>
 a98:	c40d0000 	strgt	r0, [sp], #-0
 a9c:	c4000002 	strgt	r0, [r0], #-2
 aa0:	0500000a 	streq	r0, [r0, #-10]
 aa4:	00000003 	andeq	r0, r0, r3
 aa8:	00621e00 	rsbeq	r1, r2, r0, lsl #28
 aac:	5d0e3202 	sfmpl	f3, 4, [lr, #-8]
 ab0:	00000000 	andeq	r0, r0, r0
 ab4:	0000b417 	andeq	fp, r0, r7, lsl r4
 ab8:	000ac400 	andeq	ip, sl, r0, lsl #8
 abc:	002c1800 	eoreq	r1, ip, r0, lsl #16
 ac0:	000b0000 	andeq	r0, fp, r0
 ac4:	000ab409 	andeq	fp, sl, r9, lsl #8
 ac8:	00521f00 	subseq	r1, r2, r0, lsl #30
 acc:	24020000 	strcs	r0, [r2], #-0
 ad0:	00002513 	andeq	r2, r0, r3, lsl r5
 ad4:	0ae70300 	beq	ff9c16dc <brkpt_mismatch_start+0xff9c153c>
 ad8:	721e0000 	andsvc	r0, lr, #0
 adc:	02007465 	andeq	r7, r0, #1694498816	; 0x65000000
 ae0:	005d0e25 	subseq	r0, sp, r5, lsr #28
 ae4:	1f000000 	svcne	0x00000000
 ae8:	00000000 	andeq	r0, r0, r0
 aec:	5d011b02 	vstrpl	d1, [r1, #-8]
 af0:	03000000 	movweq	r0, #0
 af4:	00000b05 	andeq	r0, r0, r5, lsl #22
 af8:	7465721e 	strbtvc	r7, [r5], #-542	; 0xfffffde2
 afc:	011b0200 	tsteq	fp, r0, lsl #4
 b00:	0000005d 	andeq	r0, r0, sp, asr r0
 b04:	015c1d00 	cmpeq	ip, r0, lsl #26
 b08:	1b020000 	blne	80b10 <brkpt_mismatch_start+0x80970>
 b0c:	0b1d0301 	bleq	741718 <brkpt_mismatch_start+0x741578>
 b10:	76200000 	strtvc	r0, [r0], -r0
 b14:	011b0200 	tsteq	fp, r0, lsl #4
 b18:	0000005d 	andeq	r0, r0, sp, asr r0
 b1c:	018a1d00 	orreq	r1, sl, r0, lsl #26
 b20:	1a020000 	bne	80b28 <brkpt_mismatch_start+0x80988>
 b24:	0b350301 	bleq	d41730 <brkpt_mismatch_start+0xd41590>
 b28:	76200000 	strtvc	r0, [r0], -r0
 b2c:	011a0200 	tsteq	sl, r0, lsl #4
 b30:	0000005d 	andeq	r0, r0, sp, asr r0
 b34:	000e1f00 	andeq	r1, lr, r0, lsl #30
 b38:	19020000 	stmdbne	r2, {}	; <UNPREDICTABLE>
 b3c:	00005d01 	andeq	r5, r0, r1, lsl #26
 b40:	0b530300 	bleq	14c1748 <brkpt_mismatch_start+0x14c15a8>
 b44:	721e0000 	andsvc	r0, lr, #0
 b48:	02007465 	andeq	r7, r0, #1694498816	; 0x65000000
 b4c:	005d0119 	subseq	r0, sp, r9, lsl r1
 b50:	1d000000 	stcne	0, cr0, [r0, #-0]
 b54:	00000062 	andeq	r0, r0, r2, rrx
 b58:	03011902 	movweq	r1, #6402	; 0x1902
 b5c:	00000b6b 	andeq	r0, r0, fp, ror #22
 b60:	02007620 	andeq	r7, r0, #32, 12	; 0x2000000
 b64:	005d0119 	subseq	r0, sp, r9, lsl r1
 b68:	1f000000 	svcne	0x00000000
 b6c:	00000140 	andeq	r0, r0, r0, asr #2
 b70:	5d014d04 	stcpl	13, cr4, [r1, #-16]
 b74:	03000000 	movweq	r0, #0
 b78:	00000bba 			; <UNDEFINED> instruction: 0x00000bba
 b7c:	04007820 	streq	r7, [r0], #-2080	; 0xfffff7e0
 b80:	005d134d 	subseq	r1, sp, sp, asr #6
 b84:	6c200000 	stcvs	0, cr0, [r0], #-0
 b88:	4d040062 	stcmi	0, cr0, [r4, #-392]	; 0xfffffe78
 b8c:	00002c1f 	andeq	r2, r0, pc, lsl ip
 b90:	62752000 	rsbsvs	r2, r5, #0
 b94:	2c4d0400 	cfstrdcs	mvd0, [sp], {-0}
 b98:	0000002c 	andeq	r0, r0, ip, lsr #32
 b9c:	04007620 	streq	r7, [r0], #-1568	; 0xfffff9e0
 ba0:	005d394d 	subseq	r3, sp, sp, asr #18
 ba4:	c4210000 	strtgt	r0, [r1], #-0
 ba8:	ca000002 	bgt	bb8 <.debug_info+0xbb8>
 bac:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
 bb0:	5604006e 	strpl	r0, [r4], -lr, rrx
 bb4:	00002c0e 	andeq	r2, r0, lr, lsl #24
 bb8:	b4170000 	ldrlt	r0, [r7], #-0
 bbc:	ca000000 	bgt	bc4 <.debug_info+0xbc4>
 bc0:	1800000b 	stmdane	r0, {r0, r1, r3}
 bc4:	0000002c 	andeq	r0, r0, ip, lsr #32
 bc8:	ba090008 	blt	240bf0 <brkpt_mismatch_start+0x240a50>
 bcc:	1f00000b 	svcne	0x0000000b
 bd0:	0000008b 	andeq	r0, r0, fp, lsl #1
 bd4:	5d014104 	stfpls	f4, [r1, #-16]
 bd8:	03000000 	movweq	r0, #0
 bdc:	00000c16 	andeq	r0, r0, r6, lsl ip
 be0:	04007820 	streq	r7, [r0], #-2080	; 0xfffff7e0
 be4:	005d1341 	subseq	r1, sp, r1, asr #6
 be8:	6c200000 	stcvs	0, cr0, [r0], #-0
 bec:	41040062 	tstmi	r4, r2, rrx
 bf0:	00002c1f 	andeq	r2, r0, pc, lsl ip
 bf4:	62752000 	rsbsvs	r2, r5, #0
 bf8:	2c410400 	cfstrdcs	mvd0, [r1], {-0}
 bfc:	0000002c 	andeq	r0, r0, ip, lsr #32
 c00:	0002c421 	andeq	ip, r2, r1, lsr #8
 c04:	000bca00 	andeq	ip, fp, r0, lsl #20
 c08:	02782200 	rsbseq	r2, r8, #0, 4
 c0c:	45040000 	strmi	r0, [r4, #-0]
 c10:	00005d0e 	andeq	r5, r0, lr, lsl #26
 c14:	7d1f0000 	ldcvc	0, cr0, [pc, #-0]	; c1c <.debug_info+0xc1c>
 c18:	04000002 	streq	r0, [r0], #-2
 c1c:	005d182f 	subseq	r1, sp, pc, lsr #16
 c20:	3d030000 	stccc	0, cr0, [r3, #-0]
 c24:	2300000c 	movwcs	r0, #12
 c28:	00000070 	andeq	r0, r0, r0, ror r0
 c2c:	2c2b2f04 	stccs	15, cr2, [fp], #-16
 c30:	21000000 	mrscs	r0, (UNDEF: 0)
 c34:	000002c4 	andeq	r0, r0, r4, asr #5
 c38:	00000c4d 	andeq	r0, r0, sp, asr #24
 c3c:	00b41700 	adcseq	r1, r4, r0, lsl #14
 c40:	0c4d0000 	mareq	acc0, r0, sp
 c44:	2c180000 	ldccs	0, cr0, [r8], {-0}
 c48:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 c4c:	0c3d0900 			; <UNDEFINED> instruction: 0x0c3d0900
 c50:	ab1f0000 	blge	7c0c58 <brkpt_mismatch_start+0x7c0ab8>
 c54:	04000002 	streq	r0, [r0], #-2
 c58:	005d010e 	subseq	r0, sp, lr, lsl #2
 c5c:	87030000 	strhi	r0, [r3, -r0]
 c60:	2000000c 	andcs	r0, r0, ip
 c64:	0e040078 	mcreq	0, 0, r0, cr4, cr8, {3}
 c68:	00005d12 	andeq	r5, r0, r2, lsl sp
 c6c:	69622000 	stmdbvs	r2!, {sp}^
 c70:	0e040074 	mcreq	0, 0, r0, cr4, cr4, {3}
 c74:	00002c1e 	andeq	r2, r0, lr, lsl ip
 c78:	02c42400 	sbceq	r2, r4, #0, 8
 c7c:	0c970000 	ldceq	0, cr0, [r7], {0}
 c80:	02ab0000 	adceq	r0, fp, #0
 c84:	17000000 	strne	r0, [r0, -r0]
 c88:	000000b4 	strheq	r0, [r0], -r4
 c8c:	00000c97 	muleq	r0, r7, ip
 c90:	00002c18 	andeq	r2, r0, r8, lsl ip
 c94:	09000700 	stmdbeq	r0, {r8, r9, sl}
 c98:	00000c87 	andeq	r0, r0, r7, lsl #25
 c9c:	0001381f 	andeq	r3, r1, pc, lsl r8
 ca0:	01070400 	tsteq	r7, r0, lsl #8
 ca4:	0000005d 	andeq	r0, r0, sp, asr r0
 ca8:	000cd103 	andeq	sp, ip, r3, lsl #2
 cac:	00782000 	rsbseq	r2, r8, r0
 cb0:	5d120704 	ldcpl	7, cr0, [r2, #-16]
 cb4:	20000000 	andcs	r0, r0, r0
 cb8:	00746962 	rsbseq	r6, r4, r2, ror #18
 cbc:	2c1e0704 	ldccs	7, cr0, [lr], {4}
 cc0:	24000000 	strcs	r0, [r0], #-0
 cc4:	000002c4 	andeq	r0, r0, r4, asr #5
 cc8:	00000c97 	muleq	r0, r7, ip
 ccc:	00000138 	andeq	r0, r0, r8, lsr r1
 cd0:	017b1d00 	cmneq	fp, r0, lsl #26
 cd4:	05030000 	streq	r0, [r3, #-0]
 cd8:	0ce90314 	stcleq	3, cr0, [r9], #80	; 0x50
 cdc:	721e0000 	andsvc	r0, lr, #0
 ce0:	0e060300 	cdpeq	3, 0, cr0, cr6, cr0, {0}
 ce4:	0000002c 	andeq	r0, r0, ip, lsr #32
 ce8:	01aa2500 			; <UNDEFINED> instruction: 0x01aa2500
 cec:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
 cf0:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
 cf4:	00452506 	subeq	r2, r5, r6, lsl #10
 cf8:	00450000 	subeq	r0, r5, r0
 cfc:	6e050000 	cdpvs	0, 0, cr0, cr5, cr0, {0}
 d00:	Address 0x0000000000000d00 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <brkpt_mismatch_start+0x2bff0c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <brkpt_mismatch_start+0xe836a0>
  30:	0b390b3b 	bleq	e42d24 <brkpt_mismatch_start+0xe42b84>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <brkpt_mismatch_start+0x380ab4>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <brkpt_mismatch_start+0xec2bc4>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0e03 	bleq	e838a0 <brkpt_mismatch_start+0xe83700>
  90:	0b390b3b 	bleq	e42d84 <brkpt_mismatch_start+0xe42be4>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	0b3a0803 	bleq	e820b4 <brkpt_mismatch_start+0xe81f14>
  a4:	0b390b3b 	bleq	e42d98 <brkpt_mismatch_start+0xe42bf8>
  a8:	17021349 	strne	r1, [r2, -r9, asr #6]
  ac:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b0:	00340d00 	eorseq	r0, r4, r0, lsl #26
  b4:	13490e03 	movtne	r0, #40451	; 0x9e03
  b8:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  bc:	1d0e0000 	stcne	0, cr0, [lr, #-0]
  c0:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
  c4:	0b42b801 	bleq	10ae0d0 <brkpt_mismatch_start+0x10adf30>
  c8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  cc:	0b590b58 	bleq	1642e34 <brkpt_mismatch_start+0x1642c94>
  d0:	13010b57 	movwne	r0, #6999	; 0x1b57
  d4:	340f0000 	strcc	r0, [pc], #-0	; dc <.debug_abbrev+0xdc>
  d8:	02133100 	andseq	r3, r3, #0, 2
  dc:	1742b717 	smlaldne	fp, r2, r7, r7
  e0:	1d100000 	ldcne	0, cr0, [r0, #-0]
  e4:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
  e8:	0b42b801 	bleq	10ae0f4 <brkpt_mismatch_start+0x10adf54>
  ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
  f0:	0b590b58 	bleq	1642e58 <brkpt_mismatch_start+0x1642cb8>
  f4:	00000b57 	andeq	r0, r0, r7, asr fp
  f8:	31000511 	tstcc	r0, r1, lsl r5
  fc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 100:	00001742 	andeq	r1, r0, r2, asr #14
 104:	31011d12 	tstcc	r1, r2, lsl sp
 108:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 10c:	17550b42 	ldrbne	r0, [r5, -r2, asr #22]
 110:	0b590b58 	bleq	1642e78 <brkpt_mismatch_start+0x1642cd8>
 114:	13010b57 	movwne	r0, #6999	; 0x1b57
 118:	0b130000 	bleq	4c0120 <brkpt_mismatch_start+0x4bff80>
 11c:	00175501 	andseq	r5, r7, r1, lsl #10
 120:	82891400 	addhi	r1, r9, #0, 8
 124:	01110101 	tsteq	r1, r1, lsl #2
 128:	13011331 	movwne	r1, #4913	; 0x1331
 12c:	8a150000 	bhi	540134 <brkpt_mismatch_start+0x53ff94>
 130:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
 134:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
 138:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
 13c:	11000182 	smlabbne	r0, r2, r1, r0
 140:	00133101 	andseq	r3, r3, r1, lsl #2
 144:	01011700 	tsteq	r1, r0, lsl #14
 148:	13011349 	movwne	r1, #4937	; 0x1349
 14c:	21180000 	tstcs	r8, r0
 150:	2f134900 	svccs	0x00134900
 154:	1900000b 	stmdbne	r0, {r0, r1, r3}
 158:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 15c:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 160:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
 164:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 168:	1a00000b 	bne	19c <.debug_abbrev+0x19c>
 16c:	01018289 	smlabbeq	r1, r9, r2, r8
 170:	13310111 	teqne	r1, #1073741828	; 0x40000004
 174:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
 178:	3a0e0300 	bcc	380d80 <brkpt_mismatch_start+0x380be0>
 17c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 180:	2019270b 	andscs	r2, r9, fp, lsl #14
 184:	1c00000b 	stcne	0, cr0, [r0], {11}
 188:	0e03002e 	cdpeq	0, 0, cr0, cr3, cr14, {1}
 18c:	0b3b0b3a 	bleq	ec2e7c <brkpt_mismatch_start+0xec2cdc>
 190:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 194:	0b201349 	bleq	804ec0 <brkpt_mismatch_start+0x804d20>
 198:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 19c:	3a0e0301 	bcc	380da8 <brkpt_mismatch_start+0x380c08>
 1a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1a4:	2019270b 	andscs	r2, r9, fp, lsl #14
 1a8:	0013010b 	andseq	r0, r3, fp, lsl #2
 1ac:	00341e00 	eorseq	r1, r4, r0, lsl #28
 1b0:	0b3a0803 	bleq	e821c4 <brkpt_mismatch_start+0xe82024>
 1b4:	0b390b3b 	bleq	e42ea8 <brkpt_mismatch_start+0xe42d08>
 1b8:	00001349 	andeq	r1, r0, r9, asr #6
 1bc:	03012e1f 	movweq	r2, #7711	; 0x1e1f
 1c0:	3b0b3a0e 	blcc	2cea00 <brkpt_mismatch_start+0x2ce860>
 1c4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1c8:	20134919 	andscs	r4, r3, r9, lsl r9
 1cc:	0013010b 	andseq	r0, r3, fp, lsl #2
 1d0:	00052000 	andeq	r2, r5, r0
 1d4:	0b3a0803 	bleq	e821e8 <brkpt_mismatch_start+0xe82048>
 1d8:	0b390b3b 	bleq	e42ecc <brkpt_mismatch_start+0xe42d2c>
 1dc:	00001349 	andeq	r1, r0, r9, asr #6
 1e0:	03003421 	movweq	r3, #1057	; 0x421
 1e4:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
 1e8:	22000019 	andcs	r0, r0, #25
 1ec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 1f0:	0b3b0b3a 	bleq	ec2ee0 <brkpt_mismatch_start+0xec2d40>
 1f4:	13490b39 	movtne	r0, #39737	; 0x9b39
 1f8:	05230000 	streq	r0, [r3, #-0]!
 1fc:	3a0e0300 	bcc	380e04 <brkpt_mismatch_start+0x380c64>
 200:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 204:	0013490b 	andseq	r4, r3, fp, lsl #18
 208:	00342400 	eorseq	r2, r4, r0, lsl #8
 20c:	13490e03 	movtne	r0, #40451	; 0x9e03
 210:	0e1c1934 			; <UNDEFINED> instruction: 0x0e1c1934
 214:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
 218:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 21c:	030e6e19 	movweq	r6, #60953	; 0xee19
 220:	3b0b3a0e 	blcc	2cea60 <brkpt_mismatch_start+0x2ce8c0>
 224:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  10:	0000013c 	andeq	r0, r0, ip, lsr r1
  14:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  18:	44000001 	strmi	r0, [r0], #-1
  1c:	04000001 	streq	r0, [r0], #-1
  20:	5001f300 	andpl	pc, r1, r0, lsl #6
  24:	0001449f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
  28:	00015400 	andeq	r5, r1, r0, lsl #8
  2c:	50000100 	andpl	r0, r0, r0, lsl #2
  30:	00000154 	andeq	r0, r0, r4, asr r1
  34:	0000015c 	andeq	r0, r0, ip, asr r1
  38:	01f30004 	mvnseq	r0, r4
  3c:	015c9f50 	cmpeq	ip, r0, asr pc
  40:	01740000 	cmneq	r4, r0
  44:	00010000 	andeq	r0, r1, r0
  48:	00017450 	andeq	r7, r1, r0, asr r4
  4c:	0001a000 	andeq	sl, r1, r0
  50:	f3000400 	vshl.u8	d0, d0, d0
  54:	009f5001 	addseq	r5, pc, r1
  58:	00000000 	andeq	r0, r0, r0
  5c:	01000000 	mrseq	r0, (UNDEF: 0)
  60:	53532a2a 	cmppl	r3, #172032	; 0x2a000
  64:	c4000000 	strgt	r0, [r0], #-0
  68:	d0000000 	andle	r0, r0, r0
  6c:	02000000 	andeq	r0, r0, #0
  70:	d09f3000 	addsle	r3, pc, r0
  74:	d0000000 	andle	r0, r0, r0
  78:	04000000 	streq	r0, [r0], #-0
  7c:	01e70a00 	mvneq	r0, r0, lsl #20
  80:	0000d09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  84:	0000f400 	andeq	pc, r0, r0, lsl #8
  88:	0c000600 	stceq	6, cr0, [r0], {-0}
  8c:	004001e7 	subeq	r0, r0, r7, ror #3
  90:	00015c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
  94:	0001a000 	andeq	sl, r1, r0
  98:	0c000600 	stceq	6, cr0, [r0], {-0}
  9c:	004001e7 	subeq	r0, r0, r7, ror #3
  a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  a4:	00000000 	andeq	r0, r0, r0
  a8:	03030100 	movweq	r0, #12544	; 0x3100
  ac:	bc000000 	stclt	0, cr0, [r0], {-0}
  b0:	bc000000 	stclt	0, cr0, [r0], {-0}
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00bc5300 	adcseq	r5, ip, r0, lsl #6
  bc:	00c40000 	sbceq	r0, r4, r0
  c0:	000c0000 	andeq	r0, ip, r0
  c4:	000a0073 	andeq	r0, sl, r3, ror r0
  c8:	2e301a80 	vaddcs.f32	s2, s1, s0
  cc:	9f1aff08 	svcls	0x001aff08
  d0:	000000f4 	strdeq	r0, [r0], -r4
  d4:	000000f8 	strdeq	r0, [r0], -r8
  d8:	0073000c 	rsbseq	r0, r3, ip
  dc:	1a80000a 	bne	fe00010c <brkpt_mismatch_start+0xfdffff6c>
  e0:	ff082e30 			; <UNDEFINED> instruction: 0xff082e30
  e4:	00009f1a 	andeq	r9, r0, sl, lsl pc
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00050000 	andeq	r0, r5, r0
  f0:	00b80100 	adcseq	r0, r8, r0, lsl #2
  f4:	00bc0000 	adcseq	r0, ip, r0
  f8:	00020000 	andeq	r0, r2, r0
  fc:	00bc9f30 	adcseq	r9, ip, r0, lsr pc
 100:	00bc0000 	adcseq	r0, ip, r0
 104:	00010000 	andeq	r0, r1, r0
 108:	00000053 	andeq	r0, r0, r3, asr r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	c4000200 	strgt	r0, [r0], #-512	; 0xfffffe00
 114:	d0000000 	andle	r0, r0, r0
 118:	01000000 	mrseq	r0, (UNDEF: 0)
 11c:	00005000 	andeq	r5, r0, r0
 120:	00000000 	andeq	r0, r0, r0
 124:	00030000 	andeq	r0, r3, r0
 128:	00c80000 	sbceq	r0, r8, r0
 12c:	00f40000 	rscseq	r0, r4, r0
 130:	00020000 	andeq	r0, r2, r0
 134:	015c9f30 	cmpeq	ip, r0, lsr pc
 138:	01a00000 	moveq	r0, r0
 13c:	00020000 	andeq	r0, r2, r0
 140:	00009f30 	andeq	r9, r0, r0, lsr pc
 144:	00000000 	andeq	r0, r0, r0
 148:	00540000 	subseq	r0, r4, r0
 14c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 150:	000000dc 	ldrdeq	r0, [r0], -ip
 154:	e70c0006 	str	r0, [ip, -r6]
 158:	9f004001 	svcls	0x00004001
	...
 164:	00000003 	andeq	r0, r0, r3
 168:	000000d8 	ldrdeq	r0, [r0], -r8
 16c:	000000f4 	strdeq	r0, [r0], -r4
 170:	9f300002 	svcls	0x00300002
 174:	0000015c 	andeq	r0, r0, ip, asr r1
 178:	000001a0 	andeq	r0, r0, r0, lsr #3
 17c:	9f300002 	svcls	0x00300002
	...
 188:	00000004 	andeq	r0, r0, r4
 18c:	000000dc 	ldrdeq	r0, [r0], -ip
 190:	000000f4 	strdeq	r0, [r0], -r4
 194:	9f300002 	svcls	0x00300002
 198:	0000015c 	andeq	r0, r0, ip, asr r1
 19c:	000001a0 	andeq	r0, r0, r0, lsr #3
 1a0:	9f300002 	svcls	0x00300002
	...
 1ac:	01000006 	tsteq	r0, r6
 1b0:	000000e0 	andeq	r0, r0, r0, ror #1
 1b4:	000000e4 	andeq	r0, r0, r4, ror #1
 1b8:	9f300002 	svcls	0x00300002
 1bc:	000000e4 	andeq	r0, r0, r4, ror #1
 1c0:	000000e4 	andeq	r0, r0, r4, ror #1
 1c4:	00530001 	subseq	r0, r3, r1
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	01000000 	mrseq	r0, (UNDEF: 0)
 1d0:	00000909 	andeq	r0, r0, r9, lsl #18
 1d4:	00010400 	andeq	r0, r1, r0, lsl #8
 1d8:	00010400 	andeq	r0, r1, r0, lsl #8
 1dc:	53000100 	movwpl	r0, #256	; 0x100
 1e0:	00000104 	andeq	r0, r0, r4, lsl #2
 1e4:	00000108 	andeq	r0, r0, r8, lsl #2
 1e8:	00730007 	rsbseq	r0, r3, r7
 1ec:	2180000a 	orrcs	r0, r0, sl
 1f0:	00010c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
 1f4:	00011400 	andeq	r1, r1, r0, lsl #8
 1f8:	53000100 	movwpl	r0, #256	; 0x100
	...
 204:	00030301 	andeq	r0, r3, r1, lsl #6
 208:	00f80000 	rscseq	r0, r8, r0
 20c:	00f80000 	rscseq	r0, r8, r0
 210:	00010000 	andeq	r0, r1, r0
 214:	0000f853 	andeq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
 218:	00010400 	andeq	r0, r1, r0, lsl #8
 21c:	73000c00 	movwvc	r0, #3072	; 0xc00
 220:	80000a00 	andhi	r0, r0, r0, lsl #20
 224:	082e301a 	stmdaeq	lr!, {r1, r3, r4, ip, sp}
 228:	449f1aff 	ldrmi	r1, [pc], #2815	; 230 <.debug_loc+0x230>
 22c:	48000001 	stmdami	r0, {r0}
 230:	0c000001 	stceq	0, cr0, [r0], {1}
 234:	0a007300 	beq	1ce3c <brkpt_mismatch_start+0x1cc9c>
 238:	301a8000 	andscc	r8, sl, r0
 23c:	1aff082e 	bne	fffc22fc <brkpt_mismatch_start+0xfffc215c>
 240:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 244:	00000000 	andeq	r0, r0, r0
 248:	00000700 	andeq	r0, r0, r0, lsl #14
 24c:	0000f401 	andeq	pc, r0, r1, lsl #8
 250:	0000f800 	andeq	pc, r0, r0, lsl #16
 254:	30000200 	andcc	r0, r0, r0, lsl #4
 258:	0000f89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
 25c:	0000f800 	andeq	pc, r0, r0, lsl #16
 260:	53000100 	movwpl	r0, #256	; 0x100
	...
 26c:	01000004 	tsteq	r0, r4
 270:	00000100 	andeq	r0, r0, r0, lsl #2
 274:	00000104 	andeq	r0, r0, r4, lsl #2
 278:	9f300002 	svcls	0x00300002
 27c:	00000104 	andeq	r0, r0, r4, lsl #2
 280:	00000104 	andeq	r0, r0, r4, lsl #2
 284:	00530001 	subseq	r0, r3, r1
 288:	00000000 	andeq	r0, r0, r0
 28c:	0a000000 	beq	294 <.debug_loc+0x294>
 290:	00010400 	andeq	r0, r1, r0, lsl #8
 294:	00010c00 	andeq	r0, r1, r0, lsl #24
 298:	3e000200 	cdpcc	2, 0, cr0, cr0, cr0, {0}
 29c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 2a0:	00000000 	andeq	r0, r0, r0
 2a4:	04000a00 	streq	r0, [r0], #-2560	; 0xfffff600
 2a8:	08000001 	stmdaeq	r0, {r0}
 2ac:	07000001 	streq	r0, [r0, -r1]
 2b0:	0a007300 	beq	1ceb8 <brkpt_mismatch_start+0x1cd18>
 2b4:	9f218000 	svcls	0x00218000
	...
 2c0:	010c0002 	tsteq	ip, r2
 2c4:	01140000 	tsteq	r4, r0
 2c8:	00010000 	andeq	r0, r1, r0
 2cc:	00000053 	andeq	r0, r0, r3, asr r0
 2d0:	00000000 	andeq	r0, r0, r0
 2d4:	10000300 	andne	r0, r0, r0, lsl #6
 2d8:	44000001 	strmi	r0, [r0], #-1
 2dc:	02000001 	andeq	r0, r0, #1
 2e0:	009f3000 	addseq	r3, pc, r0
 2e4:	00000000 	andeq	r0, r0, r0
 2e8:	01000000 	mrseq	r0, (UNDEF: 0)
 2ec:	1c000303 	stcne	3, cr0, [r0], {3}
 2f0:	1c000001 	stcne	0, cr0, [r0], {1}
 2f4:	01000001 	tsteq	r0, r1
 2f8:	011c5300 	tsteq	ip, r0, lsl #6
 2fc:	01280000 			; <UNDEFINED> instruction: 0x01280000
 300:	000c0000 	andeq	r0, ip, r0
 304:	000a0073 	andeq	r0, sl, r3, ror r0
 308:	2e301a80 	vaddcs.f32	s2, s1, s0
 30c:	9f1aff08 	svcls	0x001aff08
	...
 318:	01000007 	tsteq	r0, r7
 31c:	00000118 	andeq	r0, r0, r8, lsl r1
 320:	0000011c 	andeq	r0, r0, ip, lsl r1
 324:	9f300002 	svcls	0x00300002
 328:	0000011c 	andeq	r0, r0, ip, lsl r1
 32c:	0000011c 	andeq	r0, r0, ip, lsl r1
 330:	00530001 	subseq	r0, r3, r1
 334:	00000000 	andeq	r0, r0, r0
 338:	01000000 	mrseq	r0, (UNDEF: 0)
 33c:	00000303 	andeq	r0, r0, r3, lsl #6
 340:	00000c00 	andeq	r0, r0, r0, lsl #24
 344:	00000c00 	andeq	r0, r0, r0, lsl #24
 348:	53000100 	movwpl	r0, #256	; 0x100
 34c:	0000000c 	andeq	r0, r0, ip
 350:	00000014 	andeq	r0, r0, r4, lsl r0
 354:	0073000c 	rsbseq	r0, r3, ip
 358:	1a80000a 	bne	fe000388 <brkpt_mismatch_start+0xfe0001e8>
 35c:	ff082e30 			; <UNDEFINED> instruction: 0xff082e30
 360:	00349f1a 	eorseq	r9, r4, sl, lsl pc
 364:	00380000 	eorseq	r0, r8, r0
 368:	000c0000 	andeq	r0, ip, r0
 36c:	000a0073 	andeq	r0, sl, r3, ror r0
 370:	2e301a80 	vaddcs.f32	s2, s1, s0
 374:	9f1aff08 	svcls	0x001aff08
	...
 380:	01000005 	tsteq	r0, r5
 384:	00000008 	andeq	r0, r0, r8
 388:	0000000c 	andeq	r0, r0, ip
 38c:	9f300002 	svcls	0x00300002
 390:	0000000c 	andeq	r0, r0, ip
 394:	0000000c 	andeq	r0, r0, ip
 398:	00530001 	subseq	r0, r3, r1
 39c:	00000000 	andeq	r0, r0, r0
 3a0:	05000000 	streq	r0, [r0, #-0]
 3a4:	14010000 	strne	r0, [r1], #-0
 3a8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 3ac:	02000000 	andeq	r0, r0, #0
 3b0:	189f3000 	ldmne	pc, {ip, sp}	; <UNPREDICTABLE>
 3b4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 3b8:	01000000 	mrseq	r0, (UNDEF: 0)
 3bc:	00005300 	andeq	r5, r0, r0, lsl #6
	...
 3c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 3cc:	00000024 	andeq	r0, r0, r4, lsr #32
 3d0:	00530001 	subseq	r0, r3, r1
 3d4:	00000000 	andeq	r0, r0, r0
 3d8:	03000000 	movweq	r0, #0
 3dc:	00002000 	andeq	r2, r0, r0
 3e0:	00003400 	andeq	r3, r0, r0, lsl #8
 3e4:	30000200 	andcc	r0, r0, r0, lsl #4
 3e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 3ec:	00000000 	andeq	r0, r0, r0
 3f0:	28000400 	stmdacs	r0, {sl}
 3f4:	34000000 	strcc	r0, [r0], #-0
 3f8:	02000000 	andeq	r0, r0, #0
 3fc:	009f3000 	addseq	r3, pc, r0
 400:	00000000 	andeq	r0, r0, r0
 404:	01000000 	mrseq	r0, (UNDEF: 0)
 408:	00000909 	andeq	r0, r0, r9, lsl #18
 40c:	00004400 	andeq	r4, r0, r0, lsl #8
 410:	00004400 	andeq	r4, r0, r0, lsl #8
 414:	53000100 	movwpl	r0, #256	; 0x100
 418:	00000044 	andeq	r0, r0, r4, asr #32
 41c:	00000048 	andeq	r0, r0, r8, asr #32
 420:	00730007 	rsbseq	r0, r3, r7
 424:	2180000a 	orrcs	r0, r0, sl
 428:	00004c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 42c:	00005400 	andeq	r5, r0, r0, lsl #8
 430:	53000100 	movwpl	r0, #256	; 0x100
	...
 43c:	00030301 	andeq	r0, r3, r1, lsl #6
 440:	00380000 	eorseq	r0, r8, r0
 444:	00380000 	eorseq	r0, r8, r0
 448:	00010000 	andeq	r0, r1, r0
 44c:	00003853 	andeq	r3, r0, r3, asr r8
 450:	00004400 	andeq	r4, r0, r0, lsl #8
 454:	73000c00 	movwvc	r0, #3072	; 0xc00
 458:	80000a00 	andhi	r0, r0, r0, lsl #20
 45c:	082e301a 	stmdaeq	lr!, {r1, r3, r4, ip, sp}
 460:	849f1aff 	ldrhi	r1, [pc], #2815	; 468 <.debug_loc+0x468>
 464:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
 468:	0c000000 	stceq	0, cr0, [r0], {-0}
 46c:	0a007300 	beq	1d074 <brkpt_mismatch_start+0x1ced4>
 470:	301a8000 	andscc	r8, sl, r0
 474:	1aff082e 	bne	fffc2534 <brkpt_mismatch_start+0xfffc2394>
 478:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 47c:	00000000 	andeq	r0, r0, r0
 480:	00000700 	andeq	r0, r0, r0, lsl #14
 484:	00003401 	andeq	r3, r0, r1, lsl #8
 488:	00003800 	andeq	r3, r0, r0, lsl #16
 48c:	30000200 	andcc	r0, r0, r0, lsl #4
 490:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
 494:	00003800 	andeq	r3, r0, r0, lsl #16
 498:	53000100 	movwpl	r0, #256	; 0x100
	...
 4a4:	01000004 	tsteq	r0, r4
 4a8:	00000040 	andeq	r0, r0, r0, asr #32
 4ac:	00000044 	andeq	r0, r0, r4, asr #32
 4b0:	9f300002 	svcls	0x00300002
 4b4:	00000044 	andeq	r0, r0, r4, asr #32
 4b8:	00000044 	andeq	r0, r0, r4, asr #32
 4bc:	00530001 	subseq	r0, r3, r1
 4c0:	00000000 	andeq	r0, r0, r0
 4c4:	0a000000 	beq	4cc <.debug_loc+0x4cc>
 4c8:	00004400 	andeq	r4, r0, r0, lsl #8
 4cc:	00004c00 	andeq	r4, r0, r0, lsl #24
 4d0:	3e000200 	cdpcc	2, 0, cr0, cr0, cr0, {0}
 4d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	44000a00 	strmi	r0, [r0], #-2560	; 0xfffff600
 4e0:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 4e4:	07000000 	streq	r0, [r0, -r0]
 4e8:	0a007300 	beq	1d0f0 <brkpt_mismatch_start+0x1cf50>
 4ec:	9f218000 	svcls	0x00218000
	...
 4f8:	004c0002 	subeq	r0, ip, r2
 4fc:	00540000 	subseq	r0, r4, r0
 500:	00010000 	andeq	r0, r1, r0
 504:	00000053 	andeq	r0, r0, r3, asr r0
 508:	00000000 	andeq	r0, r0, r0
 50c:	50000300 	andpl	r0, r0, r0, lsl #6
 510:	84000000 	strhi	r0, [r0], #-0
 514:	02000000 	andeq	r0, r0, #0
 518:	009f3000 	addseq	r3, pc, r0
 51c:	00000000 	andeq	r0, r0, r0
 520:	01000000 	mrseq	r0, (UNDEF: 0)
 524:	5c000303 	stcpl	3, cr0, [r0], {3}
 528:	5c000000 	stcpl	0, cr0, [r0], {-0}
 52c:	01000000 	mrseq	r0, (UNDEF: 0)
 530:	005c5300 	subseq	r5, ip, r0, lsl #6
 534:	00680000 	rsbeq	r0, r8, r0
 538:	000c0000 	andeq	r0, ip, r0
 53c:	000a0073 	andeq	r0, sl, r3, ror r0
 540:	2e301a80 	vaddcs.f32	s2, s1, s0
 544:	9f1aff08 	svcls	0x001aff08
	...
 550:	01000007 	tsteq	r0, r7
 554:	00000058 	andeq	r0, r0, r8, asr r0
 558:	0000005c 	andeq	r0, r0, ip, asr r0
 55c:	9f300002 	svcls	0x00300002
 560:	0000005c 	andeq	r0, r0, ip, asr r0
 564:	0000005c 	andeq	r0, r0, ip, asr r0
 568:	00530001 	subseq	r0, r3, r1
 56c:	00000000 	andeq	r0, r0, r0
 570:	01000000 	mrseq	r0, (UNDEF: 0)
 574:	00000303 	andeq	r0, r0, r3, lsl #6
 578:	0001ac00 	andeq	sl, r1, r0, lsl #24
 57c:	0001ac00 	andeq	sl, r1, r0, lsl #24
 580:	53000100 	movwpl	r0, #256	; 0x100
 584:	000001ac 	andeq	r0, r0, ip, lsr #3
 588:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 58c:	0073000c 	rsbseq	r0, r3, ip
 590:	1a80000a 	bne	fe0005c0 <brkpt_mismatch_start+0xfe000420>
 594:	ff082e30 			; <UNDEFINED> instruction: 0xff082e30
 598:	01dc9f1a 	bicseq	r9, ip, sl, lsl pc
 59c:	01e00000 	mvneq	r0, r0
 5a0:	000c0000 	andeq	r0, ip, r0
 5a4:	000a0073 	andeq	r0, sl, r3, ror r0
 5a8:	2e301a80 	vaddcs.f32	s2, s1, s0
 5ac:	9f1aff08 	svcls	0x001aff08
	...
 5b8:	01000005 	tsteq	r0, r5
 5bc:	000001a8 	andeq	r0, r0, r8, lsr #3
 5c0:	000001ac 	andeq	r0, r0, ip, lsr #3
 5c4:	9f300002 	svcls	0x00300002
 5c8:	000001ac 	andeq	r0, r0, ip, lsr #3
 5cc:	000001ac 	andeq	r0, r0, ip, lsr #3
 5d0:	00530001 	subseq	r0, r3, r1
 5d4:	00000000 	andeq	r0, r0, r0
 5d8:	05000000 	streq	r0, [r0, #-0]
 5dc:	b4010000 	strlt	r0, [r1], #-0
 5e0:	b8000001 	stmdalt	r0, {r0}
 5e4:	02000001 	andeq	r0, r0, #1
 5e8:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
 5ec:	b8000001 	stmdalt	r0, {r0}
 5f0:	01000001 	tsteq	r0, r1
 5f4:	00005300 	andeq	r5, r0, r0, lsl #6
	...
 600:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 604:	000001c4 	andeq	r0, r0, r4, asr #3
 608:	00530001 	subseq	r0, r3, r1
 60c:	00000000 	andeq	r0, r0, r0
 610:	03000000 	movweq	r0, #0
 614:	0001c000 	andeq	ip, r1, r0
 618:	0001dc00 	andeq	sp, r1, r0, lsl #24
 61c:	30000200 	andcc	r0, r0, r0, lsl #4
 620:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 624:	00000000 	andeq	r0, r0, r0
 628:	c8000400 	stmdagt	r0, {sl}
 62c:	dc000001 	stcle	0, cr0, [r0], {1}
 630:	02000001 	andeq	r0, r0, #1
 634:	009f3000 	addseq	r3, pc, r0
 638:	00000000 	andeq	r0, r0, r0
 63c:	01000000 	mrseq	r0, (UNDEF: 0)
 640:	00000909 	andeq	r0, r0, r9, lsl #18
 644:	0001ec00 	andeq	lr, r1, r0, lsl #24
 648:	0001ec00 	andeq	lr, r1, r0, lsl #24
 64c:	53000100 	movwpl	r0, #256	; 0x100
 650:	000001ec 	andeq	r0, r0, ip, ror #3
 654:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 658:	00730007 	rsbseq	r0, r3, r7
 65c:	2180000a 	orrcs	r0, r0, sl
 660:	0001f49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
 664:	0001fc00 	andeq	pc, r1, r0, lsl #24
 668:	53000100 	movwpl	r0, #256	; 0x100
	...
 674:	00030301 	andeq	r0, r3, r1, lsl #6
 678:	01e00000 	mvneq	r0, r0
 67c:	01e00000 	mvneq	r0, r0
 680:	00010000 	andeq	r0, r1, r0
 684:	0001e053 	andeq	lr, r1, r3, asr r0
 688:	0001ec00 	andeq	lr, r1, r0, lsl #24
 68c:	73000c00 	movwvc	r0, #3072	; 0xc00
 690:	80000a00 	andhi	r0, r0, r0, lsl #20
 694:	082e301a 	stmdaeq	lr!, {r1, r3, r4, ip, sp}
 698:	2c9f1aff 	vldmiacs	pc, {s2-s256}
 69c:	30000002 	andcc	r0, r0, r2
 6a0:	0c000002 	stceq	0, cr0, [r0], {2}
 6a4:	0a007300 	beq	1d2ac <brkpt_mismatch_start+0x1d10c>
 6a8:	301a8000 	andscc	r8, sl, r0
 6ac:	1aff082e 	bne	fffc276c <brkpt_mismatch_start+0xfffc25cc>
 6b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 6b4:	00000000 	andeq	r0, r0, r0
 6b8:	00000700 	andeq	r0, r0, r0, lsl #14
 6bc:	0001dc01 	andeq	sp, r1, r1, lsl #24
 6c0:	0001e000 	andeq	lr, r1, r0
 6c4:	30000200 	andcc	r0, r0, r0, lsl #4
 6c8:	0001e09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
 6cc:	0001e000 	andeq	lr, r1, r0
 6d0:	53000100 	movwpl	r0, #256	; 0x100
	...
 6dc:	01000004 	tsteq	r0, r4
 6e0:	000001e8 	andeq	r0, r0, r8, ror #3
 6e4:	000001ec 	andeq	r0, r0, ip, ror #3
 6e8:	9f300002 	svcls	0x00300002
 6ec:	000001ec 	andeq	r0, r0, ip, ror #3
 6f0:	000001ec 	andeq	r0, r0, ip, ror #3
 6f4:	00530001 	subseq	r0, r3, r1
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	0a000000 	beq	704 <.debug_loc+0x704>
 700:	0001ec00 	andeq	lr, r1, r0, lsl #24
 704:	0001f400 	andeq	pc, r1, r0, lsl #8
 708:	3e000200 	cdpcc	2, 0, cr0, cr0, cr0, {0}
 70c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 710:	00000000 	andeq	r0, r0, r0
 714:	ec000a00 			; <UNDEFINED> instruction: 0xec000a00
 718:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
 71c:	07000001 	streq	r0, [r0, -r1]
 720:	0a007300 	beq	1d328 <brkpt_mismatch_start+0x1d188>
 724:	9f218000 	svcls	0x00218000
	...
 730:	01f40002 	mvnseq	r0, r2
 734:	01fc0000 	mvnseq	r0, r0
 738:	00010000 	andeq	r0, r1, r0
 73c:	00000053 	andeq	r0, r0, r3, asr r0
 740:	00000000 	andeq	r0, r0, r0
 744:	f8000300 			; <UNDEFINED> instruction: 0xf8000300
 748:	2c000001 	stccs	0, cr0, [r0], {1}
 74c:	02000002 	andeq	r0, r0, #2
 750:	009f3000 	addseq	r3, pc, r0
 754:	00000000 	andeq	r0, r0, r0
 758:	01000000 	mrseq	r0, (UNDEF: 0)
 75c:	04000303 	streq	r0, [r0], #-771	; 0xfffffcfd
 760:	04000002 	streq	r0, [r0], #-2
 764:	01000002 	tsteq	r0, r2
 768:	02045300 	andeq	r5, r4, #0, 6
 76c:	02100000 	andseq	r0, r0, #0
 770:	000c0000 	andeq	r0, ip, r0
 774:	000a0073 	andeq	r0, sl, r3, ror r0
 778:	2e301a80 	vaddcs.f32	s2, s1, s0
 77c:	9f1aff08 	svcls	0x001aff08
	...
 788:	01000007 	tsteq	r0, r7
 78c:	00000200 	andeq	r0, r0, r0, lsl #4
 790:	00000204 	andeq	r0, r0, r4, lsl #4
 794:	9f300002 	svcls	0x00300002
 798:	00000204 	andeq	r0, r0, r4, lsl #4
 79c:	00000204 	andeq	r0, r0, r4, lsl #4
 7a0:	00530001 	subseq	r0, r3, r1
 7a4:	00000000 	andeq	r0, r0, r0
 7a8:	Address 0x00000000000007a8 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000258 	andeq	r0, r0, r8, asr r2
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000034 	andeq	r0, r0, r4, lsr r0
   4:	00000044 	andeq	r0, r0, r4, asr #32
   8:	00000044 	andeq	r0, r0, r4, asr #32
   c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  18:	000000f4 	strdeq	r0, [r0], -r4
  1c:	00000104 	andeq	r0, r0, r4, lsl #2
  20:	00000104 	andeq	r0, r0, r4, lsl #2
  24:	0000015c 	andeq	r0, r0, ip, asr r1
	...
  30:	000001dc 	ldrdeq	r0, [r0], -ip
  34:	000001ec 	andeq	r0, r0, ip, ror #3
  38:	000001ec 	andeq	r0, r0, ip, ror #3
  3c:	00000258 	andeq	r0, r0, r8, asr r2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000555 	andeq	r0, r0, r5, asr r5
   4:	00f40003 	rscseq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	6f682f00 	svcvs	0x00682f00
  24:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  28:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  2c:	30343173 	eorscc	r3, r4, r3, ror r1
  30:	73632f65 	cmnvc	r3, #404	; 0x194
  34:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  38:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  3c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffea0 <brkpt_mismatch_start+0xfffffd00>
  40:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  48:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  4c:	6f682f00 	svcvs	0x00682f00
  50:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  54:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  58:	30343173 	eorscc	r3, r4, r3, ror r1
  5c:	73632f65 	cmnvc	r3, #404	; 0x194
  60:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  64:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  68:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffecc <brkpt_mismatch_start+0xfffffd2c>
  6c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  70:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  74:	752f0063 	strvc	r0, [pc, #-99]!	; 19 <.debug_line+0x19>
  78:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffeb4 <brkpt_mismatch_start+0xfffffd14>
  7c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  80:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  84:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  88:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  8c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  90:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  94:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  98:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  9c:	00006564 	andeq	r6, r0, r4, ror #10
  a0:	61657262 	cmnvs	r5, r2, ror #4
  a4:	696f706b 	stmdbvs	pc!, {r0, r1, r3, r5, r6, ip, sp, lr}^	; <UNPREDICTABLE>
  a8:	632e746e 			; <UNDEFINED> instruction: 0x632e746e
  ac:	00000100 	andeq	r0, r0, r0, lsl #2
  b0:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  b4:	65642d36 	strbvs	r2, [r4, #-3382]!	; 0xfffff2ca
  b8:	2d677562 	cfstr64cs	mvdx7, [r7, #-392]!	; 0xfffffe78
  bc:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
  c0:	0100682e 	tsteq	r0, lr, lsr #16
  c4:	73610000 	cmnvc	r1, #0
  c8:	65682d6d 	strbvs	r2, [r8, #-3437]!	; 0xfffff293
  cc:	7265706c 	rsbvc	r7, r5, #108	; 0x6c
  d0:	00682e73 	rsbeq	r2, r8, r3, ror lr
  d4:	62000002 	andvs	r0, r0, #2
  d8:	732d7469 			; <UNDEFINED> instruction: 0x732d7469
  dc:	6f707075 	svcvs	0x00707075
  e0:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
  e4:	00000300 	andeq	r0, r0, r0, lsl #6
  e8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  ec:	00020068 	andeq	r0, r2, r8, rrx
  f0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  f4:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  f8:	00040068 	andeq	r0, r4, r8, rrx
  fc:	20050000 	andcs	r0, r5, r0
 100:	00020500 	andeq	r0, r2, r0, lsl #10
 104:	03000000 	movweq	r0, #0
 108:	0505010d 	streq	r0, [r5, #-269]	; 0xfffffef3
 10c:	0502044b 	streq	r0, [r2, #-1099]	; 0xfffffbb5
 110:	01150313 	tsteq	r5, r3, lsl r3
 114:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 118:	01740301 	cmneq	r4, r1, lsl #6
 11c:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 120:	06050501 	streq	r0, [r5], -r1, lsl #10
 124:	13010d03 	movwne	r0, #7427	; 0x1d03
 128:	08050104 	stmdaeq	r5, {r2, r8}
 12c:	01680306 	cmneq	r8, r6, lsl #6
 130:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 134:	14050204 	strne	r0, [r5], #-516	; 0xfffffdfc
 138:	05013c03 	streq	r3, [r1, #-3075]	; 0xfffff3fd
 13c:	01051305 	tsteq	r5, r5, lsl #6
 140:	01014c03 	tsteq	r1, r3, lsl #24
 144:	01062e01 	tsteq	r6, r1, lsl #28
 148:	34030505 	strcc	r0, [r3], #-1285	; 0xfffffafb
 14c:	06010501 	streq	r0, [r1], -r1, lsl #10
 150:	012e4c03 			; <UNDEFINED> instruction: 0x012e4c03
 154:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
 158:	016a0314 	cmneq	sl, r4, lsl r3
 15c:	13130505 	tstne	r3, #20971520	; 0x1400000
 160:	042e2e06 	strteq	r2, [lr], #-3590	; 0xfffff1fa
 164:	c9030602 	stmdbgt	r3, {r1, r9, sl}
 168:	03040100 	movweq	r0, #16640	; 0x4100
 16c:	b5031405 	strlt	r1, [r3, #-1029]	; 0xfffffbfb
 170:	0505017f 	streq	r0, [r5, #-383]	; 0xfffffe81
 174:	01041313 	tsteq	r4, r3, lsl r3
 178:	03060105 	movweq	r0, #24837	; 0x6105
 17c:	09052e0c 	stmdbeq	r5, {r2, r3, r9, sl, fp, sp}
 180:	02044706 	andeq	r4, r4, #1572864	; 0x180000
 184:	1b031405 	blne	c51a0 <brkpt_mismatch_start+0xc5000>
 188:	14050501 	strne	r0, [r5], #-1281	; 0xfffffaff
 18c:	77031305 	strvc	r1, [r3, -r5, lsl #6]
 190:	13050501 	movwne	r0, #21761	; 0x5501
 194:	74030105 	strvc	r0, [r3], #-261	; 0xfffffefb
 198:	2e010101 	adfcss	f0, f1, f1
 19c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1a0:	010d0306 	tsteq	sp, r6, lsl #6
 1a4:	06070513 			; <UNDEFINED> instruction: 0x06070513
 1a8:	06090518 			; <UNDEFINED> instruction: 0x06090518
 1ac:	1605054b 	strne	r0, [r5], -fp, asr #10
 1b0:	67030105 	strvs	r0, [r3, -r5, lsl #2]
 1b4:	2e010101 	adfcss	f0, f1, f1
 1b8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1bc:	011a0306 	tsteq	sl, r6, lsl #6
 1c0:	04040106 	streq	r0, [r4], #-262	; 0xfffffefa
 1c4:	015c0306 	cmpeq	ip, r6, lsl #6
 1c8:	13010101 	movwne	r0, #4353	; 0x1101
 1cc:	24030204 	strcs	r0, [r3], #-516	; 0xfffffdfc
 1d0:	05040401 	streq	r0, [r4, #-1025]	; 0xfffffbff
 1d4:	01530301 	cmpeq	r3, r1, lsl #6
 1d8:	01130505 	tsteq	r3, r5, lsl #10
 1dc:	05130101 	ldreq	r0, [r3, #-257]	; 0xfffffeff
 1e0:	2e01060e 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx14
 1e4:	0502042e 	streq	r0, [r2, #-1070]	; 0xfffffbd2
 1e8:	2d030605 	stccs	6, cr0, [r3, #-20]	; 0xffffffec
 1ec:	03010501 	movweq	r0, #5377	; 0x1501
 1f0:	2e010163 	adfcssz	f0, f1, f3
 1f4:	14050304 	strne	r0, [r5], #-772	; 0xfffffcfc
 1f8:	05016c03 	streq	r6, [r1, #-3075]	; 0xfffff3fd
 1fc:	06131305 	ldreq	r1, [r3], -r5, lsl #6
 200:	02042e2e 	andeq	r2, r4, #736	; 0x2e0
 204:	01310306 	teqeq	r1, r6, lsl #6
 208:	03130501 	tsteq	r3, #4194304	; 0x400000
 20c:	0505016c 	streq	r0, [r5, #-364]	; 0xfffffe94
 210:	03010513 	movweq	r0, #5395	; 0x1513
 214:	01010174 	tsteq	r1, r4, ror r1
 218:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 21c:	0d030605 	stceq	6, cr0, [r3, #-20]	; 0xffffffec
 220:	03061301 	movweq	r1, #25345	; 0x6301
 224:	4a060111 	bmi	180670 <brkpt_mismatch_start+0x1804d0>
 228:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 22c:	030905ba 	movweq	r0, #38330	; 0x95ba
 230:	06012e76 			; <UNDEFINED> instruction: 0x06012e76
 234:	0482062e 	streq	r0, [r2], #1582	; 0x62e
 238:	03280501 			; <UNDEFINED> instruction: 0x03280501
 23c:	0106ba6d 	tsteq	r6, sp, ror #20
 240:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 244:	13050204 	movwne	r0, #20996	; 0x5204
 248:	13050519 	movwne	r0, #21785	; 0x5519
 24c:	74030105 	strvc	r0, [r3], #-261	; 0xfffffefb
 250:	2e010101 	adfcss	f0, f1, f1
 254:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 258:	010d0306 	tsteq	sp, r6, lsl #6
 25c:	05010413 	streq	r0, [r1, #-1043]	; 0xfffffbed
 260:	76030608 	strvc	r0, [r3], -r8, lsl #12
 264:	06050501 	streq	r0, [r5], -r1, lsl #10
 268:	0204144e 	andeq	r1, r4, #1308622848	; 0x4e000000
 26c:	77030105 	strvc	r0, [r3, -r5, lsl #2]
 270:	042e0101 	strteq	r0, [lr], #-257	; 0xfffffeff
 274:	03140503 	tsteq	r4, #12582912	; 0xc00000
 278:	0505016b 	streq	r0, [r5, #-363]	; 0xfffffe95
 27c:	4a061313 	bmi	184ed0 <brkpt_mismatch_start+0x184d30>
 280:	03060104 	movweq	r0, #24836	; 0x6104
 284:	0404011e 	streq	r0, [r4], #-286	; 0xfffffee2
 288:	01012903 	tsteq	r1, r3, lsl #18
 28c:	01130101 	tsteq	r3, r1, lsl #2
 290:	13190101 	tstne	r9, #1073741824	; 0x40000000
 294:	13010101 	movwne	r0, #4353	; 0x1101
 298:	01590301 	cmpeq	r9, r1, lsl #6
 29c:	01010114 	tsteq	r1, r4, lsl r1
 2a0:	01240313 			; <UNDEFINED> instruction: 0x01240313
 2a4:	68031401 	stmdavs	r3, {r0, sl, ip}
 2a8:	01010101 	tsteq	r1, r1, lsl #2
 2ac:	01010113 	tsteq	r1, r3, lsl r1
 2b0:	016c0314 	cmneq	ip, r4, lsl r3
 2b4:	01010114 	tsteq	r1, r4, lsl r1
 2b8:	01140313 	tsteq	r4, r3, lsl r3
 2bc:	5e030104 	adfpls	f0, f3, f4
 2c0:	03040401 	movweq	r0, #17409	; 0x4401
 2c4:	01010128 	tsteq	r1, r8, lsr #2
 2c8:	01011301 	tsteq	r1, r1, lsl #6
 2cc:	01131901 	tsteq	r3, r1, lsl #18
 2d0:	01130101 	tsteq	r3, r1, lsl #2
 2d4:	14015903 	strne	r5, [r1], #-2307	; 0xfffff6fd
 2d8:	13010101 	movwne	r0, #4353	; 0x1101
 2dc:	01012403 	tsteq	r1, r3, lsl #8
 2e0:	01680314 	cmneq	r8, r4, lsl r3
 2e4:	13010101 	movwne	r0, #4353	; 0x1101
 2e8:	14010101 	strne	r0, [r1], #-257	; 0xfffffeff
 2ec:	14016c03 	strne	r6, [r1], #-3075	; 0xfffff3fd
 2f0:	13010101 	movwne	r0, #4353	; 0x1101
 2f4:	04011403 	streq	r1, [r1], #-1027	; 0xfffffbfd
 2f8:	01600301 	cmneq	r0, r1, lsl #6
 2fc:	01050204 	tsteq	r5, r4, lsl #4
 300:	01017303 	tsteq	r1, r3, lsl #6
 304:	0503044a 	streq	r0, [r3, #-1098]	; 0xfffffbb6
 308:	016a0314 	cmneq	sl, r4, lsl r3
 30c:	13130505 	tstne	r3, #20971520	; 0x1400000
 310:	01042e06 	tsteq	r4, r6, lsl #28
 314:	01230306 			; <UNDEFINED> instruction: 0x01230306
 318:	14050304 	strne	r0, [r5], #-772	; 0xfffffcfc
 31c:	05015b03 	streq	r5, [r1, #-2819]	; 0xfffff4fd
 320:	04131305 	ldreq	r1, [r3], #-773	; 0xfffffcfb
 324:	2e250301 	cdpcs	3, 2, cr0, cr5, cr1, {0}
 328:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 32c:	011b0313 	tsteq	fp, r3, lsl r3
 330:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 334:	01530301 	cmpeq	r3, r1, lsl #6
 338:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 33c:	05010401 	streq	r0, [r1, #-1025]	; 0xfffffbff
 340:	01110305 	tsteq	r1, r5, lsl #6
 344:	054b0105 	strbeq	r0, [fp, #-261]	; 0xfffffefb
 348:	71030609 	tstvc	r3, r9, lsl #12
 34c:	0502044a 	streq	r0, [r2, #-1098]	; 0xfffffbb6
 350:	010d0314 	tsteq	sp, r4, lsl r3
 354:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
 358:	01770313 	cmneq	r7, r3, lsl r3
 35c:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 360:	01740301 	cmneq	r4, r1, lsl #6
 364:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 368:	06050501 	streq	r0, [r5], -r1, lsl #10
 36c:	13010d03 	movwne	r0, #7427	; 0x1d03
 370:	18060705 	stmdane	r6, {r0, r2, r8, r9, sl}
 374:	4b060905 	blmi	182790 <brkpt_mismatch_start+0x1825f0>
 378:	05160505 	ldreq	r0, [r6, #-1285]	; 0xfffffafb
 37c:	01670301 	cmneq	r7, r1, lsl #6
 380:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 384:	06050501 	streq	r0, [r5], -r1, lsl #10
 388:	06011a03 	streq	r1, [r1], -r3, lsl #20
 38c:	06040401 	streq	r0, [r4], -r1, lsl #8
 390:	01015c03 	tsteq	r1, r3, lsl #24
 394:	04130101 	ldreq	r0, [r3], #-257	; 0xfffffeff
 398:	01240302 			; <UNDEFINED> instruction: 0x01240302
 39c:	01050404 	tsteq	r5, r4, lsl #8
 3a0:	05015303 	streq	r5, [r1, #-771]	; 0xfffffcfd
 3a4:	01011305 	tsteq	r1, r5, lsl #6
 3a8:	0e051301 	cdpeq	3, 0, cr1, cr5, cr1, {0}
 3ac:	2e2e0106 	sufcse	f0, f6, f6
 3b0:	05050204 	streq	r0, [r5, #-516]	; 0xfffffdfc
 3b4:	012d0306 			; <UNDEFINED> instruction: 0x012d0306
 3b8:	63030105 	movwvs	r0, #12549	; 0x3105
 3bc:	042e0101 	strteq	r0, [lr], #-257	; 0xfffffeff
 3c0:	03140503 	tsteq	r4, #12582912	; 0xc00000
 3c4:	0505016c 	streq	r0, [r5, #-364]	; 0xfffffe94
 3c8:	2e061313 	mcrcs	3, 0, r1, cr6, cr3, {0}
 3cc:	0602042e 	streq	r0, [r2], -lr, lsr #8
 3d0:	01013103 	tsteq	r1, r3, lsl #2
 3d4:	6c031305 	stcvs	3, cr1, [r3], {5}
 3d8:	13050501 	movwne	r0, #21761	; 0x5501
 3dc:	74030105 	strvc	r0, [r3], #-261	; 0xfffffefb
 3e0:	2e010101 	adfcss	f0, f1, f1
 3e4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 3e8:	010d0306 	tsteq	sp, r6, lsl #6
 3ec:	11030613 	tstne	r3, r3, lsl r6
 3f0:	014a0601 	cmpeq	sl, r1, lsl #12
 3f4:	069e2e06 	ldreq	r2, [lr], r6, lsl #28
 3f8:	0309052e 	movweq	r0, #38190	; 0x952e
 3fc:	06012e76 			; <UNDEFINED> instruction: 0x06012e76
 400:	2e06662e 	cfmadd32cs	mvax1, mvfx6, mvfx6, mvfx14
 404:	01042e06 	tsteq	r4, r6, lsl #28
 408:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 40c:	10060104 	andne	r0, r6, r4, lsl #2
 410:	01040200 	mrseq	r0, R12_usr
 414:	04020001 	streq	r0, [r2], #-1
 418:	00ba0601 	adcseq	r0, sl, r1, lsl #12
 41c:	06010402 	streq	r0, [r1], -r2, lsl #8
 420:	0321052e 			; <UNDEFINED> instruction: 0x0321052e
 424:	053c0859 	ldreq	r0, [ip, #-2137]!	; 0xfffff7a7
 428:	02044b05 	andeq	r4, r4, #5120	; 0x1400
 42c:	1e031305 	cdpne	3, 0, cr1, cr3, cr5, {0}
 430:	13050501 	movwne	r0, #21761	; 0x5501
 434:	74030105 	strvc	r0, [r3], #-261	; 0xfffffefb
 438:	2e010101 	adfcss	f0, f1, f1
 43c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 440:	010d0306 	tsteq	sp, r6, lsl #6
 444:	05010413 	streq	r0, [r1, #-1043]	; 0xfffffbed
 448:	5f030608 	svcpl	0x00030608
 44c:	06050501 	streq	r0, [r5], -r1, lsl #10
 450:	0502044d 	streq	r0, [r2, #-1101]	; 0xfffffbb3
 454:	00c10314 	sbceq	r0, r1, r4, lsl r3
 458:	13050501 	movwne	r0, #21761	; 0x5501
 45c:	50030105 	andpl	r0, r3, r5, lsl #2
 460:	2e010101 	adfcss	f0, f1, f1
 464:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 468:	05013003 	streq	r3, [r1, #-3]
 46c:	50030601 	andpl	r0, r3, r1, lsl #12
 470:	042e012e 	strteq	r0, [lr], #-302	; 0xfffffed2
 474:	03140503 	tsteq	r4, #12582912	; 0xc00000
 478:	0505016a 	streq	r0, [r5, #-362]	; 0xfffffe96
 47c:	2e061313 	mcrcs	3, 0, r1, cr6, cr3, {0}
 480:	0602042e 	streq	r0, [r2], -lr, lsr #8
 484:	0100c503 	tsteq	r0, r3, lsl #10
 488:	14050304 	strne	r0, [r5], #-772	; 0xfffffcfc
 48c:	017fb903 	cmneq	pc, r3, lsl #18
 490:	13130505 	tstne	r3, #20971520	; 0x1400000
 494:	05310104 	ldreq	r0, [r1, #-260]!	; 0xfffffefc
 498:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
 49c:	04460609 	strbeq	r0, [r6], #-1545	; 0xfffff9f7
 4a0:	03140502 	tsteq	r4, #8388608	; 0x800000
 4a4:	05050124 	streq	r0, [r5, #-292]	; 0xfffffedc
 4a8:	03130514 	tsteq	r3, #20, 10	; 0x5000000
 4ac:	05050177 	streq	r0, [r5, #-375]	; 0xfffffe89
 4b0:	03010513 	movweq	r0, #5395	; 0x1513
 4b4:	01010174 	tsteq	r1, r4, ror r1
 4b8:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 4bc:	0d030605 	stceq	6, cr0, [r3, #-20]	; 0xffffffec
 4c0:	07051301 	streq	r1, [r5, -r1, lsl #6]
 4c4:	09051806 	stmdbeq	r5, {r1, r2, fp, ip}
 4c8:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 4cc:	03010516 	movweq	r0, #5398	; 0x1516
 4d0:	01010167 	tsteq	r1, r7, ror #2
 4d4:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 4d8:	1a030605 	bne	c1cf4 <brkpt_mismatch_start+0xc1b54>
 4dc:	04010601 	streq	r0, [r1], #-1537	; 0xfffff9ff
 4e0:	5c030604 	stcpl	6, cr0, [r3], {4}
 4e4:	01010101 	tsteq	r1, r1, lsl #2
 4e8:	03020413 	movweq	r0, #9235	; 0x2413
 4ec:	04040124 	streq	r0, [r4], #-292	; 0xfffffedc
 4f0:	53030105 	movwpl	r0, #12549	; 0x3105
 4f4:	13050501 	movwne	r0, #21761	; 0x5501
 4f8:	13010101 	movwne	r0, #4353	; 0x1101
 4fc:	01060e05 	tsteq	r6, r5, lsl #28
 500:	02042e2e 	andeq	r2, r4, #736	; 0x2e0
 504:	03060505 	movweq	r0, #25861	; 0x6505
 508:	0105012d 	tsteq	r5, sp, lsr #2
 50c:	01016303 	tsteq	r1, r3, lsl #6
 510:	0503042e 	streq	r0, [r3, #-1070]	; 0xfffffbd2
 514:	016c0314 	cmneq	ip, r4, lsl r3
 518:	13130505 	tstne	r3, #20971520	; 0x1400000
 51c:	042e2e06 	strteq	r2, [lr], #-3590	; 0xfffff1fa
 520:	31030602 	tstcc	r3, r2, lsl #12
 524:	13050101 	movwne	r0, #20737	; 0x5101
 528:	05016c03 	streq	r6, [r1, #-3075]	; 0xfffff3fd
 52c:	01051305 	tsteq	r5, r5, lsl #6
 530:	01017403 	tsteq	r1, r3, lsl #8
 534:	01062e01 	tsteq	r6, r1, lsl #28
 538:	03060505 	movweq	r0, #25861	; 0x6505
 53c:	0613010d 	ldreq	r0, [r3], -sp, lsl #2
 540:	06011103 	streq	r1, [r1], -r3, lsl #2
 544:	2e06014a 	adfcssm	f0, f6, #2.0
 548:	0905ba06 	stmdbeq	r5, {r1, r2, r9, fp, ip, sp, pc}
 54c:	012e7603 			; <UNDEFINED> instruction: 0x012e7603
 550:	82062e06 	andhi	r2, r6, #6, 28	; 0x60
 554:	01000c02 	tsteq	r0, r2, lsl #24
 558:	Address 0x0000000000000558 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
   4:	7263625f 	rsbvc	r6, r3, #-268435451	; 0xf0000005
   8:	65675f30 	strbvs	r5, [r7, #-3888]!	; 0xfffff0d0
   c:	70630074 	rsbvc	r0, r3, r4, ror r0
  10:	645f3431 	ldrbvs	r3, [pc], #-1073	; 18 <.debug_str+0x18>
  14:	5f726373 	svcpl	0x00726373
  18:	00746567 	rsbseq	r6, r4, r7, ror #10
  1c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  20:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  24:	72620074 	rsbvc	r0, r2, #116	; 0x74
  28:	5f74706b 	svcpl	0x0074706b
  2c:	6d73696d 			; <UNDEFINED> instruction: 0x6d73696d
  30:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  34:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  38:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  3c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  40:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  44:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  48:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  4c:	6f6f6265 	svcvs	0x006f6265
  50:	70630074 	rsbvc	r0, r3, r4, ror r0
  54:	695f3431 	ldmdbvs	pc, {r0, r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>
  58:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  5c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  60:	70630064 	rsbvc	r0, r3, r4, rrx
  64:	645f3431 	ldrbvs	r3, [pc], #-1073	; 6c <.debug_str+0x6c>
  68:	5f726373 	svcpl	0x00726373
  6c:	00746573 	rsbseq	r6, r4, r3, ror r5
  70:	7469626e 	strbtvc	r6, [r9], #-622	; 0xfffffd92
  74:	72620073 	rsbvc	r0, r2, #115	; 0x73
  78:	5f74706b 	svcpl	0x0074706b
  7c:	6d73696d 			; <UNDEFINED> instruction: 0x6d73696d
  80:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  84:	6174735f 	cmnvs	r4, pc, asr r3
  88:	62007472 	andvs	r7, r0, #1912602624	; 0x72000000
  8c:	5f737469 	svcpl	0x00737469
  90:	00726c63 	rsbseq	r6, r2, r3, ror #24
  94:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  98:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  9c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  a0:	6f6c0074 	svcvs	0x006c0074
  a4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a8:	6100746e 	tstvs	r0, lr, ror #8
  ac:	00726464 	rsbseq	r6, r2, r4, ror #8
  b0:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
  b4:	7263625f 	rsbvc	r6, r3, #-268435451	; 0xf0000005
  b8:	73695f30 	cmnvc	r9, #48, 30	; 0xc0
  bc:	616e655f 	cmnvs	lr, pc, asr r5
  c0:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
  c4:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  c8:	622f6372 	eorvs	r6, pc, #-939524095	; 0xc8000001
  cc:	6b616572 	blvs	185969c <brkpt_mismatch_start+0x18594fc>
  d0:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
  d4:	00632e74 	rsbeq	r2, r3, r4, ror lr
  d8:	706b7262 	rsbvc	r7, fp, r2, ror #4
  dc:	696d5f74 	stmdbvs	sp!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  e0:	74616d73 	strbtvc	r6, [r1], #-3443	; 0xfffff28d
  e4:	735f6863 	cmpvc	pc, #6488064	; 0x630000
  e8:	00706f74 	rsbseq	r6, r0, r4, ror pc
  ec:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f4:	61686320 	cmnvs	r8, r0, lsr #6
  f8:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	6f6c0072 	svcvs	0x006c0072
 108:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 10c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 110:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 114:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 118:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 11c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 120:	5f323374 	svcpl	0x00323374
 124:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 128:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
 12c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	5f746962 	svcpl	0x00746962
 13c:	00726c63 	rsbseq	r6, r2, r3, ror #24
 140:	73746962 	cmnvc	r4, #1605632	; 0x188000
 144:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 148:	6f687300 	svcvs	0x00687300
 14c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 150:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 154:	2064656e 	rsbcs	r6, r4, lr, ror #10
 158:	00746e69 	rsbseq	r6, r4, r9, ror #28
 15c:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
 160:	7263625f 	rsbvc	r6, r3, #-268435451	; 0xf0000005
 164:	65735f30 	ldrbvs	r5, [r3, #-3888]!	; 0xfffff0d0
 168:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 16c:	63007261 	movwvs	r7, #609	; 0x261
 170:	5f343170 	svcpl	0x00343170
 174:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 178:	7000656c 	andvc	r6, r0, ip, ror #10
 17c:	65666572 	strbvs	r6, [r6, #-1394]!	; 0xfffffa8e
 180:	5f686374 	svcpl	0x00686374
 184:	73756c66 	cmnvc	r5, #26112	; 0x6600
 188:	70630068 	rsbvc	r0, r3, r8, rrx
 18c:	625f3431 	subsvs	r3, pc, #822083584	; 0x31000000
 190:	5f307276 	svcpl	0x00307276
 194:	00746573 	rsbseq	r6, r4, r3, ror r5
 198:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
 19c:	7263625f 	rsbvc	r6, r3, #-268435451	; 0xf0000005
 1a0:	69645f30 	stmdbvs	r4!, {r4, r5, r8, r9, sl, fp, ip, lr}^
 1a4:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 1a8:	72700065 	rsbsvc	r0, r0, #101	; 0x65
 1ac:	6b746e69 	blvs	1d1bb58 <brkpt_mismatch_start+0x1d1b9b8>
 1b0:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 1b4:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 1b8:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 1bc:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 1c0:	31393130 	teqcc	r9, r0, lsr r1
 1c4:	20353230 	eorscs	r3, r5, r0, lsr r2
 1c8:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 1cc:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 1d0:	415b2029 	cmpmi	fp, r9, lsr #32
 1d4:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 1d8:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 1dc:	6172622d 	cmnvs	r2, sp, lsr #4
 1e0:	2068636e 	rsbcs	r6, r8, lr, ror #6
 1e4:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 1e8:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 1ec:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 1f0:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 1f4:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 1f8:	613d7570 	teqvs	sp, r0, ror r5
 1fc:	31316d72 	teqcc	r1, r2, ror sp
 200:	7a6a3637 	bvc	1a8dae4 <brkpt_mismatch_start+0x1a8d944>
 204:	20732d66 	rsbscs	r2, r3, r6, ror #26
 208:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 20c:	613d656e 	teqvs	sp, lr, ror #10
 210:	31316d72 	teqcc	r1, r2, ror sp
 214:	7a6a3637 	bvc	1a8daf8 <brkpt_mismatch_start+0x1a8d958>
 218:	20732d66 	rsbscs	r2, r3, r6, ror #26
 21c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 220:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 224:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 228:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 22c:	616d2d20 	cmnvs	sp, r0, lsr #26
 230:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 234:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 238:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 23c:	6b36766d 	blvs	d9dbf8 <brkpt_mismatch_start+0xd9da58>
 240:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 244:	20626467 	rsbcs	r6, r2, r7, ror #8
 248:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 24c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 250:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 254:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 258:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 25c:	61747365 	cmnvs	r4, r5, ror #6
 260:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 264:	6f6c0067 	svcvs	0x006c0067
 268:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 26c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 270:	2064656e 	rsbcs	r6, r4, lr, ror #10
 274:	00746e69 	rsbseq	r6, r4, r9, ror #28
 278:	6b73616d 	blvs	1cd8834 <brkpt_mismatch_start+0x1cd8694>
 27c:	74696200 	strbtvc	r6, [r9], #-512	; 0xfffffe00
 280:	616d5f73 	smcvs	54771	; 0xd5f3
 284:	2f006b73 	svccs	0x00006b73
 288:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
 28c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
 290:	3173632f 	cmncc	r3, pc, lsr #6
 294:	2f653034 	svccs	0x00653034
 298:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
 29c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 2a0:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
 2a4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 2a8:	62006970 	andvs	r6, r0, #112, 18	; 0x1c0000
 2ac:	735f7469 	cmpvc	pc, #1761607680	; 0x69000000
 2b0:	63007465 	movwvs	r7, #1125	; 0x465
 2b4:	5f343170 	svcpl	0x00343170
 2b8:	30726362 	rsbscc	r6, r2, r2, ror #6
 2bc:	616e655f 	cmnvs	lr, pc, asr r5
 2c0:	00656c62 	rsbeq	r6, r5, r2, ror #24
 2c4:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
 2c8:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 2cc:	5f5f4e4f 	svcpl	0x005f4e4f
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <brkpt_mismatch_start+0x80a430>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	040e0a54 	streq	r0, [lr], #-2644	; 0xfffff5ac
  2c:	00000b42 	andeq	r0, r0, r2, asr #22
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  3c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  40:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  44:	100e4201 	andne	r4, lr, r1, lsl #4
  48:	040e0a5c 	streq	r0, [lr], #-2652	; 0xfffff5a4
  4c:	00000b42 	andeq	r0, r0, r2, asr #22
  50:	0000001c 	andeq	r0, r0, ip, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	000001a0 	andeq	r0, r0, r0, lsr #3
  5c:	000000b8 	strheq	r0, [r0], -r8
  60:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  64:	100e4201 	andne	r4, lr, r1, lsl #4
  68:	040e0a58 	streq	r0, [lr], #-2648	; 0xfffff5a8
  6c:	00000b42 	andeq	r0, r0, r2, asr #22

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <brkpt_mismatch_start+0x12cd68c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <brkpt_mismatch_start+0x46290>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memchr>:
   0:	e1a03000 	mov	r3, r0
   4:	e3520000 	cmp	r2, #0
   8:	0a000008 	beq	30 <memchr+0x30>
   c:	e1a00003 	mov	r0, r3
  10:	e2833001 	add	r3, r3, #1
  14:	e5d0c000 	ldrb	ip, [r0]
  18:	e15c0001 	cmp	ip, r1
  1c:	012fff1e 	bxeq	lr
  20:	e2522001 	subs	r2, r2, #1
  24:	1afffff8 	bne	c <memchr+0xc>
  28:	e3a00000 	mov	r0, #0
  2c:	e12fff1e 	bx	lr
  30:	e3a00000 	mov	r0, #0
  34:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013f 	andeq	r0, r0, pc, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000dc 	ldrdeq	r0, [r0], -ip
  10:	0000650c 	andeq	r6, r0, ip, lsl #10
  14:	00000700 	andeq	r0, r0, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	75070404 	strvc	r0, [r7, #-1028]	; 0xfffffbfc
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00d00601 	sbcseq	r0, r0, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0
  48:	0000b805 	andeq	fp, r0, r5, lsl #16
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c7 	andeq	r0, r0, r7, asr #1
  54:	99050804 	stmdbls	r5, {r2, fp}
  58:	04000000 	streq	r0, [r0], #-0
  5c:	002b0801 	eoreq	r0, fp, r1, lsl #16
  60:	5b050000 	blpl	140068 <memchr+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	004b0702 	subeq	r0, fp, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00003907 	andeq	r3, r0, r7, lsl #18
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	00000082 	andeq	r0, r0, r2, lsl #1
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	000000a7 	andeq	r0, r0, r7, lsr #1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000b308 	andeq	fp, r0, r8, lsl #6
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	c2080000 	andgt	r0, r8, #0
  c0:	02000000 	andeq	r0, r0, #0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	00005e0a 	andeq	r5, r0, sl, lsl #28
  d4:	08260100 	stmdaeq	r6!, {r8}
  d8:	00000133 	andeq	r0, r0, r3, lsr r1
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
  e4:	01339c01 	teqeq	r3, r1, lsl #24
  e8:	730b0000 	movwvc	r0, #45056	; 0xb000
  ec:	1b260100 	blne	9804f4 <memchr+0x9804f4>
  f0:	00000135 	andeq	r0, r0, r5, lsr r1
  f4:	00000008 	andeq	r0, r0, r8
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0100630c 	tsteq	r0, ip, lsl #6
 100:	00252226 	eoreq	r2, r5, r6, lsr #4
 104:	51010000 	mrspl	r0, (UNDEF: 1)
 108:	01006e0b 	tsteq	r0, fp, lsl #28
 10c:	002c2c26 	eoreq	r2, ip, r6, lsr #24
 110:	00450000 	subeq	r0, r5, r0
 114:	003f0000 	eorseq	r0, pc, r0
 118:	000d0000 	andeq	r0, sp, r0
 11c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 120:	28010070 	stmdacs	r1, {r4, r5, r6}
 124:	00013c18 	andeq	r3, r1, r8, lsl ip
 128:	00007200 	andeq	r7, r0, r0, lsl #4
 12c:	00007000 	andeq	r7, r0, r0
 130:	0f000000 	svceq	0x00000000
 134:	3b040904 	blcc	10254c <memchr+0x10254c>
 138:	10000001 	andne	r0, r0, r1
 13c:	00620409 	rsbeq	r0, r2, r9, lsl #8
 140:	Address 0x0000000000000140 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <memchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memchr+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memchr+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memchr+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memchr+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memchr+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memchr+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memchr+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memchr+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <memchr+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	00001802 	andeq	r1, r0, r2, lsl #16
  b0:	55010b0d 	strpl	r0, [r1, #-2829]	; 0xfffff4f3
  b4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  bc:	0b3b0b3a 	bleq	ec2dac <memchr+0xec2dac>
  c0:	13490b39 	movtne	r0, #39737	; 0x9b39
  c4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c8:	0f000017 	svceq	0x00000017
  cc:	0b0b000f 	bleq	2c0110 <memchr+0x2c0110>
  d0:	26100000 	ldrcs	r0, [r0], -r0
  d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	0000000c 	andeq	r0, r0, ip
  10:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  14:	30000000 	andcc	r0, r0, r0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	00003400 	andeq	r3, r0, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000034 	andeq	r0, r0, r4, lsr r0
  30:	00000038 	andeq	r0, r0, r8, lsr r0
  34:	00530001 	subseq	r0, r3, r1
	...
  40:	00000101 	andeq	r0, r0, r1, lsl #2
  44:	00000000 	andeq	r0, r0, r0
  48:	00002000 	andeq	r2, r0, r0
  4c:	52000100 	andpl	r0, r0, #0, 2
  50:	00000020 	andeq	r0, r0, r0, lsr #32
  54:	00000024 	andeq	r0, r0, r4, lsr #32
  58:	7f720003 	svcvc	0x00720003
  5c:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  60:	00003800 	andeq	r3, r0, r0, lsl #16
  64:	52000100 	andpl	r0, r0, #0, 2
	...
  70:	000c0000 	andeq	r0, ip, r0
  74:	00300000 	eorseq	r0, r0, r0
  78:	00010000 	andeq	r0, r1, r0
  7c:	00000053 	andeq	r0, r0, r3, asr r0
  80:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	00000028 	andeq	r0, r0, r8, lsr #32
   8:	0000002c 	andeq	r0, r0, ip, lsr #32
   c:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000d3 	ldrdeq	r0, [r0], -r3
   4:	00900003 	addseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffef <memchr+0xffffffef>
  50:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe8c <memchr+0xfffffe8c>
  54:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  58:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  5c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  60:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  64:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  68:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  6c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  7c:	632e7268 			; <UNDEFINED> instruction: 0x632e7268
  80:	00000100 	andeq	r0, r0, r0, lsl #2
  84:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  88:	00020068 	andeq	r0, r2, r8, rrx
  8c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  90:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  94:	00030068 	andeq	r0, r3, r8, rrx
  98:	2f050000 	svccs	0x00050000
  9c:	00020500 	andeq	r0, r2, r0, lsl #10
  a0:	03000000 	movweq	r0, #0
  a4:	01060125 	tsteq	r6, r5, lsr #2
  a8:	2f060205 	svccs	0x00060205
  ac:	01060505 	tsteq	r6, r5, lsl #10
  b0:	0603052e 	streq	r0, [r3], -lr, lsr #10
  b4:	13040531 	movwne	r0, #17713	; 0x4531
  b8:	2e060a05 	vmlacs.f32	s0, s12, s10
  bc:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
  c0:	0b052e07 	bleq	14b8e4 <memchr+0x14b8e4>
  c4:	03054c06 	movweq	r4, #23558	; 0x5c06
  c8:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  cc:	054a3009 	strbeq	r3, [sl, #-9]
  d0:	02022f01 	andeq	r2, r2, #1, 30
  d4:	Address 0x00000000000000d4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	2f00745f 	svccs	0x0000745f
   8:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
   c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  1c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  20:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  24:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  28:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  38:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  3c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  40:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	7300746e 	movwvc	r7, #1134	; 0x46e
  4c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  50:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  60:	7268636d 	rsbvc	r6, r8, #-1275068415	; 0xb4000001
  64:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 6c <.debug_str+0x6c>
  68:	2f636269 	svccs	0x00636269
  6c:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  70:	632e7268 			; <UNDEFINED> instruction: 0x632e7268
  74:	736e7500 	cmnvc	lr, #0, 10
  78:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  7c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  80:	6f6c0074 	svcvs	0x006c0074
  84:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  94:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  98:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  9c:	6f6c2067 	svcvs	0x006c2067
  a0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a4:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a8:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  ac:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  b0:	63007261 	movwvs	r7, #609	; 0x261
  b4:	00726168 	rsbseq	r6, r2, r8, ror #2
  b8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  bc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  c0:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  c4:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  c8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  cc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d4:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d8:	00726168 	rsbseq	r6, r2, r8, ror #2
  dc:	20554e47 	subscs	r4, r5, r7, asr #28
  e0:	20393943 	eorscs	r3, r9, r3, asr #18
  e4:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e8:	30322031 	eorscc	r2, r2, r1, lsr r0
  ec:	30313931 	eorscc	r3, r1, r1, lsr r9
  f0:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  f4:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f8:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  fc:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 100:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 104:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 108:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 10c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 110:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 114:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 118:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 11c:	205d3939 	subscs	r3, sp, r9, lsr r9
 120:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 124:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 128:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 12c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 130:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 134:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 138:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 13c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 140:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 144:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 148:	6f6c666d 	svcvs	0x006c666d
 14c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 150:	733d6962 	teqvc	sp, #1605632	; 0x188000
 154:	2074666f 	rsbscs	r6, r4, pc, ror #12
 158:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 15c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 160:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 164:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 168:	7a6b3676 	bvc	1acdb48 <memchr+0x1acdb48>
 16c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 170:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 174:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 178:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 17c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 180:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 184:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 188:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 18c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <memchr+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memchr+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memmove.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memmove>:
   0:	e1500001 	cmp	r0, r1
   4:	012fff1e 	bxeq	lr
   8:	3a00000a 	bcc	38 <memmove+0x38>
   c:	e242c001 	sub	ip, r2, #1
  10:	e080300c 	add	r3, r0, ip
  14:	e081100c 	add	r1, r1, ip
  18:	ea00000b 	b	4c <memmove+0x4c>
  1c:	e4d12001 	ldrb	r2, [r1], #1
  20:	e4c32001 	strb	r2, [r3], #1
  24:	e1a0200c 	mov	r2, ip
  28:	e242c001 	sub	ip, r2, #1
  2c:	e3520000 	cmp	r2, #0
  30:	1afffff9 	bne	1c <memmove+0x1c>
  34:	e12fff1e 	bx	lr
  38:	e1a03000 	mov	r3, r0
  3c:	eafffff9 	b	28 <memmove+0x28>
  40:	e4512001 	ldrb	r2, [r1], #-1
  44:	e4432001 	strb	r2, [r3], #-1
  48:	e1a0200c 	mov	r2, ip
  4c:	e242c001 	sub	ip, r2, #1
  50:	e3520000 	cmp	r2, #0
  54:	1afffff9 	bne	40 <memmove+0x40>
  58:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014c 	andeq	r0, r0, ip, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d3 	ldrdeq	r0, [r0], -r3
  10:	0001880c 	andeq	r8, r1, ip, lsl #16
  14:	00000f00 	andeq	r0, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000803 	andeq	r0, r0, r3, lsl #16
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	66070404 	strvs	r0, [r7], -r4, lsl #8
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00c70601 	sbceq	r0, r7, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0
  48:	0000af05 	andeq	sl, r0, r5, lsl #30
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000be 	strheq	r0, [r0], -lr
  54:	8a050804 	bhi	14206c <memmove+0x14206c>
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00330801 	eorseq	r0, r3, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0
  64:	00005307 	andeq	r5, r0, r7, lsl #6
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	00000041 	andeq	r0, r0, r1, asr #32
  70:	73070804 	movwvc	r0, #30724	; 0x7804
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	98070000 	stmdals	r7, {}	; <UNPREDICTABLE>
  88:	02000000 	andeq	r0, r0, #0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000000a4 	andeq	r0, r0, r4, lsr #1
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00b90700 	adcseq	r0, r9, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40070301 	andmi	r0, r7, r1, lsl #6
  d4:	00000001 	andeq	r0, r0, r1
  d8:	5c000000 	stcpl	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001409c 	muleq	r1, ip, r0
  e4:	73640b00 	cmnvc	r4, #0, 22
  e8:	03010074 	movweq	r0, #4212	; 0x1074
  ec:	00014015 	andeq	r4, r1, r5, lsl r0
  f0:	0c500100 	ldfeqe	f0, [r0], {-0}
  f4:	00637273 	rsbeq	r7, r3, r3, ror r2
  f8:	42260301 	eormi	r0, r6, #67108864	; 0x4000000
  fc:	08000001 	stmdaeq	r0, {r0}
 100:	00000000 	andeq	r0, r0, r0
 104:	0d000000 	stceq	0, cr0, [r0, #-0]
 108:	000000a9 	andeq	r0, r0, r9, lsr #1
 10c:	2c320301 	ldccs	3, cr0, [r2], #-4
 110:	52000000 	andpl	r0, r0, #0
 114:	42000000 	andmi	r0, r0, #0
 118:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 11c:	04010061 	streq	r0, [r1], #-97	; 0xffffff9f
 120:	00014909 	andeq	r4, r1, r9, lsl #18
 124:	0000c200 	andeq	ip, r0, r0, lsl #4
 128:	0000b200 	andeq	fp, r0, r0, lsl #4
 12c:	00620e00 	rsbeq	r0, r2, r0, lsl #28
 130:	a70f0501 	strge	r0, [pc, -r1, lsl #10]
 134:	30000000 	andcc	r0, r0, r0
 138:	26000001 	strcs	r0, [r0], -r1
 13c:	00000001 	andeq	r0, r0, r1
 140:	0408040f 	streq	r0, [r8], #-1039	; 0xfffffbf1
 144:	00000148 	andeq	r0, r0, r8, asr #2
 148:	ad040810 	stcge	8, cr0, [r4, #-64]	; 0xffffffc0
 14c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <memmove+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memmove+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memmove+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <memmove+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memmove+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memmove+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memmove+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300050d 	movweq	r0, #1293	; 0x50d
  b4:	3b0b3a0e 	blcc	2ce8f4 <memmove+0x2ce8f4>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0300340e 	movweq	r3, #1038	; 0x40e
  c8:	3b0b3a08 	blcc	2ce8f0 <memmove+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d4:	00001742 	andeq	r1, r0, r2, asr #14
  d8:	0b000f0f 	bleq	3d1c <memmove+0x3d1c>
  dc:	1000000b 	andne	r0, r0, fp
  e0:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000018 	andeq	r0, r0, r8, lsl r0
  10:	18510001 	ldmdane	r1, {r0}^
  14:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  20:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  24:	00004000 	andeq	r4, r0, r0
  28:	51000100 	mrspl	r0, (UNDEF: 16)
  2c:	00000040 	andeq	r0, r0, r0, asr #32
  30:	0000005c 	andeq	r0, r0, ip, asr r0
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  54:	001c0000 	andseq	r0, ip, r0
  58:	00010000 	andeq	r0, r1, r0
  5c:	00001c52 	andeq	r1, r0, r2, asr ip
  60:	00002800 	andeq	r2, r0, r0, lsl #16
  64:	5c000100 	stfpls	f0, [r0], {-0}
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	0000002c 	andeq	r0, r0, ip, lsr #32
  70:	2c520001 	mrrccs	0, 0, r0, r2, cr1
  74:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00385c00 	eorseq	r5, r8, r0, lsl #24
  80:	00400000 	subeq	r0, r0, r0
  84:	00010000 	andeq	r0, r1, r0
  88:	00004052 	andeq	r4, r0, r2, asr r0
  8c:	00004c00 	andeq	r4, r0, r0, lsl #24
  90:	5c000100 	stfpls	f0, [r0], {-0}
  94:	0000004c 	andeq	r0, r0, ip, asr #32
  98:	00000050 	andeq	r0, r0, r0, asr r0
  9c:	50520001 	subspl	r0, r2, r1
  a0:	5c000000 	stcpl	0, cr0, [r0], {-0}
  a4:	01000000 	mrseq	r0, (UNDEF: 0)
  a8:	00005c00 	andeq	r5, r0, r0, lsl #24
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00020000 	andeq	r0, r2, r0
  b4:	00010100 	andeq	r0, r1, r0, lsl #2
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00010100 	andeq	r0, r1, r0, lsl #2
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00140000 	andseq	r0, r4, r0
  c8:	00010000 	andeq	r0, r1, r0
  cc:	00001450 	andeq	r1, r0, r0, asr r4
  d0:	00001c00 	andeq	r1, r0, r0, lsl #24
  d4:	53000100 	movwpl	r0, #256	; 0x100
  d8:	0000001c 	andeq	r0, r0, ip, lsl r0
  dc:	00000024 	andeq	r0, r0, r4, lsr #32
  e0:	01730003 	cmneq	r3, r3
  e4:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  e8:	00003800 	andeq	r3, r0, r0, lsl #16
  ec:	53000100 	movwpl	r0, #256	; 0x100
  f0:	00000038 	andeq	r0, r0, r8, lsr r0
  f4:	00000040 	andeq	r0, r0, r0, asr #32
  f8:	40500001 	subsmi	r0, r0, r1
  fc:	40000000 	andmi	r0, r0, r0
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00405300 	subeq	r5, r0, r0, lsl #6
 108:	00480000 	subeq	r0, r8, r0
 10c:	00030000 	andeq	r0, r3, r0
 110:	489f7f73 	ldmmi	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 114:	5c000000 	stcpl	0, cr0, [r0], {-0}
 118:	01000000 	mrseq	r0, (UNDEF: 0)
 11c:	00005300 	andeq	r5, r0, r0, lsl #6
 120:	00000000 	andeq	r0, r0, r0
 124:	01030000 	mrseq	r0, (UNDEF: 3)
 128:	01000001 	tsteq	r0, r1
 12c:	00000001 	andeq	r0, r0, r1
 130:	00000000 	andeq	r0, r0, r0
 134:	0000001c 	andeq	r0, r0, ip, lsl r0
 138:	1c510001 	mrrcne	0, 0, r0, r1, cr1
 13c:	20000000 	andcs	r0, r0, r0
 140:	03000000 	movweq	r0, #0
 144:	9f017100 	svcls	0x00017100
 148:	00000020 	andeq	r0, r0, r0, lsr #32
 14c:	00000040 	andeq	r0, r0, r0, asr #32
 150:	40510001 	subsmi	r0, r1, r1
 154:	44000000 	strmi	r0, [r0], #-0
 158:	03000000 	movweq	r0, #0
 15c:	9f7f7100 	svcls	0x007f7100
 160:	00000044 	andeq	r0, r0, r4, asr #32
 164:	0000005c 	andeq	r0, r0, ip, asr r0
 168:	00510001 	subseq	r0, r1, r1
 16c:	00000000 	andeq	r0, r0, r0
 170:	Address 0x0000000000000170 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000014a 	andeq	r0, r0, sl, asr #2
   4:	00910003 	addseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffef <memmove+0xffffffef>
  50:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe8c <memmove+0xfffffe8c>
  54:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  58:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  5c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  60:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  64:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  68:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  6c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
  7c:	2e65766f 	cdpcs	6, 6, cr7, cr5, cr15, {3}
  80:	00010063 	andeq	r0, r1, r3, rrx
  84:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  88:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  8c:	74730000 	ldrbtvc	r0, [r3], #-0
  90:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  94:	0300682e 	movweq	r6, #2094	; 0x82e
  98:	05000000 	streq	r0, [r0, #-0]
  9c:	02050039 	andeq	r0, r5, #57	; 0x39
  a0:	00000000 	andeq	r0, r0, r0
  a4:	13030514 	movwne	r0, #13588	; 0x3514
  a8:	06051413 			; <UNDEFINED> instruction: 0x06051413
  ac:	03050106 	movweq	r0, #20742	; 0x5106
  b0:	06054d06 	streq	r4, [r5], -r6, lsl #26
  b4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  b8:	06053106 	streq	r3, [r5], -r6, lsl #2
  bc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  c0:	06054b06 	streq	r4, [r5], -r6, lsl #22
  c4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  c8:	0b052f06 	bleq	14bce8 <memmove+0x14bce8>
  cc:	15050106 	strne	r0, [r5, #-262]	; 0xfffffefa
  d0:	02040200 	andeq	r0, r4, #0, 4
  d4:	1c052a06 			; <UNDEFINED> instruction: 0x1c052a06
  d8:	02040200 	andeq	r0, r4, #0, 4
  dc:	1a050106 	bne	1404fc <memmove+0x1404fc>
  e0:	02040200 	andeq	r0, r4, #0, 4
  e4:	0011052e 	andseq	r0, r1, lr, lsr #10
  e8:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
  ec:	02000b05 	andeq	r0, r0, #5120	; 0x1400
  f0:	2e060104 	adfcss	f0, f6, f4
  f4:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
  f8:	01060104 	tsteq	r6, r4, lsl #2
  fc:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 100:	002e0104 	eoreq	r0, lr, r4, lsl #2
 104:	4a010402 	bmi	41114 <memmove+0x41114>
 108:	79030905 	stmdbvc	r3, {r0, r2, r8, fp}
 10c:	0015052e 	andseq	r0, r5, lr, lsr #10
 110:	06020402 	streq	r0, [r2], -r2, lsl #8
 114:	054a0b03 	strbeq	r0, [sl, #-2819]	; 0xfffff4fd
 118:	0402001c 	streq	r0, [r2], #-28	; 0xffffffe4
 11c:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 120:	0402001a 	streq	r0, [r2], #-26	; 0xffffffe6
 124:	11052e02 	tstne	r5, r2, lsl #28
 128:	02040200 	andeq	r0, r4, #0, 4
 12c:	000b052e 	andeq	r0, fp, lr, lsr #10
 130:	06010402 	streq	r0, [r1], -r2, lsl #8
 134:	0011052e 	andseq	r0, r1, lr, lsr #10
 138:	06010402 	streq	r0, [r1], -r2, lsl #8
 13c:	000b0501 	andeq	r0, fp, r1, lsl #10
 140:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 144:	01040200 	mrseq	r0, R12_usr
 148:	0002024a 	andeq	r0, r2, sl, asr #4
 14c:	Address 0x000000000000014c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
   4:	0065766f 	rsbeq	r7, r5, pc, ror #12
   8:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   c:	2f00745f 	svccs	0x0000745f
  10:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  14:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  18:	3173632f 	cmncc	r3, pc, lsr #6
  1c:	2f653034 	svccs	0x00653034
  20:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  24:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  28:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  30:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  40:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  44:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	7300746e 	movwvc	r7, #1134	; 0x46e
  54:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  58:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  68:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  6c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  70:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  7c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  84:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  88:	6f6c0074 	svcvs	0x006c0074
  8c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  90:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  94:	00746e69 	rsbseq	r6, r4, r9, ror #28
  98:	5f697072 	svcpl	0x00697072
  9c:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  a0:	00726168 	rsbseq	r6, r2, r8, ror #2
  a4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  a8:	756f6300 	strbvc	r6, [pc, #-768]!	; fffffdb0 <memmove+0xfffffdb0>
  ac:	7300746e 	movwvc	r7, #1134	; 0x46e
  b0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  b4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b8:	74757000 	ldrbtvc	r7, [r5], #-0
  bc:	6f6c006b 	svcvs	0x006c006b
  c0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  c4:	7300746e 	movwvc	r7, #1134	; 0x46e
  c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  cc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  d0:	47007261 	strmi	r7, [r0, -r1, ror #4]
  d4:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  d8:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  dc:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  e0:	31303220 	teqcc	r0, r0, lsr #4
  e4:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  e8:	72282035 	eorvc	r2, r8, #53	; 0x35
  ec:	61656c65 	cmnvs	r5, r5, ror #24
  f0:	20296573 	eorcs	r6, r9, r3, ror r5
  f4:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  f8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  fc:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 100:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 104:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 108:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 10c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 110:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 114:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 118:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 11c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 120:	36373131 			; <UNDEFINED> instruction: 0x36373131
 124:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 128:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 12c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 130:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 134:	36373131 			; <UNDEFINED> instruction: 0x36373131
 138:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 13c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 140:	616f6c66 	cmnvs	pc, r6, ror #24
 144:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 148:	6f733d69 	svcvs	0x00733d69
 14c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 150:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 154:	616d2d20 	cmnvs	sp, r0, lsr #26
 158:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 15c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 160:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 164:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 168:	4f2d2062 	svcmi	0x002d2062
 16c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 170:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 174:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 178:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 17c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 180:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 184:	00676e69 	rsbeq	r6, r7, r9, ror #28
 188:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 18c:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!	; c <.debug_str+0xc>
 190:	6f6d6d65 	svcvs	0x006d6d65
 194:	632e6576 			; <UNDEFINED> instruction: 0x632e6576
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <memmove+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000005c 	andeq	r0, r0, ip, asr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memmove+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memmove+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


crc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <our_crc32_inc>:
   0:	e1e02002 	mvn	r2, r2
   4:	e241c001 	sub	ip, r1, #1
   8:	e3510000 	cmp	r1, #0
   c:	0a000007 	beq	30 <our_crc32_inc+0x30>
  10:	e4d03001 	ldrb	r3, [r0], #1
  14:	e0233002 	eor	r3, r3, r2
  18:	e6ef3073 	uxtb	r3, r3
  1c:	e59f1014 	ldr	r1, [pc, #20]	; 38 <our_crc32_inc+0x38>
  20:	e7913103 	ldr	r3, [r1, r3, lsl #2]
  24:	e0232422 	eor	r2, r3, r2, lsr #8
  28:	e1a0100c 	mov	r1, ip
  2c:	eafffff4 	b	4 <our_crc32_inc+0x4>
  30:	e1e00002 	mvn	r0, r2
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

0000003c <our_crc32>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e3a02000 	mov	r2, #0
  44:	ebfffffe 	bl	0 <our_crc32_inc>
  48:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata:

00000000 <crc32_tab>:
   0:	00000000 	andeq	r0, r0, r0
   4:	77073096 			; <UNDEFINED> instruction: 0x77073096
   8:	ee0e612c 	adfep	f6, f6, #4.0
   c:	990951ba 	stmdbls	r9, {r1, r3, r4, r5, r7, r8, ip, lr}
  10:	076dc419 			; <UNDEFINED> instruction: 0x076dc419
  14:	706af48f 	rsbvc	pc, sl, pc, lsl #9
  18:	e963a535 	stmdb	r3!, {r0, r2, r4, r5, r8, sl, sp, pc}^
  1c:	9e6495a3 	cdpls	5, 6, cr9, cr4, cr3, {5}
  20:	0edb8832 	mrceq	8, 6, r8, cr11, cr2, {1}
  24:	79dcb8a4 	ldmibvc	ip, {r2, r5, r7, fp, ip, sp, pc}^
  28:	e0d5e91e 	sbcs	lr, r5, lr, lsl r9
  2c:	97d2d988 	ldrbls	sp, [r2, r8, lsl #19]
  30:	09b64c2b 	ldmibeq	r6!, {r0, r1, r3, r5, sl, fp, lr}
  34:	7eb17cbd 	mrcvc	12, 5, r7, cr1, cr13, {5}
  38:	e7b82d07 	ldr	r2, [r8, r7, lsl #26]!
  3c:	90bf1d91 	umlalsls	r1, pc, r1, sp	; <UNPREDICTABLE>
  40:	1db71064 	ldcne	0, cr1, [r7, #400]!	; 0x190
  44:	6ab020f2 	bvs	fec08414 <our_crc32+0xfec083d8>
  48:	f3b97148 	vceq.i32	<illegal reg q3.5>, q4, #0
  4c:	84be41de 	ldrthi	r4, [lr], #478	; 0x1de
  50:	1adad47d 	bne	ff6b524c <our_crc32+0xff6b5210>
  54:	6ddde4eb 	cfldrdvs	mvd14, [sp, #940]	; 0x3ac
  58:	f4d4b551 			; <UNDEFINED> instruction: 0xf4d4b551
  5c:	83d385c7 	bicshi	r8, r3, #834666496	; 0x31c00000
  60:	136c9856 	cmnne	ip, #5636096	; 0x560000
  64:	646ba8c0 	strbtvs	sl, [fp], #-2240	; 0xfffff740
  68:	fd62f97a 	stc2l	9, cr15, [r2, #-244]!	; 0xffffff0c	; <UNPREDICTABLE>
  6c:	8a65c9ec 	bhi	1972824 <our_crc32+0x19727e8>
  70:	14015c4f 	strne	r5, [r1], #-3151	; 0xfffff3b1
  74:	63066cd9 	movwvs	r6, #27865	; 0x6cd9
  78:	fa0f3d63 	blx	3cf60c <our_crc32+0x3cf5d0>
  7c:	8d080df5 	stchi	13, cr0, [r8, #-980]	; 0xfffffc2c
  80:	3b6e20c8 	blcc	1b883a8 <our_crc32+0x1b8836c>
  84:	4c69105e 	stclmi	0, cr1, [r9], #-376	; 0xfffffe88
  88:	d56041e4 	strble	r4, [r0, #-484]!	; 0xfffffe1c
  8c:	a2677172 	rsbge	r7, r7, #-2147483620	; 0x8000001c
  90:	3c03e4d1 	cfstrscc	mvf14, [r3], {209}	; 0xd1
  94:	4b04d447 	blmi	1351b8 <our_crc32+0x13517c>
  98:	d20d85fd 	andle	r8, sp, #1061158912	; 0x3f400000
  9c:	a50ab56b 	strge	fp, [sl, #-1387]	; 0xfffffa95
  a0:	35b5a8fa 	ldrcc	sl, [r5, #2298]!	; 0x8fa
  a4:	42b2986c 	adcsmi	r9, r2, #108, 16	; 0x6c0000
  a8:	dbbbc9d6 	blle	feef2808 <our_crc32+0xfeef27cc>
  ac:	acbcf940 			; <UNDEFINED> instruction: 0xacbcf940
  b0:	32d86ce3 	sbcscc	r6, r8, #58112	; 0xe300
  b4:	45df5c75 	ldrbmi	r5, [pc, #3189]	; d31 <our_crc32+0xcf5>
  b8:	dcd60dcf 	ldclle	13, cr0, [r6], {207}	; 0xcf
  bc:	abd13d59 	blge	ff44f628 <our_crc32+0xff44f5ec>
  c0:	26d930ac 	ldrbcs	r3, [r9], ip, lsr #1
  c4:	51de003a 	bicspl	r0, lr, sl, lsr r0
  c8:	c8d75180 	ldmgt	r7, {r7, r8, ip, lr}^
  cc:	bfd06116 	svclt	0x00d06116
  d0:	21b4f4b5 			; <UNDEFINED> instruction: 0x21b4f4b5
  d4:	56b3c423 	ldrtpl	ip, [r3], r3, lsr #8
  d8:	cfba9599 	svcgt	0x00ba9599
  dc:	b8bda50f 	poplt	{r0, r1, r2, r3, r8, sl, sp, pc}
  e0:	2802b89e 	stmdacs	r2, {r1, r2, r3, r4, r7, fp, ip, sp, pc}
  e4:	5f058808 	svcpl	0x00058808
  e8:	c60cd9b2 			; <UNDEFINED> instruction: 0xc60cd9b2
  ec:	b10be924 	tstlt	fp, r4, lsr #18
  f0:	2f6f7c87 	svccs	0x006f7c87
  f4:	58684c11 	stmdapl	r8!, {r0, r4, sl, fp, lr}^
  f8:	c1611dab 	cmngt	r1, fp, lsr #27
  fc:	b6662d3d 			; <UNDEFINED> instruction: 0xb6662d3d
 100:	76dc4190 			; <UNDEFINED> instruction: 0x76dc4190
 104:	01db7106 	bicseq	r7, fp, r6, lsl #2
 108:	98d220bc 	ldmls	r2, {r2, r3, r4, r5, r7, sp}^
 10c:	efd5102a 	svc	0x00d5102a
 110:	71b18589 			; <UNDEFINED> instruction: 0x71b18589
 114:	06b6b51f 	ssateq	fp, #23, pc, lsl #10	; <UNPREDICTABLE>
 118:	9fbfe4a5 	svcls	0x00bfe4a5
 11c:	e8b8d433 	ldm	r8!, {r0, r1, r4, r5, sl, ip, lr, pc}
 120:	7807c9a2 	stmdavc	r7, {r1, r5, r7, r8, fp, lr, pc}
 124:	0f00f934 	svceq	0x0000f934
 128:	9609a88e 	strls	sl, [r9], -lr, lsl #17
 12c:	e10e9818 	tst	lr, r8, lsl r8
 130:	7f6a0dbb 	svcvc	0x006a0dbb
 134:	086d3d2d 	stmdaeq	sp!, {r0, r2, r3, r5, r8, sl, fp, ip, sp}^
 138:	91646c97 			; <UNDEFINED> instruction: 0x91646c97
 13c:	e6635c01 	strbt	r5, [r3], -r1, lsl #24
 140:	6b6b51f4 	blvs	1ad4918 <our_crc32+0x1ad48dc>
 144:	1c6c6162 	stfnee	f6, [ip], #-392	; 0xfffffe78
 148:	856530d8 	strbhi	r3, [r5, #-216]!	; 0xffffff28
 14c:	f262004e 	vhadd.s32	q8, q1, q7
 150:	6c0695ed 	cfstr32vs	mvfx9, [r6], {237}	; 0xed
 154:	1b01a57b 	blne	69748 <our_crc32+0x6970c>
 158:	8208f4c1 	andhi	pc, r8, #-1056964608	; 0xc1000000
 15c:	f50fc457 			; <UNDEFINED> instruction: 0xf50fc457
 160:	65b0d9c6 	ldrvs	sp, [r0, #2502]!	; 0x9c6
 164:	12b7e950 	adcsne	lr, r7, #80, 18	; 0x140000
 168:	8bbeb8ea 	blhi	fefae518 <our_crc32+0xfefae4dc>
 16c:	fcb9887c 	ldc2	8, cr8, [r9], #496	; 0x1f0
 170:	62dd1ddf 	sbcsvs	r1, sp, #14272	; 0x37c0
 174:	15da2d49 	ldrbne	r2, [sl, #3401]	; 0xd49
 178:	8cd37cf3 	ldclhi	12, cr7, [r3], {243}	; 0xf3
 17c:	fbd44c65 	blx	ff51331a <our_crc32+0xff5132de>
 180:	4db26158 	ldfmis	f6, [r2, #352]!	; 0x160
 184:	3ab551ce 	bcc	fed548c4 <our_crc32+0xfed54888>
 188:	a3bc0074 			; <UNDEFINED> instruction: 0xa3bc0074
 18c:	d4bb30e2 	ldrtle	r3, [fp], #226	; 0xe2
 190:	4adfa541 	bmi	ff7e969c <our_crc32+0xff7e9660>
 194:	3dd895d7 	cfldr64cc	mvdx9, [r8, #860]	; 0x35c
 198:	a4d1c46d 	ldrbge	ip, [r1], #1133	; 0x46d
 19c:	d3d6f4fb 	bicsle	pc, r6, #-83886080	; 0xfb000000
 1a0:	4369e96a 	cmnmi	r9, #1736704	; 0x1a8000
 1a4:	346ed9fc 	strbtcc	sp, [lr], #-2556	; 0xfffff604
 1a8:	ad678846 	stclge	8, cr8, [r7, #-280]!	; 0xfffffee8
 1ac:	da60b8d0 	ble	182e4f4 <our_crc32+0x182e4b8>
 1b0:	44042d73 	strmi	r2, [r4], #-3443	; 0xfffff28d
 1b4:	33031de5 	movwcc	r1, #15845	; 0x3de5
 1b8:	aa0a4c5f 	bge	29333c <our_crc32+0x293300>
 1bc:	dd0d7cc9 	stcle	12, cr7, [sp, #-804]	; 0xfffffcdc
 1c0:	5005713c 	andpl	r7, r5, ip, lsr r1
 1c4:	270241aa 	strcs	r4, [r2, -sl, lsr #3]
 1c8:	be0b1010 	mcrlt	0, 0, r1, cr11, cr0, {0}
 1cc:	c90c2086 	stmdbgt	ip, {r1, r2, r7, sp}
 1d0:	5768b525 	strbpl	fp, [r8, -r5, lsr #10]!
 1d4:	206f85b3 	strhtcs	r8, [pc], #-83
 1d8:	b966d409 	stmdblt	r6!, {r0, r3, sl, ip, lr, pc}^
 1dc:	ce61e49f 	mcrgt	4, 3, lr, cr1, cr15, {4}
 1e0:	5edef90e 	vfnmspl.f16	s31, s28, s28	; <UNPREDICTABLE>
 1e4:	29d9c998 	ldmibcs	r9, {r3, r4, r7, r8, fp, lr, pc}^
 1e8:	b0d09822 	sbcslt	r9, r0, r2, lsr #16
 1ec:	c7d7a8b4 			; <UNDEFINED> instruction: 0xc7d7a8b4
 1f0:	59b33d17 	ldmibpl	r3!, {r0, r1, r2, r4, r8, sl, fp, ip, sp}
 1f4:	2eb40d81 	cdpcs	13, 11, cr0, cr4, cr1, {4}
 1f8:	b7bd5c3b 			; <UNDEFINED> instruction: 0xb7bd5c3b
 1fc:	c0ba6cad 	adcsgt	r6, sl, sp, lsr #25
 200:	edb88320 	ldc	3, cr8, [r8, #128]!	; 0x80
 204:	9abfb3b6 	bls	fefed0e4 <our_crc32+0xfefed0a8>
 208:	03b6e20c 			; <UNDEFINED> instruction: 0x03b6e20c
 20c:	74b1d29a 	ldrtvc	sp, [r1], #666	; 0x29a
 210:	ead54739 	b	ff551efc <our_crc32+0xff551ec0>
 214:	9dd277af 	ldclls	7, cr7, [r2, #700]	; 0x2bc
 218:	04db2615 	ldrbeq	r2, [fp], #1557	; 0x615
 21c:	73dc1683 	bicsvc	r1, ip, #137363456	; 0x8300000
 220:	e3630b12 	cmn	r3, #18432	; 0x4800
 224:	94643b84 	strbtls	r3, [r4], #-2948	; 0xfffff47c
 228:	0d6d6a3e 	vpusheq	{s13-s74}
 22c:	7a6a5aa8 	bvc	1a96cd4 <our_crc32+0x1a96c98>
 230:	e40ecf0b 	str	ip, [lr], #-3851	; 0xfffff0f5
 234:	9309ff9d 	movwls	pc, #40861	; 0x9f9d	; <UNPREDICTABLE>
 238:	0a00ae27 	beq	2badc <our_crc32+0x2baa0>
 23c:	7d079eb1 	stcvc	14, cr9, [r7, #-708]	; 0xfffffd3c
 240:	f00f9344 			; <UNDEFINED> instruction: 0xf00f9344
 244:	8708a3d2 			; <UNDEFINED> instruction: 0x8708a3d2
 248:	1e01f268 	cdpne	2, 0, cr15, cr1, cr8, {3}
 24c:	6906c2fe 	stmdbvs	r6, {r1, r2, r3, r4, r5, r6, r7, r9, lr, pc}
 250:	f762575d 			; <UNDEFINED> instruction: 0xf762575d
 254:	806567cb 	rsbhi	r6, r5, fp, asr #15
 258:	196c3671 	stmdbne	ip!, {r0, r4, r5, r6, r9, sl, ip, sp}^
 25c:	6e6b06e7 	cdpvs	6, 6, cr0, cr11, cr7, {7}
 260:	fed41b76 	mrc2	11, 6, r1, cr4, cr6, {3}	; <UNPREDICTABLE>
 264:	89d32be0 	ldmibhi	r3, {r5, r6, r7, r8, r9, fp, sp}^
 268:	10da7a5a 	sbcsne	r7, sl, sl, asr sl
 26c:	67dd4acc 	ldrbvs	r4, [sp, ip, asr #21]
 270:	f9b9df6f 			; <UNDEFINED> instruction: 0xf9b9df6f
 274:	8ebeeff9 	mrchi	15, 5, lr, cr14, cr9, {7}
 278:	17b7be43 	ldrne	fp, [r7, r3, asr #28]!
 27c:	60b08ed5 	ldrsbtvs	r8, [r0], r5
 280:	d6d6a3e8 	ldrble	sl, [r6], r8, ror #7
 284:	a1d1937e 	bicsge	r9, r1, lr, ror r3
 288:	38d8c2c4 	ldmcc	r8, {r2, r6, r7, r9, lr, pc}^
 28c:	4fdff252 	svcmi	0x00dff252
 290:	d1bb67f1 			; <UNDEFINED> instruction: 0xd1bb67f1
 294:	a6bc5767 	ldrtge	r5, [ip], r7, ror #14
 298:	3fb506dd 	svccc	0x00b506dd
 29c:	48b2364b 	ldmmi	r2!, {r0, r1, r3, r6, r9, sl, ip, sp}
 2a0:	d80d2bda 	stmdale	sp, {r1, r3, r4, r6, r7, r8, r9, fp, sp}
 2a4:	af0a1b4c 	svcge	0x000a1b4c
 2a8:	36034af6 			; <UNDEFINED> instruction: 0x36034af6
 2ac:	41047a60 	tstmi	r4, r0, ror #20
 2b0:	df60efc3 	svcle	0x0060efc3
 2b4:	a867df55 	stmdage	r7!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, lr, pc}^
 2b8:	316e8eef 	cmncc	lr, pc, ror #29
 2bc:	4669be79 			; <UNDEFINED> instruction: 0x4669be79
 2c0:	cb61b38c 	blgt	186d0f8 <our_crc32+0x186d0bc>
 2c4:	bc66831a 	stcllt	3, cr8, [r6], #-104	; 0xffffff98
 2c8:	256fd2a0 	strbcs	sp, [pc, #-672]!	; 30 <crc32_tab+0x30>
 2cc:	5268e236 	rsbpl	lr, r8, #1610612739	; 0x60000003
 2d0:	cc0c7795 	stcgt	7, cr7, [ip], {149}	; 0x95
 2d4:	bb0b4703 	bllt	2d1ee8 <our_crc32+0x2d1eac>
 2d8:	220216b9 	andcs	r1, r2, #193986560	; 0xb900000
 2dc:	5505262f 	strpl	r2, [r5, #-1583]	; 0xfffff9d1
 2e0:	c5ba3bbe 	ldrgt	r3, [sl, #3006]!	; 0xbbe
 2e4:	b2bd0b28 	adcslt	r0, sp, #40, 22	; 0xa000
 2e8:	2bb45a92 	blcs	fed16d38 <our_crc32+0xfed16cfc>
 2ec:	5cb36a04 	vldmiapl	r3!, {s12-s15}
 2f0:	c2d7ffa7 	sbcsgt	pc, r7, #668	; 0x29c
 2f4:	b5d0cf31 	ldrblt	ip, [r0, #3889]	; 0xf31
 2f8:	2cd99e8b 	ldclcs	14, cr9, [r9], {139}	; 0x8b
 2fc:	5bdeae1d 	blpl	ff7abb78 <our_crc32+0xff7abb3c>
 300:	9b64c2b0 	blls	1930dc8 <our_crc32+0x1930d8c>
 304:	ec63f226 	sfm	f7, 3, [r3], #-152	; 0xffffff68
 308:	756aa39c 	strbvc	sl, [sl, #-924]!	; 0xfffffc64
 30c:	026d930a 	rsbeq	r9, sp, #671088640	; 0x28000000
 310:	9c0906a9 	stcls	6, cr0, [r9], {169}	; 0xa9
 314:	eb0e363f 	bl	38dc18 <our_crc32+0x38dbdc>
 318:	72076785 	andvc	r6, r7, #34865152	; 0x2140000
 31c:	05005713 	streq	r5, [r0, #-1811]	; 0xfffff8ed
 320:	95bf4a82 	ldrls	r4, [pc, #2690]!	; daa <our_crc32+0xd6e>
 324:	e2b87a14 	adcs	r7, r8, #20, 20	; 0x14000
 328:	7bb12bae 	blvc	fec4b1e8 <our_crc32+0xfec4b1ac>
 32c:	0cb61b38 	vldmiaeq	r6!, {d1-d28}
 330:	92d28e9b 	sbcsls	r8, r2, #2480	; 0x9b0
 334:	e5d5be0d 	ldrb	fp, [r5, #3597]	; 0xe0d
 338:	7cdcefb7 	ldclvc	15, cr14, [ip], {183}	; 0xb7
 33c:	0bdbdf21 	bleq	ff6f7fc8 <our_crc32+0xff6f7f8c>
 340:	86d3d2d4 			; <UNDEFINED> instruction: 0x86d3d2d4
 344:	f1d4e242 			; <UNDEFINED> instruction: 0xf1d4e242
 348:	68ddb3f8 	ldmvs	sp, {r3, r4, r5, r6, r7, r8, r9, ip, sp, pc}^
 34c:	1fda836e 	svcne	0x00da836e
 350:	81be16cd 			; <UNDEFINED> instruction: 0x81be16cd
 354:	f6b9265b 			; <UNDEFINED> instruction: 0xf6b9265b
 358:	6fb077e1 	svcvs	0x00b077e1
 35c:	18b74777 	ldmne	r7!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, lr}
 360:	88085ae6 	stmdahi	r8, {r1, r2, r5, r6, r7, r9, fp, ip, lr}
 364:	ff0f6a70 			; <UNDEFINED> instruction: 0xff0f6a70
 368:	66063bca 	strvs	r3, [r6], -sl, asr #23
 36c:	11010b5c 	tstne	r1, ip, asr fp
 370:	8f659eff 	svchi	0x00659eff
 374:	f862ae69 			; <UNDEFINED> instruction: 0xf862ae69
 378:	616bffd3 	ldrdvs	pc, [fp, #-243]!	; 0xffffff0d
 37c:	166ccf45 	strbtne	ip, [ip], -r5, asr #30
 380:	a00ae278 	andge	lr, sl, r8, ror r2
 384:	d70dd2ee 	strle	sp, [sp, -lr, ror #5]
 388:	4e048354 	mcrmi	3, 0, r8, cr4, cr4, {2}
 38c:	3903b3c2 	stmdbcc	r3, {r1, r6, r7, r8, r9, ip, sp, pc}
 390:	a7672661 	strbge	r2, [r7, -r1, ror #12]!
 394:	d06016f7 	strdle	r1, [r0], #-103	; 0xffffff99	; <UNPREDICTABLE>
 398:	4969474d 	stmdbmi	r9!, {r0, r2, r3, r6, r8, r9, sl, lr}^
 39c:	3e6e77db 	mcrcc	7, 3, r7, cr14, cr11, {6}
 3a0:	aed16a4a 	vfnmage.f32	s13, s2, s20
 3a4:	d9d65adc 	ldmible	r6, {r2, r3, r4, r6, r7, r9, fp, ip, lr}^
 3a8:	40df0b66 	sbcsmi	r0, pc, r6, ror #22
 3ac:	37d83bf0 			; <UNDEFINED> instruction: 0x37d83bf0
 3b0:	a9bcae53 	ldmibge	ip!, {r0, r1, r4, r6, r9, sl, fp, sp, pc}
 3b4:	debb9ec5 	cdple	14, 11, cr9, cr11, cr5, {6}
 3b8:	47b2cf7f 			; <UNDEFINED> instruction: 0x47b2cf7f
 3bc:	30b5ffe9 	adcscc	pc, r5, r9, ror #31
 3c0:	bdbdf21c 	lfmlt	f7, 1, [sp, #112]!	; 0x70
 3c4:	cabac28a 	bgt	feeb0df4 <our_crc32+0xfeeb0db8>
 3c8:	53b39330 			; <UNDEFINED> instruction: 0x53b39330
 3cc:	24b4a3a6 	ldrtcs	sl, [r4], #934	; 0x3a6
 3d0:	bad03605 	blt	ff40dbec <our_crc32+0xff40dbb0>
 3d4:	cdd70693 	ldclgt	6, cr0, [r7, #588]	; 0x24c
 3d8:	54de5729 	ldrbpl	r5, [lr], #1833	; 0x729
 3dc:	23d967bf 	bicscs	r6, r9, #50069504	; 0x2fc0000
 3e0:	b3667a2e 	cmnlt	r6, #188416	; 0x2e000
 3e4:	c4614ab8 	strbtgt	r4, [r1], #-2744	; 0xfffff548
 3e8:	5d681b02 	vstmdbpl	r8!, {d17}
 3ec:	2a6f2b94 	bcs	1bcb244 <our_crc32+0x1bcb208>
 3f0:	b40bbe37 	strlt	fp, [fp], #-3639	; 0xfffff1c9
 3f4:	c30c8ea1 	movwgt	r8, #52897	; 0xcea1
 3f8:	5a05df1b 	bpl	17806c <our_crc32+0x178030>
 3fc:	2d02ef8d 	stccs	15, cr14, [r2, #-564]	; 0xfffffdcc

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000017d 	andeq	r0, r0, sp, ror r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e8 	andeq	r0, r0, r8, ror #1
  10:	0000610c 	andeq	r6, r0, ip, lsl #2
  14:	00000a00 	andeq	r0, r0, r0, lsl #20
  18:	00000000 	andeq	r0, r0, r0
  1c:	00004c00 	andeq	r4, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	000000dc 	ldrdeq	r0, [r0], -ip
  2c:	c0050202 	andgt	r0, r5, r2, lsl #4
  30:	02000000 	andeq	r0, r0, #0
  34:	00d30504 	sbcseq	r0, r3, r4, lsl #10
  38:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  3c:	00009a05 	andeq	r9, r0, r5, lsl #20
  40:	00920300 	addseq	r0, r2, r0, lsl #6
  44:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
  48:	00005218 	andeq	r5, r0, r8, lsl r2
  4c:	00410400 	subeq	r0, r1, r0, lsl #8
  50:	01020000 	mrseq	r0, (UNDEF: 2)
  54:	00002e08 	andeq	r2, r0, r8, lsl #28
  58:	07020200 	streq	r0, [r2, -r0, lsl #4]
  5c:	0000004e 	andeq	r0, r0, lr, asr #32
  60:	0000ca03 	andeq	ip, r0, r3, lsl #20
  64:	19340200 	ldmdbne	r4!, {r9}
  68:	0000006c 	andeq	r0, r0, ip, rrx
  6c:	3c070402 	cfstrscc	mvf0, [r7], {2}
  70:	02000000 	andeq	r0, r0, #0
  74:	007b0708 	rsbseq	r0, fp, r8, lsl #14
  78:	04050000 	streq	r0, [r5], #-0
  7c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  80:	07040200 	streq	r0, [r4, -r0, lsl #4]
  84:	0000006e 	andeq	r0, r0, lr, rrx
  88:	00006006 	andeq	r6, r0, r6
  8c:	00009800 	andeq	r9, r0, r0, lsl #16
  90:	00810700 	addeq	r0, r1, r0, lsl #14
  94:	00ff0000 	rscseq	r0, pc, r0
  98:	00000008 	andeq	r0, r0, r8
  9c:	11080100 	mrsne	r0, (UNDEF: 24)
  a0:	00000088 	andeq	r0, r0, r8, lsl #1
  a4:	00000305 	andeq	r0, r0, r5, lsl #6
  a8:	a8090000 	stmdage	r9, {}	; <UNPREDICTABLE>
  ac:	01000000 	mrseq	r0, (UNDEF: 0)
  b0:	00600a3f 	rsbeq	r0, r0, pc, lsr sl
  b4:	003c0000 	eorseq	r0, ip, r0
  b8:	00100000 	andseq	r0, r0, r0
  bc:	9c010000 	stcls	0, cr0, [r1], {-0}
  c0:	0000010a 	andeq	r0, r0, sl, lsl #2
  c4:	6675620a 	ldrbtvs	r6, [r5], -sl, lsl #4
  c8:	203f0100 	eorscs	r0, pc, r0, lsl #2
  cc:	0000010a 	andeq	r0, r0, sl, lsl #2
  d0:	00000004 	andeq	r0, r0, r4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00019d0b 	andeq	r9, r1, fp, lsl #26
  dc:	2e3f0100 	rsfcse	f0, f7, f0
  e0:	00000081 	andeq	r0, r0, r1, lsl #1
  e4:	00000029 	andeq	r0, r0, r9, lsr #32
  e8:	00000025 	andeq	r0, r0, r5, lsr #32
  ec:	0000480c 	andeq	r4, r0, ip, lsl #16
  f0:	00011100 	andeq	r1, r1, r0, lsl #2
  f4:	50010d00 	andpl	r0, r1, r0, lsl #26
  f8:	5001f303 	andpl	pc, r1, r3, lsl #6
  fc:	0351010d 	cmpeq	r1, #1073741827	; 0x40000003
 100:	0d5101f3 	ldfeqe	f0, [r1, #-972]	; 0xfffffc34
 104:	30015201 	andcc	r5, r1, r1, lsl #4
 108:	040e0000 	streq	r0, [lr], #-0
 10c:	00000110 	andeq	r0, r0, r0, lsl r1
 110:	00b2090f 	adcseq	r0, r2, pc, lsl #18
 114:	36010000 	strcc	r0, [r1], -r0
 118:	0000600a 	andeq	r6, r0, sl
 11c:	00000000 	andeq	r0, r0, r0
 120:	00003c00 	andeq	r3, r0, r0, lsl #24
 124:	7a9c0100 	bvc	fe70052c <our_crc32+0xfe7004f0>
 128:	0a000001 	beq	134 <.debug_info+0x134>
 12c:	00667562 	rsbeq	r7, r6, r2, ror #10
 130:	0a243601 	beq	90d93c <our_crc32+0x90d900>
 134:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
 138:	4a000000 	bmi	140 <.debug_info+0x140>
 13c:	0b000000 	bleq	144 <.debug_info+0x144>
 140:	0000019d 	muleq	r0, sp, r1
 144:	81323601 	teqhi	r2, r1, lsl #12
 148:	73000000 	movwvc	r0, #0
 14c:	6f000000 	svcvs	0x00000000
 150:	0a000000 	beq	158 <.debug_info+0x158>
 154:	00637263 	rsbeq	r7, r3, r3, ror #4
 158:	60413601 	subvs	r3, r1, r1, lsl #12
 15c:	95000000 	strls	r0, [r0, #-0]
 160:	91000000 	mrsls	r0, (UNDEF: 0)
 164:	10000000 	andne	r0, r0, r0
 168:	37010070 	smlsdxcc	r1, r0, r0, r0
 16c:	00017a14 	andeq	r7, r1, r4, lsl sl
 170:	0000b900 	andeq	fp, r0, r0, lsl #18
 174:	0000b300 	andeq	fp, r0, r0, lsl #6
 178:	040e0000 	streq	r0, [lr], #-0
 17c:	0000004d 	andeq	r0, r0, sp, asr #32
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <our_crc32+0x2c0070>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <our_crc32+0x380bec>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00260400 	eoreq	r0, r6, r0, lsl #8
  30:	00001349 	andeq	r1, r0, r9, asr #6
  34:	0b002405 	bleq	9050 <our_crc32+0x9014>
  38:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  3c:	06000008 	streq	r0, [r0], -r8
  40:	13490101 	movtne	r0, #37121	; 0x9101
  44:	00001301 	andeq	r1, r0, r1, lsl #6
  48:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
  4c:	000b2f13 	andeq	r2, fp, r3, lsl pc
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <our_crc32+0xe8382c>
  58:	0b390b3b 	bleq	e42d4c <our_crc32+0xe42d10>
  5c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  60:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  64:	03193f01 	tsteq	r9, #1, 30
  68:	3b0b3a0e 	blcc	2ce8a8 <our_crc32+0x2ce86c>
  6c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  70:	11134919 	tstne	r3, r9, lsl r9
  74:	40061201 	andmi	r1, r6, r1, lsl #4
  78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300050a 	movweq	r0, #1290	; 0x50a
  84:	3b0b3a08 	blcc	2ce8ac <our_crc32+0x2ce870>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  90:	00001742 	andeq	r1, r0, r2, asr #14
  94:	0300050b 	movweq	r0, #1291	; 0x50b
  98:	3b0b3a0e 	blcc	2ce8d8 <our_crc32+0x2ce89c>
  9c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a4:	00001742 	andeq	r1, r0, r2, asr #14
  a8:	0182890c 	orreq	r8, r2, ip, lsl #18
  ac:	31011101 	tstcc	r1, r1, lsl #2
  b0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b4:	0001828a 	andeq	r8, r1, sl, lsl #5
  b8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  bc:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  c0:	0b0b000f 	bleq	2c0104 <our_crc32+0x2c00c8>
  c4:	00001349 	andeq	r1, r0, r9, asr #6
  c8:	0000260f 	andeq	r2, r0, pc, lsl #12
  cc:	00341000 	eorseq	r1, r4, r0
  d0:	0b3a0803 	bleq	e820e4 <our_crc32+0xe820a8>
  d4:	0b390b3b 	bleq	e42dc8 <our_crc32+0xe42d8c>
  d8:	17021349 	strne	r1, [r2, -r9, asr #6]
  dc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000003c 	andeq	r0, r0, ip, lsr r0
   8:	00000047 	andeq	r0, r0, r7, asr #32
   c:	47500001 	ldrbmi	r0, [r0, -r1]
  10:	4c000000 	stcmi	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00003c00 	andeq	r3, r0, r0, lsl #24
  2c:	00004700 	andeq	r4, r0, r0, lsl #14
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	00000047 	andeq	r0, r0, r7, asr #32
  38:	0000004c 	andeq	r0, r0, ip, asr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
  44:	00000000 	andeq	r0, r0, r0
  48:	01000000 	mrseq	r0, (UNDEF: 0)
  4c:	00000001 	andeq	r0, r0, r1
  50:	00040000 	andeq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00000450 	andeq	r0, r0, r0, asr r4
  5c:	00003c00 	andeq	r3, r0, r0, lsl #24
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00085100 	andeq	r5, r8, r0, lsl #2
  80:	003c0000 	eorseq	r0, ip, r0
  84:	00010000 	andeq	r0, r1, r0
  88:	0000005c 	andeq	r0, r0, ip, asr r0
	...
  98:	00000400 	andeq	r0, r0, r0, lsl #8
  9c:	52000100 	andpl	r0, r0, #0, 2
  a0:	00000004 	andeq	r0, r0, r4
  a4:	0000003c 	andeq	r0, r0, ip, lsr r0
  a8:	00520001 	subseq	r0, r2, r1
  ac:	00000000 	andeq	r0, r0, r0
  b0:	02000000 	andeq	r0, r0, #0
  b4:	00000101 	andeq	r0, r0, r1, lsl #2
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00001000 	andeq	r1, r0, r0
  c0:	50000100 	andpl	r0, r0, r0, lsl #2
  c4:	00000010 	andeq	r0, r0, r0, lsl r0
  c8:	00000014 	andeq	r0, r0, r4, lsl r0
  cc:	01700003 	cmneq	r0, r3
  d0:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  d4:	00003400 	andeq	r3, r0, r0, lsl #8
  d8:	50000100 	andpl	r0, r0, r0, lsl #2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004c 	andeq	r0, r0, ip, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b6 	strheq	r0, [r0], -r6
   4:	00580003 	subseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <our_crc32+0xffffff89>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <our_crc32+0xfffffe24>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  40:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	2e637263 	cdpcs	2, 6, cr7, cr3, cr3, {3}
  50:	00010063 	andeq	r0, r1, r3, rrx
  54:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  58:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  5c:	00020068 	andeq	r0, r2, r8, rrx
  60:	46050000 	strmi	r0, [r5], -r0
  64:	00020500 	andeq	r0, r2, r0, lsl #10
  68:	03000000 	movweq	r0, #0
  6c:	05050135 	streq	r0, [r5, #-309]	; 0xfffffecb
  70:	09051413 	stmdbeq	r5, {r0, r1, r4, sl, ip}
  74:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  78:	0b052f06 	bleq	14bc98 <our_crc32+0x14bc5c>
  7c:	06100501 	ldreq	r0, [r0], -r1, lsl #10
  80:	2e0b0501 	cfsh32cs	mvfx0, mvfx11, #1
  84:	4b060905 	blmi	1824a0 <our_crc32+0x182464>
  88:	01062005 	tsteq	r6, r5
  8c:	052e1e05 	streq	r1, [lr, #-3589]!	; 0xfffff1fb
  90:	18052e26 	stmdane	r5, {r1, r2, r5, r9, sl, fp, sp}
  94:	4a0d052e 	bmi	341554 <our_crc32+0x341518>
  98:	052d1005 	streq	r1, [sp, #-5]!
  9c:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
  a0:	2e130601 	cfmsub32cs	mvax0, mvfx0, mvfx3, mvfx1
  a4:	4c063405 	cfstrsmi	mvf3, [r6], {5}
  a8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  ac:	0c052f06 	stceq	15, cr2, [r5], {6}
  b0:	01050106 	tsteq	r5, r6, lsl #2
  b4:	0002024b 	andeq	r0, r2, fp, asr #4
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33637263 	cmncc	r3, #805306374	; 0x30000006
   4:	61745f32 	cmnvs	r4, r2, lsr pc
   8:	682f0062 	stmdavs	pc!, {r1, r5, r6}	; <UNPREDICTABLE>
   c:	2f656d6f 	svccs	0x00656d6f
  10:	2f6e6562 	svccs	0x006e6562
  14:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  18:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  1c:	30343173 	eorscc	r3, r4, r3, ror r1
  20:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  24:	2f6e6977 	svccs	0x006e6977
  28:	7062696c 	rsbvc	r6, r2, ip, ror #18
  2c:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  30:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  34:	63206465 			; <UNDEFINED> instruction: 0x63206465
  38:	00726168 	rsbseq	r6, r2, r8, ror #2
  3c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  40:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  44:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  48:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  4c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  50:	2074726f 	rsbscs	r7, r4, pc, ror #4
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  5c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  60:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 68 <.debug_str+0x68>
  64:	2f636269 	svccs	0x00636269
  68:	2e637263 	cdpcs	2, 6, cr7, cr3, cr3, {3}
  6c:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  70:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  74:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  78:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  7c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  80:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  84:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  88:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  8c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  90:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  94:	5f38746e 	svcpl	0x0038746e
  98:	6f6c0074 	svcvs	0x006c0074
  9c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a8:	5f72756f 	svcpl	0x0072756f
  ac:	33637263 	cmncc	r3, #805306374	; 0x30000006
  b0:	756f0032 	strbvc	r0, [pc, #-50]!	; 86 <.debug_str+0x86>
  b4:	72635f72 	rsbvc	r5, r3, #456	; 0x1c8
  b8:	5f323363 	svcpl	0x00323363
  bc:	00636e69 	rsbeq	r6, r3, r9, ror #28
  c0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  c8:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  cc:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
  d0:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
  d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  dc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e0:	63206465 			; <UNDEFINED> instruction: 0x63206465
  e4:	00726168 	rsbseq	r6, r2, r8, ror #2
  e8:	20554e47 	subscs	r4, r5, r7, asr #28
  ec:	20393943 	eorscs	r3, r9, r3, asr #18
  f0:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  f4:	30322031 	eorscc	r2, r2, r1, lsr r0
  f8:	30313931 	eorscc	r3, r1, r1, lsr r9
  fc:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 100:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 104:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 108:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 10c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 110:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 114:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 118:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 11c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 120:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 124:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 128:	205d3939 	subscs	r3, sp, r9, lsr r9
 12c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 130:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 134:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 138:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 13c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 140:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 144:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 148:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 14c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 150:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 154:	6f6c666d 	svcvs	0x006c666d
 158:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 15c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 160:	2074666f 	rsbscs	r6, r4, pc, ror #12
 164:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 168:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 16c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 170:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 174:	7a6b3676 	bvc	1acdb54 <our_crc32+0x1acdb18>
 178:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 17c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 180:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 184:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 188:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 18c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 190:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 194:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 198:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 19c:	7a697300 	bvc	1a5cda4 <our_crc32+0x1a5cd68>
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <our_crc32+0x80a594>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000003c 	andeq	r0, r0, ip, lsr r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <our_crc32+0x12cd7f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <our_crc32+0x463f4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


va-printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <isdigit>:
   0:	e2400030 	sub	r0, r0, #48	; 0x30
   4:	e3500009 	cmp	r0, #9
   8:	83a00000 	movhi	r0, #0
   c:	93a00001 	movls	r0, #1
  10:	e12fff1e 	bx	lr

00000014 <pad>:
  14:	e0401001 	sub	r1, r0, r1
  18:	e1510002 	cmp	r1, r2
  1c:	b3a03020 	movlt	r3, #32
  20:	b4c03001 	strblt	r3, [r0], #1
  24:	b2811001 	addlt	r1, r1, #1
  28:	bafffffa 	blt	18 <pad+0x4>
  2c:	e3a03000 	mov	r3, #0
  30:	e5c03000 	strb	r3, [r0]
  34:	e12fff1e 	bx	lr

00000038 <reverse>:
  38:	e042c003 	sub	ip, r2, r3
  3c:	e28cc001 	add	ip, ip, #1
  40:	e15c0001 	cmp	ip, r1
  44:	c04cc001 	subgt	ip, ip, r1
  48:	c083300c 	addgt	r3, r3, ip
  4c:	e2421001 	sub	r1, r2, #1
  50:	e1a02000 	mov	r2, r0
  54:	e1510003 	cmp	r1, r3
  58:	2451c001 	ldrbcs	ip, [r1], #-1
  5c:	24c2c001 	strbcs	ip, [r2], #1
  60:	2afffffb 	bcs	54 <reverse+0x1c>
  64:	e3a03000 	mov	r3, #0
  68:	e5c23000 	strb	r3, [r2]
  6c:	e12fff1e 	bx	lr

00000070 <emit>:
  70:	e92d40f0 	push	{r4, r5, r6, r7, lr}
  74:	e24dd04c 	sub	sp, sp, #76	; 0x4c
  78:	e1a05001 	mov	r5, r1
  7c:	e1a04002 	mov	r4, r2
  80:	e59d2060 	ldr	r2, [sp, #96]	; 0x60
  84:	e1520004 	cmp	r2, r4
  88:	c2442001 	subgt	r2, r4, #1
  8c:	e1a0c003 	mov	ip, r3
  90:	e2400002 	sub	r0, r0, #2
  94:	e350000e 	cmp	r0, #14
  98:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
  9c:	ea000050 	b	1e4 <emit+0x174>
  a0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  a4:	000001e4 	andeq	r0, r0, r4, ror #3
  a8:	000001e4 	andeq	r0, r0, r4, ror #3
  ac:	000001e4 	andeq	r0, r0, r4, ror #3
  b0:	000001e4 	andeq	r0, r0, r4, ror #3
  b4:	000001e4 	andeq	r0, r0, r4, ror #3
  b8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
  bc:	000001e4 	andeq	r0, r0, r4, ror #3
  c0:	000000dc 	ldrdeq	r0, [r0], -ip
  c4:	000001e4 	andeq	r0, r0, r4, ror #3
  c8:	000001e4 	andeq	r0, r0, r4, ror #3
  cc:	000001e4 	andeq	r0, r0, r4, ror #3
  d0:	000001e4 	andeq	r0, r0, r4, ror #3
  d4:	000001e4 	andeq	r0, r0, r4, ror #3
  d8:	00000154 	andeq	r0, r0, r4, asr r1
  dc:	e59d1064 	ldr	r1, [sp, #100]	; 0x64
  e0:	e2511000 	subs	r1, r1, #0
  e4:	13a01001 	movne	r1, #1
  e8:	e0111fa3 	ands	r1, r1, r3, lsr #31
  ec:	0a000016 	beq	14c <emit+0xdc>
  f0:	e263c000 	rsb	ip, r3, #0
  f4:	e3a06001 	mov	r6, #1
  f8:	e28d0008 	add	r0, sp, #8
  fc:	e59f3100 	ldr	r3, [pc, #256]	; 204 <emit+0x194>
 100:	e0831c93 	umull	r1, r3, r3, ip
 104:	e1a031a3 	lsr	r3, r3, #3
 108:	e1a0e003 	mov	lr, r3
 10c:	e0833103 	add	r3, r3, r3, lsl #2
 110:	e04c3083 	sub	r3, ip, r3, lsl #1
 114:	e1a01000 	mov	r1, r0
 118:	e2800001 	add	r0, r0, #1
 11c:	e59f70e4 	ldr	r7, [pc, #228]	; 208 <emit+0x198>
 120:	e7d73003 	ldrb	r3, [r7, r3]
 124:	e5c13000 	strb	r3, [r1]
 128:	e1a0300c 	mov	r3, ip
 12c:	e1a0c00e 	mov	ip, lr
 130:	e3530009 	cmp	r3, #9
 134:	8afffff0 	bhi	fc <emit+0x8c>
 138:	e3560000 	cmp	r6, #0
 13c:	13a0302d 	movne	r3, #45	; 0x2d
 140:	15c03000 	strbne	r3, [r0]
 144:	12810002 	addne	r0, r1, #2
 148:	ea00000f 	b	18c <emit+0x11c>
 14c:	e3a06000 	mov	r6, #0
 150:	eaffffe8 	b	f8 <emit+0x88>
 154:	e28d1008 	add	r1, sp, #8
 158:	e20c000f 	and	r0, ip, #15
 15c:	e59fe0a8 	ldr	lr, [pc, #168]	; 20c <emit+0x19c>
 160:	e7de0000 	ldrb	r0, [lr, r0]
 164:	e5c10000 	strb	r0, [r1]
 168:	e2811001 	add	r1, r1, #1
 16c:	e35c000f 	cmp	ip, #15
 170:	e1a0c22c 	lsr	ip, ip, #4
 174:	8afffff7 	bhi	158 <emit+0xe8>
 178:	e1a00001 	mov	r0, r1
 17c:	e3a03078 	mov	r3, #120	; 0x78
 180:	e4c03002 	strb	r3, [r0], #2
 184:	e3a03030 	mov	r3, #48	; 0x30
 188:	e5c13001 	strb	r3, [r1, #1]
 18c:	e28d1008 	add	r1, sp, #8
 190:	ebffff9f 	bl	14 <pad>
 194:	e1a02000 	mov	r2, r0
 198:	e28d3008 	add	r3, sp, #8
 19c:	e1a01004 	mov	r1, r4
 1a0:	e1a00005 	mov	r0, r5
 1a4:	ebffffa3 	bl	38 <reverse>
 1a8:	e28dd04c 	add	sp, sp, #76	; 0x4c
 1ac:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 1b0:	e5cd3008 	strb	r3, [sp, #8]
 1b4:	e28d0009 	add	r0, sp, #9
 1b8:	eafffff3 	b	18c <emit+0x11c>
 1bc:	e28d0008 	add	r0, sp, #8
 1c0:	e20c1001 	and	r1, ip, #1
 1c4:	e59fe044 	ldr	lr, [pc, #68]	; 210 <emit+0x1a0>
 1c8:	e7de1001 	ldrb	r1, [lr, r1]
 1cc:	e5c01000 	strb	r1, [r0]
 1d0:	e2800001 	add	r0, r0, #1
 1d4:	e35c0001 	cmp	ip, #1
 1d8:	e1a0c0ac 	lsr	ip, ip, #1
 1dc:	8afffff7 	bhi	1c0 <emit+0x150>
 1e0:	eaffffe9 	b	18c <emit+0x11c>
 1e4:	e59f3028 	ldr	r3, [pc, #40]	; 214 <emit+0x1a4>
 1e8:	e58d3000 	str	r3, [sp]
 1ec:	e3a03079 	mov	r3, #121	; 0x79
 1f0:	e59f2020 	ldr	r2, [pc, #32]	; 218 <emit+0x1a8>
 1f4:	e59f1020 	ldr	r1, [pc, #32]	; 21c <emit+0x1ac>
 1f8:	e59f0020 	ldr	r0, [pc, #32]	; 220 <emit+0x1b0>
 1fc:	ebfffffe 	bl	0 <printk>
 200:	ebfffffe 	bl	0 <clean_reboot>
 204:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 208:	0000002c 	andeq	r0, r0, ip, lsr #32
 20c:	00000038 	andeq	r0, r0, r8, lsr r0
 210:	0000004c 	andeq	r0, r0, ip, asr #32
 214:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 220:	00000014 	andeq	r0, r0, r4, lsl r0

00000224 <rpi_set_output>:
 224:	e3500000 	cmp	r0, #0
 228:	0a000006 	beq	248 <rpi_set_output+0x24>
 22c:	e59f303c 	ldr	r3, [pc, #60]	; 270 <rpi_set_output+0x4c>
 230:	e5830000 	str	r0, [r3]
 234:	e3510000 	cmp	r1, #0
 238:	012fff1e 	bxeq	lr
 23c:	e59f3030 	ldr	r3, [pc, #48]	; 274 <rpi_set_output+0x50>
 240:	e5831000 	str	r1, [r3]
 244:	e12fff1e 	bx	lr
 248:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 24c:	e24dd00c 	sub	sp, sp, #12
 250:	e59f3020 	ldr	r3, [pc, #32]	; 278 <rpi_set_output+0x54>
 254:	e58d3000 	str	r3, [sp]
 258:	e3a03020 	mov	r3, #32
 25c:	e59f2018 	ldr	r2, [pc, #24]	; 27c <rpi_set_output+0x58>
 260:	e59f1018 	ldr	r1, [pc, #24]	; 280 <rpi_set_output+0x5c>
 264:	e59f0018 	ldr	r0, [pc, #24]	; 284 <rpi_set_output+0x60>
 268:	ebfffffe 	bl	0 <printk>
 26c:	ebfffffe 	bl	0 <clean_reboot>
	...
 278:	00000050 	andeq	r0, r0, r0, asr r0
 27c:	00000008 	andeq	r0, r0, r8
 280:	00000000 	andeq	r0, r0, r0
 284:	00000014 	andeq	r0, r0, r4, lsl r0

00000288 <va_printk>:
 288:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 28c:	e24ddf45 	sub	sp, sp, #276	; 0x114
 290:	e1a09000 	mov	r9, r0
 294:	e58d2008 	str	r2, [sp, #8]
 298:	e58d300c 	str	r3, [sp, #12]
 29c:	e2411001 	sub	r1, r1, #1
 2a0:	e0808001 	add	r8, r0, r1
 2a4:	e3a03000 	mov	r3, #0
 2a8:	e5c03000 	strb	r3, [r0]
 2ac:	e1a04000 	mov	r4, r0
 2b0:	e1a06002 	mov	r6, r2
 2b4:	ea000001 	b	2c0 <va_printk+0x38>
 2b8:	e2866001 	add	r6, r6, #1
 2bc:	e4c43001 	strb	r3, [r4], #1
 2c0:	e5d63000 	ldrb	r3, [r6]
 2c4:	e3530000 	cmp	r3, #0
 2c8:	0a000102 	beq	6d8 <va_printk+0x450>
 2cc:	e1540008 	cmp	r4, r8
 2d0:	2a000100 	bcs	6d8 <va_printk+0x450>
 2d4:	e3530025 	cmp	r3, #37	; 0x25
 2d8:	1afffff6 	bne	2b8 <va_printk+0x30>
 2dc:	e5d62001 	ldrb	r2, [r6, #1]
 2e0:	e3520025 	cmp	r2, #37	; 0x25
 2e4:	04c43001 	strbeq	r3, [r4], #1
 2e8:	02866002 	addeq	r6, r6, #2
 2ec:	0afffff3 	beq	2c0 <va_printk+0x38>
 2f0:	e2866001 	add	r6, r6, #1
 2f4:	e3a05000 	mov	r5, #0
 2f8:	e5d67000 	ldrb	r7, [r6]
 2fc:	e1a0a007 	mov	sl, r7
 300:	e1a00007 	mov	r0, r7
 304:	ebffff3d 	bl	0 <isdigit>
 308:	e3500000 	cmp	r0, #0
 30c:	0a000004 	beq	324 <va_printk+0x9c>
 310:	e0855105 	add	r5, r5, r5, lsl #2
 314:	e0875085 	add	r5, r7, r5, lsl #1
 318:	e2455030 	sub	r5, r5, #48	; 0x30
 31c:	e2866001 	add	r6, r6, #1
 320:	eafffff4 	b	2f8 <va_printk+0x70>
 324:	e355001f 	cmp	r5, #31
 328:	8a00001a 	bhi	398 <va_printk+0x110>
 32c:	e2477062 	sub	r7, r7, #98	; 0x62
 330:	e3570016 	cmp	r7, #22
 334:	979ff107 	ldrls	pc, [pc, r7, lsl #2]
 338:	ea0000ce 	b	678 <va_printk+0x3f0>
 33c:	000005fc 	strdeq	r0, [r0], -ip
 340:	00000644 	andeq	r0, r0, r4, asr #12
 344:	0000055c 	andeq	r0, r0, ip, asr r5
 348:	00000678 	andeq	r0, r0, r8, ror r6
 34c:	00000544 	andeq	r0, r0, r4, asr #10
 350:	00000678 	andeq	r0, r0, r8, ror r6
 354:	00000678 	andeq	r0, r0, r8, ror r6
 358:	00000678 	andeq	r0, r0, r8, ror r6
 35c:	00000678 	andeq	r0, r0, r8, ror r6
 360:	00000678 	andeq	r0, r0, r8, ror r6
 364:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
 368:	00000678 	andeq	r0, r0, r8, ror r6
 36c:	00000678 	andeq	r0, r0, r8, ror r6
 370:	00000678 	andeq	r0, r0, r8, ror r6
 374:	000005c8 	andeq	r0, r0, r8, asr #11
 378:	00000678 	andeq	r0, r0, r8, ror r6
 37c:	00000678 	andeq	r0, r0, r8, ror r6
 380:	00000630 	andeq	r0, r0, r0, lsr r6
 384:	00000678 	andeq	r0, r0, r8, ror r6
 388:	00000594 	muleq	r0, r4, r5
 38c:	00000678 	andeq	r0, r0, r8, ror r6
 390:	00000678 	andeq	r0, r0, r8, ror r6
 394:	000005c8 	andeq	r0, r0, r8, asr #11
 398:	e59f334c 	ldr	r3, [pc, #844]	; 6ec <va_printk+0x464>
 39c:	e58d3000 	str	r3, [sp]
 3a0:	e3a03098 	mov	r3, #152	; 0x98
 3a4:	e59f2344 	ldr	r2, [pc, #836]	; 6f0 <va_printk+0x468>
 3a8:	e59f1344 	ldr	r1, [pc, #836]	; 6f4 <va_printk+0x46c>
 3ac:	e59f0344 	ldr	r0, [pc, #836]	; 6f8 <va_printk+0x470>
 3b0:	ebfffffe 	bl	0 <printk>
 3b4:	ebfffffe 	bl	0 <clean_reboot>
 3b8:	e3a02003 	mov	r2, #3
 3bc:	e59f1338 	ldr	r1, [pc, #824]	; 6fc <va_printk+0x474>
 3c0:	e1a00006 	mov	r0, r6
 3c4:	ebfffffe 	bl	0 <strncmp>
 3c8:	e3500000 	cmp	r0, #0
 3cc:	0a000005 	beq	3e8 <va_printk+0x160>
 3d0:	e3a02003 	mov	r2, #3
 3d4:	e59f1324 	ldr	r1, [pc, #804]	; 700 <va_printk+0x478>
 3d8:	e1a00006 	mov	r0, r6
 3dc:	ebfffffe 	bl	0 <strncmp>
 3e0:	e3500000 	cmp	r0, #0
 3e4:	1a00002d 	bne	4a0 <va_printk+0x218>
 3e8:	e286b002 	add	fp, r6, #2
 3ec:	e59d300c 	ldr	r3, [sp, #12]
 3f0:	e2833007 	add	r3, r3, #7
 3f4:	e3c33007 	bic	r3, r3, #7
 3f8:	e2832008 	add	r2, r3, #8
 3fc:	e58d200c 	str	r2, [sp, #12]
 400:	e593a000 	ldr	sl, [r3]
 404:	e5937004 	ldr	r7, [r3, #4]
 408:	e3a02003 	mov	r2, #3
 40c:	e59f12e8 	ldr	r1, [pc, #744]	; 6fc <va_printk+0x474>
 410:	e1a00006 	mov	r0, r6
 414:	ebfffffe 	bl	0 <strncmp>
 418:	e3500000 	cmp	r0, #0
 41c:	0a000027 	beq	4c0 <va_printk+0x238>
 420:	e3a02003 	mov	r2, #3
 424:	e59f12d4 	ldr	r1, [pc, #724]	; 700 <va_printk+0x478>
 428:	e1a00006 	mov	r0, r6
 42c:	ebfffffe 	bl	0 <strncmp>
 430:	e3500000 	cmp	r0, #0
 434:	1a00003b 	bne	528 <va_printk+0x2a0>
 438:	e3a06000 	mov	r6, #0
 43c:	e58d6004 	str	r6, [sp, #4]
 440:	e58d5000 	str	r5, [sp]
 444:	e1a03007 	mov	r3, r7
 448:	e3a02080 	mov	r2, #128	; 0x80
 44c:	e28d1010 	add	r1, sp, #16
 450:	e3a0000a 	mov	r0, #10
 454:	ebffff05 	bl	70 <emit>
 458:	e1a07000 	mov	r7, r0
 45c:	e58d6004 	str	r6, [sp, #4]
 460:	e58d5000 	str	r5, [sp]
 464:	e1a0300a 	mov	r3, sl
 468:	e3a02080 	mov	r2, #128	; 0x80
 46c:	e28d1090 	add	r1, sp, #144	; 0x90
 470:	e3a0000a 	mov	r0, #10
 474:	ebfffefd 	bl	70 <emit>
 478:	e59f1284 	ldr	r1, [pc, #644]	; 704 <va_printk+0x47c>
 47c:	e28d0010 	add	r0, sp, #16
 480:	ebfffffe 	bl	0 <strcmp>
 484:	e1500006 	cmp	r0, r6
 488:	1a000021 	bne	514 <va_printk+0x28c>
 48c:	e28d1090 	add	r1, sp, #144	; 0x90
 490:	e28d0010 	add	r0, sp, #16
 494:	ebfffffe 	bl	0 <strcpy>
 498:	e1a0600b 	mov	r6, fp
 49c:	ea00003a 	b	58c <va_printk+0x304>
 4a0:	e59f3260 	ldr	r3, [pc, #608]	; 708 <va_printk+0x480>
 4a4:	e58d3000 	str	r3, [sp]
 4a8:	e3a0309f 	mov	r3, #159	; 0x9f
 4ac:	e59f223c 	ldr	r2, [pc, #572]	; 6f0 <va_printk+0x468>
 4b0:	e59f123c 	ldr	r1, [pc, #572]	; 6f4 <va_printk+0x46c>
 4b4:	e59f023c 	ldr	r0, [pc, #572]	; 6f8 <va_printk+0x470>
 4b8:	ebfffffe 	bl	0 <printk>
 4bc:	ebfffffe 	bl	0 <clean_reboot>
 4c0:	e3a06000 	mov	r6, #0
 4c4:	e58d6004 	str	r6, [sp, #4]
 4c8:	e58d5000 	str	r5, [sp]
 4cc:	e1a03007 	mov	r3, r7
 4d0:	e3a02080 	mov	r2, #128	; 0x80
 4d4:	e28d1010 	add	r1, sp, #16
 4d8:	e3a00010 	mov	r0, #16
 4dc:	ebfffee3 	bl	70 <emit>
 4e0:	e1a07000 	mov	r7, r0
 4e4:	e58d6004 	str	r6, [sp, #4]
 4e8:	e58d5000 	str	r5, [sp]
 4ec:	e1a0300a 	mov	r3, sl
 4f0:	e3a02080 	mov	r2, #128	; 0x80
 4f4:	e28d1090 	add	r1, sp, #144	; 0x90
 4f8:	e3a00010 	mov	r0, #16
 4fc:	ebfffedb 	bl	70 <emit>
 500:	e28d1092 	add	r1, sp, #146	; 0x92
 504:	e28d0010 	add	r0, sp, #16
 508:	ebfffffe 	bl	0 <strcat>
 50c:	e1a0600b 	mov	r6, fp
 510:	ea00001d 	b	58c <va_printk+0x304>
 514:	e28d1090 	add	r1, sp, #144	; 0x90
 518:	e28d0010 	add	r0, sp, #16
 51c:	ebfffffe 	bl	0 <strcat>
 520:	e1a0600b 	mov	r6, fp
 524:	ea000018 	b	58c <va_printk+0x304>
 528:	e58d6000 	str	r6, [sp]
 52c:	e3a030b6 	mov	r3, #182	; 0xb6
 530:	e59f21b8 	ldr	r2, [pc, #440]	; 6f0 <va_printk+0x468>
 534:	e59f11b8 	ldr	r1, [pc, #440]	; 6f4 <va_printk+0x46c>
 538:	e59f01cc 	ldr	r0, [pc, #460]	; 70c <va_printk+0x484>
 53c:	ebfffffe 	bl	0 <printk>
 540:	ebfffffe 	bl	0 <clean_reboot>
 544:	e3a030be 	mov	r3, #190	; 0xbe
 548:	e59f21a0 	ldr	r2, [pc, #416]	; 6f0 <va_printk+0x468>
 54c:	e59f11a0 	ldr	r1, [pc, #416]	; 6f4 <va_printk+0x46c>
 550:	e59f01b8 	ldr	r0, [pc, #440]	; 710 <va_printk+0x488>
 554:	ebfffffe 	bl	0 <printk>
 558:	ebfffffe 	bl	0 <clean_reboot>
 55c:	e59d300c 	ldr	r3, [sp, #12]
 560:	e2832004 	add	r2, r3, #4
 564:	e58d200c 	str	r2, [sp, #12]
 568:	e5933000 	ldr	r3, [r3]
 56c:	e3a02001 	mov	r2, #1
 570:	e58d2004 	str	r2, [sp, #4]
 574:	e58d5000 	str	r5, [sp]
 578:	e3a02080 	mov	r2, #128	; 0x80
 57c:	e28d1010 	add	r1, sp, #16
 580:	e3a0000a 	mov	r0, #10
 584:	ebfffeb9 	bl	70 <emit>
 588:	e1a07000 	mov	r7, r0
 58c:	e2866001 	add	r6, r6, #1
 590:	ea00004a 	b	6c0 <va_printk+0x438>
 594:	e59d300c 	ldr	r3, [sp, #12]
 598:	e2832004 	add	r2, r3, #4
 59c:	e58d200c 	str	r2, [sp, #12]
 5a0:	e5933000 	ldr	r3, [r3]
 5a4:	e3a02000 	mov	r2, #0
 5a8:	e58d2004 	str	r2, [sp, #4]
 5ac:	e58d5000 	str	r5, [sp]
 5b0:	e3a02080 	mov	r2, #128	; 0x80
 5b4:	e28d1010 	add	r1, sp, #16
 5b8:	e3a0000a 	mov	r0, #10
 5bc:	ebfffeab 	bl	70 <emit>
 5c0:	e1a07000 	mov	r7, r0
 5c4:	eafffff0 	b	58c <va_printk+0x304>
 5c8:	e59d300c 	ldr	r3, [sp, #12]
 5cc:	e2832004 	add	r2, r3, #4
 5d0:	e58d200c 	str	r2, [sp, #12]
 5d4:	e5933000 	ldr	r3, [r3]
 5d8:	e3a02000 	mov	r2, #0
 5dc:	e58d2004 	str	r2, [sp, #4]
 5e0:	e58d5000 	str	r5, [sp]
 5e4:	e3a02080 	mov	r2, #128	; 0x80
 5e8:	e28d1010 	add	r1, sp, #16
 5ec:	e3a00010 	mov	r0, #16
 5f0:	ebfffe9e 	bl	70 <emit>
 5f4:	e1a07000 	mov	r7, r0
 5f8:	eaffffe3 	b	58c <va_printk+0x304>
 5fc:	e59d300c 	ldr	r3, [sp, #12]
 600:	e2832004 	add	r2, r3, #4
 604:	e58d200c 	str	r2, [sp, #12]
 608:	e5933000 	ldr	r3, [r3]
 60c:	e3a02000 	mov	r2, #0
 610:	e58d2004 	str	r2, [sp, #4]
 614:	e58d5000 	str	r5, [sp]
 618:	e3a02080 	mov	r2, #128	; 0x80
 61c:	e28d1010 	add	r1, sp, #16
 620:	e3a00002 	mov	r0, #2
 624:	ebfffe91 	bl	70 <emit>
 628:	e1a07000 	mov	r7, r0
 62c:	eaffffd6 	b	58c <va_printk+0x304>
 630:	e59d300c 	ldr	r3, [sp, #12]
 634:	e2832004 	add	r2, r3, #4
 638:	e58d200c 	str	r2, [sp, #12]
 63c:	e5937000 	ldr	r7, [r3]
 640:	eaffffd1 	b	58c <va_printk+0x304>
 644:	e59d300c 	ldr	r3, [sp, #12]
 648:	e2832004 	add	r2, r3, #4
 64c:	e58d200c 	str	r2, [sp, #12]
 650:	e5933000 	ldr	r3, [r3]
 654:	e3a02000 	mov	r2, #0
 658:	e58d2004 	str	r2, [sp, #4]
 65c:	e58d5000 	str	r5, [sp]
 660:	e3a02080 	mov	r2, #128	; 0x80
 664:	e28d1010 	add	r1, sp, #16
 668:	e3a00008 	mov	r0, #8
 66c:	ebfffe7f 	bl	70 <emit>
 670:	e1a07000 	mov	r7, r0
 674:	eaffffc4 	b	58c <va_printk+0x304>
 678:	e3a03000 	mov	r3, #0
 67c:	e5c63001 	strb	r3, [r6, #1]
 680:	e1a0200a 	mov	r2, sl
 684:	e1a0100a 	mov	r1, sl
 688:	e59f0084 	ldr	r0, [pc, #132]	; 714 <va_printk+0x48c>
 68c:	ebfffffe 	bl	0 <printk>
 690:	e59f3080 	ldr	r3, [pc, #128]	; 718 <va_printk+0x490>
 694:	e5933000 	ldr	r3, [r3]
 698:	e59d0008 	ldr	r0, [sp, #8]
 69c:	e12fff33 	blx	r3
 6a0:	e3a030e2 	mov	r3, #226	; 0xe2
 6a4:	e59f2044 	ldr	r2, [pc, #68]	; 6f0 <va_printk+0x468>
 6a8:	e59f1044 	ldr	r1, [pc, #68]	; 6f4 <va_printk+0x46c>
 6ac:	e59f0068 	ldr	r0, [pc, #104]	; 71c <va_printk+0x494>
 6b0:	ebfffffe 	bl	0 <printk>
 6b4:	ebfffffe 	bl	0 <clean_reboot>
 6b8:	e2877001 	add	r7, r7, #1
 6bc:	e4c43001 	strb	r3, [r4], #1
 6c0:	e1540008 	cmp	r4, r8
 6c4:	2afffefd 	bcs	2c0 <va_printk+0x38>
 6c8:	e5d73000 	ldrb	r3, [r7]
 6cc:	e3530000 	cmp	r3, #0
 6d0:	1afffff8 	bne	6b8 <va_printk+0x430>
 6d4:	eafffef9 	b	2c0 <va_printk+0x38>
 6d8:	e3a03000 	mov	r3, #0
 6dc:	e4c43001 	strb	r3, [r4], #1
 6e0:	e0440009 	sub	r0, r4, r9
 6e4:	e28ddf45 	add	sp, sp, #276	; 0x114
 6e8:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 6ec:	00000058 	andeq	r0, r0, r8, asr r0
 6f0:	00000018 	andeq	r0, r0, r8, lsl r0
 6f4:	00000000 	andeq	r0, r0, r0
 6f8:	00000014 	andeq	r0, r0, r4, lsl r0
 6fc:	00000064 	andeq	r0, r0, r4, rrx
 700:	00000068 	andeq	r0, r0, r8, rrx
 704:	00000028 	andeq	r0, r0, r8, lsr #32
 708:	0000006c 	andeq	r0, r0, ip, rrx
 70c:	000000a8 	andeq	r0, r0, r8, lsr #1
 710:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 714:	000000f8 	strdeq	r0, [r0], -r8
 718:	00000000 	andeq	r0, r0, r0
 71c:	00000128 	andeq	r0, r0, r8, lsr #2

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	762f6362 	strtvc	r6, [pc], -r2, ror #6
   8:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
   c:	6b746e69 	blvs	1d1b9b8 <va_printk+0x1d1b730>
  10:	0000632e 	andeq	r6, r0, lr, lsr #6
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <va_printk+0x1cc9284>
  20:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  24:	00000a73 	andeq	r0, r0, r3, ror sl
  28:	00000030 	andeq	r0, r0, r0, lsr r0
  2c:	33323130 	teqcc	r2, #48, 2
  30:	37363534 			; <UNDEFINED> instruction: 0x37363534
  34:	00003938 	andeq	r3, r0, r8, lsr r9
  38:	33323130 	teqcc	r2, #48, 2
  3c:	37363534 			; <UNDEFINED> instruction: 0x37363534
  40:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
  44:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  48:	00000000 	andeq	r0, r0, r0
  4c:	00003130 	andeq	r3, r0, r0, lsr r1
  50:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  54:	0070665f 	rsbseq	r6, r0, pc, asr r6
  58:	74646977 	strbtvc	r6, [r4], #-2423	; 0xfffff689
  5c:	203c2068 	eorscs	r2, ip, r8, rrx
  60:	00003233 	andeq	r3, r0, r3, lsr r2
  64:	00786c6c 	rsbseq	r6, r8, ip, ror #24
  68:	00646c6c 	rsbeq	r6, r4, ip, ror #24
  6c:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
  70:	28706d63 	ldmdacs	r0!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
  74:	202c7974 	eorcs	r7, ip, r4, ror r9
  78:	786c6c22 	stmdavc	ip!, {r1, r5, sl, fp, sp, lr}^
  7c:	33202c22 			; <UNDEFINED> instruction: 0x33202c22
  80:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	; 0xffffff5c
  84:	7c203020 	stcvc	0, cr3, [r0], #-128	; 0xffffff80
  88:	7473207c 	ldrbtvc	r2, [r3], #-124	; 0xffffff84
  8c:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  90:	79742870 	ldmdbvc	r4!, {r4, r5, r6, fp, sp}^
  94:	6c22202c 	stcvs	0, cr2, [r2], #-176	; 0xffffff50
  98:	2c22646c 	cfstrscs	mvf6, [r2], #-432	; 0xfffffe50
  9c:	20293320 	eorcs	r3, r9, r0, lsr #6
  a0:	30203d3d 	eorcc	r3, r0, sp, lsr sp
  a4:	00000000 	andeq	r0, r0, r0
  a8:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  ac:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  b0:	3a73253a 	bcc	1cc95a0 <va_printk+0x1cc9318>
  b4:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  b8:	736f706d 	cmnvc	pc, #109	; 0x6d
  bc:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  c0:	66203a65 	strtvs	r3, [r0], -r5, ror #20
  c4:	3c3d746d 	cfldrscc	mvf7, [sp], #-436	; 0xfffffe4c
  c8:	0a3e7325 	beq	f9cd64 <va_printk+0xf9cadc>
  cc:	0000000a 	andeq	r0, r0, sl
  d0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  d4:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  d8:	3a73253a 	bcc	1cc95c8 <va_printk+0x1cc9340>
  dc:	663a6425 	ldrtvs	r6, [sl], -r5, lsr #8
  e0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  e4:	746f6e20 	strbtvc	r6, [pc], #-3616	; ec <.rodata.str1.4+0xec>
  e8:	616e6520 	cmnvs	lr, r0, lsr #10
  ec:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
  f0:	0a212121 	beq	84857c <va_printk+0x8482f4>
  f4:	00000000 	andeq	r0, r0, r0
  f8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  fc:	203a6b74 	eorscs	r6, sl, r4, ror fp
 100:	20746f6e 	rsbscs	r6, r4, lr, ror #30
 104:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
 108:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 10c:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0xfffffce0
 110:	69666963 	stmdbvs	r6!, {r0, r1, r5, r6, r8, fp, sp, lr}^
 114:	27207265 	strcs	r7, [r0, -r5, ror #4]!
 118:	20276325 	eorcs	r6, r7, r5, lsr #6
 11c:	63736128 	cmnvs	r3, #40, 2
 120:	253d6969 	ldrcs	r6, [sp, #-2409]!	; 0xfffff697
 124:	000a2964 	andeq	r2, sl, r4, ror #18
 128:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 12c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 130:	3a73253a 	bcc	1cc9620 <va_printk+0x1cc9398>
 134:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 138:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 13c:	7265206b 	rsbvc	r2, r5, #107	; 0x6b
 140:	0a726f72 	beq	1c9bf10 <va_printk+0x1c9bc88>
 144:	Address 0x0000000000000144 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.4000>:
   0:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xfffff29b
   4:	00000000 	andeq	r0, r0, r0

00000008 <__FUNCTION__.3948>:
   8:	5f697072 	svcpl	0x00697072
   c:	5f746573 	svcpl	0x00746573
  10:	7074756f 	rsbsvc	r7, r4, pc, ror #10
  14:	00007475 	andeq	r7, r0, r5, ror r4

00000018 <__FUNCTION__.4026>:
  18:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  1c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  20:	Address 0x0000000000000020 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000a95 	muleq	r0, r5, sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000187 	andeq	r0, r0, r7, lsl #3
  10:	0000110c 	andeq	r1, r0, ip, lsl #2
  14:	00029000 	andeq	r9, r2, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00072000 	andeq	r2, r7, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	1e070403 	cdpne	4, 0, cr0, cr7, cr3, {0}
  30:	03000001 	movweq	r0, #1
  34:	00ed0601 	rsceq	r0, sp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00002405 	andeq	r2, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000008c 	andeq	r0, r0, ip, lsl #1
  48:	74050803 	strvc	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00bc0801 	adcseq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00014f07 	andeq	r4, r1, r7, lsl #30
  5c:	01100400 	tsteq	r0, r0, lsl #8
  60:	34020000 	strcc	r0, [r2], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000256 	andeq	r0, r0, r6, asr r2
  70:	00000804 	andeq	r0, r0, r4, lsl #16
  74:	19370200 	ldmdbne	r7!, {r9}
  78:	0000007c 	andeq	r0, r0, ip, ror r0
  7c:	f9070803 			; <UNDEFINED> instruction: 0xf9070803
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000025 	andeq	r0, r0, r5, lsr #32
  88:	00000092 	muleq	r0, r2, r0
  8c:	00002506 	andeq	r2, r0, r6, lsl #10
  90:	3d070000 	stccc	0, cr0, [r7, #-0]
  94:	03000000 	movweq	r0, #0
  98:	009e0e1c 	addseq	r0, lr, ip, lsl lr
  9c:	04080000 	streq	r0, [r8], #-0
  a0:	00000083 	andeq	r0, r0, r3, lsl #1
  a4:	00002505 	andeq	r2, r0, r5, lsl #10
  a8:	0000b300 	andeq	fp, r0, r0, lsl #6
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000c004 	andeq	ip, r0, r4
  b8:	08010300 	stmdaeq	r1, {r8, r9}
  bc:	00000167 	andeq	r0, r0, r7, ror #2
  c0:	0000b909 	andeq	fp, r0, r9, lsl #18
  c4:	01190700 	tsteq	r9, r0, lsl #14
  c8:	21030000 	mrscs	r0, (UNDEF: 3)
  cc:	0000d10e 	andeq	sp, r0, lr, lsl #2
  d0:	a4040800 	strge	r0, [r4], #-2048	; 0xfffff800
  d4:	07000000 	streq	r0, [r0, -r0]
  d8:	00000051 	andeq	r0, r0, r1, asr r0
  dc:	b90d0b04 	stmdblt	sp, {r2, r8, r9, fp}
  e0:	07000000 	streq	r0, [r0, -r0]
  e4:	0000023c 	andeq	r0, r0, ip, lsr r2
  e8:	b90d0c04 	stmdblt	sp, {r2, sl, fp}
  ec:	07000000 	streq	r0, [r0, -r0]
  f0:	00000060 	andeq	r0, r0, r0, rrx
  f4:	b90d0d04 	stmdblt	sp, {r2, r8, sl, fp}
  f8:	07000000 	streq	r0, [r0, -r0]
  fc:	000000d2 	ldrdeq	r0, [r0], -r2
 100:	b90d0e04 	stmdblt	sp, {r2, r9, sl, fp}
 104:	07000000 	streq	r0, [r0, -r0]
 108:	00000281 	andeq	r0, r0, r1, lsl #5
 10c:	b90d0f04 	stmdblt	sp, {r2, r8, r9, sl, fp}
 110:	07000000 	streq	r0, [r0, -r0]
 114:	000000af 	andeq	r0, r0, pc, lsr #1
 118:	b90d1004 	stmdblt	sp, {r2, ip}
 11c:	07000000 	streq	r0, [r0, -r0]
 120:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 124:	b90d1104 	stmdblt	sp, {r2, r8, ip}
 128:	07000000 	streq	r0, [r0, -r0]
 12c:	000000de 	ldrdeq	r0, [r0], -lr
 130:	b90d1204 	stmdblt	sp, {r2, r9, ip}
 134:	04000000 	streq	r0, [r0], #-0
 138:	0000002e 	andeq	r0, r0, lr, lsr #32
 13c:	431b2805 	tstmi	fp, #327680	; 0x50000
 140:	0a000001 	beq	14c <.debug_info+0x14c>
 144:	00000082 	andeq	r0, r0, r2, lsl #1
 148:	5a000604 	bpl	1960 <va_printk+0x16d8>
 14c:	0b000001 	bleq	158 <.debug_info+0x158>
 150:	00000162 	andeq	r0, r0, r2, ror #2
 154:	0000015a 	andeq	r0, r0, sl, asr r1
 158:	040c0000 	streq	r0, [ip], #-0
 15c:	00004904 	andeq	r4, r0, r4, lsl #18
 160:	18630500 	stmdane	r3!, {r8, sl}^
 164:	00000137 	andeq	r0, r0, r7, lsr r1
 168:	0002700d 	andeq	r7, r2, sp
 16c:	05810100 	streq	r0, [r1, #256]	; 0x100
 170:	00000025 	andeq	r0, r0, r5, lsr #32
 174:	00000288 	andeq	r0, r0, r8, lsl #5
 178:	00000498 	muleq	r0, r8, r4
 17c:	06d59c01 	ldrbeq	r9, [r5], r1, lsl #24
 180:	620e0000 	andvs	r0, lr, #0
 184:	01006675 	tsteq	r0, r5, ror r6
 188:	06d51581 	ldrbeq	r1, [r5], r1, lsl #11
 18c:	00060000 	andeq	r0, r6, r0
 190:	00000000 	andeq	r0, r0, r0
 194:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 198:	1e810100 	rmfnes	f0, f1, f0
 19c:	00000025 	andeq	r0, r0, r5, lsr #32
 1a0:	00000038 	andeq	r0, r0, r8, lsr r0
 1a4:	00000032 	andeq	r0, r0, r2, lsr r0
 1a8:	746d660e 	strbtvc	r6, [sp], #-1550	; 0xfffff9f2
 1ac:	2d810100 	stfcss	f0, [r1]
 1b0:	000000b3 	strheq	r0, [r0], -r3
 1b4:	00000072 	andeq	r0, r0, r2, ror r0
 1b8:	00000066 	andeq	r0, r0, r6, rrx
 1bc:	00012b0f 	andeq	r2, r1, pc, lsl #22
 1c0:	3a810100 	bcc	fe0405c8 <va_printk+0xfe040340>
 1c4:	0000015c 	andeq	r0, r0, ip, asr r1
 1c8:	7dd49103 	ldfvcp	f1, [r4, #12]
 1cc:	01007010 	tsteq	r0, r0, lsl r0
 1d0:	06d50882 	ldrbeq	r0, [r5], r2, lsl #17
 1d4:	00d00000 	sbcseq	r0, r0, r0
 1d8:	00bc0000 	adcseq	r0, ip, r0
 1dc:	65100000 	ldrvs	r0, [r0, #-0]
 1e0:	12820100 	addne	r0, r2, #0, 2
 1e4:	000006d5 	ldrdeq	r0, [r0], -r5
 1e8:	00000152 	andeq	r0, r0, r2, asr r1
 1ec:	0000014e 	andeq	r0, r0, lr, asr #2
 1f0:	00307810 	eorseq	r7, r0, r0, lsl r8
 1f4:	5d0e8301 	stcpl	3, cr8, [lr, #-4]
 1f8:	7f000000 	svcvc	0x00000000
 1fc:	79000001 	stmdbvc	r0, {r0}
 200:	11000001 	tstne	r0, r1
 204:	01003178 	tsteq	r0, r8, ror r1
 208:	005d1183 	subseq	r1, sp, r3, lsl #3
 20c:	3f120000 	svccc	0x00120000
 210:	01000001 	tsteq	r0, r1
 214:	00b31186 	adcseq	r1, r3, r6, lsl #3
 218:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 21c:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 220:	95130000 	ldrls	r0, [r3, #-0]
 224:	eb000000 	bl	22c <.debug_info+0x22c>
 228:	05000006 	streq	r0, [r0, #-6]
 22c:	00001803 	andeq	r1, r0, r3, lsl #16
 230:	02f01400 	rscseq	r1, r0, #0, 8
 234:	03e80000 	mvneq	r0, #0
 238:	73100000 	tstvc	r0, #0
 23c:	0a910100 	beq	fe440644 <va_printk+0xfe4403bc>
 240:	000006d5 	ldrdeq	r0, [r0], -r5
 244:	000001e2 	andeq	r0, r0, r2, ror #3
 248:	000001cc 	andeq	r0, r0, ip, asr #3
 24c:	6d756e15 	ldclvs	14, cr6, [r5, #-84]!	; 0xffffffac
 250:	0d910100 	ldfeqs	f0, [r1]
 254:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 258:	7dd89103 	ldfvcp	f1, [r8, #12]
 25c:	0002c116 	andeq	ip, r2, r6, lsl r1
 260:	17910100 	ldrne	r0, [r1, r0, lsl #2]
 264:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 268:	7ed89103 	atnvce	f1, f3
 26c:	00006e12 	andeq	r6, r0, r2, lsl lr
 270:	0d920100 	ldfeqs	f0, [r2]
 274:	0000002c 	andeq	r0, r0, ip, lsr #32
 278:	00000269 	andeq	r0, r0, r9, ror #4
 27c:	00000263 	andeq	r0, r0, r3, ror #4
 280:	0003b817 	andeq	fp, r3, r7, lsl r8
 284:	00018c00 	andeq	r8, r1, r0, lsl #24
 288:	0004f700 	andeq	pc, r4, r0, lsl #14
 28c:	79741000 	ldmdbvc	r4!, {ip}^
 290:	1d9e0100 	ldfnes	f0, [lr]
 294:	000000b3 	strheq	r0, [r0], -r3
 298:	0000029d 	muleq	r0, sp, r2
 29c:	00000293 	muleq	r0, r3, r2
 2a0:	00787811 	rsbseq	r7, r8, r1, lsl r8
 2a4:	701aa201 	andsvc	sl, sl, r1, lsl #4
 2a8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 2ac:	000003c8 	andeq	r0, r0, r8, asr #7
 2b0:	00000a50 	andeq	r0, r0, r0, asr sl
 2b4:	000002cd 	andeq	r0, r0, sp, asr #5
 2b8:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
 2bc:	01190076 	tsteq	r9, r6, ror r0
 2c0:	64030551 	strvs	r0, [r3], #-1361	; 0xfffffaaf
 2c4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 2c8:	33015201 	movwcc	r5, #4609	; 0x1201
 2cc:	03e01800 	mvneq	r1, #0, 16
 2d0:	0a500000 	beq	14002d8 <va_printk+0x1400050>
 2d4:	02ef0000 	rsceq	r0, pc, #0
 2d8:	01190000 	tsteq	r9, r0
 2dc:	00760250 	rsbseq	r0, r6, r0, asr r2
 2e0:	05510119 	ldrbeq	r0, [r1, #-281]	; 0xfffffee7
 2e4:	00006803 	andeq	r6, r0, r3, lsl #16
 2e8:	52011900 	andpl	r1, r1, #0, 18
 2ec:	18003301 	stmdane	r0, {r0, r8, r9, ip, sp}
 2f0:	00000418 	andeq	r0, r0, r8, lsl r4
 2f4:	00000a50 	andeq	r0, r0, r0, asr sl
 2f8:	00000311 	andeq	r0, r0, r1, lsl r3
 2fc:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
 300:	01190076 	tsteq	r9, r6, ror r0
 304:	64030551 	strvs	r0, [r3], #-1361	; 0xfffffaaf
 308:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 30c:	33015201 	movwcc	r5, #4609	; 0x1201
 310:	04301800 	ldrteq	r1, [r0], #-2048	; 0xfffff800
 314:	0a500000 	beq	140031c <va_printk+0x1400094>
 318:	03330000 	teqeq	r3, #0
 31c:	01190000 	tsteq	r9, r0
 320:	00760250 	rsbseq	r0, r6, r0, asr r2
 324:	05510119 	ldrbeq	r0, [r1, #-281]	; 0xfffffee7
 328:	00006803 	andeq	r6, r0, r3, lsl #16
 32c:	52011900 	andpl	r1, r1, #0, 18
 330:	18003301 	stmdane	r0, {r0, r8, r9, ip, sp}
 334:	00000458 	andeq	r0, r0, r8, asr r4
 338:	00000700 	andeq	r0, r0, r0, lsl #14
 33c:	00000367 	andeq	r0, r0, r7, ror #6
 340:	01500119 	cmpeq	r0, r9, lsl r1
 344:	5101193a 	tstpl	r1, sl, lsr r9
 348:	7dd09103 	ldfvcp	f1, [r0, #12]
 34c:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 350:	01198008 	tsteq	r9, r8
 354:	00770253 	rsbseq	r0, r7, r3, asr r2
 358:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 35c:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 360:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
 364:	18000076 	stmdane	r0, {r1, r2, r4, r5, r6}
 368:	00000478 	andeq	r0, r0, r8, ror r4
 36c:	00000700 	andeq	r0, r0, r0, lsl #14
 370:	0000039b 	muleq	r0, fp, r3
 374:	01500119 	cmpeq	r0, r9, lsl r1
 378:	5101193a 	tstpl	r1, sl, lsr r9
 37c:	7ed09103 	atnvcs	f1, f3
 380:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 384:	01198008 	tsteq	r9, r8
 388:	007a0253 	rsbseq	r0, sl, r3, asr r2
 38c:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 390:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 394:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
 398:	18000076 	stmdane	r0, {r1, r2, r4, r5, r6}
 39c:	00000484 	andeq	r0, r0, r4, lsl #9
 3a0:	00000a5c 	andeq	r0, r0, ip, asr sl
 3a4:	000003b9 			; <UNDEFINED> instruction: 0x000003b9
 3a8:	03500119 	cmpeq	r0, #1073741830	; 0x40000006
 3ac:	197dd091 	ldmdbne	sp!, {r0, r4, r7, ip, lr, pc}^
 3b0:	03055101 	movweq	r5, #20737	; 0x5101
 3b4:	00000028 	andeq	r0, r0, r8, lsr #32
 3b8:	04981800 	ldreq	r1, [r8], #2048	; 0x800
 3bc:	0a680000 	beq	1a003c4 <va_printk+0x1a0013c>
 3c0:	03d50000 	bicseq	r0, r5, #0
 3c4:	01190000 	tsteq	r9, r0
 3c8:	d0910350 	addsle	r0, r1, r0, asr r3
 3cc:	5101197d 	tstpl	r1, sp, ror r9
 3d0:	7ed09103 	atnvcs	f1, f3
 3d4:	04bc1800 	ldrteq	r1, [ip], #2048	; 0x800
 3d8:	0a740000 	beq	1d003e0 <va_printk+0x1d00158>
 3dc:	040e0000 	streq	r0, [lr], #-0
 3e0:	01190000 	tsteq	r9, r0
 3e4:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
 3e8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 3ec:	03055101 	movweq	r5, #20737	; 0x5101
 3f0:	00000000 	andeq	r0, r0, r0
 3f4:	05520119 	ldrbeq	r0, [r2, #-281]	; 0xfffffee7
 3f8:	00001803 	andeq	r1, r0, r3, lsl #16
 3fc:	53011900 	movwpl	r1, #6400	; 0x1900
 400:	199f0802 	ldmibne	pc, {r1, fp}	; <UNPREDICTABLE>
 404:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 408:	00006c03 	andeq	r6, r0, r3, lsl #24
 40c:	c01a0000 	andsgt	r0, sl, r0
 410:	80000004 	andhi	r0, r0, r4
 414:	1800000a 	stmdane	r0, {r1, r3}
 418:	000004e0 	andeq	r0, r0, r0, ror #9
 41c:	00000700 	andeq	r0, r0, r0, lsl #14
 420:	0000044b 	andeq	r0, r0, fp, asr #8
 424:	01500119 	cmpeq	r0, r9, lsl r1
 428:	51011940 	tstpl	r1, r0, asr #18
 42c:	7dd09103 	ldfvcp	f1, [r0, #12]
 430:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 434:	01198008 	tsteq	r9, r8
 438:	00770253 	rsbseq	r0, r7, r3, asr r2
 43c:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 440:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 444:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
 448:	18000076 	stmdane	r0, {r1, r2, r4, r5, r6}
 44c:	00000500 	andeq	r0, r0, r0, lsl #10
 450:	00000700 	andeq	r0, r0, r0, lsl #14
 454:	0000047f 	andeq	r0, r0, pc, ror r4
 458:	01500119 	cmpeq	r0, r9, lsl r1
 45c:	51011940 	tstpl	r1, r0, asr #18
 460:	7ed09103 	atnvcs	f1, f3
 464:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 468:	01198008 	tsteq	r9, r8
 46c:	007a0253 	rsbseq	r0, sl, r3, asr r2
 470:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 474:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 478:	02047d02 	andeq	r7, r4, #2, 26	; 0x80
 47c:	18000076 	stmdane	r0, {r1, r2, r4, r5, r6}
 480:	0000050c 	andeq	r0, r0, ip, lsl #10
 484:	00000a8c 	andeq	r0, r0, ip, lsl #21
 488:	0000049b 	muleq	r0, fp, r4
 48c:	03500119 	cmpeq	r0, #1073741830	; 0x40000006
 490:	197dd091 	ldmdbne	sp!, {r0, r4, r7, ip, lr, pc}^
 494:	91035101 	tstls	r3, r1, lsl #2
 498:	18007ed2 	stmdane	r0, {r1, r4, r6, r7, r9, sl, fp, ip, sp, lr}
 49c:	00000520 	andeq	r0, r0, r0, lsr #10
 4a0:	00000a8c 	andeq	r0, r0, ip, lsl #21
 4a4:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
 4a8:	03500119 	cmpeq	r0, #1073741830	; 0x40000006
 4ac:	197dd091 	ldmdbne	sp!, {r0, r4, r7, ip, lr, pc}^
 4b0:	91035101 	tstls	r3, r1, lsl #2
 4b4:	18007ed0 	stmdane	r0, {r4, r6, r7, r9, sl, fp, ip, sp, lr}
 4b8:	00000540 	andeq	r0, r0, r0, asr #10
 4bc:	00000a74 	andeq	r0, r0, r4, ror sl
 4c0:	000004ed 	andeq	r0, r0, sp, ror #9
 4c4:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 4c8:	0000a803 	andeq	sl, r0, r3, lsl #16
 4cc:	51011900 	tstpl	r1, r0, lsl #18
 4d0:	00000305 	andeq	r0, r0, r5, lsl #6
 4d4:	01190000 	tsteq	r9, r0
 4d8:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 4dc:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 4e0:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 4e4:	7d0219b6 	vstrvc.16	s2, [r2, #-364]	; 0xfffffe94	; <UNPREDICTABLE>
 4e8:	00760200 	rsbseq	r0, r6, r0, lsl #4
 4ec:	05441a00 	strbeq	r1, [r4, #-2560]	; 0xfffff600
 4f0:	0a800000 	beq	fe0004f8 <va_printk+0xfe000270>
 4f4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 4f8:	00000308 	andeq	r0, r0, r8, lsl #6
 4fc:	0000097e 	andeq	r0, r0, lr, ror r9
 500:	0000050b 	andeq	r0, r0, fp, lsl #10
 504:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
 508:	18000077 	stmdane	r0, {r0, r1, r2, r4, r5, r6}
 50c:	000003b4 			; <UNDEFINED> instruction: 0x000003b4
 510:	00000a74 	andeq	r0, r0, r4, ror sl
 514:	00000544 	andeq	r0, r0, r4, asr #10
 518:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 51c:	00001403 	andeq	r1, r0, r3, lsl #8
 520:	51011900 	tstpl	r1, r0, lsl #18
 524:	00000305 	andeq	r0, r0, r5, lsl #6
 528:	01190000 	tsteq	r9, r0
 52c:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 530:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 534:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 538:	7d021998 	vstrvc.16	s2, [r2, #-304]	; 0xfffffed0	; <UNPREDICTABLE>
 53c:	58030500 	stmdapl	r3, {r8, sl}
 540:	00000000 	andeq	r0, r0, r0
 544:	0003b81a 	andeq	fp, r3, sl, lsl r8
 548:	000a8000 	andeq	r8, sl, r0
 54c:	05581800 	ldrbeq	r1, [r8, #-2048]	; 0xfffff800
 550:	0a740000 	beq	1d00558 <va_printk+0x1d002d0>
 554:	057c0000 	ldrbeq	r0, [ip, #-0]!
 558:	01190000 	tsteq	r9, r0
 55c:	d0030550 	andle	r0, r3, r0, asr r5
 560:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 564:	03055101 	movweq	r5, #20737	; 0x5101
 568:	00000000 	andeq	r0, r0, r0
 56c:	05520119 	ldrbeq	r0, [r2, #-281]	; 0xfffffee7
 570:	00001803 	andeq	r1, r0, r3, lsl #16
 574:	53011900 	movwpl	r1, #6400	; 0x1900
 578:	00be0802 	adcseq	r0, lr, r2, lsl #16
 57c:	00055c1a 	andeq	r5, r5, sl, lsl ip
 580:	000a8000 	andeq	r8, sl, r0
 584:	05881800 	streq	r1, [r8, #2048]	; 0x800
 588:	07000000 	streq	r0, [r0, -r0]
 58c:	05b20000 	ldreq	r0, [r2, #0]!
 590:	01190000 	tsteq	r9, r0
 594:	193a0150 	ldmdbne	sl!, {r4, r6, r8}
 598:	91035101 	tstls	r3, r1, lsl #2
 59c:	01197dd0 			; <UNDEFINED> instruction: 0x01197dd0
 5a0:	80080252 	andhi	r0, r8, r2, asr r2
 5a4:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 5a8:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 5ac:	01047d02 	tsteq	r4, r2, lsl #26
 5b0:	c0180031 	andsgt	r0, r8, r1, lsr r0
 5b4:	00000005 	andeq	r0, r0, r5
 5b8:	df000007 	svcle	0x00000007
 5bc:	19000005 	stmdbne	r0, {r0, r2}
 5c0:	3a015001 	bcc	545cc <va_printk+0x54344>
 5c4:	03510119 	cmpeq	r1, #1073741830	; 0x40000006
 5c8:	197dd091 	ldmdbne	sp!, {r0, r4, r7, ip, lr, pc}^
 5cc:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 5d0:	7d021980 	vstrvc.16	s2, [r2, #-256]	; 0xffffff00	; <UNPREDICTABLE>
 5d4:	00750200 	rsbseq	r0, r5, r0, lsl #4
 5d8:	047d0219 	ldrbteq	r0, [sp], #-537	; 0xfffffde7
 5dc:	18003001 	stmdane	r0, {r0, ip, sp}
 5e0:	000005f4 	strdeq	r0, [r0], -r4
 5e4:	00000700 	andeq	r0, r0, r0, lsl #14
 5e8:	0000060c 	andeq	r0, r0, ip, lsl #12
 5ec:	01500119 	cmpeq	r0, r9, lsl r1
 5f0:	51011940 	tstpl	r1, r0, asr #18
 5f4:	7dd09103 	ldfvcp	f1, [r0, #12]
 5f8:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 5fc:	02198008 	andseq	r8, r9, #8
 600:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 604:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 608:	00300104 	eorseq	r0, r0, r4, lsl #2
 60c:	00062818 	andeq	r2, r6, r8, lsl r8
 610:	00070000 	andeq	r0, r7, r0
 614:	00063900 	andeq	r3, r6, r0, lsl #18
 618:	50011900 	andpl	r1, r1, r0, lsl #18
 61c:	01193201 	tsteq	r9, r1, lsl #4
 620:	d0910351 	addsle	r0, r1, r1, asr r3
 624:	5201197d 	andpl	r1, r1, #2048000	; 0x1f4000
 628:	19800802 	stmibne	r0, {r1, fp}
 62c:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
 630:	02190075 	andseq	r0, r9, #117	; 0x75
 634:	3001047d 	andcc	r0, r1, sp, ror r4
 638:	06701800 	ldrbteq	r1, [r0], -r0, lsl #16
 63c:	07000000 	streq	r0, [r0, -r0]
 640:	06660000 	strbteq	r0, [r6], -r0
 644:	01190000 	tsteq	r9, r0
 648:	19380150 	ldmdbne	r8!, {r4, r6, r8}
 64c:	91035101 	tstls	r3, r1, lsl #2
 650:	01197dd0 			; <UNDEFINED> instruction: 0x01197dd0
 654:	80080252 	andhi	r0, r8, r2, asr r2
 658:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 65c:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 660:	01047d02 	tsteq	r4, r2, lsl #26
 664:	90180030 	andsls	r0, r8, r0, lsr r0
 668:	74000006 	strvc	r0, [r0], #-6
 66c:	8900000a 	stmdbhi	r0, {r1, r3}
 670:	19000006 	stmdbne	r0, {r1, r2}
 674:	03055001 	movweq	r5, #20481	; 0x5001
 678:	000000f8 	strdeq	r0, [r0], -r8
 67c:	02510119 	subseq	r0, r1, #1073741830	; 0x40000006
 680:	0119007a 	tsteq	r9, sl, ror r0
 684:	007a0252 	rsbseq	r0, sl, r2, asr r2
 688:	06a01b00 	strteq	r1, [r0], r0, lsl #22
 68c:	069b0000 	ldreq	r0, [fp], r0
 690:	01190000 	tsteq	r9, r0
 694:	c8910450 	ldmgt	r1, {r4, r6, sl}
 698:	1800067d 	stmdane	r0, {r0, r2, r3, r4, r5, r6, r9, sl}
 69c:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
 6a0:	00000a74 	andeq	r0, r0, r4, ror sl
 6a4:	000006ca 	andeq	r0, r0, sl, asr #13
 6a8:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 6ac:	00012803 	andeq	r2, r1, r3, lsl #16
 6b0:	51011900 	tstpl	r1, r0, lsl #18
 6b4:	00000305 	andeq	r0, r0, r5, lsl #6
 6b8:	01190000 	tsteq	r9, r0
 6bc:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 6c0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 6c4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 6c8:	b81a00e2 	ldmdalt	sl, {r1, r5, r6, r7}
 6cc:	80000006 	andhi	r0, r0, r6
 6d0:	0000000a 	andeq	r0, r0, sl
 6d4:	b9040800 	stmdblt	r4, {fp}
 6d8:	1c000000 	stcne	0, cr0, [r0], {-0}
 6dc:	000000c0 	andeq	r0, r0, r0, asr #1
 6e0:	000006eb 	andeq	r0, r0, fp, ror #13
 6e4:	00002c1d 	andeq	r2, r0, sp, lsl ip
 6e8:	09000900 	stmdbeq	r0, {r8, fp}
 6ec:	000006db 	ldrdeq	r0, [r0], -fp
 6f0:	0000b91c 	andeq	fp, r0, ip, lsl r9
 6f4:	00070000 	andeq	r0, r7, r0
 6f8:	002c1d00 	eoreq	r1, ip, r0, lsl #26
 6fc:	007f0000 	rsbseq	r0, pc, r0
 700:	0002491e 	andeq	r4, r2, lr, lsl r9
 704:	01490100 	mrseq	r0, (UNDEF: 89)
 708:	000006d5 	ldrdeq	r0, [r0], -r5
 70c:	00000070 	andeq	r0, r0, r0, ror r0
 710:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 714:	08699c01 	stmdaeq	r9!, {r0, sl, fp, ip, pc}^
 718:	ce1f0000 	cdpgt	0, 1, cr0, cr15, cr0, {0}
 71c:	01000002 	tsteq	r0, r2
 720:	002c0f49 	eoreq	r0, ip, r9, asr #30
 724:	02e60000 	rsceq	r0, r6, #0
 728:	02e00000 	rsceq	r0, r0, #0
 72c:	640e0000 	strvs	r0, [lr], #-0
 730:	01007473 	tsteq	r0, r3, ror r4
 734:	06d51b49 	ldrbeq	r1, [r5], r9, asr #22
 738:	03240000 			; <UNDEFINED> instruction: 0x03240000
 73c:	03140000 	tsteq	r4, #0
 740:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 744:	24490100 	strbcs	r0, [r9], #-256	; 0xffffff00
 748:	00000025 	andeq	r0, r0, r5, lsr #32
 74c:	00000388 	andeq	r0, r0, r8, lsl #7
 750:	00000384 	andeq	r0, r0, r4, lsl #7
 754:	6c61760e 	stclvs	6, cr7, [r1], #-56	; 0xffffffc8
 758:	2b490100 	blcs	1240b60 <va_printk+0x12408d8>
 75c:	00000025 	andeq	r0, r0, r5, lsr #32
 760:	000003b2 			; <UNDEFINED> instruction: 0x000003b2
 764:	000003a6 	andeq	r0, r0, r6, lsr #7
 768:	00006e1f 	andeq	r6, r0, pc, lsl lr
 76c:	34490100 	strbcc	r0, [r9], #-256	; 0xffffff00
 770:	00000025 	andeq	r0, r0, r5, lsr #32
 774:	00000408 	andeq	r0, r0, r8, lsl #8
 778:	00000402 	andeq	r0, r0, r2, lsl #8
 77c:	0002d30f 	andeq	sp, r2, pc, lsl #6
 780:	3f490100 	svccc	0x00490100
 784:	00000025 	andeq	r0, r0, r5, lsr #32
 788:	15049102 	strne	r9, [r4, #-258]	; 0xfffffefe
 78c:	00667562 	rsbeq	r7, r6, r2, ror #10
 790:	69074e01 	stmdbvs	r7, {r0, r9, sl, fp, lr}
 794:	03000008 	movweq	r0, #8
 798:	107fa891 			; <UNDEFINED> instruction: 0x107fa891
 79c:	4e010070 	mcrmi	0, 0, r0, cr1, cr0, {3}
 7a0:	0006d511 	andeq	sp, r6, r1, lsl r5
 7a4:	00045200 	andeq	r5, r4, r0, lsl #4
 7a8:	00043200 	andeq	r3, r4, r0, lsl #4
 7ac:	00751000 	rsbseq	r1, r5, r0
 7b0:	2c0b4f01 	stccs	15, cr4, [fp], {1}
 7b4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 7b8:	24000005 	strcs	r0, [r0], #-5
 7bc:	13000005 	movwne	r0, #5
 7c0:	00000095 	muleq	r0, r5, r0
 7c4:	00000889 	andeq	r0, r0, r9, lsl #17
 7c8:	00000305 	andeq	r0, r0, r5, lsl #6
 7cc:	dc170000 	ldcle	0, cr0, [r7], {-0}
 7d0:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
 7d4:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 7d8:	12000007 	andne	r0, r0, #7
 7dc:	0000017a 	andeq	r0, r0, sl, ror r1
 7e0:	2c0d5401 	cfstrscs	mvf5, [sp], {1}
 7e4:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
 7e8:	b1000005 	tstlt	r0, r5
 7ec:	00000005 	andeq	r0, r0, r5
 7f0:	00019418 	andeq	r9, r1, r8, lsl r4
 7f4:	00091b00 	andeq	r1, r9, r0, lsl #22
 7f8:	00080500 	andeq	r0, r8, r0, lsl #10
 7fc:	51011900 	tstpl	r1, r0, lsl #18
 800:	7fa09103 	svcvc	0x00a09103
 804:	01a81800 			; <UNDEFINED> instruction: 0x01a81800
 808:	088e0000 	stmeq	lr, {}	; <UNPREDICTABLE>
 80c:	08260000 	stmdaeq	r6!, {}	; <UNPREDICTABLE>
 810:	01190000 	tsteq	r9, r0
 814:	00750250 	rsbseq	r0, r5, r0, asr r2
 818:	02510119 	subseq	r0, r1, #1073741830	; 0x40000006
 81c:	01190074 	tsteq	r9, r4, ror r0
 820:	a0910353 	addsge	r0, r1, r3, asr r3
 824:	0018007f 	andseq	r0, r8, pc, ror r0
 828:	74000002 	strvc	r0, [r0], #-2
 82c:	5f00000a 	svcpl	0x0000000a
 830:	19000008 	stmdbne	r0, {r3}
 834:	03055001 	movweq	r5, #20481	; 0x5001
 838:	00000014 	andeq	r0, r0, r4, lsl r0
 83c:	05510119 	ldrbeq	r0, [r1, #-281]	; 0xfffffee7
 840:	00000003 	andeq	r0, r0, r3
 844:	52011900 	andpl	r1, r1, #0, 18
 848:	00000305 	andeq	r0, r0, r5, lsl #6
 84c:	01190000 	tsteq	r9, r0
 850:	79080253 	stmdbvc	r8, {r0, r1, r4, r6, r9}
 854:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 858:	00280305 	eoreq	r0, r8, r5, lsl #6
 85c:	1a000000 	bne	864 <.debug_info+0x864>
 860:	00000204 	andeq	r0, r0, r4, lsl #4
 864:	00000a80 	andeq	r0, r0, r0, lsl #21
 868:	00b91c00 	adcseq	r1, r9, r0, lsl #24
 86c:	08790000 	ldmdaeq	r9!, {}^	; <UNPREDICTABLE>
 870:	2c1d0000 	ldccs	0, cr0, [sp], {-0}
 874:	3f000000 	svccc	0x00000000
 878:	00c01c00 	sbceq	r1, r0, r0, lsl #24
 87c:	08890000 	stmeq	r9, {}	; <UNPREDICTABLE>
 880:	2c1d0000 	ldccs	0, cr0, [sp], {-0}
 884:	04000000 	streq	r0, [r0], #-0
 888:	08790900 	ldmdaeq	r9!, {r8, fp}^
 88c:	681e0000 	ldmdavs	lr, {}	; <UNPREDICTABLE>
 890:	01000002 	tsteq	r0, r2
 894:	06d50e38 			; <UNDEFINED> instruction: 0x06d50e38
 898:	00380000 	eorseq	r0, r8, r0
 89c:	00380000 	eorseq	r0, r8, r0
 8a0:	9c010000 	stcls	0, cr0, [r1], {-0}
 8a4:	0000091b 	andeq	r0, r0, fp, lsl r9
 8a8:	7473640e 	ldrbtvc	r6, [r3], #-1038	; 0xfffffbf2
 8ac:	1c380100 	ldfnes	f0, [r8], #-0
 8b0:	000006d5 	ldrdeq	r0, [r0], -r5
 8b4:	000005fa 	strdeq	r0, [r0], -sl
 8b8:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 8bc:	01006e0e 	tsteq	r0, lr, lsl #28
 8c0:	00252538 	eoreq	r2, r5, r8, lsr r5
 8c4:	06410000 	strbeq	r0, [r1], -r0
 8c8:	063d0000 	ldrteq	r0, [sp], -r0
 8cc:	700e0000 	andvc	r0, lr, r0
 8d0:	2e380100 	rsfcse	f0, f0, f0
 8d4:	000006d5 	ldrdeq	r0, [r0], -r5
 8d8:	0000066a 	andeq	r0, r0, sl, ror #12
 8dc:	00000662 	andeq	r0, r0, r2, ror #12
 8e0:	0001491f 	andeq	r4, r1, pc, lsl r9
 8e4:	37380100 	ldrcc	r0, [r8, -r0, lsl #2]!
 8e8:	000006d5 	ldrdeq	r0, [r0], -r5
 8ec:	000006a4 	andeq	r0, r0, r4, lsr #13
 8f0:	000006a0 	andeq	r0, r0, r0, lsr #13
 8f4:	6e656c10 	mcrvs	12, 3, r6, cr5, cr0, {0}
 8f8:	063a0100 	ldrteq	r0, [sl], -r0, lsl #2
 8fc:	00000025 	andeq	r0, r0, r5, lsr #32
 900:	000006ca 	andeq	r0, r0, sl, asr #13
 904:	000006c2 	andeq	r0, r0, r2, asr #13
 908:	01007310 	tsteq	r0, r0, lsl r3
 90c:	06d5083e 			; <UNDEFINED> instruction: 0x06d5083e
 910:	07180000 	ldreq	r0, [r8, -r0]
 914:	07160000 	ldreq	r0, [r6, -r0]
 918:	20000000 	andcs	r0, r0, r0
 91c:	00646170 	rsbeq	r6, r4, r0, ror r1
 920:	d50e2e01 	strle	r2, [lr, #-3585]	; 0xfffff1ff
 924:	14000006 	strne	r0, [r0], #-6
 928:	24000000 	strcs	r0, [r0], #-0
 92c:	01000000 	mrseq	r0, (UNDEF: 0)
 930:	00097e9c 	muleq	r9, ip, lr
 934:	00700e00 	rsbseq	r0, r0, r0, lsl #28
 938:	d5182e01 	ldrle	r2, [r8, #-3585]	; 0xfffff1ff
 93c:	31000006 	tstcc	r0, r6
 940:	2b000007 	blcs	964 <.debug_info+0x964>
 944:	1f000007 	svcne	0x00000007
 948:	000002ce 	andeq	r0, r0, lr, asr #5
 94c:	d5222e01 	strle	r2, [r2, #-3585]!	; 0xfffff1ff
 950:	60000006 	andvs	r0, r0, r6
 954:	5c000007 	stcpl	0, cr0, [r0], {7}
 958:	0f000007 	svceq	0x00000007
 95c:	0000006e 	andeq	r0, r0, lr, rrx
 960:	252c2e01 	strcs	r2, [ip, #-3585]!	; 0xfffff1ff
 964:	01000000 	mrseq	r0, (UNDEF: 0)
 968:	656c1052 	strbvs	r1, [ip, #-82]!	; 0xffffffae
 96c:	2f01006e 	svccs	0x0001006e
 970:	00002506 	andeq	r2, r0, r6, lsl #10
 974:	00078300 	andeq	r8, r7, r0, lsl #6
 978:	00078100 	andeq	r8, r7, r0, lsl #2
 97c:	001e0000 	andseq	r0, lr, r0
 980:	01000000 	mrseq	r0, (UNDEF: 0)
 984:	00250c27 	eoreq	r0, r5, r7, lsr #24
 988:	00000000 	andeq	r0, r0, r0
 98c:	00140000 	andseq	r0, r4, r0
 990:	9c010000 	stcls	0, cr0, [r1], {-0}
 994:	000009ab 	andeq	r0, r0, fp, lsr #19
 998:	0100630e 	tsteq	r0, lr, lsl #6
 99c:	00251827 	eoreq	r1, r5, r7, lsr #16
 9a0:	079c0000 	ldreq	r0, [ip, r0]
 9a4:	07960000 	ldreq	r0, [r6, r0]
 9a8:	21000000 	mrscs	r0, (UNDEF: 0)
 9ac:	00000130 	andeq	r0, r0, r0, lsr r1
 9b0:	24061f01 	strcs	r1, [r6], #-3841	; 0xfffff0ff
 9b4:	64000002 	strvs	r0, [r0], #-2
 9b8:	01000000 	mrseq	r0, (UNDEF: 0)
 9bc:	000a3b9c 	muleq	sl, ip, fp
 9c0:	00ca1f00 	sbceq	r1, sl, r0, lsl #30
 9c4:	1f010000 	svcne	0x00010000
 9c8:	00009e1b 	andeq	r9, r0, fp, lsl lr
 9cc:	0007ce00 	andeq	ip, r7, r0, lsl #28
 9d0:	0007ca00 	andeq	ip, r7, r0, lsl #20
 9d4:	024e1f00 	subeq	r1, lr, #0, 30
 9d8:	1f010000 	svcne	0x00010000
 9dc:	0000d130 	andeq	sp, r0, r0, lsr r1
 9e0:	0007f300 	andeq	pc, r7, r0, lsl #6
 9e4:	0007ef00 	andeq	lr, r7, r0, lsl #30
 9e8:	00951300 	addseq	r1, r5, r0, lsl #6
 9ec:	0a4b0000 	beq	12c09f4 <va_printk+0x12c076c>
 9f0:	03050000 	movweq	r0, #20480	; 0x5000
 9f4:	00000008 	andeq	r0, r0, r8
 9f8:	00026c18 	andeq	r6, r2, r8, lsl ip
 9fc:	000a7400 	andeq	r7, sl, r0, lsl #8
 a00:	000a3100 	andeq	r3, sl, r0, lsl #2
 a04:	50011900 	andpl	r1, r1, r0, lsl #18
 a08:	00140305 	andseq	r0, r4, r5, lsl #6
 a0c:	01190000 	tsteq	r9, r0
 a10:	00030551 	andeq	r0, r3, r1, asr r5
 a14:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 a18:	03055201 	movweq	r5, #20993	; 0x5201
 a1c:	00000008 	andeq	r0, r0, r8
 a20:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 a24:	02192008 	andseq	r2, r9, #8
 a28:	0305007d 	movweq	r0, #20605	; 0x507d
 a2c:	00000050 	andeq	r0, r0, r0, asr r0
 a30:	02701a00 	rsbseq	r1, r0, #0, 20
 a34:	0a800000 	beq	fe000a3c <va_printk+0xfe0007b4>
 a38:	1c000000 	stcne	0, cr0, [r0], {-0}
 a3c:	000000c0 	andeq	r0, r0, r0, asr #1
 a40:	00000a4b 	andeq	r0, r0, fp, asr #20
 a44:	00002c1d 	andeq	r2, r0, sp, lsl ip
 a48:	09000e00 	stmdbeq	r0, {r9, sl, fp}
 a4c:	00000a3b 	andeq	r0, r0, fp, lsr sl
 a50:	0002c622 	andeq	ip, r2, r2, lsr #12
 a54:	0002c600 	andeq	ip, r2, r0, lsl #12
 a58:	05eb0300 	strbeq	r0, [fp, #768]!	; 0x300
 a5c:	00027a22 	andeq	r7, r2, r2, lsr #20
 a60:	00027a00 	andeq	r7, r2, r0, lsl #20
 a64:	05ea0300 	strbeq	r0, [sl, #768]!	; 0x300
 a68:	00017322 	andeq	r7, r1, r2, lsr #6
 a6c:	00017300 	andeq	r7, r1, r0, lsl #6
 a70:	07ed0300 	strbeq	r0, [sp, r0, lsl #6]!
 a74:	00018022 	andeq	r8, r1, r2, lsr #32
 a78:	00018000 	andeq	r8, r1, r0
 a7c:	06280300 	strteq	r0, [r8], -r0, lsl #6
 a80:	0000a222 	andeq	sl, r0, r2, lsr #4
 a84:	0000a200 	andeq	sl, r0, r0, lsl #4
 a88:	066e0300 	strbteq	r0, [lr], -r0, lsl #6
 a8c:	00016c22 	andeq	r6, r1, r2, lsr #24
 a90:	00016c00 	andeq	r6, r1, r0, lsl #24
 a94:	07ee0300 	strbeq	r0, [lr, r0, lsl #6]!
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <va_printk+0x2bfe24>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <va_printk+0xe835b8>
  30:	0b390b3b 	bleq	e42d24 <va_printk+0xe42a9c>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <va_printk+0x3809cc>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b0b0e03 	bleq	2c3884 <va_printk+0x2c35fc>
  74:	0b3b0b3a 	bleq	ec2d64 <va_printk+0xec2adc>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
  84:	0019340b 	andseq	r3, r9, fp, lsl #8
  88:	000f0c00 	andeq	r0, pc, r0, lsl #24
  8c:	00000b0b 	andeq	r0, r0, fp, lsl #22
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <va_printk+0x380a78>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <va_printk+0x200a30>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a0e0300 	bcc	380ccc <va_printk+0x380a44>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	10000018 	andne	r0, r0, r8, lsl r0
  d4:	08030034 	stmdaeq	r3, {r2, r4, r5}
  d8:	0b3b0b3a 	bleq	ec2dc8 <va_printk+0xec2b40>
  dc:	13490b39 	movtne	r0, #39737	; 0x9b39
  e0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  e4:	11000017 	tstne	r0, r7, lsl r0
  e8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  ec:	0b3b0b3a 	bleq	ec2ddc <va_printk+0xec2b54>
  f0:	13490b39 	movtne	r0, #39737	; 0x9b39
  f4:	34120000 	ldrcc	r0, [r2], #-0
  f8:	3a0e0300 	bcc	380d00 <va_printk+0x380a78>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 104:	1742b717 	smlaldne	fp, r2, r7, r7
 108:	34130000 	ldrcc	r0, [r3], #-0
 10c:	490e0300 	stmdbmi	lr, {r8, r9}
 110:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
 114:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
 118:	0111010b 	tsteq	r1, fp, lsl #2
 11c:	00000612 	andeq	r0, r0, r2, lsl r6
 120:	03003415 	movweq	r3, #1045	; 0x415
 124:	3b0b3a08 	blcc	2ce94c <va_printk+0x2ce6c4>
 128:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 12c:	00180213 	andseq	r0, r8, r3, lsl r2
 130:	00341600 	eorseq	r1, r4, r0, lsl #12
 134:	0b3a0e03 	bleq	e83948 <va_printk+0xe836c0>
 138:	0b390b3b 	bleq	e42e2c <va_printk+0xe42ba4>
 13c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 140:	0b170000 	bleq	5c0148 <va_printk+0x5bfec0>
 144:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 148:	00130106 	andseq	r0, r3, r6, lsl #2
 14c:	82891800 	addhi	r1, r9, #0, 16
 150:	01110101 	tsteq	r1, r1, lsl #2
 154:	13011331 	movwne	r1, #4913	; 0x1331
 158:	8a190000 	bhi	640160 <va_printk+0x63fed8>
 15c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
 160:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
 164:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
 168:	11000182 	smlabbne	r0, r2, r1, r0
 16c:	00133101 	andseq	r3, r3, r1, lsl #2
 170:	82891b00 	addhi	r1, r9, #0, 22
 174:	01110101 	tsteq	r1, r1, lsl #2
 178:	00001301 	andeq	r1, r0, r1, lsl #6
 17c:	4901011c 	stmdbmi	r1, {r2, r3, r4, r8}
 180:	00130113 	andseq	r0, r3, r3, lsl r1
 184:	00211d00 	eoreq	r1, r1, r0, lsl #26
 188:	0b2f1349 	bleq	bc4eb4 <va_printk+0xbc4c2c>
 18c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
 190:	3a0e0301 	bcc	380d9c <va_printk+0x380b14>
 194:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 198:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 19c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 1a0:	97184006 	ldrls	r4, [r8, -r6]
 1a4:	13011942 	movwne	r1, #6466	; 0x1942
 1a8:	051f0000 	ldreq	r0, [pc, #-0]	; 1b0 <.debug_abbrev+0x1b0>
 1ac:	3a0e0300 	bcc	380db4 <va_printk+0x380b2c>
 1b0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 1b8:	1742b717 	smlaldne	fp, r2, r7, r7
 1bc:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 1c0:	3a080301 	bcc	200dcc <va_printk+0x200b44>
 1c4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1c8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 1cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 1d0:	97184006 	ldrls	r4, [r8, -r6]
 1d4:	13011942 	movwne	r1, #6466	; 0x1942
 1d8:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
 1dc:	03193f01 	tsteq	r9, #1, 30
 1e0:	3b0b3a0e 	blcc	2cea20 <va_printk+0x2ce798>
 1e4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1e8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 1ec:	97184006 	ldrls	r4, [r8, -r6]
 1f0:	13011942 	movwne	r1, #6466	; 0x1942
 1f4:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
 1f8:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 1fc:	030e6e19 	movweq	r6, #60953	; 0xee19
 200:	3b0b3a0e 	blcc	2cea40 <va_printk+0x2ce7b8>
 204:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	02880000 	addeq	r0, r8, #0
   8:	02b80000 	adcseq	r0, r8, #0
   c:	00010000 	andeq	r0, r1, r0
  10:	0002b850 	andeq	fp, r2, r0, asr r8
  14:	0006ec00 	andeq	lr, r6, r0, lsl #24
  18:	59000100 	stmdbpl	r0, {r8}
  1c:	000006ec 	andeq	r0, r0, ip, ror #13
  20:	00000720 	andeq	r0, r0, r0, lsr #14
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  38:	00000288 	andeq	r0, r0, r8, lsl #5
  3c:	000002a0 	andeq	r0, r0, r0, lsr #5
  40:	a0510001 	subsge	r0, r1, r1
  44:	b8000002 	stmdalt	r0, {r1}
  48:	03000002 	movweq	r0, #2
  4c:	9f017100 	svcls	0x00017100
  50:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
  54:	00000720 	andeq	r0, r0, r0, lsr #14
  58:	01f30004 	mvnseq	r0, r4
  5c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  70:	02880000 	addeq	r0, r8, #0
  74:	02b80000 	adcseq	r0, r8, #0
  78:	00010000 	andeq	r0, r1, r0
  7c:	0002b852 	andeq	fp, r2, r2, asr r8
  80:	0003ec00 	andeq	lr, r3, r0, lsl #24
  84:	56000100 	strpl	r0, [r0], -r0, lsl #2
  88:	000003ec 	andeq	r0, r0, ip, ror #7
  8c:	000004a0 	andeq	r0, r0, r0, lsr #9
  90:	a05b0001 	subsge	r0, fp, r1
  94:	c0000004 	andgt	r0, r0, r4
  98:	01000004 	tsteq	r0, r4
  9c:	04c05600 	strbeq	r5, [r0], #1536	; 0x600
  a0:	05440000 	strbeq	r0, [r4, #-0]
  a4:	00010000 	andeq	r0, r1, r0
  a8:	0005445b 	andeq	r4, r5, fp, asr r4
  ac:	0006ec00 	andeq	lr, r6, r0, lsl #24
  b0:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
  bc:	00000001 	andeq	r0, r0, r1
  c0:	01000000 	mrseq	r0, (UNDEF: 0)
  c4:	00000001 	andeq	r0, r0, r1
  c8:	02000000 	andeq	r0, r0, #0
  cc:	00000002 	andeq	r0, r0, r2
  d0:	0000029c 	muleq	r0, ip, r2
  d4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
  d8:	b8500001 	ldmdalt	r0, {r0}^
  dc:	bc000002 	stclt	0, cr0, [r0], {2}
  e0:	01000002 	tsteq	r0, r2
  e4:	02bc5400 	adcseq	r5, ip, #0, 8
  e8:	02c00000 	sbceq	r0, r0, #0
  ec:	00030000 	andeq	r0, r3, r0
  f0:	c09f0174 	addsgt	r0, pc, r4, ror r1	; <UNPREDICTABLE>
  f4:	e4000002 	str	r0, [r0], #-2
  f8:	01000002 	tsteq	r0, r2
  fc:	02e45400 	rsceq	r5, r4, #0, 8
 100:	02e80000 	rsceq	r0, r8, #0
 104:	00030000 	andeq	r0, r3, r0
 108:	e89f0174 	ldm	pc, {r2, r4, r5, r6, r8}	; <UNPREDICTABLE>
 10c:	bc000002 	stclt	0, cr0, [r0], {2}
 110:	01000006 	tsteq	r0, r6
 114:	06bc5400 	ldrteq	r5, [ip], r0, lsl #8
 118:	06c00000 	strbeq	r0, [r0], r0
 11c:	00030000 	andeq	r0, r3, r0
 120:	c09f0174 	addsgt	r0, pc, r4, ror r1	; <UNPREDICTABLE>
 124:	d8000006 	stmdale	r0, {r1, r2}
 128:	01000006 	tsteq	r0, r6
 12c:	06d85400 	ldrbeq	r5, [r8], r0, lsl #8
 130:	06e00000 	strbteq	r0, [r0], r0
 134:	00030000 	andeq	r0, r3, r0
 138:	e09f0174 	adds	r0, pc, r4, ror r1	; <UNPREDICTABLE>
 13c:	ec000006 	stc	0, cr0, [r0], {6}
 140:	01000006 	tsteq	r0, r6
 144:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 150:	02a40000 	adceq	r0, r4, #0
 154:	06ec0000 	strbteq	r0, [ip], r0
 158:	00010000 	andeq	r0, r1, r0
 15c:	0006ec58 	andeq	lr, r6, r8, asr ip
 160:	00072000 	andeq	r2, r7, r0
 164:	f3000a00 	vpmax.u8	d0, d0, d0
 168:	01f35101 	mvnseq	r5, r1, lsl #2
 16c:	1c312250 	lfmne	f2, 4, [r1], #-320	; 0xfffffec0
 170:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 174:	00000000 	andeq	r0, r0, r0
 178:	00000100 	andeq	r0, r0, r0, lsl #2
 17c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 180:	5c000004 	stcpl	0, cr0, [r0], {4}
 184:	01000004 	tsteq	r0, r4
 188:	04c05700 	strbeq	r5, [r0], #1792	; 0x700
 18c:	04e40000 	strbteq	r0, [r4], #0
 190:	00010000 	andeq	r0, r1, r0
 194:	00052857 	andeq	r2, r5, r7, asr r8
 198:	00054400 	andeq	r4, r5, r0, lsl #8
 19c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
 1a8:	00000001 	andeq	r0, r0, r1
 1ac:	000002ac 	andeq	r0, r0, ip, lsr #5
 1b0:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1b4:	b8520001 	ldmdalt	r2, {r0}^
 1b8:	20000002 	andcs	r0, r0, r2
 1bc:	03000007 	movweq	r0, #7
 1c0:	7dc89100 	stfvcp	f1, [r8]
	...
 1d4:	00010100 	andeq	r0, r1, r0, lsl #2
	...
 1e0:	045c0000 	ldrbeq	r0, [ip], #-0
 1e4:	04740000 	ldrbteq	r0, [r4], #-0
 1e8:	00010000 	andeq	r0, r1, r0
 1ec:	00047450 	andeq	r7, r4, r0, asr r4
 1f0:	0004a000 	andeq	sl, r4, r0
 1f4:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 1f8:	000004e4 	andeq	r0, r0, r4, ror #9
 1fc:	000004fc 	strdeq	r0, [r0], -ip
 200:	fc500001 	mrrc2	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 204:	28000004 	stmdacs	r0, {r2}
 208:	01000005 	tsteq	r0, r5
 20c:	058c5700 	streq	r5, [ip, #1792]	; 0x700
 210:	058c0000 	streq	r0, [ip]
 214:	00010000 	andeq	r0, r1, r0
 218:	00058c50 	andeq	r8, r5, r0, asr ip
 21c:	00059400 	andeq	r9, r5, r0, lsl #8
 220:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 224:	000005c4 	andeq	r0, r0, r4, asr #11
 228:	000005c8 	andeq	r0, r0, r8, asr #11
 22c:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
 230:	fc000005 	stc2	0, cr0, [r0], {5}
 234:	01000005 	tsteq	r0, r5
 238:	062c5000 	strteq	r5, [ip], -r0
 23c:	06300000 	ldrteq	r0, [r0], -r0
 240:	00010000 	andeq	r0, r1, r0
 244:	00067450 	andeq	r7, r6, r0, asr r4
 248:	00067800 	andeq	r7, r6, r0, lsl #16
 24c:	50000100 	andpl	r0, r0, r0, lsl #2
 250:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
 254:	000006d8 	ldrdeq	r0, [r0], -r8
 258:	00570001 	subseq	r0, r7, r1
 25c:	00000000 	andeq	r0, r0, r0
 260:	02000000 	andeq	r0, r0, #0
 264:	00000000 	andeq	r0, r0, r0
 268:	0002f400 	andeq	pc, r2, r0, lsl #8
 26c:	0002f800 	andeq	pc, r2, r0, lsl #16
 270:	30000200 	andcc	r0, r0, r0, lsl #4
 274:	0002f89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
 278:	00031400 	andeq	r1, r3, r0, lsl #8
 27c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 280:	0000031c 	andeq	r0, r0, ip, lsl r3
 284:	000006d8 	ldrdeq	r0, [r0], -r8
 288:	00550001 	subseq	r0, r5, r1
 28c:	00000000 	andeq	r0, r0, r0
 290:	01000000 	mrseq	r0, (UNDEF: 0)
	...
 29c:	0003b800 	andeq	fp, r3, r0, lsl #16
 2a0:	00043c00 	andeq	r3, r4, r0, lsl #24
 2a4:	56000100 	strpl	r0, [r0], -r0, lsl #2
 2a8:	0000043c 	andeq	r0, r0, ip, lsr r4
 2ac:	000004a0 	andeq	r0, r0, r0, lsr #9
 2b0:	7e7b0003 	cdpvc	0, 7, cr0, cr11, cr3, {0}
 2b4:	0004a09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
 2b8:	0004c400 	andeq	ip, r4, r0, lsl #8
 2bc:	56000100 	strpl	r0, [r0], -r0, lsl #2
 2c0:	000004c4 	andeq	r0, r0, r4, asr #9
 2c4:	00000528 	andeq	r0, r0, r8, lsr #10
 2c8:	7e7b0003 	cdpvc	0, 7, cr0, cr11, cr3, {0}
 2cc:	0005289f 	muleq	r5, pc, r8	; <UNPREDICTABLE>
 2d0:	00054400 	andeq	r4, r5, r0, lsl #8
 2d4:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
 2e4:	00700000 	rsbseq	r0, r0, r0
 2e8:	00940000 	addseq	r0, r4, r0
 2ec:	00010000 	andeq	r0, r1, r0
 2f0:	00009450 	andeq	r9, r0, r0, asr r4
 2f4:	0000fc00 	andeq	pc, r0, r0, lsl #24
 2f8:	70000300 	andvc	r0, r0, r0, lsl #6
 2fc:	00fc9f02 	rscseq	r9, ip, r2, lsl #30
 300:	02240000 	eoreq	r0, r4, #0
 304:	00040000 	andeq	r0, r4, r0
 308:	9f5001f3 	svcls	0x005001f3
	...
 324:	00000070 	andeq	r0, r0, r0, ror r0
 328:	000000e0 	andeq	r0, r0, r0, ror #1
 32c:	e0510001 	subs	r0, r1, r1
 330:	54000000 	strpl	r0, [r0], #-0
 334:	01000001 	tsteq	r0, r1
 338:	01545500 	cmpeq	r4, r0, lsl #10
 33c:	01580000 	cmpeq	r8, r0
 340:	00010000 	andeq	r0, r1, r0
 344:	00015851 	andeq	r5, r1, r1, asr r8
 348:	0001b000 	andeq	fp, r1, r0
 34c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 350:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 354:	000001c0 	andeq	r0, r0, r0, asr #3
 358:	c0510001 	subsgt	r0, r1, r1
 35c:	e4000001 	str	r0, [r0], #-1
 360:	01000001 	tsteq	r0, r1
 364:	01e45500 	mvneq	r5, r0, lsl #10
 368:	01f80000 	mvnseq	r0, r0
 36c:	00010000 	andeq	r0, r1, r0
 370:	0001f851 	andeq	pc, r1, r1, asr r8	; <UNPREDICTABLE>
 374:	00022400 	andeq	r2, r2, r0, lsl #8
 378:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
 388:	00000070 	andeq	r0, r0, r0, ror r0
 38c:	00000084 	andeq	r0, r0, r4, lsl #1
 390:	84520001 	ldrbhi	r0, [r2], #-1
 394:	24000000 	strcs	r0, [r0], #-0
 398:	01000002 	tsteq	r0, r2
 39c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 3a8:	01000000 	mrseq	r0, (UNDEF: 0)
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	00700000 	rsbseq	r0, r0, r0
 3b4:	00f40000 	rscseq	r0, r4, r0
 3b8:	00010000 	andeq	r0, r1, r0
 3bc:	00014c53 	andeq	r4, r1, r3, asr ip
 3c0:	00018000 	andeq	r8, r1, r0
 3c4:	53000100 	movwpl	r0, #256	; 0x100
 3c8:	00000180 	andeq	r0, r0, r0, lsl #3
 3cc:	0000018c 	andeq	r0, r0, ip, lsl #3
 3d0:	01f30004 	mvnseq	r0, r4
 3d4:	01b09f53 	asrseq	r9, r3, pc
 3d8:	01e80000 	mvneq	r0, r0
 3dc:	00010000 	andeq	r0, r1, r0
 3e0:	0001e853 	andeq	lr, r1, r3, asr r8
 3e4:	0001ff00 	andeq	pc, r1, r0, lsl #30
 3e8:	5c000100 	stfpls	f0, [r0], {-0}
 3ec:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 3f0:	00000224 	andeq	r0, r0, r4, lsr #4
 3f4:	01f30004 	mvnseq	r0, r4
 3f8:	00009f53 	andeq	r9, r0, r3, asr pc
	...
 408:	00000070 	andeq	r0, r0, r0, ror r0
 40c:	0000008c 	andeq	r0, r0, ip, lsl #1
 410:	00910002 	addseq	r0, r1, r2
 414:	0000008c 	andeq	r0, r0, ip, lsl #1
 418:	00000193 	muleq	r0, r3, r1
 41c:	b0520001 	subslt	r0, r2, r1
 420:	f4000001 	vst4.8	{d0-d3}, [r0], r1
 424:	01000001 	tsteq	r0, r1
 428:	00005200 	andeq	r5, r0, r0, lsl #4
 42c:	00000000 	andeq	r0, r0, r0
 430:	00010000 	andeq	r0, r1, r0
 434:	00010100 	andeq	r0, r1, r0, lsl #2
 438:	00000000 	andeq	r0, r0, r0
 43c:	01000000 	mrseq	r0, (UNDEF: 0)
 440:	00010101 	andeq	r0, r1, r1, lsl #2
 444:	00010100 	andeq	r0, r1, r0, lsl #2
	...
 450:	008c0000 	addeq	r0, ip, r0
 454:	00fc0000 	rscseq	r0, ip, r0
 458:	00040000 	andeq	r0, r4, r0
 45c:	9f7fa091 	svcls	0x007fa091
 460:	000000fc 	strdeq	r0, [r0], -ip
 464:	0000013c 	andeq	r0, r0, ip, lsr r1
 468:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 46c:	48000001 	stmdami	r0, {r0}
 470:	03000001 	movweq	r0, #1
 474:	9f027100 	svcls	0x00027100
 478:	00000148 	andeq	r0, r0, r8, asr #2
 47c:	0000014c 	andeq	r0, r0, ip, asr #2
 480:	4c500001 	mrrcmi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 484:	58000001 	stmdapl	r0, {r0}
 488:	04000001 	streq	r0, [r0], #-1
 48c:	7fa09100 	svcvc	0x00a09100
 490:	0001589f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 494:	00016c00 	andeq	r6, r1, r0, lsl #24
 498:	51000100 	mrspl	r0, (UNDEF: 16)
 49c:	0000016c 	andeq	r0, r0, ip, ror #2
 4a0:	00000178 	andeq	r0, r0, r8, ror r1
 4a4:	7f710003 	svcvc	0x00710003
 4a8:	0001789f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 4ac:	00018400 	andeq	r8, r1, r0, lsl #8
 4b0:	71000300 	mrsvc	r0, LR_irq
 4b4:	01849f01 	orreq	r9, r4, r1, lsl #30
 4b8:	01930000 	orrseq	r0, r3, r0
 4bc:	00010000 	andeq	r0, r1, r0
 4c0:	0001b050 	andeq	fp, r1, r0, asr r0
 4c4:	0001b000 	andeq	fp, r1, r0
 4c8:	91000400 	tstls	r0, r0, lsl #8
 4cc:	b09f7fa0 	addslt	r7, pc, r0, lsr #31
 4d0:	b8000001 	stmdalt	r0, {r0}
 4d4:	04000001 	streq	r0, [r0], #-1
 4d8:	7fa19100 	svcvc	0x00a19100
 4dc:	0001b89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 4e0:	0001bc00 	andeq	fp, r1, r0, lsl #24
 4e4:	50000100 	andpl	r0, r0, r0, lsl #2
 4e8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 4ec:	000001c0 	andeq	r0, r0, r0, asr #3
 4f0:	a0910004 	addsge	r0, r1, r4
 4f4:	01c09f7f 	biceq	r9, r0, pc, ror pc
 4f8:	01d40000 	bicseq	r0, r4, r0
 4fc:	00010000 	andeq	r0, r1, r0
 500:	0001d450 	andeq	sp, r1, r0, asr r4
 504:	0001e400 	andeq	lr, r1, r0, lsl #8
 508:	70000300 	andvc	r0, r0, r0, lsl #6
 50c:	01e49f7f 	mvneq	r9, pc, ror pc
 510:	02240000 	eoreq	r0, r4, #0
 514:	00040000 	andeq	r0, r4, r0
 518:	9f7fa091 	svcls	0x007fa091
	...
 524:	01000000 	mrseq	r0, (UNDEF: 0)
 528:	00000001 	andeq	r0, r0, r1
	...
 538:	00000090 	muleq	r0, r0, r0
 53c:	000000dc 	ldrdeq	r0, [r0], -ip
 540:	dc5c0001 	mrrcle	0, 0, r0, ip, cr1
 544:	f4000000 	vst4.8	{d0-d3}, [r0], r0
 548:	01000000 	mrseq	r0, (UNDEF: 0)
 54c:	00f45300 	rscseq	r5, r4, r0, lsl #6
 550:	014c0000 	mrseq	r0, (UNDEF: 76)
 554:	00010000 	andeq	r0, r1, r0
 558:	00014c5c 	andeq	r4, r1, ip, asr ip
 55c:	00015800 	andeq	r5, r1, r0, lsl #16
 560:	53000100 	movwpl	r0, #256	; 0x100
 564:	00000158 	andeq	r0, r0, r8, asr r1
 568:	00000174 	andeq	r0, r0, r4, ror r1
 56c:	b05c0001 	subslt	r0, ip, r1
 570:	c0000001 	andgt	r0, r0, r1
 574:	01000001 	tsteq	r0, r1
 578:	01c05300 	biceq	r5, r0, r0, lsl #6
 57c:	01dc0000 	bicseq	r0, ip, r0
 580:	00010000 	andeq	r0, r1, r0
 584:	0001e45c 	andeq	lr, r1, ip, asr r4
 588:	0001e800 	andeq	lr, r1, r0, lsl #16
 58c:	53000100 	movwpl	r0, #256	; 0x100
 590:	000001e8 	andeq	r0, r0, r8, ror #3
 594:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 598:	ff5c0001 			; <UNDEFINED> instruction: 0xff5c0001
 59c:	24000001 	strcs	r0, [r0], #-1
 5a0:	04000002 	streq	r0, [r0], #-2
 5a4:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
 5a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 5ac:	00000000 	andeq	r0, r0, r0
 5b0:	01010100 	mrseq	r0, (UNDEF: 17)
 5b4:	00000000 	andeq	r0, r0, r0
 5b8:	0000dc00 	andeq	sp, r0, r0, lsl #24
 5bc:	0000f000 	andeq	pc, r0, r0
 5c0:	30000200 	andcc	r0, r0, r0, lsl #4
 5c4:	0000f09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 5c8:	0000f800 	andeq	pc, r0, r0, lsl #16
 5cc:	31000200 	mrscc	r0, R8_usr
 5d0:	0000fc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 5d4:	00014c00 	andeq	r4, r1, r0, lsl #24
 5d8:	56000100 	strpl	r0, [r0], -r0, lsl #2
 5dc:	0000014c 	andeq	r0, r0, ip, asr #2
 5e0:	00000154 	andeq	r0, r0, r4, asr r1
 5e4:	9f300002 	svcls	0x00300002
	...
 5f0:	01000000 	mrseq	r0, (UNDEF: 0)
 5f4:	01000001 	tsteq	r0, r1
 5f8:	00380001 	eorseq	r0, r8, r1
 5fc:	00540000 	subseq	r0, r4, r0
 600:	00010000 	andeq	r0, r1, r0
 604:	00005450 	andeq	r5, r0, r0, asr r4
 608:	00005800 	andeq	r5, r0, r0, lsl #16
 60c:	52000100 	andpl	r0, r0, #0, 2
 610:	00000058 	andeq	r0, r0, r8, asr r0
 614:	00000060 	andeq	r0, r0, r0, rrx
 618:	01720003 	cmneq	r2, r3
 61c:	0000609f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 620:	00006400 	andeq	r6, r0, r0, lsl #8
 624:	52000100 	andpl	r0, r0, #0, 2
 628:	00000064 	andeq	r0, r0, r4, rrx
 62c:	00000070 	andeq	r0, r0, r0, ror r0
 630:	01720003 	cmneq	r2, r3
 634:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 640:	00003800 	andeq	r3, r0, r0, lsl #16
 644:	00005000 	andeq	r5, r0, r0
 648:	51000100 	mrspl	r0, (UNDEF: 16)
 64c:	00000050 	andeq	r0, r0, r0, asr r0
 650:	00000070 	andeq	r0, r0, r0, ror r0
 654:	01f30004 	mvnseq	r0, r4
 658:	00009f51 	andeq	r9, r0, r1, asr pc
	...
 664:	01000000 	mrseq	r0, (UNDEF: 0)
 668:	00380001 	eorseq	r0, r8, r1
 66c:	00500000 	subseq	r0, r0, r0
 670:	00010000 	andeq	r0, r1, r0
 674:	00005052 	andeq	r5, r0, r2, asr r0
 678:	00005c00 	andeq	r5, r0, r0, lsl #24
 67c:	51000100 	mrspl	r0, (UNDEF: 16)
 680:	0000005c 	andeq	r0, r0, ip, asr r0
 684:	00000060 	andeq	r0, r0, r0, rrx
 688:	01710003 	cmneq	r1, r3
 68c:	0000609f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 690:	00007000 	andeq	r7, r0, r0
 694:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 6a4:	00000038 	andeq	r0, r0, r8, lsr r0
 6a8:	0000004c 	andeq	r0, r0, ip, asr #32
 6ac:	4c530001 	mrrcmi	0, 0, r0, r3, cr1
 6b0:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
 6b4:	01000000 	mrseq	r0, (UNDEF: 0)
 6b8:	00005300 	andeq	r5, r0, r0, lsl #6
	...
 6c8:	00400000 	subeq	r0, r0, r0
 6cc:	00480000 	subeq	r0, r8, r0
 6d0:	00010000 	andeq	r0, r1, r0
 6d4:	0000485c 	andeq	r4, r0, ip, asr r8
 6d8:	00004c00 	andeq	r4, r0, r0, lsl #24
 6dc:	72000800 	andvc	r0, r0, #0, 16
 6e0:	1c007300 	stcne	3, cr7, [r0], {-0}
 6e4:	4c9f0123 	ldfmis	f0, [pc], {35}	; 0x23
 6e8:	54000000 	strpl	r0, [r0], #-0
 6ec:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 6f0:	f3007200 	vhsub.u8	d7, d0, d0
 6f4:	231c5301 	tstcs	ip, #67108864	; 0x4000000
 6f8:	00549f01 	subseq	r9, r4, r1, lsl #30
 6fc:	00700000 	rsbseq	r0, r0, r0
 700:	000a0000 	andeq	r0, sl, r0
 704:	f35201f3 	vbsl	q8, q9, <illegal reg q9.5>
 708:	231c5301 	tstcs	ip, #67108864	; 0x4000000
 70c:	00009f01 	andeq	r9, r0, r1, lsl #30
 710:	00000000 	andeq	r0, r0, r0
 714:	00010000 	andeq	r0, r1, r0
 718:	0000004c 	andeq	r0, r0, ip, asr #32
 71c:	00000070 	andeq	r0, r0, r0, ror r0
 720:	00500001 	subseq	r0, r0, r1
	...
 72c:	00000101 	andeq	r0, r0, r1, lsl #2
 730:	00001400 	andeq	r1, r0, r0, lsl #8
 734:	00001c00 	andeq	r1, r0, r0, lsl #24
 738:	50000100 	andpl	r0, r0, r0, lsl #2
 73c:	0000001c 	andeq	r0, r0, ip, lsl r0
 740:	00000024 	andeq	r0, r0, r4, lsr #32
 744:	01700003 	cmneq	r0, r3
 748:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
 74c:	00003800 	andeq	r3, r0, r0, lsl #16
 750:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 760:	00000014 	andeq	r0, r0, r4, lsl r0
 764:	00000018 	andeq	r0, r0, r8, lsl r0
 768:	18510001 	ldmdane	r1, {r0}^
 76c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 770:	04000000 	streq	r0, [r0], #-0
 774:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 778:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 77c:	00000000 	andeq	r0, r0, r0
 780:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 784:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 788:	01000000 	mrseq	r0, (UNDEF: 0)
 78c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
 7a0:	00000004 	andeq	r0, r0, r4
 7a4:	04500001 	ldrbeq	r0, [r0], #-1
 7a8:	0c000000 	stceq	0, cr0, [r0], {-0}
 7ac:	03000000 	movweq	r0, #0
 7b0:	9f307000 	svcls	0x00307000
 7b4:	0000000c 	andeq	r0, r0, ip
 7b8:	00000014 	andeq	r0, r0, r4, lsl r0
 7bc:	01f30004 	mvnseq	r0, r4
 7c0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 7cc:	02240000 	eoreq	r0, r4, #0
 7d0:	02680000 	rsbeq	r0, r8, #0
 7d4:	00010000 	andeq	r0, r1, r0
 7d8:	00026850 	andeq	r6, r2, r0, asr r8
 7dc:	00028800 	andeq	r8, r2, r0, lsl #16
 7e0:	f3000400 	vshl.u8	d0, d0, d0
 7e4:	009f5001 	addseq	r5, pc, r1
	...
 7f0:	24000000 	strcs	r0, [r0], #-0
 7f4:	64000002 	strvs	r0, [r0], #-2
 7f8:	01000002 	tsteq	r0, r2
 7fc:	02645100 	rsbeq	r5, r4, #0, 2
 800:	02880000 	addeq	r0, r8, #0
 804:	00040000 	andeq	r0, r4, r0
 808:	9f5101f3 	svcls	0x005101f3
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000720 	andeq	r0, r0, r0, lsr #14
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000005bb 			; <UNDEFINED> instruction: 0x000005bb
   4:	00bf0003 	adcseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <va_printk+0xfffffd3d>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <va_printk+0xfffffbd8>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  40:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  50:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  54:	3173632f 	cmncc	r3, pc, lsr #6
  58:	2f653034 	svccs	0x00653034
  5c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  60:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  64:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	702d6176 	eorvc	r6, sp, r6, ror r1
  7c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  80:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  84:	73000001 	movwvc	r0, #1
  88:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  8c:	00682e74 	rsbeq	r2, r8, r4, ror lr
  90:	72000002 	andvc	r0, r0, #2
  94:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  98:	00000300 	andeq	r0, r0, r0, lsl #6
  9c:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  a0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  a4:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
  a8:	0300682e 	movweq	r6, #2094	; 0x82e
  ac:	74730000 	ldrbtvc	r0, [r3], #-0
  b0:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
  b4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  b8:	623c0000 	eorsvs	r0, ip, #0
  bc:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
  c0:	3e6e692d 	vmulcc.f16	s13, s28, s27	; <UNPREDICTABLE>
  c4:	00000000 	andeq	r0, r0, r0
  c8:	001b0500 	andseq	r0, fp, r0, lsl #10
  cc:	00000205 	andeq	r0, r0, r5, lsl #4
  d0:	26030000 	strcs	r0, [r3], -r0
  d4:	011d0501 	tsteq	sp, r1, lsl #10
  d8:	01062d05 	tsteq	r6, r5, lsl #26
  dc:	4a2e0105 	bmi	b804f8 <va_printk+0xb80270>
  e0:	51063305 	tstpl	r6, r5, lsl #6
  e4:	05130205 	ldreq	r0, [r3, #-517]	; 0xfffffdfb
  e8:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
  ec:	05300602 	ldreq	r0, [r0, #-1538]!	; 0xfffff9fe
  f0:	04020008 	streq	r0, [r2], #-8
  f4:	02050101 	andeq	r0, r5, #1073741824	; 0x40000000
  f8:	01040200 	mrseq	r0, R12_usr
  fc:	03050106 	movweq	r0, #20742	; 0x5106
 100:	02040200 	andeq	r0, r4, #0, 4
 104:	08052f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 108:	02040200 	andeq	r0, r4, #0, 4
 10c:	15050106 	strne	r0, [r5, #-262]	; 0xfffffefa
 110:	02040200 	andeq	r0, r4, #0, 4
 114:	18054906 	stmdane	r5, {r1, r2, r8, fp, lr}
 118:	02040200 	andeq	r0, r4, #0, 4
 11c:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 120:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 124:	05300602 	ldreq	r0, [r0, #-1538]!	; 0xfffff9fe
 128:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
 12c:	054b0602 	strbeq	r0, [fp, #-1538]	; 0xfffff9fe
 130:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 134:	0531063e 	ldreq	r0, [r1, #-1598]!	; 0xfffff9c2
 138:	0e051402 	cdpeq	4, 0, cr1, cr5, cr2, {0}
 13c:	06050106 	streq	r0, [r5], -r6, lsl #2
 140:	0602052e 	streq	r0, [r2], -lr, lsr #10
 144:	0604052f 	streq	r0, [r4], -pc, lsr #10
 148:	06030501 	streq	r0, [r3], -r1, lsl #10
 14c:	0611052f 	ldreq	r0, [r1], -pc, lsr #10
 150:	2e090501 	cfsh32cs	mvfx0, mvfx9, #1
 154:	30060205 	andcc	r0, r6, r5, lsl #4
 158:	06070515 			; <UNDEFINED> instruction: 0x06070515
 15c:	2e020501 	cfsh32cs	mvfx0, mvfx2, #1
 160:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 164:	2e060104 	adfcss	f0, f6, f4
 168:	02000205 	andeq	r0, r0, #1342177280	; 0x50000000
 16c:	01060104 	tsteq	r6, r4, lsl #2
 170:	02000305 	andeq	r0, r0, #335544320	; 0x14000000
 174:	2f060304 	svccs	0x00060304
 178:	02000c05 	andeq	r0, r0, #1280	; 0x500
 17c:	01060304 	tsteq	r6, r4, lsl #6
 180:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 184:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
 188:	04020017 	streq	r0, [r2], #-23	; 0xffffffe9
 18c:	002d0603 	eoreq	r0, sp, r3, lsl #12
 190:	06030402 	streq	r0, [r3], -r2, lsl #8
 194:	06020501 	streq	r0, [r2], -r1, lsl #10
 198:	06090530 			; <UNDEFINED> instruction: 0x06090530
 19c:	02052e01 	andeq	r2, r5, #1, 28
 1a0:	01053006 	tsteq	r5, r6
 1a4:	49051306 	stmdbmi	r5, {r1, r2, r8, r9, ip}
 1a8:	01063106 	tsteq	r6, r6, lsl #2
 1ac:	a0060205 	andge	r0, r6, r5, lsl #4
 1b0:	01060405 	tsteq	r6, r5, lsl #8
 1b4:	2f060305 	svccs	0x00060305
 1b8:	01060905 	tsteq	r6, r5, lsl #18
 1bc:	30060205 	andcc	r0, r6, r5, lsl #4
 1c0:	060b0513 			; <UNDEFINED> instruction: 0x060b0513
 1c4:	06020501 	streq	r0, [r2], -r1, lsl #10
 1c8:	052e0630 	streq	r0, [lr, #-1584]!	; 0xfffff9d0
 1cc:	24020604 	strcs	r0, [r2], #-1540	; 0xfffff9fc
 1d0:	0f051315 	svceq	0x00051315
 1d4:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 1d8:	05054a06 	streq	r4, [r5, #-2566]	; 0xfffff5fa
 1dc:	05134b06 	ldreq	r4, [r3, #-2822]	; 0xfffff4fa
 1e0:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 1e4:	052f0605 	streq	r0, [pc, #-1541]!	; fffffbe7 <va_printk+0xfffff95f>
 1e8:	0510060b 	ldreq	r0, [r0, #-1547]	; 0xfffff9f5
 1ec:	0402000d 	streq	r0, [r2], #-13
 1f0:	04052c01 	streq	r2, [r5], #-3073	; 0xfffff3ff
 1f4:	01040200 	mrseq	r0, R12_usr
 1f8:	05053406 	streq	r3, [r5, #-1030]	; 0xfffffbfa
 1fc:	01040200 	mrseq	r0, R12_usr
 200:	001b0513 	andseq	r0, fp, r3, lsl r5
 204:	06010402 	streq	r0, [r1], -r2, lsl #8
 208:	00070501 	andeq	r0, r7, r1, lsl #10
 20c:	d6010402 	strle	r0, [r1], -r2, lsl #8
 210:	02001805 	andeq	r1, r0, #327680	; 0x50000
 214:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 218:	0402000a 	streq	r0, [r2], #-10
 21c:	0b054a01 	bleq	152a28 <va_printk+0x1527a0>
 220:	01040200 	mrseq	r0, R12_usr
 224:	0e052f06 	cdpeq	15, 0, cr2, cr5, cr6, {0}
 228:	01040200 	mrseq	r0, R12_usr
 22c:	04052e06 	streq	r2, [r5], #-3590	; 0xfffff1fa
 230:	01040200 	mrseq	r0, R12_usr
 234:	054b062e 	strbeq	r0, [fp, #-1582]	; 0xfffff9d2
 238:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 23c:	052f0605 	streq	r0, [pc, #-1541]!	; fffffc3f <va_printk+0xfffff9b7>
 240:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 244:	052e4a07 	streq	r4, [lr, #-2567]!	; 0xfffff5f9
 248:	2e76030d 	cdpcs	3, 7, cr0, cr6, cr13, {0}
 24c:	0d0b054a 	cfstr32eq	mvfx0, [fp, #-296]	; 0xfffffed8
 250:	02000d05 	andeq	r0, r0, #320	; 0x140
 254:	03060104 	movweq	r0, #24836	; 0x6104
 258:	11052e14 	tstne	r5, r4, lsl lr
 25c:	01040200 	mrseq	r0, R12_usr
 260:	002d0513 	eoreq	r0, sp, r3, lsl r5
 264:	06010402 	streq	r0, [r1], -r2, lsl #8
 268:	002a0501 	eoreq	r0, sl, r1, lsl #10
 26c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 270:	02001605 	andeq	r1, r0, #5242880	; 0x500000
 274:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 278:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
 27c:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
 280:	0402000d 	streq	r0, [r2], #-13
 284:	00010601 	andeq	r0, r1, r1, lsl #12
 288:	4a010402 	bmi	41298 <va_printk+0x41010>
 28c:	12052f06 	andne	r2, r5, #6, 30
 290:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
 294:	052f060d 	streq	r0, [pc, #-1549]!	; fffffc8f <va_printk+0xfffffa07>
 298:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 29c:	054b0619 	strbeq	r0, [fp, #-1561]	; 0xfffff9e7
 2a0:	04020004 	streq	r0, [r2], #-4
 2a4:	01110302 	tsteq	r1, r2, lsl #6
 2a8:	02040200 	andeq	r0, r4, #0, 4
 2ac:	00020501 	andeq	r0, r2, r1, lsl #10
 2b0:	15020402 	strne	r0, [r2, #-1026]	; 0xfffffbfe
 2b4:	02000905 	andeq	r0, r0, #81920	; 0x14000
 2b8:	01060204 	tsteq	r6, r4, lsl #4
 2bc:	02040200 	andeq	r0, r4, #0, 4
 2c0:	0001054a 	andeq	r0, r1, sl, asr #10
 2c4:	9f020402 	svcls	0x00020402
 2c8:	03060405 	movweq	r0, #25605	; 0x6405
 2cc:	09054a6e 	stmdbeq	r5, {r1, r2, r3, r5, r6, r9, fp, lr}
 2d0:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 2d4:	06052f06 	streq	r2, [r5], -r6, lsl #30
 2d8:	04051106 	streq	r1, [r5], #-262	; 0xfffffefa
 2dc:	030b052f 	movweq	r0, #46383	; 0xb52f
 2e0:	19052e63 	stmdbne	r5, {r0, r1, r5, r6, r9, sl, fp, sp}
 2e4:	01040200 	mrseq	r0, R12_usr
 2e8:	2e240306 	cdpcs	3, 2, cr0, cr4, cr6, {0}
 2ec:	02001a05 	andeq	r1, r0, #20480	; 0x5000
 2f0:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 2f4:	04020028 	streq	r0, [r2], #-40	; 0xffffffd8
 2f8:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 2fc:	04020025 	streq	r0, [r2], #-37	; 0xffffffdb
 300:	1f052e01 	svcne	0x00052e01
 304:	01040200 	mrseq	r0, R12_usr
 308:	000b054a 	andeq	r0, fp, sl, asr #10
 30c:	06010402 	streq	r0, [r1], -r2, lsl #8
 310:	0004054b 	andeq	r0, r4, fp, asr #10
 314:	06010402 	streq	r0, [r1], -r2, lsl #8
 318:	04020001 	streq	r0, [r2], #-1
 31c:	02004a01 	andeq	r4, r0, #4096	; 0x1000
 320:	4e060104 	adfmis	f0, f6, f4
 324:	01040200 	mrseq	r0, R12_usr
 328:	04020001 	streq	r0, [r2], #-1
 32c:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 330:	00010104 	andeq	r0, r1, r4, lsl #2
 334:	06010402 	streq	r0, [r1], -r2, lsl #8
 338:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 33c:	02006601 	andeq	r6, r0, #1048576	; 0x100000
 340:	002e0104 	eoreq	r0, lr, r4, lsl #2
 344:	06010402 	streq	r0, [r1], -r2, lsl #8
 348:	0348054a 	movteq	r0, #34122	; 0x854a
 34c:	20087fa6 	andcs	r7, r8, r6, lsr #31
 350:	01130505 	tsteq	r3, r5, lsl #10
 354:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
 358:	2e060204 	cdpcs	2, 0, cr0, cr6, cr4, {0}
 35c:	02040200 	andeq	r0, r4, #0, 4
 360:	04020001 	streq	r0, [r2], #-1
 364:	11051302 	tstne	r5, r2, lsl #6
 368:	02040200 	andeq	r0, r4, #0, 4
 36c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 370:	02040200 	andeq	r0, r4, #0, 4
 374:	07054b06 	streq	r4, [r5, -r6, lsl #22]
 378:	02040200 	andeq	r0, r4, #0, 4
 37c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 380:	0e054b06 	vmlaeq.f64	d4, d5, d6
 384:	48050106 	stmdami	r5, {r1, r2, r8}
 388:	01040200 	mrseq	r0, R12_usr
 38c:	00050562 	andeq	r0, r5, r2, ror #10
 390:	06010402 	streq	r0, [r1], -r2, lsl #8
 394:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
 398:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 39c:	9e060104 	adflss	f0, f6, f4
 3a0:	01040200 	mrseq	r0, R12_usr
 3a4:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 3a8:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 3ac:	00e10340 	rsceq	r0, r1, r0, asr #6
 3b0:	050106d6 	streq	r0, [r1, #-1750]	; 0xfffff92a
 3b4:	059f0602 	ldreq	r0, [pc, #1538]	; 9be <va_printk+0x736>
 3b8:	0501061e 	streq	r0, [r1, #-1566]	; 0xfffff9e2
 3bc:	05052e12 	streq	r2, [r5, #-3602]	; 0xfffff1ee
 3c0:	02052f06 	andeq	r2, r5, #6, 30
 3c4:	06090514 			; <UNDEFINED> instruction: 0x06090514
 3c8:	06050501 	streq	r0, [r5], -r1, lsl #10
 3cc:	1302054b 	movwne	r0, #9547	; 0x254b
 3d0:	0d060805 	stceq	8, cr0, [r6, #-20]	; 0xffffffec
 3d4:	05330205 	ldreq	r0, [r3, #-517]!	; 0xfffffdfb
 3d8:	054c0604 	strbeq	r0, [ip, #-1540]	; 0xfffff9fc
 3dc:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
 3e0:	08052e09 	stmdaeq	r5, {r0, r3, r9, sl, fp, sp}
 3e4:	02052c06 	andeq	r2, r5, #1536	; 0x600
 3e8:	0d052e06 	stceq	14, cr2, [r5, #-24]	; 0xffffffe8
 3ec:	01040200 	mrseq	r0, R12_usr
 3f0:	0603054a 	streq	r0, [r3], -sl, asr #10
 3f4:	0605054b 	streq	r0, [r5], -fp, asr #10
 3f8:	06080501 	streq	r0, [r8], -r1, lsl #10
 3fc:	060e054d 	streq	r0, [lr], -sp, asr #10
 400:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 404:	2f060405 	svccs	0x00060405
 408:	01060905 	tsteq	r6, r5, lsl #18
 40c:	2f060405 	svccs	0x00060405
 410:	01060705 	tsteq	r6, r5, lsl #14
 414:	0604052e 	streq	r0, [r4], -lr, lsr #10
 418:	06070530 			; <UNDEFINED> instruction: 0x06070530
 41c:	06040501 	streq	r0, [r4], -r1, lsl #10
 420:	05141330 	ldreq	r1, [r4, #-816]	; 0xfffffcd0
 424:	0510060d 	ldreq	r0, [r0, #-1549]	; 0xfffff9f3
 428:	05300609 	ldreq	r0, [r0, #-1545]!	; 0xfffff9f7
 42c:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 430:	09052e0a 	stmdbeq	r5, {r1, r3, r9, sl, fp, sp}
 434:	06050566 	streq	r0, [r5], -r6, ror #10
 438:	0612054b 	ldreq	r0, [r2], -fp, asr #10
 43c:	2e160501 	cfmul32cs	mvfx0, mvfx6, mvfx1
 440:	052e0b05 	streq	r0, [lr, #-2821]!	; 0xfffff4fb
 444:	052f0605 	streq	r0, [pc, #-1541]!	; fffffe47 <va_printk+0xfffffbbf>
 448:	2e010608 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx8
 44c:	30060405 	andcc	r0, r6, r5, lsl #8
 450:	15014a01 	strne	r4, [r1, #-2561]	; 0xfffff5ff
 454:	01040200 	mrseq	r0, R12_usr
 458:	000f3602 	andeq	r3, pc, r2, lsl #12
 45c:	01010402 	tsteq	r1, r2, lsl #8
 460:	01040200 	mrseq	r0, R12_usr
 464:	341105d6 	ldrcc	r0, [r1], #-1494	; 0xfffffa2a
 468:	02000113 	andeq	r0, r0, #-1073741820	; 0xc0000004
 46c:	ba060204 	blt	180c84 <va_printk+0x1809fc>
 470:	03040200 	movweq	r0, #16896	; 0x4200
 474:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 478:	00010304 	andeq	r0, r1, r4, lsl #6
 47c:	14030402 	strne	r0, [r3], #-1026	; 0xfffffbfe
 480:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 484:	01060304 	tsteq	r6, r4, lsl #6
 488:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 48c:	2f060304 	svccs	0x00060304
 490:	02001a05 	andeq	r1, r0, #20480	; 0x5000
 494:	01060304 	tsteq	r6, r4, lsl #6
 498:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 49c:	d7060304 	strle	r0, [r6, -r4, lsl #6]
 4a0:	03040200 	movweq	r0, #16896	; 0x4200
 4a4:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
 4a8:	14051703 	strne	r1, [r5], #-1795	; 0xfffff8fd
 4ac:	03040200 	movweq	r0, #16896	; 0x4200
 4b0:	13050106 	movwne	r0, #20742	; 0x5106
 4b4:	03040200 	movweq	r0, #16896	; 0x4200
 4b8:	06180582 	ldreq	r0, [r8], -r2, lsl #11
 4bc:	061b054e 	ldreq	r0, [fp], -lr, asr #10
 4c0:	821a0501 	andshi	r0, sl, #4194304	; 0x400000
 4c4:	4b060905 	blmi	1828e0 <va_printk+0x182658>
 4c8:	01060d05 	tsteq	r6, r5, lsl #26
 4cc:	0609052e 	streq	r0, [r9], -lr, lsr #10
 4d0:	05ba06f3 	ldreq	r0, [sl, #1779]!	; 0x6f3
 4d4:	05300615 	ldreq	r0, [r0, #-1557]!	; 0xfffff9eb
 4d8:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
 4dc:	19056617 	stmdbne	r5, {r0, r1, r2, r4, r9, sl, sp, lr}
 4e0:	15054b06 	strne	r4, [r5, #-2822]	; 0xfffff4fa
 4e4:	666f0306 	strbtvs	r0, [pc], -r6, lsl #6
 4e8:	48061105 	stmdami	r6, {r0, r2, r8, ip}
 4ec:	0905d601 	stmdbeq	r5, {r0, r9, sl, ip, lr, pc}
 4f0:	052e0b03 	streq	r0, [lr, #-2819]!	; 0xfffff4fd
 4f4:	2e01060d 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx13
 4f8:	f3060905 	vmls.i8	d0, d6, d5
 4fc:	1505ba06 	strne	fp, [r5, #-2566]	; 0xfffff5fa
 500:	03062f06 	movweq	r2, #28422	; 0x6f06
 504:	19056675 	stmdbne	r5, {r0, r2, r4, r5, r6, r9, sl, sp, lr}
 508:	4a130306 	bmi	4c1128 <va_printk+0x4c0ea0>
 50c:	03061505 	movweq	r1, #25861	; 0x6505
 510:	0306666d 	movweq	r6, #26221	; 0x666d
 514:	ba014a15 	blt	52d70 <va_printk+0x52ae8>
 518:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
 51c:	9e011a06 	vmlals.f32	s2, s2, s12
 520:	010e032e 	tsteq	lr, lr, lsr #6
 524:	01060905 	tsteq	r6, r5, lsl #18
 528:	08060505 	stmdaeq	r6, {r0, r2, r8, sl}
 52c:	03040575 	movweq	r0, #17781	; 0x4575
 530:	07050118 	smladeq	r5, r8, r1, r0
 534:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 538:	05053106 	streq	r3, [r5, #-262]	; 0xfffffefa
 53c:	052e6703 	streq	r6, [lr, #-1795]!	; 0xfffff8fd
 540:	0501061c 	streq	r0, [r1, #-1564]	; 0xfffff9e4
 544:	05058209 	streq	r8, [r5, #-521]	; 0xfffffdf7
 548:	0531f306 	ldreq	pc, [r1, #-774]!	; 0xfffffcfa
 54c:	0501061c 	streq	r0, [r1, #-1564]	; 0xfffff9e4
 550:	05058209 	streq	r8, [r5, #-521]	; 0xfffffdf7
 554:	0530f306 	ldreq	pc, [r0, #-774]!	; 0xfffffcfa
 558:	0501061b 	streq	r0, [r1, #-1563]	; 0xfffff9e5
 55c:	05058209 	streq	r8, [r5, #-521]	; 0xfffffdf7
 560:	0530f306 	ldreq	pc, [r0, #-774]!	; 0xfffffcfa
 564:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 568:	30830605 	addcc	r0, r3, r5, lsl #12
 56c:	01060905 	tsteq	r6, r5, lsl #18
 570:	08060505 	stmdaeq	r6, {r0, r2, r8, sl}
 574:	30110575 	andscc	r0, r1, r5, ror r5
 578:	01062205 	tsteq	r6, r5, lsl #4
 57c:	4b060505 	blmi	181998 <va_printk+0x181710>
 580:	05831105 	streq	r1, [r3, #261]	; 0x105
 584:	9e018305 	cdpls	3, 0, cr8, cr1, cr5, {0}
 588:	060e0535 			; <UNDEFINED> instruction: 0x060e0535
 58c:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 590:	04052d06 	streq	r2, [r5], #-3334	; 0xfffff2fa
 594:	13050106 	movwne	r0, #20742	; 0x5106
 598:	01040200 	mrseq	r0, R12_usr
 59c:	0010054a 	andseq	r0, r0, sl, asr #10
 5a0:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 5a4:	01040200 	mrseq	r0, R12_usr
 5a8:	06020566 	streq	r0, [r2], -r6, ror #10
 5ac:	06070516 			; <UNDEFINED> instruction: 0x06070516
 5b0:	06020501 	streq	r0, [r2], -r1, lsl #10
 5b4:	0601054b 	streq	r0, [r1], -fp, asr #10
 5b8:	1a026613 	bne	99e0c <va_printk+0x99b84>
 5bc:	Address 0x00000000000005bc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69647369 	stmdbvs	r4!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^
   4:	00746967 	rsbseq	r6, r4, r7, ror #18
   8:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
   c:	745f3436 	ldrbvc	r3, [pc], #-1078	; 14 <.debug_str+0x14>
  10:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 18 <.debug_str+0x18>
  14:	2f636269 	svccs	0x00636269
  18:	702d6176 	eorvc	r6, sp, r6, ror r1
  1c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  20:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  24:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  28:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  2c:	5f5f0074 	svcpl	0x005f0074
  30:	63756e67 	cmnvs	r5, #1648	; 0x670
  34:	5f61765f 	svcpl	0x0061765f
  38:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  3c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  40:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  44:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  48:	5f617600 	svcpl	0x00617600
  4c:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  50:	635f5f00 	cmpvs	pc, #0, 30
  54:	5f65646f 	svcpl	0x0065646f
  58:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  5c:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
  60:	73625f5f 	cmnvc	r2, #380	; 0x17c
  64:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
  68:	5f747261 	svcpl	0x00747261
  6c:	6977005f 	ldmdbvs	r7!, {r0, r1, r2, r3, r4, r6}^
  70:	00687464 	rsbeq	r7, r8, r4, ror #8
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  7c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  80:	5f5f0074 	svcpl	0x005f0074
  84:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  88:	00747369 	rsbseq	r7, r4, r9, ror #6
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  94:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  98:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  9c:	5f4e4f49 	svcpl	0x004e4f49
  a0:	6c63005f 	stclvs	0, cr0, [r3], #-380	; 0xfffffe84
  a4:	5f6e6165 	svcpl	0x006e6165
  a8:	6f626572 	svcvs	0x00626572
  ac:	5f00746f 	svcpl	0x0000746f
  b0:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
  b4:	6e655f61 	cdpvs	15, 6, cr5, cr5, cr1, {3}
  b8:	005f5f64 	subseq	r5, pc, r4, ror #30
  bc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  c0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c4:	61686320 	cmnvs	r8, r0, lsr #6
  c8:	75700072 	ldrbvc	r0, [r0, #-114]!	; 0xffffff8e
  cc:	665f6374 			; <UNDEFINED> instruction: 0x665f6374
  d0:	5f5f0070 	svcpl	0x005f0070
  d4:	5f737362 	svcpl	0x00737362
  d8:	5f646e65 	svcpl	0x00646e65
  dc:	5f5f005f 	svcpl	0x005f005f
  e0:	70616568 	rsbvc	r6, r1, r8, ror #10
  e4:	6174735f 	cmnvs	r4, pc, asr r3
  e8:	5f5f7472 	svcpl	0x005f7472
  ec:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  f0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  fc:	6f6c2067 	svcvs	0x006c2067
 100:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 104:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 108:	2064656e 	rsbcs	r6, r4, lr, ror #10
 10c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 110:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 114:	745f3233 	ldrbvc	r3, [pc], #-563	; 11c <.debug_str+0x11c>
 118:	74757000 	ldrbtvc	r7, [r5], #-0
 11c:	6e75006b 	cdpvs	0, 7, cr0, cr5, cr11, {3}
 120:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 124:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 128:	6100746e 	tstvs	r0, lr, ror #8
 12c:	00736772 	rsbseq	r6, r3, r2, ror r7
 130:	5f697072 	svcpl	0x00697072
 134:	5f746573 	svcpl	0x00746573
 138:	7074756f 	rsbsvc	r7, r4, pc, ror #10
 13c:	66007475 			; <UNDEFINED> instruction: 0x66007475
 140:	735f746d 	cmpvc	pc, #1828716544	; 0x6d000000
 144:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 148:	61747300 	cmnvs	r4, r0, lsl #6
 14c:	73007472 	movwvc	r7, #1138	; 0x472
 150:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 154:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 158:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 15c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 160:	5f5f0074 	svcpl	0x005f0074
 164:	63007061 	movwvs	r7, #97	; 0x61
 168:	00726168 	rsbseq	r6, r2, r8, ror #2
 16c:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
 170:	73007461 	movwvc	r7, #1121	; 0x461
 174:	70637274 	rsbvc	r7, r3, r4, ror r2
 178:	656e0079 	strbvs	r0, [lr, #-121]!	; 0xffffff87
 17c:	00705f67 	rsbseq	r5, r0, r7, ror #30
 180:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 184:	47006b74 	smlsdxmi	r0, r4, fp, r6
 188:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 18c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 190:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 194:	31303220 	teqcc	r0, r0, lsr #4
 198:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 19c:	72282035 	eorvc	r2, r8, #53	; 0x35
 1a0:	61656c65 	cmnvs	r5, r5, ror #24
 1a4:	20296573 	eorcs	r6, r9, r3, ror r5
 1a8:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 1ac:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 1b0:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 1b4:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 1b8:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 1bc:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 1c0:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 1c4:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 1c8:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 1cc:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 1d0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1d4:	36373131 			; <UNDEFINED> instruction: 0x36373131
 1d8:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 1dc:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 1e0:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 1e4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1e8:	36373131 			; <UNDEFINED> instruction: 0x36373131
 1ec:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 1f0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 1f4:	616f6c66 	cmnvs	pc, r6, ror #24
 1f8:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 1fc:	6f733d69 	svcvs	0x00733d69
 200:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 204:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 208:	616d2d20 	cmnvs	sp, r0, lsr #26
 20c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 210:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 214:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 218:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 21c:	4f2d2062 	svcmi	0x002d2062
 220:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 224:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 228:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 22c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 230:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 234:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 238:	00676e69 	rsbeq	r6, r7, r9, ror #28
 23c:	6f635f5f 	svcvs	0x00635f5f
 240:	655f6564 	ldrbvs	r6, [pc, #-1380]	; fffffce4 <va_printk+0xfffffa5c>
 244:	5f5f646e 	svcpl	0x005f646e
 248:	696d6500 	stmdbvs	sp!, {r8, sl, sp, lr}^
 24c:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 250:	665f7374 			; <UNDEFINED> instruction: 0x665f7374
 254:	6f6c0070 	svcvs	0x006c0070
 258:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 25c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 260:	2064656e 	rsbcs	r6, r4, lr, ror #10
 264:	00746e69 	rsbseq	r6, r4, r9, ror #28
 268:	65766572 	ldrbvs	r6, [r6, #-1394]!	; 0xfffffa8e
 26c:	00657372 	rsbeq	r7, r5, r2, ror r3
 270:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
 274:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 278:	7473006b 	ldrbtvc	r0, [r3], #-107	; 0xffffff95
 27c:	706d6372 	rsbvc	r6, sp, r2, ror r3
 280:	645f5f00 	ldrbvs	r5, [pc], #-3840	; 288 <.debug_str+0x288>
 284:	5f617461 	svcpl	0x00617461
 288:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 28c:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
 290:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 1dc <.debug_str+0x1dc>
 294:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
 298:	73632f6e 	cmnvc	r3, #440	; 0x1b8
 29c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
 2a0:	3173632f 	cmncc	r3, pc, lsr #6
 2a4:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 2a8:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
 2ac:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 2b0:	00697062 	rsbeq	r7, r9, r2, rrx
 2b4:	72705f5f 	rsbsvc	r5, r0, #380	; 0x17c
 2b8:	655f676f 	ldrbvs	r6, [pc, #-1903]	; fffffb51 <va_printk+0xfffff8c9>
 2bc:	5f5f646e 	svcpl	0x005f646e
 2c0:	6d756e00 	ldclvs	14, cr6, [r5, #-0]
 2c4:	74730031 	ldrbtvc	r0, [r3], #-49	; 0xffffffcf
 2c8:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
 2cc:	61620070 	smcvs	8192	; 0x2000
 2d0:	73006573 	movwvc	r6, #1395	; 0x573
 2d4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 2d8:	00705f64 	rsbseq	r5, r0, r4, ror #30

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <va_printk+0x80a348>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000024 	andeq	r0, r0, r4, lsr #32
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	00000038 	andeq	r0, r0, r8, lsr r0
  40:	00000024 	andeq	r0, r0, r4, lsr #32
  44:	00000000 	andeq	r0, r0, r0
  48:	00000070 	andeq	r0, r0, r0, ror r0
  4c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
  50:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
  54:	86048505 	strhi	r8, [r4], -r5, lsl #10
  58:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
  5c:	600e4201 	andvs	r4, lr, r1, lsl #4
  60:	0e0a9a02 	vmlaeq.f32	s18, s20, s4
  64:	000b4214 	andeq	r4, fp, r4, lsl r2
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000224 	andeq	r0, r0, r4, lsr #4
  74:	00000064 	andeq	r0, r0, r4, rrx
  78:	8e040e54 	mcrhi	14, 0, r0, cr4, cr4, {2}
  7c:	100e4201 	andne	r4, lr, r1, lsl #4
  80:	0000002c 	andeq	r0, r0, ip, lsr #32
  84:	00000000 	andeq	r0, r0, r0
  88:	00000288 	andeq	r0, r0, r8, lsl #5
  8c:	00000498 	muleq	r0, r8, r4
  90:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
  94:	86088509 	strhi	r8, [r8], -r9, lsl #10
  98:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
  9c:	8a048905 	bhi	1224b8 <va_printk+0x122230>
  a0:	8e028b03 	vmlahi.f64	d8, d2, d3
  a4:	b80e4201 	stmdalt	lr, {r0, r9, lr}
  a8:	022c0302 	eoreq	r0, ip, #134217728	; 0x8000000
  ac:	0000240e 	andeq	r2, r0, lr, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <va_printk+0x12cd5a4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <va_printk+0x461a8>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <printk>:
   0:	e92d000f 	push	{r0, r1, r2, r3}
   4:	e92d4030 	push	{r4, r5, lr}
   8:	e24dd00c 	sub	sp, sp, #12
   c:	e28d301c 	add	r3, sp, #28
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59f5034 	ldr	r5, [pc, #52]	; 50 <printk+0x50>
  18:	e59d2018 	ldr	r2, [sp, #24]
  1c:	e3a01b01 	mov	r1, #1024	; 0x400
  20:	e1a00005 	mov	r0, r5
  24:	ebfffffe 	bl	0 <va_printk>
  28:	e1a04000 	mov	r4, r0
  2c:	e59f3020 	ldr	r3, [pc, #32]	; 54 <printk+0x54>
  30:	e5933000 	ldr	r3, [r3]
  34:	e1a00005 	mov	r0, r5
  38:	e12fff33 	blx	r3
  3c:	e1a00004 	mov	r0, r4
  40:	e28dd00c 	add	sp, sp, #12
  44:	e8bd4030 	pop	{r4, r5, lr}
  48:	e28dd010 	add	sp, sp, #16
  4c:	e12fff1e 	bx	lr
	...

Disassembly of section .bss:

00000000 <buf.3940>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000019d 	muleq	r0, sp, r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000010a 	andeq	r0, r0, sl, lsl #2
  10:	0000a60c 	andeq	sl, r0, ip, lsl #12
  14:	00000f00 	andeq	r0, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005800 	andeq	r5, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	006e0200 	rsbeq	r0, lr, r0, lsl #4
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	00b60300 	adcseq	r0, r6, r0, lsl #6
  34:	04040000 	streq	r0, [r4], #-0
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	00a10400 	adceq	r0, r1, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	66020405 	strvs	r0, [r2], -r5, lsl #8
  4c:	02000000 	andeq	r0, r0, #0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	07040700 	streq	r0, [r4, -r0, lsl #14]
  60:	0000007d 	andeq	r0, r0, sp, ror r0
  64:	fe060107 	cdp2	1, 0, cr0, cr6, cr7, {0}
  68:	07000000 	streq	r0, [r0, -r0]
  6c:	00df0502 	sbcseq	r0, pc, r2, lsl #10
  70:	04070000 	streq	r0, [r7], #-0
  74:	0000f505 	andeq	pc, r0, r5, lsl #10
  78:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  7c:	000000c0 	andeq	r0, r0, r0, asr #1
  80:	33080107 	movwcc	r0, #33031	; 0x8107
  84:	07000000 	streq	r0, [r0, -r0]
  88:	00530702 	subseq	r0, r3, r2, lsl #14
  8c:	04070000 	streq	r0, [r7], #-0
  90:	00004107 	andeq	r4, r0, r7, lsl #2
  94:	07080700 	streq	r0, [r8, -r0, lsl #14]
  98:	0000008a 	andeq	r0, r0, sl, lsl #1
  9c:	00005608 	andeq	r5, r0, r8, lsl #12
  a0:	0000ab00 	andeq	sl, r0, r0, lsl #22
  a4:	00560900 	subseq	r0, r6, r0, lsl #18
  a8:	0a000000 	beq	b0 <.debug_info+0xb0>
  ac:	000000ce 	andeq	r0, r0, lr, asr #1
  b0:	b70e1c03 	strlt	r1, [lr, -r3, lsl #24]
  b4:	0b000000 	bleq	bc <.debug_info+0xbc>
  b8:	00009c04 	andeq	r9, r0, r4, lsl #24
  bc:	00560800 	subseq	r0, r6, r0, lsl #16
  c0:	00cc0000 	sbceq	r0, ip, r0
  c4:	cc090000 	stcgt	0, cr0, [r9], {-0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00d9040b 	sbcseq	r0, r9, fp, lsl #8
  d0:	01070000 	mrseq	r0, (UNDEF: 7)
  d4:	0000da08 	andeq	sp, r0, r8, lsl #20
  d8:	00d20c00 	sbcseq	r0, r2, r0, lsl #24
  dc:	f00a0000 			; <UNDEFINED> instruction: 0xf00a0000
  e0:	03000000 	movweq	r0, #0
  e4:	00ea0e21 	rsceq	r0, sl, r1, lsr #28
  e8:	040b0000 	streq	r0, [fp], #-0
  ec:	000000bd 	strheq	r0, [r0], -sp
  f0:	0000e90d 	andeq	lr, r0, sp, lsl #18
  f4:	05060100 	streq	r0, [r6, #-256]	; 0xffffff00
  f8:	00000056 	andeq	r0, r0, r6, asr r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	00000058 	andeq	r0, r0, r8, asr r0
 104:	01839c01 	orreq	r9, r3, r1, lsl #24
 108:	660e0000 	strvs	r0, [lr], -r0
 10c:	0100746d 	tsteq	r0, sp, ror #8
 110:	00cc1806 	sbceq	r1, ip, r6, lsl #16
 114:	91020000 	mrsls	r0, (UNDEF: 2)
 118:	62100f70 	andsvs	r0, r0, #112, 30	; 0x1c0
 11c:	01006675 	tsteq	r0, r5, ror r6
 120:	01831108 	orreq	r1, r3, r8, lsl #2
 124:	03050000 	movweq	r0, #20480	; 0x5000
 128:	00000000 	andeq	r0, r0, r0
 12c:	00000011 	andeq	r0, r0, r1, lsl r0
 130:	0d090100 	stfeqs	f0, [r9, #-0]
 134:	0000004a 	andeq	r0, r0, sl, asr #32
 138:	125c9102 	subsne	r9, ip, #-2147483648	; 0x80000000
 13c:	01007a73 	tsteq	r0, r3, ror sl
 140:	00560d0c 	subseq	r0, r6, ip, lsl #26
 144:	00060000 	andeq	r0, r6, r0
 148:	00000000 	andeq	r0, r0, r0
 14c:	28130000 	ldmdacs	r3, {}	; <UNPREDICTABLE>
 150:	94000000 	strls	r0, [r0], #-0
 154:	76000001 	strvc	r0, [r0], -r1
 158:	14000001 	strne	r0, [r0], #-1
 15c:	75025001 	strvc	r5, [r2, #-1]
 160:	51011400 	tstpl	r1, r0, lsl #8
 164:	04000a03 	streq	r0, [r0], #-2563	; 0xfffff5fd
 168:	03520114 	cmpeq	r2, #20, 2
 16c:	14064891 	strne	r4, [r6], #-2193	; 0xfffff76f
 170:	91025301 	tstls	r2, r1, lsl #6
 174:	3c15004c 	ldccc	0, cr0, [r5], {76}	; 0x4c
 178:	14000000 	strne	r0, [r0], #-0
 17c:	75025001 	strvc	r5, [r2, #-1]
 180:	16000000 	strne	r0, [r0], -r0
 184:	000000d2 	ldrdeq	r0, [r0], -r2
 188:	00000194 	muleq	r0, r4, r1
 18c:	00005d17 	andeq	r5, r0, r7, lsl sp
 190:	0003ff00 	andeq	pc, r3, r0, lsl #30
 194:	00000518 	andeq	r0, r0, r8, lsl r5
 198:	00000500 	andeq	r0, r0, r0, lsl #10
 19c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <printk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <printk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <printk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <printk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <printk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <printk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <printk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <printk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <printk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <printk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	0f000018 	svceq	0x00000018
  c0:	00000018 	andeq	r0, r0, r8, lsl r0
  c4:	03003410 	movweq	r3, #1040	; 0x410
  c8:	3b0b3a08 	blcc	2ce8f0 <printk+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	00180213 	andseq	r0, r8, r3, lsl r2
  d4:	00341100 	eorseq	r1, r4, r0, lsl #2
  d8:	0b3a0e03 	bleq	e838ec <printk+0xe838ec>
  dc:	0b390b3b 	bleq	e42dd0 <printk+0xe42dd0>
  e0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  e4:	34120000 	ldrcc	r0, [r2], #-0
  e8:	3a080300 	bcc	200cf0 <printk+0x200cf0>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  f4:	1742b717 	smlaldne	fp, r2, r7, r7
  f8:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	01133101 	tsteq	r3, r1, lsl #2
 104:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
 114:	01018289 	smlabbeq	r1, r9, r2, r8
 118:	00000111 	andeq	r0, r0, r1, lsl r1
 11c:	49010116 	stmdbmi	r1, {r1, r2, r4, r8}
 120:	00130113 	andseq	r0, r3, r3, lsl r1
 124:	00211700 	eoreq	r1, r1, r0, lsl #14
 128:	052f1349 	streq	r1, [pc, #-841]!	; fffffde7 <printk+0xfffffde7>
 12c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 130:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 134:	030e6e19 	movweq	r6, #60953	; 0xee19
 138:	3b0b3a0e 	blcc	2ce978 <printk+0x2ce978>
 13c:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	002c0000 	eoreq	r0, ip, r0
   8:	00380000 	eorseq	r0, r8, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00003850 	andeq	r3, r0, r0, asr r8
  14:	00004800 	andeq	r4, r0, r0, lsl #16
  18:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	00000058 	andeq	r0, r0, r8, asr r0
  24:	00500001 	subseq	r0, r0, r1
  28:	00000000 	andeq	r0, r0, r0
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4:	00ad0003 	adceq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <printk+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <printk+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  40:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  50:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  54:	3173632f 	cmncc	r3, pc, lsr #6
  58:	2f653034 	svccs	0x00653034
  5c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  60:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  64:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  7c:	632e6b74 			; <UNDEFINED> instruction: 0x632e6b74
  80:	00000100 	andeq	r0, r0, r0, lsl #2
  84:	61647473 	smcvs	18243	; 0x4743
  88:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
  8c:	00000200 	andeq	r0, r0, r0, lsl #4
  90:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  94:	00030068 	andeq	r0, r3, r8, rrx
  98:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xfffff400
  9c:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
  a0:	003e6e69 	eorseq	r6, lr, r9, ror #28
  a4:	76000000 	strvc	r0, [r0], -r0
  a8:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
  ac:	6b746e69 	blvs	1d1ba58 <printk+0x1d1ba58>
  b0:	0100682e 	tsteq	r0, lr, lsr #16
  b4:	05000000 	streq	r0, [r0, #-0]
  b8:	02050022 	andeq	r0, r5, #34	; 0x22
  bc:	00000000 	andeq	r0, r0, r0
  c0:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
  c4:	13680605 	cmnne	r8, #5242880	; 0x500000
  c8:	4b090514 	blmi	241520 <printk+0x241520>
  cc:	01061205 	tsteq	r6, r5, lsl #4
  d0:	bb060505 	bllt	1814ec <printk+0x1814ec>
  d4:	06660616 			; <UNDEFINED> instruction: 0x06660616
  d8:	06010534 			; <UNDEFINED> instruction: 0x06010534
  dc:	08026613 	stmdaeq	r2, {r0, r1, r4, r9, sl, sp, lr}
  e0:	Address 0x00000000000000e0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73677261 	cmnvc	r7, #268435462	; 0x10000006
   4:	5f617600 	svcpl	0x00617600
   8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
   c:	2f006b74 	svccs	0x00006b74
  10:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  14:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  18:	3173632f 	cmncc	r3, pc, lsr #6
  1c:	2f653034 	svccs	0x00653034
  20:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  24:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  28:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  30:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  40:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  44:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	7300746e 	movwvc	r7, #1134	; 0x46e
  54:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  58:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	61760074 	cmnvs	r6, r4, ror r0
  68:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  6c:	5f5f0074 	svcpl	0x005f0074
  70:	63756e67 	cmnvs	r5, #1648	; 0x670
  74:	5f61765f 	svcpl	0x0061765f
  78:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  7c:	736e7500 	cmnvc	lr, #0, 10
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  84:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  88:	6f6c0074 	svcvs	0x006c0074
  8c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  90:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  94:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  98:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  9c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a0:	615f5f00 	cmpvs	pc, r0, lsl #30
  a4:	2f2e0070 	svccs	0x002e0070
  a8:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  ac:	6972702f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, ip, sp, lr}^
  b0:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  b4:	5f5f0063 	svcpl	0x005f0063
  b8:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  bc:	00747369 	rsbseq	r7, r4, r9, ror #6
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  cc:	70720074 	rsbsvc	r0, r2, r4, ror r0
  d0:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  d4:	61686374 	smcvs	34356	; 0x8634
  d8:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  dc:	73007261 	movwvc	r7, #609	; 0x261
  e0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  e4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e8:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  ec:	006b746e 	rsbeq	r7, fp, lr, ror #8
  f0:	6b747570 	blvs	1d1d6b8 <printk+0x1d1d6b8>
  f4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  f8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  fc:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 100:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 104:	61686320 	cmnvs	r8, r0, lsr #6
 108:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 10c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 110:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 114:	20312e32 	eorscs	r2, r1, r2, lsr lr
 118:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 11c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 120:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 124:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 128:	5b202965 	blpl	80a6c4 <printk+0x80a6c4>
 12c:	2f4d5241 	svccs	0x004d5241
 130:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 134:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 138:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 13c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 140:	6f697369 	svcvs	0x00697369
 144:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 148:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 14c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 150:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 154:	316d7261 	cmncc	sp, r1, ror #4
 158:	6a363731 	bvs	d8de24 <printk+0xd8de24>
 15c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 160:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 164:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 168:	316d7261 	cmncc	sp, r1, ror #4
 16c:	6a363731 	bvs	d8de38 <printk+0xd8de38>
 170:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 174:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 178:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 17c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 180:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 184:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 188:	206d7261 	rsbcs	r7, sp, r1, ror #4
 18c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 190:	613d6863 	teqvs	sp, r3, ror #16
 194:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 198:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 19c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1a0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1a4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1a8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1ac:	20393975 	eorscs	r3, r9, r5, ror r9
 1b0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1b4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1b8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1bc:	Address 0x00000000000001bc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <printk+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  1c:	00000058 	andeq	r0, r0, r8, asr r0
  20:	80100e42 	andshi	r0, r0, r2, asr #28
  24:	82038104 	andhi	r8, r3, #4, 2
  28:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  2c:	07841c0e 	streq	r1, [r4, lr, lsl #24]
  30:	058e0685 	streq	r0, [lr, #1669]	; 0x685
  34:	5c280e42 	stcpl	14, cr0, [r8], #-264	; 0xfffffef8
  38:	ce421c0e 	cdpgt	12, 4, cr1, cr2, cr14, {0}
  3c:	100ec4c5 	andne	ip, lr, r5, asr #9
  40:	c1c2c342 	bicgt	ip, r2, r2, asr #6
  44:	00000ec0 	andeq	r0, r0, r0, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <printk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <printk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


uart-hex.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_hex>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a01000 	mov	r1, r0
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <uart_hex+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e3a00000 	mov	r0, #0
  14:	e8bd8010 	pop	{r4, pc}
  18:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000ce 	andeq	r0, r0, lr, asr #1
  10:	0001830c 	andeq	r8, r1, ip, lsl #6
	...
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	57070403 	strpl	r0, [r7, -r3, lsl #8]
  30:	03000000 	movweq	r0, #0
  34:	00c20601 	sbceq	r0, r2, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000a305 	andeq	sl, r0, r5, lsl #6
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b9 	strheq	r0, [r0], -r9
  48:	7b050803 	blvc	14205c <uart_hex+0x14205c>
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004407 	andeq	r4, r0, r7, lsl #8
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000032 	andeq	r0, r0, r2, lsr r0
  64:	64070803 	strvs	r0, [r7], #-2051	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	89060000 	stmdbhi	r6, {}	; <UNPREDICTABLE>
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000095 	muleq	r0, r5, r0
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b40600 	adcseq	r0, r4, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000009a 	muleq	r0, sl, r0
  c4:	25050401 	strcs	r0, [r5, #-1025]	; 0xfffffbff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	1c000000 	stcne	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001069c 	muleq	r1, ip, r6
  d8:	00680a00 	rsbeq	r0, r8, r0, lsl #20
  dc:	2c170401 	cfldrscs	mvf0, [r7], {1}
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0b000000 	bleq	f0 <.debug_info+0xf0>
  ec:	00000010 	andeq	r0, r0, r0, lsl r0
  f0:	00000106 	andeq	r0, r0, r6, lsl #2
  f4:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
  f8:	00000003 	andeq	r0, r0, r3
  fc:	51010c00 	tstpl	r1, r0, lsl #24
 100:	5001f303 	andpl	pc, r1, r3, lsl #6
 104:	ad0d0000 	stcge	0, cr0, [sp, #-0]
 108:	ad000000 	stcge	0, cr0, [r0, #-0]
 10c:	02000000 	andeq	r0, r0, #0
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <uart_hex+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <uart_hex+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <uart_hex+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <uart_hex+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0182890b 	orreq	r8, r2, fp, lsl #18
  94:	31011101 	tstcc	r1, r1, lsl #2
  98:	0c000013 	stceq	0, cr0, [r0], {19}
  9c:	0001828a 	andeq	r8, r1, sl, lsl #5
  a0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  a4:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  a8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  ac:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  b0:	0b3a0e03 	bleq	e838c4 <uart_hex+0xe838c4>
  b4:	0b390b3b 	bleq	e42da8 <uart_hex+0xe42da8>
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000c0000 	andeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000c50 	andeq	r0, r0, r0, asr ip
  14:	00000f00 	andeq	r0, r0, r0, lsl #30
  18:	51000100 	mrspl	r0, (UNDEF: 16)
  1c:	0000000f 	andeq	r0, r0, pc
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000080 	andeq	r0, r0, r0, lsl #1
   4:	005d0003 	subseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
  50:	2d747261 	lfmcs	f7, 2, [r4, #-388]!	; 0xfffffe7c
  54:	2e786568 	cdpcs	5, 7, cr6, cr8, cr8, {3}
  58:	00010063 	andeq	r0, r1, r3, rrx
  5c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  64:	05000000 	streq	r0, [r0, #-0]
  68:	0205001a 	andeq	r0, r5, #26
  6c:	00000000 	andeq	r0, r0, r0
  70:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
  74:	064b0605 	strbeq	r0, [fp], -r5, lsl #12
  78:	052f062e 	streq	r0, [pc, #-1582]!	; fffffa52 <uart_hex+0xfffffa52>
  7c:	02130601 	andseq	r0, r3, #1048576	; 0x100000
  80:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <uart_hex+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	6f6c0072 	svcvs	0x006c0072
  34:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  48:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	00746e69 	rsbseq	r6, r4, r9, ror #28
  64:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  68:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  6c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  70:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  74:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  78:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  7c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  80:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  84:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  88:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  8c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  90:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  94:	61686300 	cmnvs	r8, r0, lsl #6
  98:	61750072 	cmnvs	r5, r2, ror r0
  9c:	685f7472 	ldmdavs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  a0:	73007865 	movwvc	r7, #2149	; 0x865
  a4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ac:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  b0:	006b746e 	rsbeq	r7, fp, lr, ror #8
  b4:	6b747570 	blvs	1d1d67c <uart_hex+0x1d1d67c>
  b8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  bc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c0:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  c4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c8:	61686320 	cmnvs	r8, r0, lsr #6
  cc:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  d0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  d4:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  d8:	20312e32 	eorscs	r2, r1, r2, lsr lr
  dc:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  e0:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  e4:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  e8:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  ec:	5b202965 	blpl	80a688 <uart_hex+0x80a688>
  f0:	2f4d5241 	svccs	0x004d5241
  f4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  f8:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  fc:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 100:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 104:	6f697369 	svcvs	0x00697369
 108:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 10c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 110:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 114:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 118:	316d7261 	cmncc	sp, r1, ror #4
 11c:	6a363731 	bvs	d8dde8 <uart_hex+0xd8dde8>
 120:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 124:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 128:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 12c:	316d7261 	cmncc	sp, r1, ror #4
 130:	6a363731 	bvs	d8ddfc <uart_hex+0xd8ddfc>
 134:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 138:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 13c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 140:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 144:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 148:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 14c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 150:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 154:	613d6863 	teqvs	sp, r3, ror #16
 158:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 15c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 160:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 164:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 168:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 16c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 170:	20393975 	eorscs	r3, r9, r5, ror r9
 174:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 178:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 17c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 180:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
 184:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 188:	61752f63 	cmnvs	r5, r3, ror #30
 18c:	682d7472 	stmdavs	sp!, {r1, r4, r5, r6, sl, ip, sp, lr}
 190:	632e7865 			; <UNDEFINED> instruction: 0x632e7865
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <uart_hex+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_hex+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_hex+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strlen.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strlen>:
   0:	e1a02000 	mov	r2, r0
   4:	e3a00000 	mov	r0, #0
   8:	e7d23000 	ldrb	r3, [r2, r0]
   c:	e3530000 	cmp	r3, #0
  10:	012fff1e 	bxeq	lr
  14:	e2800001 	add	r0, r0, #1
  18:	eafffffa 	b	8 <strlen+0x8>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000105 	andeq	r0, r0, r5, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000dc 	ldrdeq	r0, [r0], -ip
  10:	0000650c 	andeq	r6, r0, ip, lsl #10
  14:	00000e00 	andeq	r0, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	75070404 	strvc	r0, [r7, #-1028]	; 0xfffffbfc
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00d00601 	sbcseq	r0, r0, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0
  48:	0000b805 	andeq	fp, r0, r5, lsl #16
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c7 	andeq	r0, r0, r7, asr #1
  54:	99050804 	stmdbls	r5, {r2, fp}
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00320801 	eorseq	r0, r2, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0
  64:	00005207 	andeq	r5, r0, r7, lsl #4
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	00000040 	andeq	r0, r0, r0, asr #32
  70:	82070804 	andhi	r0, r7, #4, 16	; 0x40000
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	a7070000 	strge	r0, [r7, -r0]
  88:	02000000 	andeq	r0, r0, #0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000000b3 	strheq	r0, [r0], -r3
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00c20700 	sbceq	r0, r2, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000007 	andeq	r0, r0, r7
  d0:	2c080301 	stccs	3, cr0, [r8], {1}
  d4:	00000000 	andeq	r0, r0, r0
  d8:	1c000000 	stcne	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00700b9c 			; <UNDEFINED> instruction: 0x00700b9c
  e4:	a71b0301 	ldrge	r0, [fp, -r1, lsl #6]
  e8:	04000000 	streq	r0, [r0], #-0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	0c000000 	stceq	0, cr0, [r0], {-0}
  f4:	00746572 	rsbseq	r6, r4, r2, ror r5
  f8:	2c0c0401 	cfstrscs	mvf0, [ip], {1}
  fc:	26000000 	strcs	r0, [r0], -r0
 100:	22000000 	andcs	r0, r0, #0
 104:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <strlen+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strlen+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strlen+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <strlen+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strlen+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194297 	mulseq	r9, r7, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <strlen+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <strlen+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	0b3a0803 	bleq	e820b4 <strlen+0xe820b4>
  a4:	0b390b3b 	bleq	e42d98 <strlen+0xe42d98>
  a8:	17021349 	strne	r1, [r2, -r9, asr #6]
  ac:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	1c000000 	stcne	0, cr0, [r0], {-0}
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005200 	andeq	r5, r0, r0, lsl #4
  1c:	00000000 	andeq	r0, r0, r0
  20:	00020000 	andeq	r0, r2, r0
  24:	00040000 	andeq	r0, r4, r0
  28:	00080000 	andeq	r0, r8, r0
  2c:	00020000 	andeq	r0, r2, r0
  30:	00089f30 	andeq	r9, r8, r0, lsr pc
  34:	001c0000 	andseq	r0, ip, r0
  38:	00010000 	andeq	r0, r1, r0
  3c:	00000050 	andeq	r0, r0, r0, asr r0
  40:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000dc 	ldrdeq	r0, [r0], -ip
   4:	00900003 	addseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffef <strlen+0xffffffef>
  50:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe8c <strlen+0xfffffe8c>
  54:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  58:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  5c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  60:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  64:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  68:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  6c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
  7c:	632e6e65 			; <UNDEFINED> instruction: 0x632e6e65
  80:	00000100 	andeq	r0, r0, r0, lsl #2
  84:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  88:	00020068 	andeq	r0, r2, r8, rrx
  8c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  90:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  94:	00030068 	andeq	r0, r3, r8, rrx
  98:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
  9c:	00020500 	andeq	r0, r2, r0, lsl #10
  a0:	14000000 	strne	r0, [r0], #-0
  a4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  a8:	05132f06 	ldreq	r2, [r3, #-3846]	; 0xfffff0fa
  ac:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
  b0:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  b4:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
  b8:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
  bc:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  c0:	04020005 	streq	r0, [r2], #-5
  c4:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
  c8:	03040200 	movweq	r0, #16896	; 0x4200
  cc:	1b054b06 	blne	152cec <strlen+0x152cec>
  d0:	03040200 	movweq	r0, #16896	; 0x4200
  d4:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
  d8:	022e0603 	eoreq	r0, lr, #3145728	; 0x300000
  dc:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	656c7274 	strbvs	r7, [ip, #-628]!	; 0xfffffd8c
   c:	682f006e 	stmdavs	pc!, {r1, r2, r3, r5, r6}	; <UNPREDICTABLE>
  10:	2f656d6f 	svccs	0x00656d6f
  14:	2f6e6562 	svccs	0x006e6562
  18:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  1c:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  20:	30343173 	eorscc	r3, r4, r3, ror r1
  24:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  28:	2f6e6977 	svccs	0x006e6977
  2c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  30:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  34:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  38:	63206465 			; <UNDEFINED> instruction: 0x63206465
  3c:	00726168 	rsbseq	r6, r2, r8, ror #2
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  48:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  4c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  50:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  54:	2074726f 	rsbscs	r7, r4, pc, ror #4
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 6c <.debug_str+0x6c>
  68:	2f636269 	svccs	0x00636269
  6c:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
  70:	632e6e65 			; <UNDEFINED> instruction: 0x632e6e65
  74:	736e7500 	cmnvc	lr, #0, 10
  78:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  7c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  80:	6f6c0074 	svcvs	0x006c0074
  84:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  94:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  98:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  9c:	6f6c2067 	svcvs	0x006c2067
  a0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a4:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a8:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  ac:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  b0:	63007261 	movwvs	r7, #609	; 0x261
  b4:	00726168 	rsbseq	r6, r2, r8, ror #2
  b8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  bc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  c0:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  c4:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  c8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  cc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d4:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d8:	00726168 	rsbseq	r6, r2, r8, ror #2
  dc:	20554e47 	subscs	r4, r5, r7, asr #28
  e0:	20393943 	eorscs	r3, r9, r3, asr #18
  e4:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e8:	30322031 	eorscc	r2, r2, r1, lsr r0
  ec:	30313931 	eorscc	r3, r1, r1, lsr r9
  f0:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  f4:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f8:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  fc:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 100:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 104:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 108:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 10c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 110:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 114:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 118:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 11c:	205d3939 	subscs	r3, sp, r9, lsr r9
 120:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 124:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 128:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 12c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 130:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 134:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 138:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 13c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 140:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 144:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 148:	6f6c666d 	svcvs	0x006c666d
 14c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 150:	733d6962 	teqvc	sp, #1605632	; 0x188000
 154:	2074666f 	rsbscs	r6, r4, pc, ror #12
 158:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 15c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 160:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 164:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 168:	7a6b3676 	bvc	1acdb48 <strlen+0x1acdb48>
 16c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 170:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 174:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 178:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 17c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 180:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 184:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 188:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 18c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <strlen+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strlen+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strlen+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcmp>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e3530000 	cmp	r3, #0
   8:	0a000004 	beq	20 <strcmp+0x20>
   c:	e5d12000 	ldrb	r2, [r1]
  10:	e1530002 	cmp	r3, r2
  14:	02800001 	addeq	r0, r0, #1
  18:	02811001 	addeq	r1, r1, #1
  1c:	0afffff7 	beq	0 <strcmp>
  20:	e5d10000 	ldrb	r0, [r1]
  24:	e0430000 	sub	r0, r3, r0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f7 	strdeq	r0, [r0], -r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d5 	ldrdeq	r0, [r0], -r5
  10:	0000640c 	andeq	r6, r0, ip, lsl #8
	...
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	57070403 	strpl	r0, [r7, -r3, lsl #8]
  30:	03000000 	movweq	r0, #0
  34:	00c90601 	sbceq	r0, r9, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000b105 	andeq	fp, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000c0 	andeq	r0, r0, r0, asr #1
  48:	92050803 	andls	r0, r5, #196608	; 0x30000
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004407 	andeq	r4, r0, r7, lsl #8
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000032 	andeq	r0, r0, r2, lsr r0
  64:	74070803 	strvc	r0, [r7], #-2051	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a0060000 	andge	r0, r6, r0
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ac 	andeq	r0, r0, ip, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00bb0600 	adcseq	r0, fp, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000008b 	andeq	r0, r0, fp, lsl #1
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	2c000000 	stccs	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00610a9c 	mlseq	r1, ip, sl, r0
  d8:	9b180301 	blls	600ce4 <strcmp+0x600ce4>
  dc:	04000000 	streq	r0, [r0], #-0
  e0:	00000000 	andeq	r0, r0, r0
  e4:	0a000000 	beq	ec <.debug_info+0xec>
  e8:	03010062 	movweq	r0, #4194	; 0x1062
  ec:	00009b27 	andeq	r9, r0, r7, lsr #22
  f0:	00002600 	andeq	r2, r0, r0, lsl #12
  f4:	00002200 	andeq	r2, r0, r0, lsl #4
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <strcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcmp+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcmp+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <strcmp+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000018 	andeq	r0, r0, r8, lsl r0
   c:	18500001 	ldmdane	r0, {r0}^
  10:	24000000 	strcs	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005000 	andeq	r5, r0, r0
	...
  28:	001c0000 	andseq	r0, ip, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00001c51 	andeq	r1, r0, r1, asr ip
  34:	00002c00 	andeq	r2, r0, r0, lsl #24
  38:	51000100 	mrspl	r0, (UNDEF: 16)
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
   4:	005b0003 	subseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	73000065 	movwvc	r0, #101	; 0x65
  50:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  54:	00632e70 	rsbeq	r2, r3, r0, ror lr
  58:	72000001 	andvc	r0, r0, #1
  5c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  60:	00000200 	andeq	r0, r0, r0, lsl #4
  64:	002a0500 	eoreq	r0, sl, r0, lsl #10
  68:	00000205 	andeq	r0, r0, r5, lsl #4
  6c:	05140000 	ldreq	r0, [r4, #-0]
  70:	0f051309 	svceq	0x00051309
  74:	06100501 	ldreq	r0, [r0], -r1, lsl #10
  78:	2e0f0501 	cfsh32cs	mvfx0, mvfx15, #1
  7c:	02001c05 	andeq	r1, r0, #1280	; 0x500
  80:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
  84:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  88:	11052e01 	tstne	r5, r1, lsl #28
  8c:	16052f06 	strne	r2, [r5], -r6, lsl #30
  90:	052e2e06 	streq	r2, [lr, #-3590]!	; 0xfffff1fa
  94:	052f0609 	streq	r0, [pc, #-1545]!	; fffffa93 <strcmp+0xfffffa93>
  98:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
  9c:	04022f01 	streq	r2, [r2], #-3841	; 0xfffff0ff
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <strcmp+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	6f6c0072 	svcvs	0x006c0072
  34:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  48:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	00746e69 	rsbseq	r6, r4, r9, ror #28
  64:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  68:	732f6362 			; <UNDEFINED> instruction: 0x732f6362
  6c:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  70:	00632e70 	rsbeq	r2, r3, r0, ror lr
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  7c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  80:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  84:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  88:	7300746e 	movwvc	r7, #1134	; 0x46e
  8c:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  90:	6f6c0070 	svcvs	0x006c0070
  94:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a0:	5f697072 	svcpl	0x00697072
  a4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  a8:	00726168 	rsbseq	r6, r2, r8, ror #2
  ac:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  b0:	6f687300 	svcvs	0x00687300
  b4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b8:	7000746e 	andvc	r7, r0, lr, ror #8
  bc:	006b7475 	rsbeq	r7, fp, r5, ror r4
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  d8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  dc:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  e0:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  e4:	31393130 	teqcc	r9, r0, lsr r1
  e8:	20353230 	eorscs	r3, r5, r0, lsr r2
  ec:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  f0:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  f4:	415b2029 	cmpmi	fp, r9, lsr #32
  f8:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  fc:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 100:	6172622d 	cmnvs	r2, sp, lsr #4
 104:	2068636e 	rsbcs	r6, r8, lr, ror #6
 108:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 10c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 110:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 114:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 118:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 11c:	613d7570 	teqvs	sp, r0, ror r5
 120:	31316d72 	teqcc	r1, r2, ror sp
 124:	7a6a3637 	bvc	1a8da08 <strcmp+0x1a8da08>
 128:	20732d66 	rsbscs	r2, r3, r6, ror #26
 12c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 130:	613d656e 	teqvs	sp, lr, ror #10
 134:	31316d72 	teqcc	r1, r2, ror sp
 138:	7a6a3637 	bvc	1a8da1c <strcmp+0x1a8da1c>
 13c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 140:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 144:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 148:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 14c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 150:	616d2d20 	cmnvs	sp, r0, lsr #26
 154:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 158:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 15c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 160:	6b36766d 	blvs	d9db1c <strcmp+0xd9db1c>
 164:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 168:	20626467 	rsbcs	r6, r2, r7, ror #8
 16c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 170:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 174:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 178:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 17c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 180:	61747365 	cmnvs	r4, r5, ror #6
 184:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 188:	Address 0x0000000000000188 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <strcmp+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcmp>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e1a0e000 	mov	lr, r0
   8:	e3a03000 	mov	r3, #0
   c:	e1530002 	cmp	r3, r2
  10:	2a000005 	bcs	2c <memcmp+0x2c>
  14:	e7dec003 	ldrb	ip, [lr, r3]
  18:	e7d10003 	ldrb	r0, [r1, r3]
  1c:	e05c0000 	subs	r0, ip, r0
  20:	149df004 	popne	{pc}		; (ldrne pc, [sp], #4)
  24:	e2833001 	add	r3, r3, #1
  28:	eafffff7 	b	c <memcmp+0xc>
  2c:	e3a00000 	mov	r0, #0
  30:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000183 	andeq	r0, r0, r3, lsl #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000dc 	ldrdeq	r0, [r0], -ip
  10:	0000890c 	andeq	r8, r0, ip, lsl #18
  14:	00000e00 	andeq	r0, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	65070404 	strvs	r0, [r7, #-1028]	; 0xfffffbfc
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00d00601 	sbcseq	r0, r0, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0
  48:	0000b805 	andeq	fp, r0, r5, lsl #16
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c7 	andeq	r0, r0, r7, asr #1
  54:	99050804 	stmdbls	r5, {r2, fp}
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00320801 	eorseq	r0, r2, r1, lsl #16
  60:	5b050000 	blpl	140068 <memcmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	00520702 	subseq	r0, r2, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00004007 	andeq	r4, r0, r7
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	00000072 	andeq	r0, r0, r2, ror r0
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	000000a7 	andeq	r0, r0, r7, lsr #1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000b308 	andeq	fp, r0, r8, lsl #6
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	c2080000 	andgt	r0, r8, #0
  c0:	02000000 	andeq	r0, r0, #0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0000070a 	andeq	r0, r0, sl, lsl #14
  d4:	05030100 	streq	r0, [r3, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000034 	andeq	r0, r0, r4, lsr r0
  e4:	01799c01 	cmneq	r9, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	01791803 	cmneq	r9, r3, lsl #16
  f4:	00040000 	andeq	r0, r4, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0c0000 	svcpl	0x000c0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	01792903 	cmneq	r9, r3, lsl #18
 108:	51010000 	mrspl	r0, (UNDEF: 1)
 10c:	0001910d 	andeq	r9, r1, sp, lsl #2
 110:	35030100 	strcc	r0, [r3, #-256]	; 0xffffff00
 114:	0000002c 	andeq	r0, r0, ip, lsr #32
 118:	730e5201 	movwvc	r5, #57857	; 0xe201
 11c:	04010031 	streq	r0, [r1], #-49	; 0xffffffcf
 120:	0001801a 	andeq	r8, r1, sl, lsl r0
 124:	00002600 	andeq	r2, r0, r0, lsl #12
 128:	00002200 	andeq	r2, r0, r0, lsl #4
 12c:	32730e00 	rsbscc	r0, r3, #0, 28
 130:	25040100 	strcs	r0, [r4, #-256]	; 0xffffff00
 134:	00000180 	andeq	r0, r0, r0, lsl #3
 138:	00000046 	andeq	r0, r0, r6, asr #32
 13c:	00000044 	andeq	r0, r0, r4, asr #32
 140:	0000080f 	andeq	r0, r0, pc, lsl #16
 144:	00002400 	andeq	r2, r0, r0, lsl #8
 148:	00690e00 	rsbeq	r0, r9, r0, lsl #28
 14c:	250d0601 	strcs	r0, [sp, #-1537]	; 0xfffff9ff
 150:	5d000000 	stcpl	0, cr0, [r0, #-0]
 154:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
 158:	0f000000 	svceq	0x00000000
 15c:	00000014 	andeq	r0, r0, r4, lsl r0
 160:	00000010 	andeq	r0, r0, r0, lsl r0
 164:	0100760e 	tsteq	r0, lr, lsl #12
 168:	00250d07 	eoreq	r0, r5, r7, lsl #26
 16c:	00800000 	addeq	r0, r0, r0
 170:	007c0000 	rsbseq	r0, ip, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	7f040900 	svcvc	0x00040900
 17c:	10000001 	andne	r0, r0, r1
 180:	00620409 	rsbeq	r0, r2, r9, lsl #8
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <memcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <memcmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	00001802 	andeq	r1, r0, r2, lsl #16
  b0:	0300050d 	movweq	r0, #1293	; 0x50d
  b4:	3b0b3a0e 	blcc	2ce8f4 <memcmp+0x2ce8f4>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	00180213 	andseq	r0, r8, r3, lsl r2
  c0:	00340e00 	eorseq	r0, r4, r0, lsl #28
  c4:	0b3a0803 	bleq	e820d8 <memcmp+0xe820d8>
  c8:	0b390b3b 	bleq	e42dbc <memcmp+0xe42dbc>
  cc:	17021349 	strne	r1, [r2, -r9, asr #6]
  d0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  d4:	010b0f00 	tsteq	fp, r0, lsl #30
  d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  dc:	26100000 	ldrcs	r0, [r0], -r0
  e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000c 	andeq	r0, r0, ip
   c:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  10:	34000000 	strcc	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005e00 	andeq	r5, r0, r0, lsl #28
  1c:	00000000 	andeq	r0, r0, r0
  20:	00010000 	andeq	r0, r1, r0
  24:	00080000 	andeq	r0, r8, r0
  28:	000c0000 	andeq	r0, ip, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00000c50 	andeq	r0, r0, r0, asr ip
  34:	00003400 	andeq	r3, r0, r0, lsl #8
  38:	5e000100 	adfpls	f0, f0, f0
	...
  44:	00080001 	andeq	r0, r8, r1
  48:	00340000 	eorseq	r0, r4, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000051 	andeq	r0, r0, r1, asr r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000300 	andeq	r0, r0, r0, lsl #6
  5c:	00000800 	andeq	r0, r0, r0, lsl #16
  60:	00000c00 	andeq	r0, r0, r0, lsl #24
  64:	30000200 	andcc	r0, r0, r0, lsl #4
  68:	00000c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
  6c:	00003400 	andeq	r3, r0, r0, lsl #8
  70:	53000100 	movwpl	r0, #256	; 0x100
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	007c0006 	rsbseq	r0, ip, r6
  8c:	9f1c0070 	svcls	0x001c0070
  90:	00000020 	andeq	r0, r0, r0, lsr #32
  94:	0000002c 	andeq	r0, r0, ip, lsr #32
  98:	00500001 	subseq	r0, r0, r1
  9c:	00000000 	andeq	r0, r0, r0
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f7 	strdeq	r0, [r0], -r7
   4:	00900003 	addseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffef <memcmp+0xffffffef>
  50:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe8c <memcmp+0xfffffe8c>
  54:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  58:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  5c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  60:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  64:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  68:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  6c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  7c:	632e706d 			; <UNDEFINED> instruction: 0x632e706d
  80:	00000100 	andeq	r0, r0, r0, lsl #2
  84:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  88:	00020068 	andeq	r0, r2, r8, rrx
  8c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  90:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  94:	00030068 	andeq	r0, r3, r8, rrx
  98:	3d050000 	stccc	0, cr0, [r5, #-0]
  9c:	00020500 	andeq	r0, r2, r0, lsl #10
  a0:	14000000 	strne	r0, [r0], #-0
  a4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  a8:	05144b06 	ldreq	r4, [r4, #-2822]	; 0xfffff4fa
  ac:	0d050109 	stfeqs	f0, [r5, #-36]	; 0xffffffdc
  b0:	14050106 	strne	r0, [r5], #-262	; 0xfffffefa
  b4:	01040200 	mrseq	r0, R12_usr
  b8:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
  bc:	01040200 	mrseq	r0, R12_usr
  c0:	09050106 	stmdbeq	r5, {r1, r2, r8}
  c4:	13054b06 	movwne	r4, #23302	; 0x5b06
  c8:	1b050106 	blne	1404e8 <memcmp+0x1404e8>
  cc:	0609052e 	streq	r0, [r9], -lr, lsr #10
  d0:	060b052f 	streq	r0, [fp], -pc, lsr #10
  d4:	20052e01 	andcs	r2, r5, r1, lsl #28
  d8:	02040200 	andeq	r0, r4, #0, 4
  dc:	21052c06 	tstcs	r5, r6, lsl #24
  e0:	02040200 	andeq	r0, r4, #0, 4
  e4:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
  e8:	002e0204 	eoreq	r0, lr, r4, lsl #4
  ec:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
  f0:	05170c05 	ldreq	r0, [r7, #-3077]	; 0xfffff3fb
  f4:	02022f01 	andeq	r2, r2, #1, 30
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	6d00745f 	cfstrsvs	mvf7, [r0, #-380]	; 0xfffffe84
   8:	6d636d65 	stclvs	13, cr6, [r3, #-404]!	; 0xfffffe6c
   c:	682f0070 	stmdavs	pc!, {r4, r5, r6}	; <UNPREDICTABLE>
  10:	2f656d6f 	svccs	0x00656d6f
  14:	2f6e6562 	svccs	0x006e6562
  18:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  1c:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  20:	30343173 	eorscc	r3, r4, r3, ror r1
  24:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  28:	2f6e6977 	svccs	0x006e6977
  2c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  30:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  34:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  38:	63206465 			; <UNDEFINED> instruction: 0x63206465
  3c:	00726168 	rsbseq	r6, r2, r8, ror #2
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  48:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  4c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  50:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  54:	2074726f 	rsbscs	r7, r4, pc, ror #4
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	736e7500 	cmnvc	lr, #0, 10
  68:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  6c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  70:	6f6c0074 	svcvs	0x006c0074
  74:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  78:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  7c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  80:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  84:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  88:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 90 <.debug_str+0x90>
  8c:	2f636269 	svccs	0x00636269
  90:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  94:	632e706d 			; <UNDEFINED> instruction: 0x632e706d
  98:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  9c:	6f6c2067 	svcvs	0x006c2067
  a0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a4:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a8:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  ac:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  b0:	63007261 	movwvs	r7, #609	; 0x261
  b4:	00726168 	rsbseq	r6, r2, r8, ror #2
  b8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  bc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  c0:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  c4:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  c8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  cc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d4:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d8:	00726168 	rsbseq	r6, r2, r8, ror #2
  dc:	20554e47 	subscs	r4, r5, r7, asr #28
  e0:	20393943 	eorscs	r3, r9, r3, asr #18
  e4:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e8:	30322031 	eorscc	r2, r2, r1, lsr r0
  ec:	30313931 	eorscc	r3, r1, r1, lsr r9
  f0:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  f4:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f8:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  fc:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 100:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 104:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 108:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 10c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 110:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 114:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 118:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 11c:	205d3939 	subscs	r3, sp, r9, lsr r9
 120:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 124:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 128:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 12c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 130:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 134:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 138:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 13c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 140:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 144:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 148:	6f6c666d 	svcvs	0x006c666d
 14c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 150:	733d6962 	teqvc	sp, #1605632	; 0x188000
 154:	2074666f 	rsbscs	r6, r4, pc, ror #12
 158:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 15c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 160:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 164:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 168:	7a6b3676 	bvc	1acdb48 <memcmp+0x1acdb48>
 16c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 170:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 174:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 178:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 17c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 180:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 184:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 188:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 18c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 190:	79626e00 	stmdbvc	r2!, {r9, sl, fp, sp, lr}^
 194:	00736574 	rsbseq	r6, r3, r4, ror r5

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <memcmp+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	00000001 	andeq	r0, r0, r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcpy>:
   0:	e1a0c000 	mov	ip, r0
   4:	e5d12000 	ldrb	r2, [r1]
   8:	e2811001 	add	r1, r1, #1
   c:	e5cc2000 	strb	r2, [ip]
  10:	e28cc001 	add	ip, ip, #1
  14:	e3520000 	cmp	r2, #0
  18:	1afffff9 	bne	4 <strcpy+0x4>
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d5 	ldrdeq	r0, [r0], -r5
  10:	0000320c 	andeq	r3, r0, ip, lsl #4
	...
  1c:	00002000 	andeq	r2, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6e070403 	cdpvs	4, 0, cr0, cr7, cr3, {0}
  30:	03000000 	movweq	r0, #0
  34:	00c90601 	sbceq	r0, r9, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000b105 	andeq	fp, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000c0 	andeq	r0, r0, r0, asr #1
  48:	92050803 	andls	r0, r5, #196608	; 0x30000
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005b07 	andeq	r5, r0, r7, lsl #22
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000049 	andeq	r0, r0, r9, asr #32
  64:	7b070803 	blvc	1c2078 <strcpy+0x1c2078>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a0060000 	andge	r0, r6, r0
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ac 	andeq	r0, r0, ip, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00bb0600 	adcseq	r0, fp, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000042 	andeq	r0, r0, r2, asr #32
  c4:	0c070301 	stceq	3, cr0, [r7], {1}
  c8:	00000001 	andeq	r0, r0, r1
  cc:	20000000 	andcs	r0, r0, r0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00010c9c 	muleq	r1, ip, ip
  d8:	31730a00 	cmncc	r3, r0, lsl #20
  dc:	15030100 	strne	r0, [r3, #-256]	; 0xffffff00
  e0:	0000010c 	andeq	r0, r0, ip, lsl #2
  e4:	730b5001 	movwvc	r5, #45057	; 0xb001
  e8:	03010032 	movweq	r0, #4146	; 0x1032
  ec:	00009b26 	andeq	r9, r0, r6, lsr #22
  f0:	00000600 	andeq	r0, r0, r0, lsl #12
  f4:	00000000 	andeq	r0, r0, r0
  f8:	00730c00 	rsbseq	r0, r3, r0, lsl #24
  fc:	0c140401 	cfldrseq	mvf0, [r4], {1}
 100:	37000001 	strcc	r0, [r0, -r1]
 104:	31000000 	mrscc	r0, (UNDEF: 0)
 108:	00000000 	andeq	r0, r0, r0
 10c:	00a10407 	adceq	r0, r1, r7, lsl #8
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <strcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcpy+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcpy+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strcpy+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcpy+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcpy+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcpy+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcpy+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00040000 	andeq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000451 	andeq	r0, r0, r1, asr r4
  14:	00000c00 	andeq	r0, r0, r0, lsl #24
  18:	51000100 	mrspl	r0, (UNDEF: 16)
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000020 	andeq	r0, r0, r0, lsr #32
  24:	7f710003 	svcvc	0x00710003
  28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000200 	andeq	r0, r0, r0, lsl #4
  34:	00000000 	andeq	r0, r0, r0
  38:	04000000 	streq	r0, [r0], #-0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00045000 	andeq	r5, r4, r0
  44:	00140000 	andseq	r0, r4, r0
  48:	00010000 	andeq	r0, r1, r0
  4c:	0000145c 	andeq	r1, r0, ip, asr r4
  50:	00002000 	andeq	r2, r0, r0
  54:	7c000300 	stcvc	3, cr0, [r0], {-0}
  58:	00009f7f 	andeq	r9, r0, pc, ror pc
  5c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009d 	muleq	r0, sp, r0
   4:	005b0003 	subseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	73000065 	movwvc	r0, #101	; 0x65
  50:	70637274 	rsbvc	r7, r3, r4, ror r2
  54:	00632e79 	rsbeq	r2, r3, r9, ror lr
  58:	72000001 	andvc	r0, r0, #1
  5c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  60:	00000200 	andeq	r0, r0, r0, lsl #4
  64:	002a0500 	eoreq	r0, sl, r0, lsl #10
  68:	00000205 	andeq	r0, r0, r5, lsl #4
  6c:	05140000 	ldreq	r0, [r4, #-0]
  70:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  74:	05110614 	ldreq	r0, [r1, #-1556]	; 0xfffff9ec
  78:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
  7c:	052f0601 	streq	r0, [pc, #-1537]!	; fffffa83 <strcpy+0xfffffa83>
  80:	0402000b 	streq	r0, [r2], #-11
  84:	15050101 	strne	r0, [r5, #-257]	; 0xfffffeff
  88:	01040200 	mrseq	r0, R12_usr
  8c:	13050106 	movwne	r0, #20742	; 0x5106
  90:	01040200 	mrseq	r0, R12_usr
  94:	000b054a 	andeq	r0, fp, sl, asr #10
  98:	4a010402 	bmi	410a8 <strcpy+0x410a8>
  9c:	01000602 	tsteq	r0, r2, lsl #12
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <strcpy+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	2f2e0072 	svccs	0x002e0072
  34:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  38:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
  3c:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
  40:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
  44:	79706372 	ldmdbvc	r0!, {r1, r4, r5, r6, r8, r9, sp, lr}^
  48:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  4c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  50:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  54:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  58:	7300746e 	movwvc	r7, #1134	; 0x46e
  5c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  60:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  6c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  70:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  74:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  78:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  7c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  80:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  84:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  88:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  8c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  90:	6f6c0074 	svcvs	0x006c0074
  94:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a0:	5f697072 	svcpl	0x00697072
  a4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  a8:	00726168 	rsbseq	r6, r2, r8, ror #2
  ac:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  b0:	6f687300 	svcvs	0x00687300
  b4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b8:	7000746e 	andvc	r7, r0, lr, ror #8
  bc:	006b7475 	rsbeq	r7, fp, r5, ror r4
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  d8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  dc:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  e0:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  e4:	31393130 	teqcc	r9, r0, lsr r1
  e8:	20353230 	eorscs	r3, r5, r0, lsr r2
  ec:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  f0:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  f4:	415b2029 	cmpmi	fp, r9, lsr #32
  f8:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  fc:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 100:	6172622d 	cmnvs	r2, sp, lsr #4
 104:	2068636e 	rsbcs	r6, r8, lr, ror #6
 108:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 10c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 110:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 114:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 118:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 11c:	613d7570 	teqvs	sp, r0, ror r5
 120:	31316d72 	teqcc	r1, r2, ror sp
 124:	7a6a3637 	bvc	1a8da08 <strcpy+0x1a8da08>
 128:	20732d66 	rsbscs	r2, r3, r6, ror #26
 12c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 130:	613d656e 	teqvs	sp, lr, ror #10
 134:	31316d72 	teqcc	r1, r2, ror sp
 138:	7a6a3637 	bvc	1a8da1c <strcpy+0x1a8da1c>
 13c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 140:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 144:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 148:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 14c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 150:	616d2d20 	cmnvs	sp, r0, lsr #26
 154:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 158:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 15c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 160:	6b36766d 	blvs	d9db1c <strcpy+0xd9db1c>
 164:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 168:	20626467 	rsbcs	r6, r2, r7, ror #8
 16c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 170:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 174:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 178:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 17c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 180:	61747365 	cmnvs	r4, r5, ror #6
 184:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 188:	Address 0x0000000000000188 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <strcpy+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcpy+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy>:
   0:	e2103003 	ands	r3, r0, #3
   4:	1a000011 	bne	50 <memcpy+0x50>
   8:	e211c003 	ands	ip, r1, #3
   c:	1a00000c 	bne	44 <memcpy+0x44>
  10:	e2123003 	ands	r3, r2, #3
  14:	1a00000f 	bne	58 <memcpy+0x58>
  18:	e1a02122 	lsr	r2, r2, #2
  1c:	ea000002 	b	2c <memcpy+0x2c>
  20:	e791c103 	ldr	ip, [r1, r3, lsl #2]
  24:	e780c103 	str	ip, [r0, r3, lsl #2]
  28:	e2833001 	add	r3, r3, #1
  2c:	e1530002 	cmp	r3, r2
  30:	3afffffa 	bcc	20 <memcpy+0x20>
  34:	e12fff1e 	bx	lr
  38:	e7d1c003 	ldrb	ip, [r1, r3]
  3c:	e7c0c003 	strb	ip, [r0, r3]
  40:	e2833001 	add	r3, r3, #1
  44:	e1530002 	cmp	r3, r2
  48:	3afffffa 	bcc	38 <memcpy+0x38>
  4c:	e12fff1e 	bx	lr
  50:	e3a03000 	mov	r3, #0
  54:	eafffffa 	b	44 <memcpy+0x44>
  58:	e1a0300c 	mov	r3, ip
  5c:	eafffff8 	b	44 <memcpy+0x44>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e9 	andeq	r0, r0, r9, ror #1
  10:	00008f0c 	andeq	r8, r0, ip, lsl #30
  14:	00000700 	andeq	r0, r0, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006000 	andeq	r6, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	6b070404 	blvs	1c1050 <memcpy+0x1c1050>
  3c:	05000000 	streq	r0, [r0, #-0]
  40:	00000038 	andeq	r0, r0, r8, lsr r0
  44:	dd060104 	stfles	f0, [r6, #-16]
  48:	04000000 	streq	r0, [r0], #-0
  4c:	00c50502 	sbceq	r0, r5, r2, lsl #10
  50:	04040000 	streq	r0, [r4], #-0
  54:	0000d405 	andeq	sp, r0, r5, lsl #8
  58:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  60:	2b080104 	blcs	200478 <memcpy+0x200478>
  64:	05000000 	streq	r0, [r0, #-0]
  68:	00000060 	andeq	r0, r0, r0, rrx
  6c:	4b070204 	blmi	1c0884 <memcpy+0x1c0884>
  70:	04000000 	streq	r0, [r0], #-0
  74:	00390704 	eorseq	r0, r9, r4, lsl #14
  78:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
  7c:	00007807 	andeq	r7, r0, r7, lsl #16
  80:	00250600 	eoreq	r0, r5, r0, lsl #12
  84:	00900000 	addseq	r0, r0, r0
  88:	25070000 	strcs	r0, [r7, #-0]
  8c:	00000000 	andeq	r0, r0, r0
  90:	0000ad08 	andeq	sl, r0, r8, lsl #26
  94:	0e1c0200 	cdpeq	2, 1, cr0, cr12, cr0, {0}
  98:	0000009c 	muleq	r0, ip, r0
  9c:	00810409 	addeq	r0, r1, r9, lsl #8
  a0:	25060000 	strcs	r0, [r6, #-0]
  a4:	b1000000 	mrslt	r0, (UNDEF: 0)
  a8:	07000000 	streq	r0, [r0, -r0]
  ac:	000000b1 	strheq	r0, [r0], -r1
  b0:	be040900 	vmlalt.f16	s0, s8, s0	; <UNPREDICTABLE>
  b4:	04000000 	streq	r0, [r0], #-0
  b8:	00b90801 	adcseq	r0, r9, r1, lsl #16
  bc:	b7050000 	strlt	r0, [r5, -r0]
  c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  c4:	000000cf 	andeq	r0, r0, pc, asr #1
  c8:	cf0e2102 	svcgt	0x000e2102
  cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  d0:	0000a204 	andeq	sl, r0, r4, lsl #4
  d4:	00be0a00 	adcseq	r0, lr, r0, lsl #20
  d8:	06010000 	streq	r0, [r1], -r0
  dc:	0001c707 	andeq	ip, r1, r7, lsl #14
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00006000 	andeq	r6, r0, r0
  e8:	c79c0100 	ldrgt	r0, [ip, r0, lsl #2]
  ec:	0b000001 	bleq	f8 <.debug_info+0xf8>
  f0:	00747364 	rsbseq	r7, r4, r4, ror #6
  f4:	c7140601 	ldrgt	r0, [r4, -r1, lsl #12]
  f8:	01000001 	tsteq	r0, r1
  fc:	72730b50 	rsbsvc	r0, r3, #80, 22	; 0x14000
 100:	06010063 	streq	r0, [r1], -r3, rrx
 104:	0001c925 	andeq	ip, r1, r5, lsr #18
 108:	0c510100 	ldfeqe	f0, [r1], {-0}
 10c:	0000019e 	muleq	r0, lr, r1
 110:	2c310601 	ldccs	6, cr0, [r1], #-4
 114:	06000000 	streq	r0, [r0], -r0
 118:	00000000 	andeq	r0, r0, r0
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	0000005e 	andeq	r0, r0, lr, asr r0
 124:	000001e0 	andeq	r0, r0, r0, ror #3
 128:	000000be 	strheq	r0, [r0], -lr
 12c:	0000180e 	andeq	r1, r0, lr, lsl #16
 130:	00002000 	andeq	r2, r0, r0
 134:	00018c00 	andeq	r8, r1, r0, lsl #24
 138:	006e0f00 	rsbeq	r0, lr, r0, lsl #30
 13c:	38120d01 	ldmdacc	r2, {r0, r8, sl, fp}
 140:	34000000 	strcc	r0, [r0], #-0
 144:	32000000 	andcc	r0, r0, #0
 148:	0f000000 	svceq	0x00000000
 14c:	0e010064 	cdpeq	0, 0, cr0, cr1, cr4, {3}
 150:	0001e513 	andeq	lr, r1, r3, lsl r5
 154:	00004900 	andeq	r4, r0, r0, lsl #18
 158:	00004700 	andeq	r4, r0, r0, lsl #14
 15c:	00730f00 	rsbseq	r0, r3, r0, lsl #30
 160:	eb190f01 	bl	643d6c <memcpy+0x643d6c>
 164:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
 168:	5c000000 	stcpl	0, cr0, [r0], {-0}
 16c:	10000000 	andne	r0, r0, r0
 170:	0000001c 	andeq	r0, r0, ip, lsl r0
 174:	0000001c 	andeq	r0, r0, ip, lsl r0
 178:	0100690f 	tsteq	r0, pc, lsl #18
 17c:	00381611 	eorseq	r1, r8, r1, lsl r6
 180:	00750000 	rsbseq	r0, r5, r0
 184:	00710000 	rsbseq	r0, r1, r0
 188:	00000000 	andeq	r0, r0, r0
 18c:	00003810 	andeq	r3, r0, r0, lsl r8
 190:	00001800 	andeq	r1, r0, r0, lsl #16
 194:	00641100 	rsbeq	r1, r4, r0, lsl #2
 198:	f1181401 			; <UNDEFINED> instruction: 0xf1181401
 19c:	11000001 	tstne	r0, r1
 1a0:	15010073 	strne	r0, [r1, #-115]	; 0xffffff8d
 1a4:	0001f71e 	andeq	pc, r1, lr, lsl r7	; <UNPREDICTABLE>
 1a8:	00381000 	eorseq	r1, r8, r0
 1ac:	00180000 	andseq	r0, r8, r0
 1b0:	690f0000 	stmdbvs	pc, {}	; <UNPREDICTABLE>
 1b4:	16160100 	ldrne	r0, [r6], -r0, lsl #2
 1b8:	00000038 	andeq	r0, r0, r8, lsr r0
 1bc:	00000096 	muleq	r0, r6, r0
 1c0:	00000094 	muleq	r0, r4, r0
 1c4:	12000000 	andne	r0, r0, #0
 1c8:	cf040904 	svcgt	0x00040904
 1cc:	13000001 	movwne	r0, #1
 1d0:	0000be14 	andeq	fp, r0, r4, lsl lr
 1d4:	0001e000 	andeq	lr, r1, r0
 1d8:	00381500 	eorseq	r1, r8, r0, lsl #10
 1dc:	00060000 	andeq	r0, r6, r0
 1e0:	0001d005 	andeq	sp, r1, r5
 1e4:	38040900 	stmdacc	r4, {r8, fp}
 1e8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1ec:	00003f04 	andeq	r3, r0, r4, lsl #30
 1f0:	60040900 	andvs	r0, r4, r0, lsl #18
 1f4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1f8:	00006704 	andeq	r6, r0, r4, lsl #14
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <memcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcpy+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcpy+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcpy+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcpy+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcpy+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcpy+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcpy+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a0e 	blcc	2ce8e0 <memcpy+0x2ce8e0>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300340d 	movweq	r3, #1037	; 0x40d
  b4:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  b8:	000e1c19 	andeq	r1, lr, r9, lsl ip
  bc:	010b0e00 	tsteq	fp, r0, lsl #28
  c0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	0300340f 	movweq	r3, #1039	; 0x40f
  cc:	3b0b3a08 	blcc	2ce8f4 <memcpy+0x2ce8f4>
  d0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d8:	00001742 	andeq	r1, r0, r2, asr #14
  dc:	11010b10 	tstne	r1, r0, lsl fp
  e0:	00061201 	andeq	r1, r6, r1, lsl #4
  e4:	00341100 	eorseq	r1, r4, r0, lsl #2
  e8:	0b3a0803 	bleq	e820fc <memcpy+0xe820fc>
  ec:	0b390b3b 	bleq	e42de0 <memcpy+0xe42de0>
  f0:	00001349 	andeq	r1, r0, r9, asr #6
  f4:	0b000f12 	bleq	3d44 <memcpy+0x3d44>
  f8:	1300000b 	movwne	r0, #11
  fc:	00000026 	andeq	r0, r0, r6, lsr #32
 100:	49010114 	stmdbmi	r1, {r2, r4, r8}
 104:	00130113 	andseq	r0, r3, r3, lsl r1
 108:	00211500 	eoreq	r1, r1, r0, lsl #10
 10c:	0b2f1349 	bleq	bc4e38 <memcpy+0xbc4e38>
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	001c0000 	andseq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001c52 	andeq	r1, r0, r2, asr ip
  14:	00003800 	andeq	r3, r0, r0, lsl #16
  18:	f3000400 	vshl.u8	d0, d0, d0
  1c:	389f5201 	ldmcc	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
  20:	60000000 	andvs	r0, r0, r0
  24:	01000000 	mrseq	r0, (UNDEF: 0)
  28:	00005200 	andeq	r5, r0, r0, lsl #4
	...
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	00520001 	subseq	r0, r2, r1
  40:	00000000 	andeq	r0, r0, r0
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	00001c00 	andeq	r1, r0, r0, lsl #24
  4c:	00003800 	andeq	r3, r0, r0, lsl #16
  50:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  5c:	001c0002 	andseq	r0, ip, r2
  60:	00380000 	eorseq	r0, r8, r0
  64:	00010000 	andeq	r0, r1, r0
  68:	00000051 	andeq	r0, r0, r1, asr r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000400 	andeq	r0, r0, r0, lsl #8
  74:	00001c00 	andeq	r1, r0, r0, lsl #24
  78:	00002000 	andeq	r2, r0, r0
  7c:	30000200 	andcc	r0, r0, r0, lsl #4
  80:	0000209f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  84:	00003800 	andeq	r3, r0, r0, lsl #16
  88:	53000100 	movwpl	r0, #256	; 0x100
	...
  94:	00380000 	eorseq	r0, r8, r0
  98:	00500000 	subseq	r0, r0, r0
  9c:	00010000 	andeq	r0, r1, r0
  a0:	00000053 	andeq	r0, r0, r3, asr r0
  a4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000177 	andeq	r0, r0, r7, ror r1
   4:	00900003 	addseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffef <memcpy+0xffffffef>
  50:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe8c <memcpy+0xfffffe8c>
  54:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  58:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  5c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  60:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  64:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  68:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  6c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  7c:	632e7970 			; <UNDEFINED> instruction: 0x632e7970
  80:	00000100 	andeq	r0, r0, r0, lsl #2
  84:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  88:	00020068 	andeq	r0, r2, r8, rrx
  8c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  90:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  94:	00030068 	andeq	r0, r3, r8, rrx
  98:	39050000 	stmdbcc	r5, {}	; <UNPREDICTABLE>
  9c:	00020500 	andeq	r0, r2, r0, lsl #10
  a0:	17000000 	strne	r0, [r0, -r0]
  a4:	05170505 	ldreq	r0, [r7, #-1285]	; 0xfffffafb
  a8:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
  ac:	04020016 	streq	r0, [r2], #-22	; 0xffffffea
  b0:	27054a01 	strcs	r4, [r5, -r1, lsl #20]
  b4:	02040200 	andeq	r0, r4, #0, 4
  b8:	0009054a 	andeq	r0, r9, sl, asr #10
  bc:	06020402 	streq	r0, [r2], -r2, lsl #8
  c0:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
  c4:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
  c8:	00010204 	andeq	r0, r1, r4, lsl #4
  cc:	01020402 	tsteq	r2, r2, lsl #8
  d0:	02040200 	andeq	r0, r4, #0, 4
  d4:	00120513 	andseq	r0, r2, r3, lsl r5
  d8:	06020402 	streq	r0, [r2], -r2, lsl #8
  dc:	00090501 	andeq	r0, r9, r1, lsl #10
  e0:	06020402 	streq	r0, [r2], -r2, lsl #8
  e4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
  e8:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
  ec:	05140204 	ldreq	r0, [r4, #-516]	; 0xfffffdfc
  f0:	0402000d 	streq	r0, [r2], #-13
  f4:	09050102 	stmdbeq	r5, {r1, r8}
  f8:	02040200 	andeq	r0, r4, #0, 4
  fc:	0d050106 	stfeqs	f0, [r5, #-24]	; 0xffffffe8
 100:	03040200 	movweq	r0, #16896	; 0x4200
 104:	15052f06 	strne	r2, [r5, #-3846]	; 0xfffff0fa
 108:	03040200 	movweq	r0, #16896	; 0x4200
 10c:	12050106 	andne	r0, r5, #-2147483647	; 0x80000001
 110:	03040200 	movweq	r0, #16896	; 0x4200
 114:	0024052e 	eoreq	r0, r4, lr, lsr #10
 118:	06030402 	streq	r0, [r3], -r2, lsl #8
 11c:	0025052d 	eoreq	r0, r5, sp, lsr #10
 120:	06030402 	streq	r0, [r3], -r2, lsl #8
 124:	001d0501 	andseq	r0, sp, r1, lsl #10
 128:	06010402 	streq	r0, [r1], -r2, lsl #8
 12c:	0009052e 	andeq	r0, r9, lr, lsr #10
 130:	06010402 	streq	r0, [r1], -r2, lsl #8
 134:	04020001 	streq	r0, [r2], #-1
 138:	0d056601 	stceq	6, cr6, [r5, #-4]
 13c:	03040200 	movweq	r0, #16896	; 0x4200
 140:	15051806 	strne	r1, [r5, #-2054]	; 0xfffff7fa
 144:	03040200 	movweq	r0, #16896	; 0x4200
 148:	12050106 	andne	r0, r5, #-2147483647	; 0x80000001
 14c:	03040200 	movweq	r0, #16896	; 0x4200
 150:	0029052e 	eoreq	r0, r9, lr, lsr #10
 154:	06030402 	streq	r0, [r3], -r2, lsl #8
 158:	002a052d 	eoreq	r0, sl, sp, lsr #10
 15c:	06030402 	streq	r0, [r3], -r2, lsl #8
 160:	001d0501 	andseq	r0, sp, r1, lsl #10
 164:	06010402 	streq	r0, [r1], -r2, lsl #8
 168:	0009052e 	andeq	r0, r9, lr, lsr #10
 16c:	06010402 	streq	r0, [r1], -r2, lsl #8
 170:	04020001 	streq	r0, [r2], #-1
 174:	08026601 	stmdaeq	r2, {r0, r9, sl, sp, lr}
 178:	Address 0x0000000000000178 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	2f00745f 	svccs	0x0000745f
   8:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
   c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  1c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  20:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  24:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  28:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  38:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  3c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  40:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	7300746e 	movwvc	r7, #1134	; 0x46e
  4c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  50:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	5f5f0074 	svcpl	0x005f0074
  60:	434e5546 	movtmi	r5, #58694	; 0xe546
  64:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  68:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	00746e69 	rsbseq	r6, r4, r9, ror #28
  78:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  7c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  80:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  84:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  88:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  8c:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  90:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  94:	656d2f63 	strbvs	r2, [sp, #-3939]!	; 0xfffff09d
  98:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
  9c:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
  a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ac:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  b0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  b4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  b8:	61686300 	cmnvs	r8, r0, lsl #6
  bc:	656d0072 	strbvs	r0, [sp, #-114]!	; 0xffffff8e
  c0:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
  c4:	6f687300 	svcvs	0x00687300
  c8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  cc:	7000746e 	andvc	r7, r0, lr, ror #8
  d0:	006b7475 	rsbeq	r7, fp, r5, ror r4
  d4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  dc:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  e0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  e4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  ec:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  f0:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  f4:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  f8:	31393130 	teqcc	r9, r0, lsr r1
  fc:	20353230 	eorscs	r3, r5, r0, lsr r2
 100:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 104:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 108:	415b2029 	cmpmi	fp, r9, lsr #32
 10c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 110:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 114:	6172622d 	cmnvs	r2, sp, lsr #4
 118:	2068636e 	rsbcs	r6, r8, lr, ror #6
 11c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 120:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 124:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 128:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 12c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 130:	613d7570 	teqvs	sp, r0, ror r5
 134:	31316d72 	teqcc	r1, r2, ror sp
 138:	7a6a3637 	bvc	1a8da1c <memcpy+0x1a8da1c>
 13c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 140:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 144:	613d656e 	teqvs	sp, lr, ror #10
 148:	31316d72 	teqcc	r1, r2, ror sp
 14c:	7a6a3637 	bvc	1a8da30 <memcpy+0x1a8da30>
 150:	20732d66 	rsbscs	r2, r3, r6, ror #26
 154:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 158:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 15c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 160:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 164:	616d2d20 	cmnvs	sp, r0, lsr #26
 168:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 16c:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 170:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 174:	6b36766d 	blvs	d9db30 <memcpy+0xd9db30>
 178:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 17c:	20626467 	rsbcs	r6, r2, r7, ror #8
 180:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 184:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 188:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 18c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 190:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 194:	61747365 	cmnvs	r4, r5, ror #6
 198:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 19c:	626e0067 	rsbvs	r0, lr, #103	; 0x67
 1a0:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <memcpy+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000060 	andeq	r0, r0, r0, rrx

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcpy+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


rpi-rand.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_rand16>:
   0:	e59f2020 	ldr	r2, [pc, #32]	; 28 <rpi_rand16+0x28>
   4:	e1d230b0 	ldrh	r3, [r2]
   8:	e0230123 	eor	r0, r3, r3, lsr #2
   c:	e02001a3 	eor	r0, r0, r3, lsr #3
  10:	e02002a3 	eor	r0, r0, r3, lsr #5
  14:	e2000001 	and	r0, r0, #1
  18:	e1a030a3 	lsr	r3, r3, #1
  1c:	e1830780 	orr	r0, r3, r0, lsl #15
  20:	e1c200b0 	strh	r0, [r2]
  24:	e12fff1e 	bx	lr
  28:	00000000 	andeq	r0, r0, r0

0000002c <rpi_rand32>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <rpi_rand16>
  34:	e1a04800 	lsl	r4, r0, #16
  38:	ebfffffe 	bl	0 <rpi_rand16>
  3c:	e1840000 	orr	r0, r4, r0
  40:	e8bd8010 	pop	{r4, pc}

00000044 <rpi_reset>:
  44:	e59f3008 	ldr	r3, [pc, #8]	; 54 <rpi_reset+0x10>
  48:	e59f2008 	ldr	r2, [pc, #8]	; 58 <rpi_reset+0x14>
  4c:	e1c320b0 	strh	r2, [r3]
  50:	e12fff1e 	bx	lr
  54:	00000000 	andeq	r0, r0, r0
  58:	fffface1 			; <UNDEFINED> instruction: 0xfffface1

Disassembly of section .data:

00000000 <lfsr>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000142 	andeq	r0, r0, r2, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fa 	strdeq	r0, [r0], -sl
  10:	0000c40c 	andeq	ip, r0, ip, lsl #8
	...
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	81070403 	tsthi	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00ee0601 	rsceq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000d605 	andeq	sp, r0, r5, lsl #12
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e5 	andeq	r0, r0, r5, ror #1
  48:	a5050803 	strge	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004907 	andeq	r4, r0, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000037 	andeq	r0, r0, r7, lsr r0
  64:	8e070803 	cdphi	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b3060000 	movwlt	r0, #24576	; 0x6000
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00e00600 	rsceq	r0, r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000032 	andeq	r0, r0, r2, lsr r0
  c4:	56170801 	ldrpl	r0, [r7], -r1, lsl #16
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	00000003 	andeq	r0, r0, r3
  d0:	69620a00 	stmdbvs	r2!, {r9, fp}^
  d4:	09010074 	stmdbeq	r1, {r2, r4, r5, r6}
  d8:	00002c11 	andeq	r2, r0, r1, lsl ip
  dc:	005c0b00 	subseq	r0, ip, r0, lsl #22
  e0:	16010000 	strne	r0, [r1], -r0
  e4:	00004406 	andeq	r4, r0, r6, lsl #8
  e8:	00001800 	andeq	r1, r0, r0, lsl #16
  ec:	029c0100 	addseq	r0, ip, #0, 2
  f0:	0c000001 	stceq	0, cr0, [r0], {1}
  f4:	0000007c 	andeq	r0, r0, ip, ror r0
  f8:	2c191601 	ldccs	6, cr1, [r9], {1}
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	710d0050 	qaddvc	r0, r0, sp
 104:	01000000 	mrseq	r0, (UNDEF: 0)
 108:	005d0f11 	subseq	r0, sp, r1, lsl pc
 10c:	002c0000 	eoreq	r0, ip, r0
 110:	00180000 	andseq	r0, r8, r0
 114:	9c010000 	stcls	0, cr0, [r1], {-0}
 118:	0000012f 	andeq	r0, r0, pc, lsr #2
 11c:	0000340e 	andeq	r3, r0, lr, lsl #8
 120:	00012f00 	andeq	r2, r1, r0, lsl #30
 124:	003c0e00 	eorseq	r0, ip, r0, lsl #28
 128:	012f0000 			; <UNDEFINED> instruction: 0x012f0000
 12c:	0f000000 	svceq	0x00000000
 130:	00000066 	andeq	r0, r0, r6, rrx
 134:	56100b01 	ldrpl	r0, [r0], -r1, lsl #22
 138:	00000000 	andeq	r0, r0, r0
 13c:	2c000000 	stccs	0, cr0, [r0], {-0}
 140:	01000000 	mrseq	r0, (UNDEF: 0)
 144:	Address 0x0000000000000144 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <rpi_reset+0x2c0068>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_reset+0xec2cec>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reset+0x380c24>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	0a000018 	beq	d4 <.debug_abbrev+0xd4>
  70:	08030034 	stmdaeq	r3, {r2, r4, r5}
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reset+0xec2d20>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  80:	03193f01 	tsteq	r9, #1, 30
  84:	3b0b3a0e 	blcc	2ce8c4 <rpi_reset+0x2ce880>
  88:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  8c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  90:	97184006 	ldrls	r4, [r8, -r6]
  94:	13011942 	movwne	r1, #6466	; 0x1942
  98:	050c0000 	streq	r0, [ip, #-0]
  9c:	3a0e0300 	bcc	380ca4 <rpi_reset+0x380c60>
  a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a8:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b0:	0b3a0e03 	bleq	e838c4 <rpi_reset+0xe83880>
  b4:	0b390b3b 	bleq	e42da8 <rpi_reset+0xe42d64>
  b8:	13491927 	movtne	r1, #39207	; 0x9927
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c4:	00130119 	andseq	r0, r3, r9, lsl r1
  c8:	82890e00 	addhi	r0, r9, #0, 28
  cc:	01110001 	tsteq	r1, r1
  d0:	00001331 	andeq	r1, r0, r1, lsr r3
  d4:	3f002e0f 	svccc	0x00002e0f
  d8:	3a0e0319 	bcc	380d44 <rpi_reset+0x380d00>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  e8:	97184006 	ldrls	r4, [r8, -r6]
  ec:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b9 	strheq	r0, [r0], -r9
   4:	005d0003 	subseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	72000065 	andvc	r0, r0, #101	; 0x65
  50:	722d6970 	eorvc	r6, sp, #112, 18	; 0x1c0000
  54:	2e646e61 	cdpcs	14, 6, cr6, cr4, cr1, {3}
  58:	00010063 	andeq	r0, r1, r3, rrx
  5c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  64:	05000000 	streq	r0, [r0, #-0]
  68:	02050021 	andeq	r0, r5, #33	; 0x21
  6c:	00000000 	andeq	r0, r0, r0
  70:	05010a03 	streq	r0, [r1, #-2563]	; 0xfffff5fd
  74:	19051305 	stmdbne	r5, {r0, r2, r8, r9, ip}
  78:	27050106 	strcs	r0, [r5, -r6, lsl #2]
  7c:	2e350566 	cdpcs	5, 3, cr0, cr5, cr6, {3}
  80:	2f060505 	svccs	0x00060505
  84:	01062005 	tsteq	r6, r5
  88:	052e1905 	streq	r1, [lr, #-2309]!	; 0xfffff6fb
  8c:	05054a0a 	streq	r4, [r5, #-2570]	; 0xfffff5f6
  90:	01052f06 	tsteq	r5, r6, lsl #30
  94:	20051306 	andcs	r1, r5, r6, lsl #6
  98:	05054c06 	streq	r4, [r5, #-3078]	; 0xfffff3fa
  9c:	060d052f 	streq	r0, [sp], -pc, lsr #10
  a0:	2e1a0501 	cfmul32cs	mvfx0, mvfx10, mvfx1
  a4:	052e2305 	streq	r2, [lr, #-773]!	; 0xfffffcfb
  a8:	1f052f01 	svcne	0x00052f01
  ac:	05054d06 	streq	r4, [r5, #-3334]	; 0xfffff2fa
  b0:	060a0513 			; <UNDEFINED> instruction: 0x060a0513
  b4:	67010501 	strvs	r0, [r1, -r1, lsl #10]
  b8:	01000602 	tsteq	r0, r2, lsl #12
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <rpi_reset+0xffffff08>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	666c0072 			; <UNDEFINED> instruction: 0x666c0072
  34:	6c007273 	sfmvs	f7, 4, [r0], {115}	; 0x73
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  48:	6f687300 	svcvs	0x00687300
  4c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	5f697072 	svcpl	0x00697072
  60:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  64:	70720074 	rsbsvc	r0, r2, r4, ror r0
  68:	61725f69 	cmnvs	r2, r9, ror #30
  6c:	3631646e 	ldrtcc	r6, [r1], -lr, ror #8
  70:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  74:	6e61725f 	mcrvs	2, 3, r7, cr1, cr15, {2}
  78:	00323364 	eorseq	r3, r2, r4, ror #6
  7c:	64656573 	strbtvs	r6, [r5], #-1395	; 0xfffffa8d
  80:	736e7500 	cmnvc	lr, #0, 10
  84:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  88:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  8c:	6f6c0074 	svcvs	0x006c0074
  90:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a8:	6f6c2067 	svcvs	0x006c2067
  ac:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  b0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  b4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  b8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  bc:	63007261 	movwvs	r7, #609	; 0x261
  c0:	00726168 	rsbseq	r6, r2, r8, ror #2
  c4:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  c8:	722f6362 	eorvc	r6, pc, #-2013265919	; 0x88000001
  cc:	722d6970 	eorvc	r6, sp, #112, 18	; 0x1c0000
  d0:	2e646e61 	cdpcs	14, 6, cr6, cr4, cr1, {3}
  d4:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
  d8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e0:	6b747570 	blvs	1d1d6a8 <rpi_reset+0x1d1d664>
  e4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  ec:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  f0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f4:	61686320 	cmnvs	r8, r0, lsr #6
  f8:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  fc:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 100:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 104:	20312e32 	eorscs	r2, r1, r2, lsr lr
 108:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 10c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 110:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 114:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 118:	5b202965 	blpl	80a6b4 <rpi_reset+0x80a670>
 11c:	2f4d5241 	svccs	0x004d5241
 120:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 124:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 128:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 12c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 130:	6f697369 	svcvs	0x00697369
 134:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 138:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 13c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 140:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 144:	316d7261 	cmncc	sp, r1, ror #4
 148:	6a363731 	bvs	d8de14 <rpi_reset+0xd8ddd0>
 14c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 150:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 154:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 158:	316d7261 	cmncc	sp, r1, ror #4
 15c:	6a363731 	bvs	d8de28 <rpi_reset+0xd8dde4>
 160:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 164:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 168:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 16c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 170:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 174:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 178:	206d7261 	rsbcs	r7, sp, r1, ror #4
 17c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 180:	613d6863 	teqvs	sp, r3, ror #16
 184:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 188:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 18c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 190:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 194:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 198:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 19c:	20393975 	eorscs	r3, r9, r5, ror r9
 1a0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1a4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1a8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1ac:	Address 0x00000000000001ac is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <rpi_reset+0x80a58c>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000002c 	andeq	r0, r0, ip, lsr #32
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	00000044 	andeq	r0, r0, r4, asr #32
  44:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reset+0x12cd7e8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reset+0x463ec>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcat.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcat>:
   0:	e1a02000 	mov	r2, r0
   4:	e1a03002 	mov	r3, r2
   8:	e2822001 	add	r2, r2, #1
   c:	e5d3c000 	ldrb	ip, [r3]
  10:	e35c0000 	cmp	ip, #0
  14:	1afffffa 	bne	4 <strcat+0x4>
  18:	e2433001 	sub	r3, r3, #1
  1c:	e5d12000 	ldrb	r2, [r1]
  20:	e2811001 	add	r1, r1, #1
  24:	e5e32001 	strb	r2, [r3, #1]!
  28:	e3520000 	cmp	r2, #0
  2c:	1afffffa 	bne	1c <strcat+0x1c>
  30:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000da 	ldrdeq	r0, [r0], -sl
  10:	00005e0c 	andeq	r5, r0, ip, lsl #28
	...
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	73070403 	movwvc	r0, #29699	; 0x7403
  30:	03000000 	movweq	r0, #0
  34:	00ce0601 	sbceq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000b605 	andeq	fp, r0, r5, lsl #12
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000c5 	andeq	r0, r0, r5, asr #1
  48:	97050803 	strls	r0, [r5, -r3, lsl #16]
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004407 	andeq	r4, r0, r7, lsl #8
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000032 	andeq	r0, r0, r2, lsr r0
  64:	80070803 	andhi	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a5060000 	strge	r0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000b1 	strheq	r0, [r0], -r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00c00600 	sbceq	r0, r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000057 	andeq	r0, r0, r7, asr r0
  c4:	34070401 	strcc	r0, [r7], #-1025	; 0xfffffbff
  c8:	00000001 	andeq	r0, r0, r1
  cc:	34000000 	strcc	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001349c 	muleq	r1, ip, r4
  d8:	006e0a00 	rsbeq	r0, lr, r0, lsl #20
  dc:	04010000 	streq	r0, [r1], #-0
  e0:	00013415 	andeq	r3, r1, r5, lsl r4
  e4:	0b500100 	bleq	14004ec <strcat+0x14004ec>
  e8:	00637273 	rsbeq	r7, r3, r3, ror r2
  ec:	9b270401 	blls	9c10f8 <strcat+0x9c10f8>
  f0:	04000000 	streq	r0, [r0], #-0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	0c000000 	stceq	0, cr0, [r0], {-0}
  fc:	01003173 	tsteq	r0, r3, ror r1
 100:	01340b05 	teqeq	r4, r5, lsl #22
 104:	002f0000 	eoreq	r0, pc, r0
 108:	00250000 	eoreq	r0, r5, r0
 10c:	730c0000 	movwvc	r0, #49152	; 0xc000
 110:	06010032 			; <UNDEFINED> instruction: 0x06010032
 114:	00009b11 	andeq	r9, r0, r1, lsl fp
 118:	00007400 	andeq	r7, r0, r0, lsl #8
 11c:	00007000 	andeq	r7, r0, r0
 120:	00630c00 	rsbeq	r0, r3, r0, lsl #24
 124:	a10a0701 	tstge	sl, r1, lsl #14
 128:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 12c:	94000000 	strls	r0, [r0], #-0
 130:	00000000 	andeq	r0, r0, r0
 134:	00a10407 	adceq	r0, r1, r7, lsl #8
 138:	Address 0x0000000000000138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <strcat+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcat+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcat+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a0e 	blcc	2ce8c0 <strcat+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcat+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcat+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcat+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcat+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c510001 	mrrcne	0, 0, r0, r1, cr1
  10:	34000000 	strcc	r0, [r0], #-0
  14:	04000000 	streq	r0, [r0], #-0
  18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	01010000 	mrseq	r0, (UNDEF: 1)
  2c:	00000000 	andeq	r0, r0, r0
  30:	04000000 	streq	r0, [r0], #-0
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00045000 	andeq	r5, r4, r0
  3c:	001c0000 	andseq	r0, ip, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00001c52 	andeq	r1, r0, r2, asr ip
  48:	00002400 	andeq	r2, r0, r0, lsl #8
  4c:	53000100 	movwpl	r0, #256	; 0x100
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	01730003 	cmneq	r3, r3
  5c:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  60:	00003400 	andeq	r3, r0, r0, lsl #8
  64:	53000100 	movwpl	r0, #256	; 0x100
	...
  70:	00000003 	andeq	r0, r0, r3
  74:	00000000 	andeq	r0, r0, r0
  78:	00000024 	andeq	r0, r0, r4, lsr #32
  7c:	24510001 	ldrbcs	r0, [r1], #-1
  80:	34000000 	strcc	r0, [r0], #-0
  84:	03000000 	movweq	r0, #0
  88:	9f7f7100 	svcls	0x007f7100
	...
  98:	00000010 	andeq	r0, r0, r0, lsl r0
  9c:	0000001c 	andeq	r0, r0, ip, lsl r0
  a0:	245c0001 	ldrbcs	r0, [ip], #-1
  a4:	34000000 	strcc	r0, [r0], #-0
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00005200 	andeq	r5, r0, r0, lsl #4
  b0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e6 	andeq	r0, r0, r6, ror #1
   4:	005b0003 	subseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	73000065 	movwvc	r0, #101	; 0x65
  50:	61637274 	smcvs	14116	; 0x3724
  54:	00632e74 	rsbeq	r2, r3, r4, ror lr
  58:	72000001 	andvc	r0, r0, #1
  5c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  60:	00000200 	andeq	r0, r0, r0, lsl #4
  64:	002c0500 	eoreq	r0, ip, r0, lsl #10
  68:	00000205 	andeq	r0, r0, r5, lsl #4
  6c:	05150000 	ldreq	r0, [r5, #-0]
  70:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  74:	0511060b 	ldreq	r0, [r1, #-1547]	; 0xfffff9f5
  78:	04020005 	streq	r0, [r2], #-5
  7c:	00300601 	eorseq	r0, r0, r1, lsl #12
  80:	15010402 	strne	r0, [r1, #-1026]	; 0xfffffbfe
  84:	02000905 	andeq	r0, r0, #81920	; 0x14000
  88:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
  8c:	04020010 	streq	r0, [r2], #-16
  90:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
  94:	0402000b 	streq	r0, [r2], #-11
  98:	02002e01 	andeq	r2, r0, #1, 28
  9c:	2f060104 	svccs	0x00060104
  a0:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  a4:	01060104 	tsteq	r6, r4, lsl #2
  a8:	08054e06 	stmdaeq	r5, {r1, r2, r9, sl, fp, lr}
  ac:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  b0:	01040200 	mrseq	r0, R12_usr
  b4:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
  b8:	01040200 	mrseq	r0, R12_usr
  bc:	000b0513 	andeq	r0, fp, r3, lsl r5
  c0:	06010402 	streq	r0, [r1], -r2, lsl #8
  c4:	00090501 	andeq	r0, r9, r1, lsl #10
  c8:	06010402 	streq	r0, [r1], -r2, lsl #8
  cc:	000f054b 	andeq	r0, pc, fp, asr #10
  d0:	06010402 	streq	r0, [r1], -r2, lsl #8
  d4:	000d0501 	andeq	r0, sp, r1, lsl #10
  d8:	06010402 	streq	r0, [r1], -r2, lsl #8
  dc:	0005052f 	andeq	r0, r5, pc, lsr #10
  e0:	06010402 	streq	r0, [r1], -r2, lsl #8
  e4:	00060201 	andeq	r0, r6, r1, lsl #4
  e8:	Address 0x00000000000000e8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <strcat+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	6f6c0072 	svcvs	0x006c0072
  34:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  48:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	7300746e 	movwvc	r7, #1134	; 0x46e
  58:	61637274 	smcvs	14116	; 0x3724
  5c:	2f2e0074 	svccs	0x002e0074
  60:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  64:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
  68:	2e746163 	rpwcssz	f6, f4, f3
  6c:	65640063 	strbvs	r0, [r4, #-99]!	; 0xffffff9d
  70:	75007473 	strvc	r7, [r0, #-1139]	; 0xfffffb8d
  74:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  78:	2064656e 	rsbcs	r6, r4, lr, ror #10
  7c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  80:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  84:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  88:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  8c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  90:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  94:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  ac:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  b0:	61686300 	cmnvs	r8, r0, lsl #6
  b4:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  b8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c0:	6b747570 	blvs	1d1d688 <strcat+0x1d1d688>
  c4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  cc:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  d0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d4:	61686320 	cmnvs	r8, r0, lsr #6
  d8:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  dc:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  e0:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  e4:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e8:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  ec:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  f0:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  f4:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  f8:	5b202965 	blpl	80a694 <strcat+0x80a694>
  fc:	2f4d5241 	svccs	0x004d5241
 100:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 104:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 108:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 10c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 110:	6f697369 	svcvs	0x00697369
 114:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 118:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 11c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 120:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 124:	316d7261 	cmncc	sp, r1, ror #4
 128:	6a363731 	bvs	d8ddf4 <strcat+0xd8ddf4>
 12c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 130:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 134:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 138:	316d7261 	cmncc	sp, r1, ror #4
 13c:	6a363731 	bvs	d8de08 <strcat+0xd8de08>
 140:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 144:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 148:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 14c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 150:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 154:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 158:	206d7261 	rsbcs	r7, sp, r1, ror #4
 15c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 160:	613d6863 	teqvs	sp, r3, ror #16
 164:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 168:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 16c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 170:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 174:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 178:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 17c:	20393975 	eorscs	r3, r9, r5, ror r9
 180:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 184:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 188:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 18c:	Address 0x000000000000018c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <strcat+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcat+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcat+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strncmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strncmp>:
   0:	e3520000 	cmp	r2, #0
   4:	e2422001 	sub	r2, r2, #1
   8:	0a000005 	beq	24 <strncmp+0x24>
   c:	e4d03001 	ldrb	r3, [r0], #1
  10:	e4d1c001 	ldrb	ip, [r1], #1
  14:	e153000c 	cmp	r3, ip
  18:	0afffff8 	beq	0 <strncmp>
  1c:	e043000c 	sub	r0, r3, ip
  20:	e12fff1e 	bx	lr
  24:	e3a00000 	mov	r0, #0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014e 	andeq	r0, r0, lr, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000de 	ldrdeq	r0, [r0], -lr
  10:	0000070c 	andeq	r0, r0, ip, lsl #14
  14:	00001800 	andeq	r1, r0, r0, lsl #16
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	6f070404 	svcvs	0x00070404
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00d20601 	sbcseq	r0, r2, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0
  48:	0000ba05 	andeq	fp, r0, r5, lsl #20
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c9 	andeq	r0, r0, r9, asr #1
  54:	93050804 	movwls	r0, #22532	; 0x5804
  58:	04000000 	streq	r0, [r0], #-0
  5c:	003c0801 	eorseq	r0, ip, r1, lsl #16
  60:	5b050000 	blpl	140068 <strncmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	005c0702 	subseq	r0, ip, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00004a07 	andeq	r4, r0, r7, lsl #20
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	0000007c 	andeq	r0, r0, ip, ror r0
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	000000a1 	andeq	r0, r0, r1, lsr #1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000ad08 	andeq	sl, r0, r8, lsl #26
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	c4080000 	strgt	r0, [r8], #-0
  c0:	02000000 	andeq	r0, r0, #0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0000b20a 	andeq	fp, r0, sl, lsl #4
  d4:	05040100 	streq	r0, [r4, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	0000002c 	andeq	r0, r0, ip, lsr #32
  e4:	014b9c01 	cmpeq	fp, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	00ac1904 	adceq	r1, ip, r4, lsl #18
  f4:	00040000 	andeq	r0, r4, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0b0000 	svcpl	0x000b0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	00ac2a04 	adceq	r2, ip, r4, lsl #20
 108:	00290000 	eoreq	r0, r9, r0
 10c:	00250000 	eoreq	r0, r5, r0
 110:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
 114:	36040100 	strcc	r0, [r4], -r0, lsl #2
 118:	0000002c 	andeq	r0, r0, ip, lsr #32
 11c:	00000050 	andeq	r0, r0, r0, asr r0
 120:	0000004a 	andeq	r0, r0, sl, asr #32
 124:	0031730c 	eorseq	r7, r1, ip, lsl #6
 128:	4b1a0501 	blmi	681534 <strncmp+0x681534>
 12c:	83000001 	movwhi	r0, #1
 130:	7b000000 	blvc	138 <.debug_info+0x138>
 134:	0c000000 	stceq	0, cr0, [r0], {-0}
 138:	01003273 	tsteq	r0, r3, ror r2
 13c:	014b2c05 	cmpeq	fp, r5, lsl #24
 140:	00bf0000 	adcseq	r0, pc, r0
 144:	00b90000 	adcseq	r0, r9, r0
 148:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 14c:	00006204 	andeq	r6, r0, r4, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <strncmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strncmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strncmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <strncmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strncmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <strncmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strncmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <strncmp+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <strncmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
  a4:	0b3b0b3a 	bleq	ec2d94 <strncmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00030300 	andeq	r0, r3, r0, lsl #6
	...
   c:	00500001 	subseq	r0, r0, r1
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	03030000 	movweq	r0, #12288	; 0x3000
	...
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
  44:	00000000 	andeq	r0, r0, r0
  48:	03000000 	movweq	r0, #0
  4c:	00000003 	andeq	r0, r0, r3
	...
  58:	00520001 	subseq	r0, r2, r1
  5c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00085200 	andeq	r5, r8, r0, lsl #4
  68:	002c0000 	eoreq	r0, ip, r0
  6c:	00030000 	andeq	r0, r3, r0
  70:	009f0172 	addseq	r0, pc, r2, ror r1	; <UNPREDICTABLE>
  74:	00000000 	andeq	r0, r0, r0
  78:	02000000 	andeq	r0, r0, #0
  7c:	00000101 	andeq	r0, r0, r1, lsl #2
  80:	00000000 	andeq	r0, r0, r0
  84:	0c000000 	stceq	0, cr0, [r0], {-0}
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	000c5000 	andeq	r5, ip, r0
  90:	00100000 	andseq	r0, r0, r0
  94:	00030000 	andeq	r0, r3, r0
  98:	109f0170 	addsne	r0, pc, r0, ror r1	; <UNPREDICTABLE>
  9c:	20000000 	andcs	r0, r0, r0
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	00245000 	eoreq	r5, r4, r0
  a8:	00280000 	eoreq	r0, r8, r0
  ac:	00010000 	andeq	r0, r1, r0
  b0:	00000050 	andeq	r0, r0, r0, asr r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000200 	andeq	r0, r0, r0, lsl #4
  bc:	00000000 	andeq	r0, r0, r0
  c0:	10000000 	andne	r0, r0, r0
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	00105100 	andseq	r5, r0, r0, lsl #2
  cc:	00140000 	andseq	r0, r4, r0
  d0:	00030000 	andeq	r0, r3, r0
  d4:	149f0171 	ldrne	r0, [pc], #369	; dc <.debug_loc+0xdc>
  d8:	2c000000 	stccs	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00005100 	andeq	r5, r0, r0, lsl #2
  e4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000cd 	andeq	r0, r0, sp, asr #1
   4:	00910003 	addseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffef <strncmp+0xffffffef>
  50:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe8c <strncmp+0xfffffe8c>
  54:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  58:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  5c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  60:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  64:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  68:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  6c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
  7c:	2e706d63 	cdpcs	13, 7, cr6, cr0, cr3, {3}
  80:	00010063 	andeq	r0, r1, r3, rrx
  84:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  88:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  8c:	74730000 	ldrbtvc	r0, [r3], #-0
  90:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  94:	0300682e 	movweq	r6, #2094	; 0x82e
  98:	05000000 	streq	r0, [r0, #-0]
  9c:	02050039 	andeq	r0, r5, #57	; 0x39
  a0:	00000000 	andeq	r0, r0, r0
  a4:	13050515 	movwne	r0, #21781	; 0x5515
  a8:	010a0513 	tsteq	sl, r3, lsl r5
  ac:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
  b0:	052f0609 	streq	r0, [pc, #-1545]!	; fffffaaf <strncmp+0xfffffaaf>
  b4:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
  b8:	0b052e13 	bleq	14b90c <strncmp+0x14b90c>
  bc:	060d052e 	streq	r0, [sp], -lr, lsr #10
  c0:	061b054b 	ldreq	r0, [fp], -fp, asr #10
  c4:	0c052e01 	stceq	14, cr2, [r5], {1}
  c8:	2f010530 	svccs	0x00010530
  cc:	01000202 	tsteq	r0, r2, lsl #4
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	2e00745f 	cfmvsrcs	mvf0, r7
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  14:	00632e70 	rsbeq	r2, r3, r0, ror lr
  18:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff64 <strncmp+0xffffff64>
  1c:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
  20:	73632f6e 	cmnvc	r3, #440	; 0x1b8
  24:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  28:	3173632f 	cmncc	r3, pc, lsr #6
  2c:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  30:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  34:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  38:	00697062 	rsbeq	r7, r9, r2, rrx
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  44:	61686320 	cmnvs	r8, r0, lsr #6
  48:	6f6c0072 	svcvs	0x006c0072
  4c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  60:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  64:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  68:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  6c:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  70:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  74:	2064656e 	rsbcs	r6, r4, lr, ror #10
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  80:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  84:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  88:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  8c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  90:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  9c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  a8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  ac:	61686300 	cmnvs	r8, r0, lsl #6
  b0:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
  b4:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  b8:	68730070 	ldmdavs	r3!, {r4, r5, r6}^
  bc:	2074726f 	rsbscs	r7, r4, pc, ror #4
  c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c4:	6b747570 	blvs	1d1d68c <strncmp+0x1d1d68c>
  c8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  cc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  d0:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  d4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d8:	61686320 	cmnvs	r8, r0, lsr #6
  dc:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  e0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  e4:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  e8:	20312e32 	eorscs	r2, r1, r2, lsr lr
  ec:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  f0:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  f4:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  f8:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  fc:	5b202965 	blpl	80a698 <strncmp+0x80a698>
 100:	2f4d5241 	svccs	0x004d5241
 104:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 108:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 10c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 110:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 114:	6f697369 	svcvs	0x00697369
 118:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 11c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 120:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 124:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 128:	316d7261 	cmncc	sp, r1, ror #4
 12c:	6a363731 	bvs	d8ddf8 <strncmp+0xd8ddf8>
 130:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 134:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 138:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 13c:	316d7261 	cmncc	sp, r1, ror #4
 140:	6a363731 	bvs	d8de0c <strncmp+0xd8de0c>
 144:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 148:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 14c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 150:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 154:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 158:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 15c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 160:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 164:	613d6863 	teqvs	sp, r3, ror #16
 168:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 16c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 170:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 174:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 178:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 17c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 180:	20393975 	eorscs	r3, r9, r5, ror r9
 184:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 188:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 18c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 190:	Address 0x0000000000000190 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <strncmp+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strncmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strncmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


hash.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_hash_inc>:
   0:	e1a0c000 	mov	ip, r0
   4:	e16f0f10 	clz	r0, r0
   8:	e1a002a0 	lsr	r0, r0, #5
   c:	e3510000 	cmp	r1, #0
  10:	03a00001 	moveq	r0, #1
  14:	e3500000 	cmp	r0, #0
  18:	1a000033 	bne	ec <fast_hash_inc+0xec>
  1c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  20:	e201e003 	and	lr, r1, #3
  24:	e1a01121 	lsr	r1, r1, #2
  28:	e3510000 	cmp	r1, #0
  2c:	0a00000c 	beq	64 <fast_hash_inc+0x64>
  30:	e5dc0001 	ldrb	r0, [ip, #1]
  34:	e5dc3000 	ldrb	r3, [ip]
  38:	e0833400 	add	r3, r3, r0, lsl #8
  3c:	e0833002 	add	r3, r3, r2
  40:	e5dc0003 	ldrb	r0, [ip, #3]
  44:	e5dc2002 	ldrb	r2, [ip, #2]
  48:	e0822400 	add	r2, r2, r0, lsl #8
  4c:	e0232582 	eor	r2, r3, r2, lsl #11
  50:	e0222803 	eor	r2, r2, r3, lsl #16
  54:	e28cc004 	add	ip, ip, #4
  58:	e08225a2 	add	r2, r2, r2, lsr #11
  5c:	e2411001 	sub	r1, r1, #1
  60:	eafffff0 	b	28 <fast_hash_inc+0x28>
  64:	e35e0002 	cmp	lr, #2
  68:	0a000013 	beq	bc <fast_hash_inc+0xbc>
  6c:	e35e0003 	cmp	lr, #3
  70:	0a000008 	beq	98 <fast_hash_inc+0x98>
  74:	e35e0001 	cmp	lr, #1
  78:	0a000016 	beq	d8 <fast_hash_inc+0xd8>
  7c:	e0222182 	eor	r2, r2, r2, lsl #3
  80:	e08202a2 	add	r0, r2, r2, lsr #5
  84:	e0200200 	eor	r0, r0, r0, lsl #4
  88:	e08008a0 	add	r0, r0, r0, lsr #17
  8c:	e0200c80 	eor	r0, r0, r0, lsl #25
  90:	e0800320 	add	r0, r0, r0, lsr #6
  94:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  98:	e5dc1001 	ldrb	r1, [ip, #1]
  9c:	e5dc3000 	ldrb	r3, [ip]
  a0:	e0833401 	add	r3, r3, r1, lsl #8
  a4:	e0832002 	add	r2, r3, r2
  a8:	e0222802 	eor	r2, r2, r2, lsl #16
  ac:	e1dc30d2 	ldrsb	r3, [ip, #2]
  b0:	e0222903 	eor	r2, r2, r3, lsl #18
  b4:	e08225a2 	add	r2, r2, r2, lsr #11
  b8:	eaffffef 	b	7c <fast_hash_inc+0x7c>
  bc:	e5dc1001 	ldrb	r1, [ip, #1]
  c0:	e5dc3000 	ldrb	r3, [ip]
  c4:	e0833401 	add	r3, r3, r1, lsl #8
  c8:	e0832002 	add	r2, r3, r2
  cc:	e0222582 	eor	r2, r2, r2, lsl #11
  d0:	e08228a2 	add	r2, r2, r2, lsr #17
  d4:	eaffffe8 	b	7c <fast_hash_inc+0x7c>
  d8:	e1dc30d0 	ldrsb	r3, [ip]
  dc:	e0832002 	add	r2, r3, r2
  e0:	e0222502 	eor	r2, r2, r2, lsl #10
  e4:	e08220a2 	add	r2, r2, r2, lsr #1
  e8:	eaffffe3 	b	7c <fast_hash_inc+0x7c>
  ec:	e3a00000 	mov	r0, #0
  f0:	e12fff1e 	bx	lr

000000f4 <fast_hash>:
  f4:	e92d4010 	push	{r4, lr}
  f8:	e1a02001 	mov	r2, r1
  fc:	ebfffffe 	bl	0 <fast_hash_inc>
 100:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cc 	andeq	r0, r0, ip, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f7 	strdeq	r0, [r0], -r7
  10:	0000000c 	andeq	r0, r0, ip
  14:	00001300 	andeq	r1, r0, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00010400 	andeq	r0, r1, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6a070403 	bvs	1c1040 <fast_hash+0x1c0f4c>
  30:	03000000 	movweq	r0, #0
  34:	00eb0601 	rsceq	r0, fp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000c405 	andeq	ip, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000dc 	ldrdeq	r0, [r0], -ip
  48:	a5050803 	strge	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	04000000 	streq	r0, [r0], #-0
  50:	0000008e 	andeq	r0, r0, lr, lsl #1
  54:	5b182e02 	blpl	60b864 <fast_hash+0x60b770>
  58:	03000000 	movweq	r0, #0
  5c:	00370801 	eorseq	r0, r7, r1, lsl #16
  60:	02030000 	andeq	r0, r3, #0
  64:	00005707 	andeq	r5, r0, r7, lsl #14
  68:	00d30400 	sbcseq	r0, r3, r0, lsl #8
  6c:	34020000 	strcc	r0, [r2], #-0
  70:	00007519 	andeq	r7, r0, r9, lsl r5
  74:	07040300 	streq	r0, [r4, -r0, lsl #6]
  78:	00000045 	andeq	r0, r0, r5, asr #32
  7c:	77070803 	strvc	r0, [r7, -r3, lsl #16]
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000025 	andeq	r0, r0, r5, lsr #32
  88:	00000092 	muleq	r0, r2, r0
  8c:	00002506 	andeq	r2, r0, r6, lsl #10
  90:	b3070000 	movwlt	r0, #28672	; 0x7000
  94:	03000000 	movweq	r0, #0
  98:	009e0e1c 	addseq	r0, lr, ip, lsl lr
  9c:	04080000 	streq	r0, [r8], #-0
  a0:	00000083 	andeq	r0, r0, r3, lsl #1
  a4:	00002505 	andeq	r2, r0, r5, lsl #10
  a8:	0000b300 	andeq	fp, r0, r0, lsl #6
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000c004 	andeq	ip, r0, r4
  b8:	08010300 	stmdaeq	r1, {r8, r9}
  bc:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  c0:	0000b909 	andeq	fp, r0, r9, lsl #18
  c4:	00ce0700 	sbceq	r0, lr, r0, lsl #14
  c8:	21030000 	mrscs	r0, (UNDEF: 3)
  cc:	0000d10e 	andeq	sp, r0, lr, lsl #2
  d0:	a4040800 	strge	r0, [r4], #-2048	; 0xfffff800
  d4:	0a000000 	beq	dc <.debug_info+0xdc>
  d8:	000001ac 	andeq	r0, r0, ip, lsr #3
  dc:	690a1301 	stmdbvs	sl, {r0, r8, r9, ip}
  e0:	00000000 	andeq	r0, r0, r0
  e4:	f4000000 	vst4.8	{d0-d3}, [r0], r0
  e8:	01000000 	mrseq	r0, (UNDEF: 0)
  ec:	00016a9c 	muleq	r1, ip, sl
  f0:	00e50b00 	rsceq	r0, r5, r0, lsl #22
  f4:	13010000 	movwne	r0, #4096	; 0x1000
  f8:	00016a25 	andeq	r6, r1, r5, lsr #20
  fc:	00000800 	andeq	r0, r0, r0, lsl #16
 100:	00000000 	andeq	r0, r0, r0
 104:	656c0c00 	strbvs	r0, [ip, #-3072]!	; 0xfffff400
 108:	1301006e 	movwne	r0, #4206	; 0x106e
 10c:	00006935 	andeq	r6, r0, r5, lsr r9
 110:	00004900 	andeq	r4, r0, r0, lsl #18
 114:	00003f00 	andeq	r3, r0, r0, lsl #30
 118:	00a00b00 	adceq	r0, r0, r0, lsl #22
 11c:	13010000 	movwne	r0, #4096	; 0x1000
 120:	00006943 	andeq	r6, r0, r3, asr #18
 124:	00009200 	andeq	r9, r0, r0, lsl #4
 128:	00008800 	andeq	r8, r0, r0, lsl #16
 12c:	000e0d00 	andeq	r0, lr, r0, lsl #26
 130:	14010000 	strne	r0, [r1], #-0
 134:	0000b312 	andeq	fp, r0, r2, lsl r3
 138:	0000d500 	andeq	sp, r0, r0, lsl #10
 13c:	0000d100 	andeq	sp, r0, r0, lsl #2
 140:	6d740e00 	ldclvs	14, cr0, [r4, #-0]
 144:	15010070 	strne	r0, [r1, #-112]	; 0xffffff90
 148:	0000690e 	andeq	r6, r0, lr, lsl #18
 14c:	0000f900 	andeq	pc, r0, r0, lsl #18
 150:	0000f300 	andeq	pc, r0, r0, lsl #6
 154:	65720e00 	ldrbvs	r0, [r2, #-3584]!	; 0xfffff200
 158:	1601006d 	strne	r0, [r1], -sp, rrx
 15c:	00002509 	andeq	r2, r0, r9, lsl #10
 160:	00014600 	andeq	r4, r1, r0, lsl #12
 164:	00014400 	andeq	r4, r1, r0, lsl #8
 168:	04080000 	streq	r0, [r8], #-0
 16c:	00000170 	andeq	r0, r0, r0, ror r1
 170:	0096100f 	addseq	r1, r6, pc
 174:	0f010000 	svceq	0x00010000
 178:	0000690a 	andeq	r6, r0, sl, lsl #18
 17c:	0000f400 	andeq	pc, r0, r0, lsl #8
 180:	00001000 	andeq	r1, r0, r0
 184:	0b9c0100 	bleq	fe70058c <fast_hash+0xfe700498>
 188:	000000e5 	andeq	r0, r0, r5, ror #1
 18c:	6a210f01 	bvs	843d98 <fast_hash+0x843ca4>
 190:	5d000001 	stcpl	0, cr0, [r0, #-4]
 194:	59000001 	stmdbpl	r0, {r0}
 198:	0c000001 	stceq	0, cr0, [r0], {1}
 19c:	006e656c 	rsbeq	r6, lr, ip, ror #10
 1a0:	69310f01 	ldmdbvs	r1!, {r0, r8, r9, sl, fp}
 1a4:	82000000 	andhi	r0, r0, #0
 1a8:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
 1ac:	11000001 	tstne	r0, r1
 1b0:	00000100 	andeq	r0, r0, r0, lsl #2
 1b4:	000000d7 	ldrdeq	r0, [r0], -r7
 1b8:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
 1bc:	125001f3 	subsne	r0, r0, #-1073741764	; 0xc000003c
 1c0:	f3035101 	vrhadd.u8	d5, d3, d1
 1c4:	01125101 	tsteq	r2, r1, lsl #2
 1c8:	01f30352 	mvnseq	r0, r2, asr r3
 1cc:	00000051 	andeq	r0, r0, r1, asr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <fast_hash+0x2bffb8>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <fast_hash+0xe8374c>
  30:	0b390b3b 	bleq	e42d24 <fast_hash+0xe42c30>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <fast_hash+0x380b60>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <fast_hash+0xec2c70>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  90:	0b3b0b3a 	bleq	ec2d80 <fast_hash+0xec2c8c>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <fast_hash+0xec2ca0>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
  b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b8:	0b3b0b3a 	bleq	ec2da8 <fast_hash+0xec2cb4>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  cc:	0b3b0b3a 	bleq	ec2dbc <fast_hash+0xec2cc8>
  d0:	13490b39 	movtne	r0, #39737	; 0x9b39
  d4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d8:	0f000017 	svceq	0x00000017
  dc:	00000026 	andeq	r0, r0, r6, lsr #32
  e0:	3f012e10 	svccc	0x00012e10
  e4:	3a0e0319 	bcc	380d50 <fast_hash+0x380c5c>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  f4:	97184006 	ldrls	r4, [r8, -r6]
  f8:	00001942 	andeq	r1, r0, r2, asr #18
  fc:	01828911 	orreq	r8, r2, r1, lsl r9
 100:	31011101 	tstcc	r1, r1, lsl #2
 104:	12000013 	andne	r0, r0, #19
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	01000000 	mrseq	r0, (UNDEF: 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000000 	andeq	r0, r0, r0
   c:	00000008 	andeq	r0, r0, r8
  10:	08500001 	ldmdaeq	r0, {r0}^
  14:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  18:	01000000 	mrseq	r0, (UNDEF: 0)
  1c:	00285c00 	eoreq	r5, r8, r0, lsl #24
  20:	00ec0000 	rsceq	r0, ip, r0
  24:	00040000 	andeq	r0, r4, r0
  28:	9f5001f3 	svcls	0x005001f3
  2c:	000000ec 	andeq	r0, r0, ip, ror #1
  30:	000000f4 	strdeq	r0, [r0], -r4
  34:	005c0001 	subseq	r0, ip, r1
	...
  4c:	00002800 	andeq	r2, r0, r0, lsl #16
  50:	51000100 	mrspl	r0, (UNDEF: 16)
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	0000007c 	andeq	r0, r0, ip, ror r0
  5c:	98510001 	ldmdals	r1, {r0}^
  60:	9c000000 	stcls	0, cr0, [r0], {-0}
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	00bc5100 	adcseq	r5, ip, r0, lsl #2
  6c:	00c00000 	sbceq	r0, r0, r0
  70:	00010000 	andeq	r0, r1, r0
  74:	0000d851 	andeq	sp, r0, r1, asr r8
  78:	0000f400 	andeq	pc, r0, r0, lsl #8
  7c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
  94:	00400000 	subeq	r0, r0, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	00004052 	andeq	r4, r0, r2, asr r0
  a0:	00005400 	andeq	r5, r0, r0, lsl #8
  a4:	53000100 	movwpl	r0, #256	; 0x100
  a8:	00000054 	andeq	r0, r0, r4, asr r0
  ac:	00000084 	andeq	r0, r0, r4, lsl #1
  b0:	84520001 	ldrbhi	r0, [r2], #-1
  b4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
  b8:	01000000 	mrseq	r0, (UNDEF: 0)
  bc:	00985000 	addseq	r5, r8, r0
  c0:	00f40000 	rscseq	r0, r4, r0
  c4:	00010000 	andeq	r0, r1, r0
  c8:	00000052 	andeq	r0, r0, r2, asr r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000200 	andeq	r0, r0, r0, lsl #4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00000800 	andeq	r0, r0, r0, lsl #16
  dc:	50000100 	andpl	r0, r0, r0, lsl #2
  e0:	00000008 	andeq	r0, r0, r8
  e4:	000000f4 	strdeq	r0, [r0], -r4
  e8:	005c0001 	subseq	r0, ip, r1
	...
  f8:	00005000 	andeq	r5, r0, r0
  fc:	00005400 	andeq	r5, r0, r0, lsl #8
 100:	52000100 	andpl	r0, r0, #0, 2
 104:	00000054 	andeq	r0, r0, r4, asr r0
 108:	00000058 	andeq	r0, r0, r8, asr r0
 10c:	00700012 	rsbseq	r0, r0, r2, lsl r0
 110:	027c2438 	rsbseq	r2, ip, #56, 8	; 0x38000000
 114:	ff080194 			; <UNDEFINED> instruction: 0xff080194
 118:	243b221a 	ldrtcs	r2, [fp], #-538	; 0xfffffde6
 11c:	9f270073 	svcls	0x00270073
 120:	00000058 	andeq	r0, r0, r8, asr r0
 124:	00000064 	andeq	r0, r0, r4, rrx
 128:	00700012 	rsbseq	r0, r0, r2, lsl r0
 12c:	7e7c2438 	mrcvc	4, 3, r2, cr12, cr8, {1}
 130:	ff080194 			; <UNDEFINED> instruction: 0xff080194
 134:	243b221a 	ldrtcs	r2, [fp], #-538	; 0xfffffde6
 138:	9f270073 	svcls	0x00270073
	...
 144:	00240000 	eoreq	r0, r4, r0
 148:	00ec0000 	rsceq	r0, ip, r0
 14c:	00010000 	andeq	r0, r1, r0
 150:	0000005e 	andeq	r0, r0, lr, asr r0
	...
 15c:	0000f400 	andeq	pc, r0, r0, lsl #8
 160:	0000ff00 	andeq	pc, r0, r0, lsl #30
 164:	50000100 	andpl	r0, r0, r0, lsl #2
 168:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 16c:	00000104 	andeq	r0, r0, r4, lsl #2
 170:	01f30004 	mvnseq	r0, r4
 174:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 180:	00f40000 	rscseq	r0, r4, r0
 184:	00ff0000 	rscseq	r0, pc, r0
 188:	00010000 	andeq	r0, r1, r0
 18c:	0000ff51 	andeq	pc, r0, r1, asr pc	; <UNPREDICTABLE>
 190:	00010400 	andeq	r0, r1, r0, lsl #8
 194:	f3000400 	vshl.u8	d0, d0, d0
 198:	009f5101 	addseq	r5, pc, r1, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000104 	andeq	r0, r0, r4, lsl #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000020c 	andeq	r0, r0, ip, lsl #4
   4:	008e0003 	addeq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <fast_hash+0xfffffed1>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <fast_hash+0xfffffd6c>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  40:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  50:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  54:	3173632f 	cmncc	r3, pc, lsr #6
  58:	2f653034 	svccs	0x00653034
  5c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  60:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  64:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	68736168 	ldmdavs	r3!, {r3, r5, r6, r8, sp, lr}^
  7c:	0100632e 	tsteq	r0, lr, lsr #6
  80:	74730000 	ldrbtvc	r0, [r3], #-0
  84:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  88:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  8c:	70720000 	rsbsvc	r0, r2, r0
  90:	00682e69 	rsbeq	r2, r8, r9, ror #28
  94:	00000003 	andeq	r0, r0, r3
  98:	05004905 	streq	r4, [r0, #-2309]	; 0xfffff6fb
  9c:	00000002 	andeq	r0, r0, r2
  a0:	01120300 	tsteq	r2, r0, lsl #6
  a4:	13130505 	tstne	r3, #20971520	; 0x1400000
  a8:	1a051413 	bne	1450fc <fast_hash+0x145008>
  ac:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
  b0:	08052e12 	stmdaeq	r5, {r1, r4, r9, sl, fp, sp}
  b4:	4549054a 	strbmi	r0, [r9, #-1354]	; 0xfffffab6
  b8:	35060505 	strcc	r0, [r6, #-1285]	; 0xfffffafb
  bc:	01060905 	tsteq	r6, r5, lsl #18
  c0:	2f060505 	svccs	0x00060505
  c4:	01060905 	tsteq	r6, r5, lsl #18
  c8:	31060505 	tstcc	r6, r5, lsl #10
  cc:	02000b05 	andeq	r0, r0, #5120	; 0x1400
  d0:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
  d4:	04020005 	streq	r0, [r2], #-5
  d8:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  dc:	04020009 	streq	r0, [r2], #-9
  e0:	054b0602 	strbeq	r0, [fp, #-1538]	; 0xfffff9fe
  e4:	04020012 	streq	r0, [r2], #-18	; 0xffffffee
  e8:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
  ec:	0402000f 	streq	r0, [r2], #-15
  f0:	09056602 	stmdbeq	r5, {r1, r9, sl, sp, lr}
  f4:	02040200 	andeq	r0, r4, #0, 4
  f8:	13052f06 	movwne	r2, #24326	; 0x5f06
  fc:	02040200 	andeq	r0, r4, #0, 4
 100:	10050106 	andne	r0, r5, r6, lsl #2
 104:	02040200 	andeq	r0, r4, #0, 4
 108:	00090566 	andeq	r0, r9, r6, ror #10
 10c:	06020402 	streq	r0, [r2], -r2, lsl #8
 110:	0010052f 	andseq	r0, r0, pc, lsr #10
 114:	06020402 	streq	r0, [r2], -r2, lsl #8
 118:	00090501 	andeq	r0, r9, r1, lsl #10
 11c:	06020402 	streq	r0, [r2], -r2, lsl #8
 120:	000f052f 	andeq	r0, pc, pc, lsr #10
 124:	06020402 	streq	r0, [r2], -r2, lsl #8
 128:	00090501 	andeq	r0, r9, r1, lsl #10
 12c:	06020402 	streq	r0, [r2], -r2, lsl #8
 130:	000f052f 	andeq	r0, pc, pc, lsr #10
 134:	06020402 	streq	r0, [r2], -r2, lsl #8
 138:	00140501 	andseq	r0, r4, r1, lsl #10
 13c:	06020402 	streq	r0, [r2], -r2, lsl #8
 140:	00170529 	andseq	r0, r7, r9, lsr #10
 144:	06020402 	streq	r0, [r2], -r2, lsl #8
 148:	04020001 	streq	r0, [r2], #-1
 14c:	05052e02 	streq	r2, [r5, #-3586]	; 0xfffff1fe
 150:	2e090306 	cdpcs	3, 0, cr0, cr9, cr6, {0}
 154:	05ba1003 	ldreq	r1, [sl, #3]!
 158:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 15c:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb5f <fast_hash+0xfffffa6b>
 160:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 164:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb67 <fast_hash+0xfffffa73>
 168:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 16c:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb6f <fast_hash+0xfffffa7b>
 170:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 174:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb77 <fast_hash+0xfffffa83>
 178:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 17c:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb7f <fast_hash+0xfffffa8b>
 180:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 184:	05300605 	ldreq	r0, [r0, #-1541]!	; 0xfffff9fb
 188:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 18c:	69030611 	stmdbvs	r3, {r0, r4, r9, sl}
 190:	0619052e 	ldreq	r0, [r9], -lr, lsr #10
 194:	16052e01 	strne	r2, [r5], -r1, lsl #28
 198:	0611054a 	ldreq	r0, [r1], -sl, asr #10
 19c:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 1a0:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 1a4:	061a052f 	ldreq	r0, [sl], -pc, lsr #10
 1a8:	2e160501 	cfmul32cs	mvfx0, mvfx6, mvfx1
 1ac:	2f061105 	svccs	0x00061105
 1b0:	01061605 	tsteq	r6, r5, lsl #12
 1b4:	2f061105 	svccs	0x00061105
 1b8:	0619052f 	ldreq	r0, [r9], -pc, lsr #10
 1bc:	16052e01 	strne	r2, [r5], -r1, lsl #28
 1c0:	0611054a 	ldreq	r0, [r1], -sl, asr #10
 1c4:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 1c8:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 1cc:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 1d0:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 1d4:	19052f2f 	stmdbne	r5, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
 1d8:	16050106 	strne	r0, [r5], -r6, lsl #2
 1dc:	0611052e 	ldreq	r0, [r1], -lr, lsr #10
 1e0:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 1e4:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 1e8:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 1ec:	2a052e01 	bcs	14b9f8 <fast_hash+0x14b904>
 1f0:	052e6503 	streq	r6, [lr, #-1283]!	; 0xfffffafd
 1f4:	2e270301 	cdpcs	3, 2, cr0, cr7, cr1, {0}
 1f8:	03063605 	movweq	r3, #26117	; 0x6605
 1fc:	01062e50 	tsteq	r6, r0, asr lr
 200:	4b060505 	blmi	18161c <fast_hash+0x181528>
 204:	01060c05 	tsteq	r6, r5, lsl #24
 208:	022f0105 	eoreq	r0, pc, #1073741825	; 0x40000001
 20c:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	682f6362 	stmdavs	pc!, {r1, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
   8:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
   c:	61640063 	cmnvs	r4, r3, rrx
  10:	2f006174 	svccs	0x00006174
  14:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  18:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  1c:	3173632f 	cmncc	r3, pc, lsr #6
  20:	2f653034 	svccs	0x00653034
  24:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  28:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  2c:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  30:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  34:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  44:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  48:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	7300746e 	movwvc	r7, #1134	; 0x46e
  58:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  6c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  70:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  74:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  78:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  7c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  80:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  84:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  88:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  8c:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  90:	5f38746e 	svcpl	0x0038746e
  94:	61660074 	smcvs	24580	; 0x6004
  98:	685f7473 	ldmdavs	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  9c:	00687361 	rsbeq	r7, r8, r1, ror #6
  a0:	68736168 	ldmdavs	r3!, {r3, r5, r6, r8, sp, lr}^
  a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a8:	6f6c2067 	svcvs	0x006c2067
  ac:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  b0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  b4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  b8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  bc:	63007261 	movwvs	r7, #609	; 0x261
  c0:	00726168 	rsbseq	r6, r2, r8, ror #2
  c4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  cc:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  d0:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
  d4:	33746e69 	cmncc	r4, #1680	; 0x690
  d8:	00745f32 	rsbseq	r5, r4, r2, lsr pc
  dc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e4:	61645f00 	cmnvs	r4, r0, lsl #30
  e8:	73006174 	movwvc	r6, #372	; 0x174
  ec:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  f4:	47007261 	strmi	r7, [r0, -r1, ror #4]
  f8:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  fc:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 100:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 104:	31303220 	teqcc	r0, r0, lsr #4
 108:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 10c:	72282035 	eorvc	r2, r8, #53	; 0x35
 110:	61656c65 	cmnvs	r5, r5, ror #24
 114:	20296573 	eorcs	r6, r9, r3, ror r5
 118:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 11c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 120:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 124:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 128:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 12c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 130:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 134:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 138:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 13c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 140:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 144:	36373131 			; <UNDEFINED> instruction: 0x36373131
 148:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 14c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 150:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 154:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 158:	36373131 			; <UNDEFINED> instruction: 0x36373131
 15c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 160:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 164:	616f6c66 	cmnvs	pc, r6, ror #24
 168:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 16c:	6f733d69 	svcvs	0x00733d69
 170:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 174:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 178:	616d2d20 	cmnvs	sp, r0, lsr #26
 17c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 180:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 184:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 188:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 18c:	4f2d2062 	svcmi	0x002d2062
 190:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 194:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 198:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 19c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1a0:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1a4:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1a8:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1ac:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 1b0:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
 1b4:	6e695f68 	cdpvs	15, 6, cr5, cr9, cr8, {3}
 1b8:	Address 0x00000000000001b8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <fast_hash+0x80a4dc>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000f4 	strdeq	r0, [r0], -r4
  20:	8e040e50 	mcrhi	14, 0, r0, cr4, cr0, {2}
  24:	0e660201 	cdpeq	2, 6, cr0, cr6, cr1, {0}
  28:	0000ce00 	andeq	ip, r0, r0, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	000000f4 	strdeq	r0, [r0], -r4
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_hash+0x12cd738>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fast_hash+0x4633c>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putk>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e5d40000 	ldrb	r0, [r4]
   c:	e3500000 	cmp	r0, #0
  10:	0a000004 	beq	28 <internal_putk+0x28>
  14:	e59f3014 	ldr	r3, [pc, #20]	; 30 <internal_putk+0x30>
  18:	e5933000 	ldr	r3, [r3]
  1c:	e12fff33 	blx	r3
  20:	e2844001 	add	r4, r4, #1
  24:	eafffff7 	b	8 <internal_putk+0x8>
  28:	e3a00001 	mov	r0, #1
  2c:	e8bd8010 	pop	{r4, pc}
  30:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <putk>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f3 	strdeq	r0, [r0], -r3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000da 	ldrdeq	r0, [r0], -sl
  10:	0000b70c 	andeq	fp, r0, ip, lsl #14
	...
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	65070403 	strvs	r0, [r7, #-1027]	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	00ce0601 	sbceq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000a805 	andeq	sl, r0, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000c5 	andeq	r0, r0, r5, asr #1
  48:	89050803 	stmdbhi	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004407 	andeq	r4, r0, r7, lsl #8
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000032 	andeq	r0, r0, r2, lsr r0
  64:	72070803 	andvc	r0, r7, #196608	; 0x30000
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	97060000 	strls	r0, [r6, -r0]
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000a3 	andeq	r0, r0, r3, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b20600 	adcseq	r0, r2, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000ad 	andeq	r0, r0, sp, lsr #1
  c4:	05070c01 	streq	r0, [r7, #-3073]	; 0xfffff3ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	00570a00 	subseq	r0, r7, r0, lsl #20
  d0:	04010000 	streq	r0, [r1], #-0
  d4:	00002505 	andeq	r2, r0, r5, lsl #10
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00003400 	andeq	r3, r0, r0, lsl #8
  e0:	0b9c0100 	bleq	fe7004e8 <internal_putk+0xfe7004e8>
  e4:	04010070 	streq	r0, [r1], #-112	; 0xffffff90
  e8:	00009b1f 	andeq	r9, r0, pc, lsl fp
  ec:	00000400 	andeq	r0, r0, r0, lsl #8
  f0:	00000000 	andeq	r0, r0, r0
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <internal_putk+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <internal_putk+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <internal_putk+0x4d1c68>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <internal_putk+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194296 	mulseq	r9, r6, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <internal_putk+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <internal_putk+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00000000 	andeq	r0, r0, r0
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	34000000 	strcc	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a7 	andeq	r0, r0, r7, lsr #1
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	70000065 	andvc	r0, r0, r5, rrx
  50:	2e6b7475 	mcrcs	4, 3, r7, cr11, cr5, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  60:	05000000 	streq	r0, [r0, #-0]
  64:	02050022 	andeq	r0, r5, #34	; 0x22
  68:	00000000 	andeq	r0, r0, r0
  6c:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
  70:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
  74:	0402000b 	streq	r0, [r2], #-11
  78:	05050101 	streq	r0, [r5, #-257]	; 0xfffffeff
  7c:	01040200 	mrseq	r0, R12_usr
  80:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
  84:	02040200 	andeq	r0, r4, #0, 4
  88:	0f054b06 	svceq	0x00054b06
  8c:	02040200 	andeq	r0, r4, #0, 4
  90:	00100565 	andseq	r0, r0, r5, ror #10
  94:	06020402 	streq	r0, [r2], -r2, lsl #8
  98:	04020001 	streq	r0, [r2], #-1
  9c:	05052e02 	streq	r2, [r5, #-3586]	; 0xfffff1fe
  a0:	01053206 	tsteq	r5, r6, lsl #4
  a4:	06021306 	streq	r1, [r2], -r6, lsl #6
  a8:	Address 0x00000000000000a8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <internal_putk+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	6f6c0072 	svcvs	0x006c0072
  34:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  48:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	6900746e 	stmdbvs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  58:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  5c:	5f6c616e 	svcpl	0x006c616e
  60:	6b747570 	blvs	1d1d628 <internal_putk+0x1d1d628>
  64:	736e7500 	cmnvc	lr, #0, 10
  68:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  6c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  70:	6f6c0074 	svcvs	0x006c0074
  74:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  78:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  7c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  80:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  84:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  88:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  8c:	6f6c2067 	svcvs	0x006c2067
  90:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  94:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  98:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  9c:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  a0:	63007261 	movwvs	r7, #609	; 0x261
  a4:	00726168 	rsbseq	r6, r2, r8, ror #2
  a8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  ac:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  b0:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  b4:	2e006b74 	vmovcs.16	d0[1], r6
  b8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  bc:	75702f63 	ldrbvc	r2, [r0, #-3939]!	; 0xfffff09d
  c0:	632e6b74 			; <UNDEFINED> instruction: 0x632e6b74
  c4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  cc:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  d0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d4:	61686320 	cmnvs	r8, r0, lsr #6
  d8:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  dc:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  e0:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  e4:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e8:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  ec:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  f0:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  f4:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  f8:	5b202965 	blpl	80a694 <internal_putk+0x80a694>
  fc:	2f4d5241 	svccs	0x004d5241
 100:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 104:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 108:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 10c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 110:	6f697369 	svcvs	0x00697369
 114:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 118:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 11c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 120:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 124:	316d7261 	cmncc	sp, r1, ror #4
 128:	6a363731 	bvs	d8ddf4 <internal_putk+0xd8ddf4>
 12c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 130:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 134:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 138:	316d7261 	cmncc	sp, r1, ror #4
 13c:	6a363731 	bvs	d8de08 <internal_putk+0xd8de08>
 140:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 144:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 148:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 14c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 150:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 154:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 158:	206d7261 	rsbcs	r7, sp, r1, ror #4
 15c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 160:	613d6863 	teqvs	sp, r3, ror #16
 164:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 168:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 16c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 170:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 174:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 178:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 17c:	20393975 	eorscs	r3, r9, r5, ror r9
 180:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 184:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 188:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 18c:	Address 0x000000000000018c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <internal_putk+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <internal_putk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <internal_putk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putchar.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putchar>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <uart_putc>
   c:	e1a00004 	mov	r0, r4
  10:	e8bd8010 	pop	{r4, pc}

00000014 <rpi_reset_putc>:
  14:	e59f3008 	ldr	r3, [pc, #8]	; 24 <rpi_reset_putc+0x10>
  18:	e59f2008 	ldr	r2, [pc, #8]	; 28 <rpi_reset_putc+0x14>
  1c:	e5832000 	str	r2, [r3]
  20:	e12fff1e 	bx	lr
	...

0000002c <rpi_set_putc>:
  2c:	e59f3004 	ldr	r3, [pc, #4]	; 38 <rpi_set_putc+0xc>
  30:	e5830000 	str	r0, [r3]
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <rpi_putchar>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000149 	andeq	r0, r0, r9, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f7 	strdeq	r0, [r0], -r7
  10:	0000c20c 	andeq	ip, r0, ip, lsl #4
  14:	00001100 	andeq	r1, r0, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	68070403 	stmdavs	r7, {r0, r1, sl}
  30:	03000000 	movweq	r0, #0
  34:	00eb0601 	rsceq	r0, fp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000b805 	andeq	fp, r0, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e2 	andeq	r0, r0, r2, ror #1
  48:	8c050803 	stchi	8, cr0, [r5], {3}
  4c:	03000000 	movweq	r0, #0
  50:	00350801 	eorseq	r0, r5, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005507 	andeq	r5, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000043 	andeq	r0, r0, r3, asr #32
  64:	75070803 	strvc	r0, [r7, #-2051]	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	9a060000 	bls	180080 <rpi_set_putc+0x180054>
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000a6 	andeq	r0, r0, r6, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d30600 	sbcseq	r0, r3, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000007a 	andeq	r0, r0, sl, ror r0
  c4:	05070601 	streq	r0, [r7, #-1537]	; 0xfffff9ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	00ab0a00 	adceq	r0, fp, r0, lsl #20
  d0:	0b010000 	bleq	400d8 <rpi_set_putc+0x400ac>
  d4:	00002c06 	andeq	r2, r0, r6, lsl #24
  d8:	00001000 	andeq	r1, r0, r0
  dc:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
  e0:	0b000000 	bleq	e8 <.debug_info+0xe8>
  e4:	01007066 	tsteq	r0, r6, rrx
  e8:	0086190b 	addeq	r1, r6, fp, lsl #18
  ec:	50010000 	andpl	r0, r1, r0
  f0:	01ac0c00 			; <UNDEFINED> instruction: 0x01ac0c00
  f4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  f8:	00001406 	andeq	r1, r0, r6, lsl #8
  fc:	00001800 	andeq	r1, r0, r0, lsl #16
 100:	0d9c0100 	ldfeqs	f0, [ip]
 104:	00000000 	andeq	r0, r0, r0
 108:	250c0301 	strcs	r0, [ip, #-769]	; 0xfffffcff
 10c:	00000000 	andeq	r0, r0, r0
 110:	14000000 	strne	r0, [r0], #-0
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	0001409c 	muleq	r1, ip, r0
 11c:	00630e00 	rsbeq	r0, r3, r0, lsl #28
 120:	25210301 	strcs	r0, [r1, #-769]!	; 0xfffffcff
 124:	04000000 	streq	r0, [r0], #-0
 128:	00000000 	andeq	r0, r0, r0
 12c:	0f000000 	svceq	0x00000000
 130:	0000000c 	andeq	r0, r0, ip
 134:	00000140 	andeq	r0, r0, r0, asr #2
 138:	02500110 	subseq	r0, r0, #16, 2
 13c:	00000074 	andeq	r0, r0, r4, ror r0
 140:	0000d811 	andeq	sp, r0, r1, lsl r8
 144:	0000d800 	andeq	sp, r0, r0, lsl #16
 148:	06420200 	strbeq	r0, [r2], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <rpi_set_putc+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_set_putc+0xec2d04>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <rpi_set_putc+0x4d1c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_set_putc+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <rpi_set_putc+0xe82074>
  90:	0b390b3b 	bleq	e42d84 <rpi_set_putc+0xe42d58>
  94:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  98:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  9c:	03193f00 	tsteq	r9, #0, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <rpi_set_putc+0x2ce8b4>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  ac:	97184006 	ldrls	r4, [r8, -r6]
  b0:	00001942 	andeq	r1, r0, r2, asr #18
  b4:	03012e0d 	movweq	r2, #7693	; 0x1e0d
  b8:	3b0b3a0e 	blcc	2ce8f8 <rpi_set_putc+0x2ce8cc>
  bc:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  c0:	11134919 	tstne	r3, r9, lsl r9
  c4:	40061201 	andmi	r1, r6, r1, lsl #4
  c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  cc:	00001301 	andeq	r1, r0, r1, lsl #6
  d0:	0300050e 	movweq	r0, #1294	; 0x50e
  d4:	3b0b3a08 	blcc	2ce8fc <rpi_set_putc+0x2ce8d0>
  d8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  dc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  e0:	00001742 	andeq	r1, r0, r2, asr #14
  e4:	0182890f 	orreq	r8, r2, pc, lsl #18
  e8:	31011101 	tstcc	r1, r1, lsl #2
  ec:	10000013 	andne	r0, r0, r3, lsl r0
  f0:	0001828a 	andeq	r8, r1, sl, lsl #5
  f4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  f8:	11000018 	tstne	r0, r8, lsl r0
  fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 100:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 104:	0b3a0e03 	bleq	e83918 <rpi_set_putc+0xe838ec>
 108:	0b390b3b 	bleq	e42dfc <rpi_set_putc+0xe42dd0>
 10c:	Address 0x000000000000010c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000b 	andeq	r0, r0, fp
   c:	0b500001 	bleq	1400018 <rpi_set_putc+0x13fffec>
  10:	14000000 	strne	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009a 	muleq	r0, sl, r0
   4:	005c0003 	subseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	70000065 	andvc	r0, r0, r5, rrx
  50:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  54:	632e7261 			; <UNDEFINED> instruction: 0x632e7261
  58:	00000100 	andeq	r0, r0, r0, lsl #2
  5c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  60:	00020068 	andeq	r0, r2, r8, rrx
  64:	24050000 	strcs	r0, [r5], #-0
  68:	00020500 	andeq	r0, r2, r0, lsl #10
  6c:	14000000 	strne	r0, [r0], #-0
  70:	26050106 	strcs	r0, [r5], -r6, lsl #2
  74:	34054a06 	strcc	r4, [r5], #-2566	; 0xfffff5fa
  78:	0601052e 	streq	r0, [r1], -lr, lsr #10
  7c:	061b0501 	ldreq	r0, [fp], -r1, lsl #10
  80:	1305054f 	movwne	r0, #21839	; 0x554f
  84:	01061105 	tsteq	r6, r5, lsl #2
  88:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
  8c:	05670623 	strbeq	r0, [r7, #-1571]!	; 0xfffff9dd
  90:	11051305 	tstne	r5, r5, lsl #6
  94:	01050106 	tsteq	r5, r6, lsl #2
  98:	0004024b 	andeq	r0, r4, fp, asr #4
  9c:	Address 0x000000000000009c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
   8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
   c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  10:	6f682f00 	svcvs	0x00682f00
  14:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  18:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  1c:	30343173 	eorscc	r3, r4, r3, ror r1
  20:	73632f65 	cmnvc	r3, #404	; 0x194
  24:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  28:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  2c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffe90 <rpi_set_putc+0xfffffe64>
  30:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  34:	736e7500 	cmnvc	lr, #0, 10
  38:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  3c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  40:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  44:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  48:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  4c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  50:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  54:	6f687300 	svcvs	0x00687300
  58:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  5c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  60:	2064656e 	rsbcs	r6, r4, lr, ror #10
  64:	00746e69 	rsbseq	r6, r4, r9, ror #28
  68:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  6c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  70:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6f6c2067 	svcvs	0x006c2067
  7c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  80:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  84:	2064656e 	rsbcs	r6, r4, lr, ror #10
  88:	00746e69 	rsbseq	r6, r4, r9, ror #28
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  94:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  98:	70720074 	rsbsvc	r0, r2, r4, ror r0
  9c:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  a0:	61686374 	smcvs	34356	; 0x8634
  a4:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  a8:	72007261 	andvc	r7, r0, #268435462	; 0x10000006
  ac:	735f6970 	cmpvc	pc, #112, 18	; 0x1c0000
  b0:	705f7465 	subsvc	r7, pc, r5, ror #8
  b4:	00637475 	rsbeq	r7, r3, r5, ror r4
  b8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  bc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  c0:	2f2e0074 	svccs	0x002e0074
  c4:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  c8:	7475702f 	ldrbtvc	r7, [r5], #-47	; 0xffffffd1
  cc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d0:	7000632e 	andvc	r6, r0, lr, lsr #6
  d4:	006b7475 	rsbeq	r7, fp, r5, ror r4
  d8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  dc:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  e0:	6f6c0063 	svcvs	0x006c0063
  e4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  e8:	7300746e 	movwvc	r7, #1134	; 0x46e
  ec:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  f4:	47007261 	strmi	r7, [r0, -r1, ror #4]
  f8:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  fc:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 100:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 104:	31303220 	teqcc	r0, r0, lsr #4
 108:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 10c:	72282035 	eorvc	r2, r8, #53	; 0x35
 110:	61656c65 	cmnvs	r5, r5, ror #24
 114:	20296573 	eorcs	r6, r9, r3, ror r5
 118:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 11c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 120:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 124:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 128:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 12c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 130:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 134:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 138:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 13c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 140:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 144:	36373131 			; <UNDEFINED> instruction: 0x36373131
 148:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 14c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 150:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 154:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 158:	36373131 			; <UNDEFINED> instruction: 0x36373131
 15c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 160:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 164:	616f6c66 	cmnvs	pc, r6, ror #24
 168:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 16c:	6f733d69 	svcvs	0x00733d69
 170:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 174:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 178:	616d2d20 	cmnvs	sp, r0, lsr #26
 17c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 180:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 184:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 188:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 18c:	4f2d2062 	svcmi	0x002d2062
 190:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 194:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 198:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 19c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1a0:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1a4:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1a8:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1ac:	5f697072 	svcpl	0x00697072
 1b0:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
 1b4:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 1b8:	Address 0x00000000000001b8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <rpi_set_putc+0x80a5a4>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	0000000c 	andeq	r0, r0, ip
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	0000002c 	andeq	r0, r0, ip, lsr #32
  44:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_set_putc+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_set_putc+0x46404>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memiszero.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memiszero>:
   0:	e3a03000 	mov	r3, #0
   4:	e1530001 	cmp	r3, r1
   8:	2a000004 	bcs	20 <memiszero+0x20>
   c:	e7d02003 	ldrb	r2, [r0, r3]
  10:	e3520000 	cmp	r2, #0
  14:	1a000003 	bne	28 <memiszero+0x28>
  18:	e2833001 	add	r3, r3, #1
  1c:	eafffff8 	b	4 <memiszero+0x4>
  20:	e3a00001 	mov	r0, #1
  24:	e12fff1e 	bx	lr
  28:	e3a00000 	mov	r0, #0
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000127 	andeq	r0, r0, r7, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000db 	ldrdeq	r0, [r0], -fp
  10:	0000320c 	andeq	r3, r0, ip, lsl #4
	...
  1c:	00003000 	andeq	r3, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6a070403 	bvs	1c1040 <memiszero+0x1c1040>
  30:	03000000 	movweq	r0, #0
  34:	00cf0601 	sbceq	r0, pc, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000b705 	andeq	fp, r0, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000c6 	andeq	r0, r0, r6, asr #1
  48:	98050803 	stmdals	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005707 	andeq	r5, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000045 	andeq	r0, r0, r5, asr #32
  64:	77070803 	strvc	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a6060000 	strge	r0, [r6], -r0
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000b2 	strheq	r0, [r0], -r2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00c10600 	sbceq	r0, r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000008e 	andeq	r0, r0, lr, lsl #1
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	30000000 	andcc	r0, r0, r0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001239c 	muleq	r1, ip, r3
  d8:	705f0a00 	subsvc	r0, pc, r0, lsl #20
  dc:	1b030100 	blne	c04e4 <memiszero+0xc04e4>
  e0:	00000123 	andeq	r0, r0, r3, lsr #2
  e4:	00000008 	andeq	r0, r0, r8
  e8:	00000000 	andeq	r0, r0, r0
  ec:	01006e0b 	tsteq	r0, fp, lsl #28
  f0:	002c2803 	eoreq	r2, ip, r3, lsl #16
  f4:	51010000 	mrspl	r0, (UNDEF: 1)
  f8:	0100700c 	tsteq	r0, ip
  fc:	009b1104 	addseq	r1, fp, r4, lsl #2
 100:	004a0000 	subeq	r0, sl, r0
 104:	00420000 	subeq	r0, r2, r0
 108:	000d0000 	andeq	r0, sp, r0
 10c:	0c000000 	stceq	0, cr0, [r0], {-0}
 110:	05010069 	streq	r0, [r1, #-105]	; 0xffffff97
 114:	0000250d 	andeq	r2, r0, sp, lsl #10
 118:	00008800 	andeq	r8, r0, r0, lsl #16
 11c:	00008400 	andeq	r8, r0, r0, lsl #8
 120:	07000000 	streq	r0, [r0, -r0]
 124:	00012904 	andeq	r2, r1, r4, lsl #18
 128:	Address 0x0000000000000128 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <memiszero+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <memiszero+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <memiszero+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <memiszero+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0300050b 	movweq	r0, #1291	; 0x50b
  94:	3b0b3a08 	blcc	2ce8bc <memiszero+0x2ce8bc>
  98:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  9c:	00180213 	andseq	r0, r8, r3, lsl r2
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <memiszero+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <memiszero+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b4:	010b0d00 	tsteq	fp, r0, lsl #26
  b8:	00001755 	andeq	r1, r0, r5, asr r7
  bc:	0000260e 	andeq	r2, r0, lr, lsl #12
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	24500001 	ldrbcs	r0, [r0], #-1
  14:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  24:	00002c00 	andeq	r2, r0, r0, lsl #24
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	0000002c 	andeq	r0, r0, ip, lsr #32
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00020000 	andeq	r0, r2, r0
	...
  4c:	00240000 	eoreq	r0, r4, r0
  50:	00010000 	andeq	r0, r1, r0
  54:	00002450 	andeq	r2, r0, r0, asr r4
  58:	00002800 	andeq	r2, r0, r0, lsl #16
  5c:	f3000400 	vshl.u8	d0, d0, d0
  60:	289f5001 	ldmcs	pc, {r0, ip, lr}	; <UNPREDICTABLE>
  64:	2c000000 	stccs	0, cr0, [r0], {-0}
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	002c5000 	eoreq	r5, ip, r0
  70:	00300000 	eorseq	r0, r0, r0
  74:	00040000 	andeq	r0, r4, r0
  78:	9f5001f3 	svcls	0x005001f3
	...
  84:	00000004 	andeq	r0, r0, r4
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000004 	andeq	r0, r0, r4
  90:	9f300002 	svcls	0x00300002
  94:	00000004 	andeq	r0, r0, r4
  98:	00000030 	andeq	r0, r0, r0, lsr r0
  9c:	00530001 	subseq	r0, r3, r1
  a0:	00000000 	andeq	r0, r0, r0
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
   8:	00000024 	andeq	r0, r0, r4, lsr #32
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000be 	strheq	r0, [r0], -lr
   4:	005e0003 	subseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	6d000065 	stcvs	0, cr0, [r0, #-404]	; 0xfffffe6c
  50:	73696d65 	cmnvc	r9, #6464	; 0x1940
  54:	6f72657a 	svcvs	0x0072657a
  58:	0100632e 	tsteq	r0, lr, lsr #6
  5c:	70720000 	rsbsvc	r0, r2, r0
  60:	00682e69 	rsbeq	r2, r8, r9, ror #28
  64:	00000002 	andeq	r0, r0, r2
  68:	05002b05 	streq	r2, [r0, #-2821]	; 0xfffff4fb
  6c:	00000002 	andeq	r0, r0, r2
  70:	05051400 	streq	r1, [r5, #-1024]	; 0xfffffc00
  74:	09051313 	stmdbeq	r5, {r0, r1, r4, r8, r9, ip}
  78:	060d0501 	streq	r0, [sp], -r1, lsl #10
  7c:	00140501 	andseq	r0, r4, r1, lsl #10
  80:	06010402 	streq	r0, [r1], -r2, lsl #8
  84:	0005052e 	andeq	r0, r5, lr, lsr #10
  88:	06010402 	streq	r0, [r1], -r2, lsl #8
  8c:	06090501 	streq	r0, [r9], -r1, lsl #10
  90:	060d054b 	streq	r0, [sp], -fp, asr #10
  94:	2e0b0501 	cfsh32cs	mvfx0, mvfx11, #1
  98:	02001b05 	andeq	r1, r0, #5120	; 0x1400
  9c:	49060204 	stmdbmi	r6, {r2, r9}
  a0:	02001c05 	andeq	r1, r0, #1280	; 0x500
  a4:	01060204 	tsteq	r6, r4, lsl #4
  a8:	02040200 	andeq	r0, r4, #0, 4
  ac:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
  b0:	0c052e02 	stceq	14, cr2, [r5], {2}
  b4:	14052e15 	strne	r2, [r5], #-3605	; 0xfffff1eb
  b8:	01052e2d 	tsteq	r5, sp, lsr #28
  bc:	00020214 	andeq	r0, r2, r4, lsl r2
  c0:	Address 0x00000000000000c0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <memiszero+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	2f2e0072 	svccs	0x002e0072
  34:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  38:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
  3c:	657a7369 	ldrbvs	r7, [sl, #-873]!	; 0xfffffc97
  40:	632e6f72 			; <UNDEFINED> instruction: 0x632e6f72
  44:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  48:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	7300746e 	movwvc	r7, #1134	; 0x46e
  58:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  6c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  70:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  74:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  78:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  7c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  80:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  84:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  88:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  8c:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  90:	7a73696d 	bvc	1cda64c <memiszero+0x1cda64c>
  94:	006f7265 	rsbeq	r7, pc, r5, ror #4
  98:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  9c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  a0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  a4:	70720074 	rsbsvc	r0, r2, r4, ror r0
  a8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  ac:	61686374 	smcvs	34356	; 0x8634
  b0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  b4:	73007261 	movwvc	r7, #609	; 0x261
  b8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c0:	74757000 	ldrbtvc	r7, [r5], #-0
  c4:	6f6c006b 	svcvs	0x006c006b
  c8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  cc:	7300746e 	movwvc	r7, #1134	; 0x46e
  d0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  d4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  d8:	47007261 	strmi	r7, [r0, -r1, ror #4]
  dc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  e0:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  e4:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  e8:	31303220 	teqcc	r0, r0, lsr #4
  ec:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  f0:	72282035 	eorvc	r2, r8, #53	; 0x35
  f4:	61656c65 	cmnvs	r5, r5, ror #24
  f8:	20296573 	eorcs	r6, r9, r3, ror r5
  fc:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 100:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 104:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 108:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 10c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 110:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 114:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 118:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 11c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 120:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 124:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 128:	36373131 			; <UNDEFINED> instruction: 0x36373131
 12c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 130:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 134:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 138:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 13c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 140:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 144:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 148:	616f6c66 	cmnvs	pc, r6, ror #24
 14c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 150:	6f733d69 	svcvs	0x00733d69
 154:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 158:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 15c:	616d2d20 	cmnvs	sp, r0, lsr #26
 160:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 164:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 168:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 16c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 170:	4f2d2062 	svcmi	0x002d2062
 174:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 178:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 17c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 180:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 184:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 188:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 18c:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <memiszero+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memiszero+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memiszero+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memset.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memset>:
   0:	e0802002 	add	r2, r0, r2
   4:	e1a03000 	mov	r3, r0
   8:	e1530002 	cmp	r3, r2
   c:	212fff1e 	bxcs	lr
  10:	e4c31001 	strb	r1, [r3], #1
  14:	eafffffb 	b	8 <memset+0x8>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013a 	andeq	r0, r0, sl, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000dc 	ldrdeq	r0, [r0], -ip
  10:	0000650c 	andeq	r6, r0, ip, lsl #10
  14:	00000700 	andeq	r0, r0, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001800 	andeq	r1, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	75070404 	strvc	r0, [r7, #-1028]	; 0xfffffbfc
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00d00601 	sbcseq	r0, r0, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0
  48:	0000b805 	andeq	fp, r0, r5, lsl #16
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c7 	andeq	r0, r0, r7, asr #1
  54:	99050804 	stmdbls	r5, {r2, fp}
  58:	04000000 	streq	r0, [r0], #-0
  5c:	002b0801 	eoreq	r0, fp, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0
  64:	00004b07 	andeq	r4, r0, r7, lsl #22
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	00000039 	andeq	r0, r0, r9, lsr r0
  70:	82070804 	andhi	r0, r7, #4, 16	; 0x40000
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	a7070000 	strge	r0, [r7, -r0]
  88:	02000000 	andeq	r0, r0, #0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000000b3 	strheq	r0, [r0], -r3
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00c20700 	sbceq	r0, r2, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	0000005e 	andeq	r0, r0, lr, asr r0
  d0:	35070401 	strcc	r0, [r7, #-1025]	; 0xfffffbff
  d4:	00000001 	andeq	r0, r0, r1
  d8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001359c 	muleq	r1, ip, r5
  e4:	705f0b00 	subsvc	r0, pc, r0, lsl #22
  e8:	14040100 	strne	r0, [r4], #-256	; 0xffffff00
  ec:	00000135 	andeq	r0, r0, r5, lsr r1
  f0:	630b5001 	movwvs	r5, #45057	; 0xb001
  f4:	1c040100 	stfnes	f0, [r4], {-0}
  f8:	00000025 	andeq	r0, r0, r5, lsr #32
  fc:	6e0c5101 	adfvse	f5, f4, f1
 100:	26040100 	strcs	r0, [r4], -r0, lsl #2
 104:	0000002c 	andeq	r0, r0, ip, lsr #32
 108:	00000004 	andeq	r0, r0, r4
 10c:	00000000 	andeq	r0, r0, r0
 110:	0100700d 	tsteq	r0, sp
 114:	01370b05 	teqeq	r7, r5, lsl #22
 118:	002d0000 	eoreq	r0, sp, r0
 11c:	00250000 	eoreq	r0, r5, r0
 120:	650d0000 	strvs	r0, [sp, #-0]
 124:	14050100 	strne	r0, [r5], #-256	; 0xffffff00
 128:	00000137 	andeq	r0, r0, r7, lsr r1
 12c:	00000065 	andeq	r0, r0, r5, rrx
 130:	00000063 	andeq	r0, r0, r3, rrx
 134:	08040e00 	stmdaeq	r4, {r9, sl, fp}
 138:	0000ad04 	andeq	sl, r0, r4, lsl #26
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <memset+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memset+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memset+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <memset+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memset+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memset+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memset+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memset+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300340d 	movweq	r3, #1037	; 0x40d
  b4:	3b0b3a08 	blcc	2ce8dc <memset+0x2ce8dc>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0b000f0e 	bleq	3d04 <memset+0x3d04>
  c8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	04520001 	ldrbeq	r0, [r2], #-1
  10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  14:	04000000 	streq	r0, [r0], #-0
  18:	5201f300 	andpl	pc, r1, #0, 6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	00000101 	andeq	r0, r0, r1, lsl #2
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000800 	andeq	r0, r0, r0, lsl #16
  34:	50000100 	andpl	r0, r0, r0, lsl #2
  38:	00000008 	andeq	r0, r0, r8
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	10530001 	subsne	r0, r3, r1
  44:	14000000 	strne	r0, [r0], #-0
  48:	03000000 	movweq	r0, #0
  4c:	9f017300 	svcls	0x00017300
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00530001 	subseq	r0, r3, r1
	...
  64:	00000400 	andeq	r0, r0, r0, lsl #8
  68:	00001800 	andeq	r1, r0, r0, lsl #16
  6c:	52000100 	andpl	r0, r0, #0, 2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c0 	andeq	r0, r0, r0, asr #1
   4:	00900003 	addseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffef <memset+0xffffffef>
  50:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe8c <memset+0xfffffe8c>
  54:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  58:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  5c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  60:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  64:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  68:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  6c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
  7c:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
  80:	00000100 	andeq	r0, r0, r0, lsl #2
  84:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  88:	00020068 	andeq	r0, r2, r8, rrx
  8c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  90:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  94:	00030068 	andeq	r0, r3, r8, rrx
  98:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
  9c:	00020500 	andeq	r0, r2, r0, lsl #10
  a0:	15000000 	strne	r0, [r0, #-0]
  a4:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  a8:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  ac:	05300605 	ldreq	r0, [r0, #-1541]!	; 0xfffff9fb
  b0:	0510060b 	ldreq	r0, [r0, #-1547]	; 0xfffff9f5
  b4:	0530060a 	ldreq	r0, [r0, #-1546]!	; 0xfffff9f6
  b8:	0e054b09 	vmlaeq.f64	d4, d5, d9
  bc:	022e0106 	eoreq	r0, lr, #-2147483647	; 0x80000001
  c0:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	2f00745f 	svccs	0x0000745f
   8:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
   c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  1c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  20:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  24:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  28:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  38:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  3c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  40:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	7300746e 	movwvc	r7, #1134	; 0x46e
  4c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  50:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  60:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
  64:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 6c <.debug_str+0x6c>
  68:	2f636269 	svccs	0x00636269
  6c:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
  70:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
  74:	736e7500 	cmnvc	lr, #0, 10
  78:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  7c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  80:	6f6c0074 	svcvs	0x006c0074
  84:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  94:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  98:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  9c:	6f6c2067 	svcvs	0x006c2067
  a0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a4:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a8:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  ac:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  b0:	63007261 	movwvs	r7, #609	; 0x261
  b4:	00726168 	rsbseq	r6, r2, r8, ror #2
  b8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  bc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  c0:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  c4:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  c8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  cc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d4:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d8:	00726168 	rsbseq	r6, r2, r8, ror #2
  dc:	20554e47 	subscs	r4, r5, r7, asr #28
  e0:	20393943 	eorscs	r3, r9, r3, asr #18
  e4:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e8:	30322031 	eorscc	r2, r2, r1, lsr r0
  ec:	30313931 	eorscc	r3, r1, r1, lsr r9
  f0:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  f4:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f8:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  fc:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 100:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 104:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 108:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 10c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 110:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 114:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 118:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 11c:	205d3939 	subscs	r3, sp, r9, lsr r9
 120:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 124:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 128:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 12c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 130:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 134:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 138:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 13c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 140:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 144:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 148:	6f6c666d 	svcvs	0x006c666d
 14c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 150:	733d6962 	teqvc	sp, #1605632	; 0x188000
 154:	2074666f 	rsbscs	r6, r4, pc, ror #12
 158:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 15c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 160:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 164:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 168:	7a6b3676 	bvc	1acdb48 <memset+0x1acdb48>
 16c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 170:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 174:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 178:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 17c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 180:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 184:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 188:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 18c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <memset+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memset+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memset+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


snprintk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <snprintk>:
   0:	e92d000c 	push	{r2, r3}
   4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   8:	e24dd00c 	sub	sp, sp, #12
   c:	e28d3014 	add	r3, sp, #20
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59d2010 	ldr	r2, [sp, #16]
  18:	ebfffffe 	bl	0 <va_printk>
  1c:	e28dd00c 	add	sp, sp, #12
  20:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  24:	e28dd008 	add	sp, sp, #8
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001a3 	andeq	r0, r0, r3, lsr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000115 	andeq	r0, r0, r5, lsl r1
  10:	0000790c 	andeq	r7, r0, ip, lsl #18
  14:	00001a00 	andeq	r1, r0, r0, lsl #20
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	008b0200 	addeq	r0, fp, r0, lsl #4
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	00c30300 	sbceq	r0, r3, r0, lsl #6
  34:	05040000 	streq	r0, [r4, #-0]
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	00be0400 	adcseq	r0, lr, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	71020405 	tstvc	r2, r5, lsl #8
  4c:	02000000 	andeq	r0, r0, #0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	00000200 	andeq	r0, r0, r0, lsl #4
  60:	d1030000 	mrsle	r0, (UNDEF: 3)
  64:	00006917 	andeq	r6, r0, r7, lsl r9
  68:	07040700 	streq	r0, [r4, -r0, lsl #14]
  6c:	0000009a 	muleq	r0, sl, r0
  70:	09060107 	stmdbeq	r6, {r0, r1, r2, r8}
  74:	07000001 	streq	r0, [r0, -r1]
  78:	00ec0502 	rsceq	r0, ip, r2, lsl #10
  7c:	04070000 	streq	r0, [r7], #-0
  80:	00010005 	andeq	r0, r1, r5
  84:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  88:	000000cd 	andeq	r0, r0, sp, asr #1
  8c:	3e080107 	adfcce	f0, f0, f7
  90:	07000000 	streq	r0, [r0, -r0]
  94:	005e0702 	subseq	r0, lr, r2, lsl #14
  98:	04070000 	streq	r0, [r7], #-0
  9c:	00004c07 	andeq	r4, r0, r7, lsl #24
  a0:	07080700 	streq	r0, [r8, -r0, lsl #14]
  a4:	000000a7 	andeq	r0, r0, r7, lsr #1
  a8:	00005608 	andeq	r5, r0, r8, lsl #12
  ac:	0000b700 	andeq	fp, r0, r0, lsl #14
  b0:	00560900 	subseq	r0, r6, r0, lsl #18
  b4:	0a000000 	beq	bc <.debug_info+0xbc>
  b8:	000000db 	ldrdeq	r0, [r0], -fp
  bc:	c30e1c04 	movwgt	r1, #60420	; 0xec04
  c0:	0b000000 	bleq	c8 <.debug_info+0xc8>
  c4:	0000a804 	andeq	sl, r0, r4, lsl #16
  c8:	00560800 	subseq	r0, r6, r0, lsl #16
  cc:	00d80000 	sbcseq	r0, r8, r0
  d0:	d8090000 	stmdale	r9, {}	; <UNPREDICTABLE>
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00e5040b 	rsceq	r0, r5, fp, lsl #8
  dc:	01070000 	mrseq	r0, (UNDEF: 7)
  e0:	0000e708 	andeq	lr, r0, r8, lsl #14
  e4:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
  e8:	fb0a0000 	blx	2800f2 <snprintk+0x2800f2>
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	00f60e21 	rscseq	r0, r6, r1, lsr #28
  f4:	040b0000 	streq	r0, [fp], #-0
  f8:	000000c9 	andeq	r0, r0, r9, asr #1
  fc:	0000070d 	andeq	r0, r0, sp, lsl #14
 100:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
 104:	00000056 	andeq	r0, r0, r6, asr r0
 108:	00000000 	andeq	r0, r0, r0
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	01949c01 	orrseq	r9, r4, r1, lsl #24
 114:	620e0000 	andvs	r0, lr, #0
 118:	01006675 	tsteq	r0, r5, ror r6
 11c:	01941405 	orrseq	r1, r4, r5, lsl #8
 120:	00040000 	andeq	r0, r4, r0
 124:	00000000 	andeq	r0, r0, r0
 128:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 12c:	20050100 	andcs	r0, r5, r0, lsl #2
 130:	0000005d 	andeq	r0, r0, sp, asr r0
 134:	00000029 	andeq	r0, r0, r9, lsr #32
 138:	00000025 	andeq	r0, r0, r5, lsr #32
 13c:	746d660f 	strbtvc	r6, [sp], #-1551	; 0xfffff9f1
 140:	2f050100 	svccs	0x00050100
 144:	000000d8 	ldrdeq	r0, [r0], -r8
 148:	10789102 	rsbsne	r9, r8, r2, lsl #2
 14c:	0000f611 	andeq	pc, r0, r1, lsl r6	; <UNPREDICTABLE>
 150:	0d060100 	stfeqs	f0, [r6, #-0]
 154:	0000004a 	andeq	r0, r0, sl, asr #32
 158:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
 15c:	01007a73 	tsteq	r0, r3, ror sl
 160:	00560d08 	subseq	r0, r6, r8, lsl #26
 164:	004c0000 	subeq	r0, ip, r0
 168:	004a0000 	subeq	r0, sl, r0
 16c:	1c130000 	ldcne	0, cr0, [r3], {-0}
 170:	9a000000 	bls	178 <.debug_info+0x178>
 174:	14000001 	strne	r0, [r0], #-1
 178:	f3035001 	vhadd.u8	d5, d3, d1
 17c:	01145001 	tsteq	r4, r1
 180:	01f30351 	mvnseq	r0, r1, asr r3
 184:	52011451 	andpl	r1, r1, #1358954496	; 0x51000000
 188:	06609103 	strbteq	r9, [r0], -r3, lsl #2
 18c:	02530114 	subseq	r0, r3, #20, 2
 190:	00006491 	muleq	r0, r1, r4
 194:	00de040b 	sbcseq	r0, lr, fp, lsl #8
 198:	10150000 	andsne	r0, r5, r0
 19c:	10000000 	andne	r0, r0, r0
 1a0:	06000000 	streq	r0, [r0], -r0
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <snprintk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <snprintk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <snprintk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <snprintk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <snprintk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <snprintk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <snprintk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <snprintk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <snprintk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <snprintk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a080300 	bcc	200ccc <snprintk+0x200ccc>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	10000018 	andne	r0, r0, r8, lsl r0
  d4:	00000018 	andeq	r0, r0, r8, lsl r0
  d8:	03003411 	movweq	r3, #1041	; 0x411
  dc:	3b0b3a0e 	blcc	2ce91c <snprintk+0x2ce91c>
  e0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  e4:	00180213 	andseq	r0, r8, r3, lsl r2
  e8:	00341200 	eorseq	r1, r4, r0, lsl #4
  ec:	0b3a0803 	bleq	e82100 <snprintk+0xe82100>
  f0:	0b390b3b 	bleq	e42de4 <snprintk+0xe42de4>
  f4:	17021349 	strne	r1, [r2, -r9, asr #6]
  f8:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  fc:	82891300 	addhi	r1, r9, #0, 6
 100:	01110101 	tsteq	r1, r1, lsl #2
 104:	00001331 	andeq	r1, r0, r1, lsr r3
 108:	01828a14 	orreq	r8, r2, r4, lsl sl
 10c:	91180200 	tstls	r8, r0, lsl #4
 110:	00001842 	andeq	r1, r0, r2, asr #16
 114:	3f002e15 	svccc	0x00002e15
 118:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 11c:	3a0e030e 	bcc	380d5c <snprintk+0x380d5c>
 120:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 124:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001b 	andeq	r0, r0, fp, lsl r0
   c:	1b500001 	blne	1400018 <snprintk+0x1400018>
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  2c:	00001b00 	andeq	r1, r0, r0, lsl #22
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	0000001b 	andeq	r0, r0, fp, lsl r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	0000002c 	andeq	r0, r0, ip, lsr #32
  54:	00500001 	subseq	r0, r0, r1
  58:	00000000 	andeq	r0, r0, r0
  5c:	Address 0x000000000000005c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e7 	andeq	r0, r0, r7, ror #1
   4:	00bb0003 	adcseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <snprintk+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <snprintk+0xfffffe60>
  28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  2c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  40:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  50:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  54:	3173632f 	cmncc	r3, pc, lsr #6
  58:	2f653034 	svccs	0x00653034
  5c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  60:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  64:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  68:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  6c:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	00006564 	andeq	r6, r0, r4, ror #10
  78:	72706e73 	rsbsvc	r6, r0, #1840	; 0x730
  7c:	6b746e69 	blvs	1d1ba28 <snprintk+0x1d1ba28>
  80:	0100632e 	tsteq	r0, lr, lsr #6
  84:	74730000 	ldrbtvc	r0, [r3], #-0
  88:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
  8c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  90:	74730000 	ldrbtvc	r0, [r3], #-0
  94:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  98:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  9c:	70720000 	rsbsvc	r0, r2, r0
  a0:	00682e69 	rsbeq	r2, r8, r9, ror #28
  a4:	3c000003 	stccc	0, cr0, [r0], {3}
  a8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  ac:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
  b0:	0000003e 	andeq	r0, r0, lr, lsr r0
  b4:	2d617600 	stclcs	6, cr7, [r1, #-0]
  b8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  bc:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
  c0:	00000100 	andeq	r0, r0, r0, lsl #2
  c4:	00390500 	eorseq	r0, r9, r0, lsl #10
  c8:	00000205 	andeq	r0, r0, r5, lsl #4
  cc:	06160000 	ldreq	r0, [r6], -r0
  d0:	06050501 	streq	r0, [r5], -r1, lsl #10
  d4:	09051367 	stmdbeq	r5, {r0, r1, r2, r5, r6, r8, r9, ip}
  d8:	0612054b 	ldreq	r0, [r2], -fp, asr #10
  dc:	06050501 	streq	r0, [r5], -r1, lsl #10
  e0:	0105134b 	tsteq	r5, fp, asr #6
  e4:	08021306 	stmdaeq	r2, {r1, r2, r8, r9, ip}
  e8:	Address 0x00000000000000e8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	6972706e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, sp, lr}^
   c:	006b746e 	rsbeq	r7, fp, lr, ror #8
  10:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  14:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  18:	682f006b 	stmdavs	pc!, {r0, r1, r3, r5, r6}	; <UNPREDICTABLE>
  1c:	2f656d6f 	svccs	0x00656d6f
  20:	2f6e6562 	svccs	0x006e6562
  24:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  28:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  2c:	30343173 	eorscc	r3, r4, r3, ror r1
  30:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  34:	2f6e6977 	svccs	0x006e6977
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  40:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  44:	63206465 			; <UNDEFINED> instruction: 0x63206465
  48:	00726168 	rsbseq	r6, r2, r8, ror #2
  4c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  50:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  60:	2074726f 	rsbscs	r7, r4, pc, ror #4
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	5f617600 	svcpl	0x00617600
  74:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  78:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 80 <.debug_str+0x80>
  7c:	2f636269 	svccs	0x00636269
  80:	72706e73 	rsbsvc	r6, r0, #1840	; 0x730
  84:	6b746e69 	blvs	1d1ba30 <snprintk+0x1d1ba30>
  88:	5f00632e 	svcpl	0x0000632e
  8c:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
  90:	61765f63 	cmnvs	r6, r3, ror #30
  94:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  98:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  9c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  a8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ac:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  b4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  b8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  bc:	5f5f0074 	svcpl	0x005f0074
  c0:	5f007061 	svcpl	0x00007061
  c4:	5f61765f 	svcpl	0x0061765f
  c8:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  cc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d0:	6f6c2067 	svcvs	0x006c2067
  d4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  d8:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  dc:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  e0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  e4:	63007261 	movwvs	r7, #609	; 0x261
  e8:	00726168 	rsbseq	r6, r2, r8, ror #2
  ec:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  f0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  f4:	72610074 	rsbvc	r0, r1, #116	; 0x74
  f8:	70007367 	andvc	r7, r0, r7, ror #6
  fc:	006b7475 	rsbeq	r7, fp, r5, ror r4
 100:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 104:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 108:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 10c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 110:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 114:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 118:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 11c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 120:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 124:	31393130 	teqcc	r9, r0, lsr r1
 128:	20353230 	eorscs	r3, r5, r0, lsr r2
 12c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 130:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 134:	415b2029 	cmpmi	fp, r9, lsr #32
 138:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 13c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 140:	6172622d 	cmnvs	r2, sp, lsr #4
 144:	2068636e 	rsbcs	r6, r8, lr, ror #6
 148:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 14c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 150:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 154:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 158:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 15c:	613d7570 	teqvs	sp, r0, ror r5
 160:	31316d72 	teqcc	r1, r2, ror sp
 164:	7a6a3637 	bvc	1a8da48 <snprintk+0x1a8da48>
 168:	20732d66 	rsbscs	r2, r3, r6, ror #26
 16c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 170:	613d656e 	teqvs	sp, lr, ror #10
 174:	31316d72 	teqcc	r1, r2, ror sp
 178:	7a6a3637 	bvc	1a8da5c <snprintk+0x1a8da5c>
 17c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 180:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 184:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 188:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 18c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 190:	616d2d20 	cmnvs	sp, r0, lsr #26
 194:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 198:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 19c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1a0:	6b36766d 	blvs	d9db5c <snprintk+0xd9db5c>
 1a4:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1a8:	20626467 	rsbcs	r6, r2, r7, ror #8
 1ac:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1b0:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1b4:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1b8:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1bc:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1c0:	61747365 	cmnvs	r4, r5, ror #6
 1c4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1c8:	Address 0x00000000000001c8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <snprintk+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	82080e42 	andhi	r0, r8, #1056	; 0x420
  24:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  28:	038e0c0e 	orreq	r0, lr, #3584	; 0xe00
  2c:	4a180e42 	bmi	60393c <snprintk+0x60393c>
  30:	ce420c0e 	cdpgt	12, 4, cr0, cr2, cr14, {0}
  34:	c342080e 	movtgt	r0, #10254	; 0x280e
  38:	00000ec2 	andeq	r0, r0, r2, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <snprintk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <snprintk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strchr>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e6ef2071 	uxtb	r2, r1
   8:	e1530002 	cmp	r3, r2
   c:	012fff1e 	bxeq	lr
  10:	e2800001 	add	r0, r0, #1
  14:	e3530000 	cmp	r3, #0
  18:	1afffff8 	bne	0 <strchr>
  1c:	e3a00000 	mov	r0, #0
  20:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000101 	andeq	r0, r0, r1, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d5 	ldrdeq	r0, [r0], -r5
  10:	0000070c 	andeq	r0, r0, ip, lsl #14
  14:	00001700 	andeq	r1, r0, r0, lsl #14
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6e070403 	cdpvs	4, 0, cr0, cr7, cr3, {0}
  30:	03000000 	movweq	r0, #0
  34:	00c90601 	sbceq	r0, r9, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000b105 	andeq	fp, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000c0 	andeq	r0, r0, r0, asr #1
  48:	92050803 	andls	r0, r5, #196608	; 0x30000
  4c:	03000000 	movweq	r0, #0
  50:	003b0801 	eorseq	r0, fp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005b07 	andeq	r5, r0, r7, lsl #22
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000049 	andeq	r0, r0, r9, asr #32
  64:	7b070803 	blvc	1c2078 <strchr+0x1c2078>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a0060000 	andge	r0, r6, r0
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ac 	andeq	r0, r0, ip, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00bb0600 	adcseq	r0, fp, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	fe070401 	cdp2	4, 0, cr0, cr7, cr1, {0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	24000000 	strcs	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0000fe9c 	muleq	r0, ip, lr
  d8:	00730a00 	rsbseq	r0, r3, r0, lsl #20
  dc:	9b230401 	blls	8c10e8 <strchr+0x8c10e8>
  e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0a000000 	beq	f0 <.debug_info+0xf0>
  ec:	04010063 	streq	r0, [r1], #-99	; 0xffffff9d
  f0:	0000252a 	andeq	r2, r0, sl, lsr #10
  f4:	00004600 	andeq	r4, r0, r0, lsl #12
  f8:	00004400 	andeq	r4, r0, r0, lsl #8
  fc:	04070000 	streq	r0, [r7], #-0
 100:	000000a1 	andeq	r0, r0, r1, lsr #1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <strchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strchr+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strchr+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strchr+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010101 	andeq	r0, r1, r1, lsl #2
	...
  10:	00500001 	subseq	r0, r0, r1
  14:	14000000 	strne	r0, [r0], #-0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  24:	00002000 	andeq	r2, r0, r0
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000020 	andeq	r0, r0, r0, lsr #32
  30:	00000024 	andeq	r0, r0, r4, lsr #32
  34:	01f30006 	mvnseq	r0, r6
  38:	9f012350 	svcls	0x00012350
	...
  44:	00000001 	andeq	r0, r0, r1
  48:	00240000 	eoreq	r0, r4, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000051 	andeq	r0, r0, r1, asr r0
  54:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000091 	muleq	r0, r1, r0
   4:	005b0003 	subseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  24:	2f656d6f 	svccs	0x00656d6f
  28:	2f6e6562 	svccs	0x006e6562
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  3c:	2f6e6977 	svccs	0x006e6977
  40:	7062696c 	rsbvc	r6, r2, ip, ror #18
  44:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  48:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  4c:	73000065 	movwvc	r0, #101	; 0x65
  50:	68637274 	stmdavs	r3!, {r2, r4, r5, r6, r9, ip, sp, lr}^
  54:	00632e72 	rsbeq	r2, r3, r2, ror lr
  58:	72000001 	andvc	r0, r0, #1
  5c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  60:	00000200 	andeq	r0, r0, r0, lsl #4
  64:	002d0500 	eoreq	r0, sp, r0, lsl #10
  68:	00000205 	andeq	r0, r0, r5, lsl #4
  6c:	05150000 	ldreq	r0, [r5, #-0]
  70:	09051305 	stmdbeq	r5, {r0, r2, r8, r9, ip}
  74:	060d0513 			; <UNDEFINED> instruction: 0x060d0513
  78:	2e100501 	cfmul32cs	mvfx0, mvfx0, mvfx1
  7c:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
  80:	054d060d 	strbeq	r0, [sp, #-1549]	; 0xfffff9f3
  84:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
  88:	0c052e05 	stceq	14, cr2, [r5], {5}
  8c:	2f01054c 	svccs	0x0001054c
  90:	01000202 	tsteq	r0, r2, lsl #4
  94:	Address 0x0000000000000094 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
   4:	2e007268 	cdpcs	2, 0, cr7, cr0, cr8, {3}
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	72686372 	rsbvc	r6, r8, #-939524095	; 0xc8000001
  14:	2f00632e 	svccs	0x0000632e
  18:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  1c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  20:	3173632f 	cmncc	r3, pc, lsr #6
  24:	2f653034 	svccs	0x00653034
  28:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  2c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  30:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  34:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  38:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  3c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  40:	2064656e 	rsbcs	r6, r4, lr, ror #10
  44:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  48:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  4c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  50:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  54:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  58:	7300746e 	movwvc	r7, #1134	; 0x46e
  5c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  60:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  6c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  70:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  74:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  78:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  7c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  80:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  84:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  88:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  8c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  90:	6f6c0074 	svcvs	0x006c0074
  94:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a0:	5f697072 	svcpl	0x00697072
  a4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  a8:	00726168 	rsbseq	r6, r2, r8, ror #2
  ac:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  b0:	6f687300 	svcvs	0x00687300
  b4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b8:	7000746e 	andvc	r7, r0, lr, ror #8
  bc:	006b7475 	rsbeq	r7, fp, r5, ror r4
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  d8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  dc:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  e0:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  e4:	31393130 	teqcc	r9, r0, lsr r1
  e8:	20353230 	eorscs	r3, r5, r0, lsr r2
  ec:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  f0:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  f4:	415b2029 	cmpmi	fp, r9, lsr #32
  f8:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  fc:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 100:	6172622d 	cmnvs	r2, sp, lsr #4
 104:	2068636e 	rsbcs	r6, r8, lr, ror #6
 108:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 10c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 110:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 114:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 118:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 11c:	613d7570 	teqvs	sp, r0, ror r5
 120:	31316d72 	teqcc	r1, r2, ror sp
 124:	7a6a3637 	bvc	1a8da08 <strchr+0x1a8da08>
 128:	20732d66 	rsbscs	r2, r3, r6, ror #26
 12c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 130:	613d656e 	teqvs	sp, lr, ror #10
 134:	31316d72 	teqcc	r1, r2, ror sp
 138:	7a6a3637 	bvc	1a8da1c <strchr+0x1a8da1c>
 13c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 140:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 144:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 148:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 14c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 150:	616d2d20 	cmnvs	sp, r0, lsr #26
 154:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 158:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 15c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 160:	6b36766d 	blvs	d9db1c <strchr+0xd9db1c>
 164:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 168:	20626467 	rsbcs	r6, r2, r7, ror #8
 16c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 170:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 174:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 178:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 17c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 180:	61747365 	cmnvs	r4, r5, ror #6
 184:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 188:	Address 0x0000000000000188 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <strchr+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strchr+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


panic.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <panic>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	e1a06002 	mov	r6, r2
  10:	e59f3020 	ldr	r3, [pc, #32]	; 38 <panic+0x38>
  14:	e5933000 	ldr	r3, [r3]
  18:	e59f001c 	ldr	r0, [pc, #28]	; 3c <panic+0x3c>
  1c:	e12fff33 	blx	r3
  20:	e1a03006 	mov	r3, r6
  24:	e1a02005 	mov	r2, r5
  28:	e1a01004 	mov	r1, r4
  2c:	e59f000c 	ldr	r0, [pc, #12]	; 40 <panic+0x40>
  30:	ebfffffe 	bl	0 <printk>
  34:	ebfffffe 	bl	0 <rpi_reboot>
	...
  40:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	4e41503c 	mcrmi	0, 2, r5, cr1, cr12, {1}
   4:	3a3e4349 	bcc	f90d30 <panic+0xf90d30>
   8:	00000000 	andeq	r0, r0, r0
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	; 0xfffffcdb
  10:	50203a64 	eorpl	r3, r0, r4, ror #20
  14:	43494e41 	movtmi	r4, #40513	; 0x9e41
  18:	4e415020 	cdpmi	0, 4, cr5, cr1, cr0, {1}
  1c:	50204349 	eorpl	r4, r0, r9, asr #6
  20:	43494e41 	movtmi	r4, #40513	; 0x9e41
  24:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cc 	andeq	r0, r0, ip, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000139 	andeq	r0, r0, r9, lsr r1
  10:	00004a0c 	andeq	r4, r0, ip, lsl #20
	...
  1c:	00004400 	andeq	r4, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	bc070403 	cfstrslt	mvf0, [r7], {3}
  30:	03000000 	movweq	r0, #0
  34:	011e0601 	tsteq	lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000ff05 	andeq	pc, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000115 	andeq	r0, r0, r5, lsl r1
  48:	e0050803 	and	r0, r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	006b0801 	rsbeq	r0, fp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00008b07 	andeq	r8, r0, r7, lsl #22
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000079 	andeq	r0, r0, r9, ror r0
  64:	c9070803 	stmdbgt	r7, {r0, r1, fp}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ee060000 	cdp	0, 0, cr0, cr6, cr0, {0}
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000fa 	strdeq	r0, [r0], -sl
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01100600 	tsteq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	06000000 	streq	r0, [r0], -r0
  c0:	000001fd 	strdeq	r0, [r0], -sp
  c4:	a10d0b03 	tstge	sp, r3, lsl #22
  c8:	06000000 	streq	r0, [r0], -r0
  cc:	0000009e 	muleq	r0, lr, r0
  d0:	a10d0c03 	tstge	sp, r3, lsl #24
  d4:	06000000 	streq	r0, [r0], -r0
  d8:	0000003c 	andeq	r0, r0, ip, lsr r0
  dc:	a10d0d03 	tstge	sp, r3, lsl #26
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  e8:	a10d0e03 	tstge	sp, r3, lsl #28
  ec:	06000000 	streq	r0, [r0], -r0
  f0:	000001ee 	andeq	r0, r0, lr, ror #3
  f4:	a10d0f03 	tstge	sp, r3, lsl #30
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	0000020c 	andeq	r0, r0, ip, lsl #4
 100:	a10d1003 	tstge	sp, r3
 104:	06000000 	streq	r0, [r0], -r0
 108:	0000005e 	andeq	r0, r0, lr, asr r0
 10c:	a10d1103 	tstge	sp, r3, lsl #2
 110:	06000000 	streq	r0, [r0], -r0
 114:	0000012a 	andeq	r0, r0, sl, lsr #2
 118:	a10d1203 	tstge	sp, r3, lsl #4
 11c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 120:	0000002f 	andeq	r0, r0, pc, lsr #32
 124:	00070501 	andeq	r0, r7, r1, lsl #10
 128:	44000000 	strmi	r0, [r0], #-0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001b79c 	muleq	r1, ip, r7
 134:	00ab0a00 	adceq	r0, fp, r0, lsl #20
 138:	05010000 	streq	r0, [r1, #-0]
 13c:	00009b1a 	andeq	r9, r0, sl, lsl fp
 140:	00000400 	andeq	r0, r0, r0, lsl #8
 144:	00000000 	andeq	r0, r0, r0
 148:	00350a00 	eorseq	r0, r5, r0, lsl #20
 14c:	05010000 	streq	r0, [r1, #-0]
 150:	00002524 	andeq	r2, r0, r4, lsr #10
 154:	00002600 	andeq	r2, r0, r0, lsl #12
 158:	00002200 	andeq	r2, r0, r0, lsl #4
 15c:	736d0b00 	cmnvc	sp, #0, 22
 160:	05010067 	streq	r0, [r1, #-103]	; 0xffffff99
 164:	00009b38 	andeq	r9, r0, r8, lsr fp
 168:	00004800 	andeq	r4, r0, r0, lsl #16
 16c:	00004400 	andeq	r4, r0, r0, lsl #8
 170:	00200c00 	eoreq	r0, r0, r0, lsl #24
 174:	01840000 	orreq	r0, r4, r0
 178:	010d0000 	mrseq	r0, (UNDEF: 13)
 17c:	00030550 	andeq	r0, r3, r0, asr r5
 180:	00000000 	andeq	r0, r0, r0
 184:	0000340e 	andeq	r3, r0, lr, lsl #8
 188:	0001b700 	andeq	fp, r1, r0, lsl #14
 18c:	0001ad00 	andeq	sl, r1, r0, lsl #26
 190:	50010d00 	andpl	r0, r1, r0, lsl #26
 194:	000c0305 	andeq	r0, ip, r5, lsl #6
 198:	010d0000 	mrseq	r0, (UNDEF: 13)
 19c:	00740251 	rsbseq	r0, r4, r1, asr r2
 1a0:	0252010d 	subseq	r0, r2, #1073741827	; 0x40000003
 1a4:	010d0075 	tsteq	sp, r5, ror r0
 1a8:	00760253 	rsbseq	r0, r6, r3, asr r2
 1ac:	00380f00 	eorseq	r0, r8, r0, lsl #30
 1b0:	01c30000 	biceq	r0, r3, r0
 1b4:	10000000 	andne	r0, r0, r0
 1b8:	00000109 	andeq	r0, r0, r9, lsl #2
 1bc:	00000109 	andeq	r0, r0, r9, lsl #2
 1c0:	10062802 	andne	r2, r6, r2, lsl #16
 1c4:	00000024 	andeq	r0, r0, r4, lsr #32
 1c8:	00000024 	andeq	r0, r0, r4, lsr #32
 1cc:	00066b02 	andeq	r6, r6, r2, lsl #22

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <panic+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <panic+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <panic+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a0e0300 	bcc	380c84 <panic+0x380c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	050b0000 	streq	r0, [fp, #-0]
  90:	3a080300 	bcc	200c98 <panic+0x200c98>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  9c:	1742b717 	smlaldne	fp, r2, r7, r7
  a0:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
  a4:	11010182 	smlabbne	r1, r2, r1, r0
  a8:	00130101 	andseq	r0, r3, r1, lsl #2
  ac:	828a0d00 	addhi	r0, sl, #0, 26
  b0:	18020001 	stmdane	r2, {r0}
  b4:	00184291 	mulseq	r8, r1, r2
  b8:	82890e00 	addhi	r0, r9, #0, 28
  bc:	01110101 	tsteq	r1, r1, lsl #2
  c0:	13011331 	movwne	r1, #4913	; 0x1331
  c4:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
  c8:	11000182 	smlabbne	r0, r2, r1, r0
  cc:	00133101 	andseq	r3, r3, r1, lsl #2
  d0:	002e1000 	eoreq	r1, lr, r0
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <panic+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  10:	44000000 	strmi	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  28:	001f0000 	andseq	r0, pc, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00001f51 	andeq	r1, r0, r1, asr pc
  34:	00004400 	andeq	r4, r0, r0, lsl #8
  38:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  4c:	0000001f 	andeq	r0, r0, pc, lsl r0
  50:	1f520001 	svcne	0x00520001
  54:	44000000 	strmi	r0, [r0], #-0
  58:	01000000 	mrseq	r0, (UNDEF: 0)
  5c:	00005600 	andeq	r5, r0, r0, lsl #12
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000044 	andeq	r0, r0, r4, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000091 	muleq	r0, r1, r0
   4:	00710003 	rsbseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	696e6170 	stmdbvs	lr!, {r4, r5, r6, r8, sp, lr}^
  58:	00632e63 	rsbeq	r2, r3, r3, ror #28
  5c:	72000001 	andvc	r0, r0, #1
  60:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  64:	00000200 	andeq	r0, r0, r0, lsl #4
  68:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  6c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  70:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
  74:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  78:	05000000 	streq	r0, [r0, #-0]
  7c:	0205003d 	andeq	r0, r5, #61	; 0x3d
  80:	00000000 	andeq	r0, r0, r0
  84:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
  88:	06830605 	streq	r0, [r3], r5, lsl #12
  8c:	9f2f0666 	svcls	0x002f0666
  90:	01000802 	tsteq	r0, r2, lsl #16
  94:	Address 0x0000000000000094 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <panic+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	5f697072 	svcpl	0x00697072
  28:	6f626572 	svcvs	0x00626572
  2c:	7000746f 	andvc	r7, r0, pc, ror #8
  30:	63696e61 	cmnvs	r9, #1552	; 0x610
  34:	6e696c00 	cdpvs	12, 6, cr6, cr9, cr0, {0}
  38:	006f6e65 	rsbeq	r6, pc, r5, ror #28
  3c:	73625f5f 	cmnvc	r2, #380	; 0x17c
  40:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
  44:	5f747261 	svcpl	0x00747261
  48:	2f2e005f 	svccs	0x002e005f
  4c:	66617473 			; <UNDEFINED> instruction: 0x66617473
  50:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  54:	61702f63 	cmnvs	r0, r3, ror #30
  58:	2e63696e 	vnmulcs.f16	s13, s6, s29	; <UNPREDICTABLE>
  5c:	5f5f0063 	svcpl	0x005f0063
  60:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
  64:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  68:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  78:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  7c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  80:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  84:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  88:	7300746e 	movwvc	r7, #1134	; 0x46e
  8c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  90:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  94:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  98:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  9c:	5f5f0074 	svcpl	0x005f0074
  a0:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  a4:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  a8:	66005f5f 			; <UNDEFINED> instruction: 0x66005f5f
  ac:	00656c69 	rsbeq	r6, r5, r9, ror #24
  b0:	73625f5f 	cmnvc	r2, #380	; 0x17c
  b4:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  b8:	005f5f64 	subseq	r5, pc, r4, ror #30
  bc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  c0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  cc:	6f6c2067 	svcvs	0x006c2067
  d0:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  d4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  d8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  e8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  ec:	70720074 	rsbsvc	r0, r2, r4, ror r0
  f0:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  f4:	61686374 	smcvs	34356	; 0x8634
  f8:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  fc:	73007261 	movwvc	r7, #609	; 0x261
 100:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 104:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 108:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 10c:	006b746e 	rsbeq	r7, fp, lr, ror #8
 110:	6b747570 	blvs	1d1d6d8 <panic+0x1d1d6d8>
 114:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 118:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 11c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 120:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 124:	61686320 	cmnvs	r8, r0, lsr #6
 128:	5f5f0072 	svcpl	0x005f0072
 12c:	70616568 	rsbvc	r6, r1, r8, ror #10
 130:	6174735f 	cmnvs	r4, pc, asr r3
 134:	5f5f7472 	svcpl	0x005f7472
 138:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 13c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 140:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 144:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 148:	31393130 	teqcc	r9, r0, lsr r1
 14c:	20353230 	eorscs	r3, r5, r0, lsr r2
 150:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 154:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 158:	415b2029 	cmpmi	fp, r9, lsr #32
 15c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 160:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 164:	6172622d 	cmnvs	r2, sp, lsr #4
 168:	2068636e 	rsbcs	r6, r8, lr, ror #6
 16c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 170:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 174:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 178:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 17c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 180:	613d7570 	teqvs	sp, r0, ror r5
 184:	31316d72 	teqcc	r1, r2, ror sp
 188:	7a6a3637 	bvc	1a8da6c <panic+0x1a8da6c>
 18c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 190:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 194:	613d656e 	teqvs	sp, lr, ror #10
 198:	31316d72 	teqcc	r1, r2, ror sp
 19c:	7a6a3637 	bvc	1a8da80 <panic+0x1a8da80>
 1a0:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1a4:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1a8:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1ac:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1b0:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1b4:	616d2d20 	cmnvs	sp, r0, lsr #26
 1b8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1bc:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1c0:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1c4:	6b36766d 	blvs	d9db80 <panic+0xd9db80>
 1c8:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1cc:	20626467 	rsbcs	r6, r2, r7, ror #8
 1d0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1d4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1d8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1dc:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1e0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1e4:	61747365 	cmnvs	r4, r5, ror #6
 1e8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1ec:	5f5f0067 	svcpl	0x005f0067
 1f0:	61746164 	cmnvs	r4, r4, ror #2
 1f4:	6174735f 	cmnvs	r4, pc, asr r3
 1f8:	5f5f7472 	svcpl	0x005f7472
 1fc:	635f5f00 	cmpvs	pc, #0, 30
 200:	5f65646f 	svcpl	0x0065646f
 204:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 208:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
 20c:	61645f5f 	cmnvs	r4, pc, asr pc
 210:	655f6174 	ldrbvs	r6, [pc, #-372]	; a4 <.debug_str+0xa4>
 214:	5f5f646e 	svcpl	0x005f646e
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <panic+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000044 	andeq	r0, r0, r4, asr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <panic+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <panic+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cache-flush.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <flush_all_caches>:
   0:	e3a00000 	mov	r0, #0
   4:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
   8:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
   c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  10:	ee070f95 	mcr	15, 0, r0, cr7, cr5, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <flush_all_caches+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


timer-interrupt:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_check_offsets>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd01c 	sub	sp, sp, #28
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <timer_check_offsets+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e28dd01c 	add	sp, sp, #28
  14:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  18:	0000010c 	andeq	r0, r0, ip, lsl #2

0000001c <timer_interrupt_init>:
  1c:	e92d4010 	push	{r4, lr}
  20:	e1a04000 	mov	r4, r0
  24:	ebfffff5 	bl	0 <timer_check_offsets>
  28:	e3a01001 	mov	r1, #1
  2c:	e59f001c 	ldr	r0, [pc, #28]	; 50 <timer_interrupt_init+0x34>
  30:	ebfffffe 	bl	0 <PUT32>
  34:	e1a01004 	mov	r1, r4
  38:	e59f0014 	ldr	r0, [pc, #20]	; 54 <timer_interrupt_init+0x38>
  3c:	ebfffffe 	bl	0 <PUT32>
  40:	e3a010a2 	mov	r1, #162	; 0xa2
  44:	e59f000c 	ldr	r0, [pc, #12]	; 58 <timer_interrupt_init+0x3c>
  48:	ebfffffe 	bl	0 <PUT32>
  4c:	e8bd8010 	pop	{r4, pc}
  50:	2000b218 	andcs	fp, r0, r8, lsl r2
  54:	2000b400 	andcs	fp, r0, r0, lsl #8
  58:	2000b408 	andcs	fp, r0, r8, lsl #8

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  10:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
  14:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  18:	2e747075 	mrccs	0, 3, r7, cr4, cr5, {3}
  1c:	00000063 	andeq	r0, r0, r3, rrx
  20:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  24:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  28:	3a73253a 	bcc	1cc9518 <timer_interrupt_init+0x1cc94fc>
  2c:	6f3a6425 	svcvs	0x003a6425
  30:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
  34:	72772074 	rsbsvc	r2, r7, #116	; 0x74
  38:	3a676e6f 	bcc	19db9fc <timer_interrupt_init+0x19db9e0>
  3c:	70786520 	rsbsvc	r6, r8, r0, lsr #10
  40:	20746365 	rsbscs	r6, r4, r5, ror #6
  44:	67207825 	strvs	r7, [r0, -r5, lsr #16]!
  48:	2520746f 	strcs	r7, [r0, #-1135]!	; 0xfffffb91
  4c:	73252078 			; <UNDEFINED> instruction: 0x73252078
  50:	666f5b20 	strbtvs	r5, [pc], -r0, lsr #22
  54:	64253d66 	strtvs	r3, [r5], #-3430	; 0xfffff29a
  58:	69626e2c 	stmdbvs	r2!, {r2, r3, r5, r9, sl, fp, sp, lr}^
  5c:	253d7374 	ldrcs	r7, [sp, #-884]!	; 0xfffffc8c
  60:	0a0a5d64 	beq	2975f8 <timer_interrupt_init+0x2975dc>
  64:	00000000 	andeq	r0, r0, r0
  68:	5f657375 	svcpl	0x00657375
  6c:	69623233 	stmdbvs	r2!, {r0, r1, r4, r5, r9, ip, sp}^
  70:	6f635f74 	svcvs	0x00635f74
  74:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
  78:	00000072 	andeq	r0, r0, r2, ror r0
  7c:	73657270 	cmnvc	r5, #112, 4
  80:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
  84:	00000072 	andeq	r0, r0, r2, ror r0
  88:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  8c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  90:	3a73253a 	bcc	1cc9580 <timer_interrupt_init+0x1cc9564>
  94:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
  98:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
  9c:	6f727720 	svcvs	0x00727720
  a0:	203a676e 	eorscs	r6, sl, lr, ror #14
  a4:	65707865 	ldrbvs	r7, [r0, #-2149]!	; 0xfffff79b
  a8:	25207463 	strcs	r7, [r0, #-1123]!	; 0xfffffb9d
  ac:	6f672078 	svcvs	0x00672078
  b0:	78252074 	stmdavc	r5!, {r2, r4, r5, r6, sp}
  b4:	20732520 	rsbscs	r2, r3, r0, lsr #10
  b8:	66666f5b 	uqsaxvs	r6, r6, fp
  bc:	2c64253d 	cfstr64cs	mvdx2, [r4], #-244	; 0xffffff0c
  c0:	7469626e 	strbtvc	r6, [r9], #-622	; 0xfffffd92
  c4:	64253d73 	strtvs	r3, [r5], #-3443	; 0xfffff28d
  c8:	000a0a5d 	andeq	r0, sl, sp, asr sl
  cc:	5f746e69 	svcpl	0x00746e69
  d0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  d4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  d8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  dc:	6e655f72 	mcrvs	15, 3, r5, cr5, cr2, {3}
  e0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  e4:	00000064 	andeq	r0, r0, r4, rrx
  e8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  ec:	5f726574 	svcpl	0x00726574
  f0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  f4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  f8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  fc:	5f726574 	svcpl	0x00726574
 100:	73657270 	cmnvc	r5, #112, 4
 104:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
 108:	00000072 	andeq	r0, r0, r2, ror r0
 10c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
 110:	20737465 	rsbscs	r7, r3, r5, ror #8
 114:	63656863 	cmnvs	r5, #6488064	; 0x630000
 118:	2064656b 	rsbcs	r6, r4, fp, ror #10
 11c:	2174756f 	cmncs	r4, pc, ror #10
 120:	Address 0x0000000000000120 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.4021>:
   0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
   4:	68635f72 	stmdavs	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	5f6b6365 	svcpl	0x006b6365
   c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
  10:	00737465 	rsbseq	r7, r3, r5, ror #8

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000558 	andeq	r0, r0, r8, asr r5
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000021d 	andeq	r0, r0, sp, lsl r2
  10:	0000230c 	andeq	r2, r0, ip, lsl #6
  14:	00035000 	andeq	r5, r3, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	b0070403 	andlt	r0, r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	01770601 	cmneq	r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00005f05 	andeq	r5, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f7 	strdeq	r0, [r0], -r7
  48:	e9050803 	stmdb	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	01560801 	cmpeq	r6, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	0001d807 	andeq	sp, r1, r7, lsl #16
  5c:	01a20400 			; <UNDEFINED> instruction: 0x01a20400
  60:	34040000 	strcc	r0, [r4], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	000002fe 	strdeq	r0, [r0], -lr
  70:	8b070803 	blhi	1c2084 <timer_interrupt_init+0x1c2068>
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	7b070000 	blvc	1c008c <timer_interrupt_init+0x1c0070>
  88:	02000000 	andeq	r0, r0, #0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	00000211 	andeq	r0, r0, r1, lsl r2
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01ab0700 			; <UNDEFINED> instruction: 0x01ab0700
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	091e0304 	ldmdbeq	lr, {r2, r8, r9}
  d0:	00000135 	andeq	r0, r0, r5, lsr r1
  d4:	0001130b 	andeq	r1, r1, fp, lsl #6
  d8:	0f210300 	svceq	0x00210300
  dc:	0000005d 	andeq	r0, r0, sp, asr r0
  e0:	001e0104 	andseq	r0, lr, r4, lsl #2
  e4:	0001ce0b 	andeq	ip, r1, fp, lsl #28
  e8:	0f220300 	svceq	0x00220300
  ec:	0000005d 	andeq	r0, r0, sp, asr r0
  f0:	001c0204 	andseq	r0, ip, r4, lsl #4
  f4:	0003440b 	andeq	r4, r3, fp, lsl #8
  f8:	0f270300 	svceq	0x00270300
  fc:	0000005d 	andeq	r0, r0, sp, asr r0
 100:	001a0104 	andseq	r0, sl, r4, lsl #2
 104:	0003220b 	andeq	r2, r3, fp, lsl #4
 108:	0f290300 	svceq	0x00290300
 10c:	0000005d 	andeq	r0, r0, sp, asr r0
 110:	00180104 	andseq	r0, r8, r4, lsl #2
 114:	0000a80b 	andeq	sl, r0, fp, lsl #16
 118:	0f2b0300 	svceq	0x002b0300
 11c:	0000005d 	andeq	r0, r0, sp, asr r0
 120:	00160104 	andseq	r0, r6, r4, lsl #2
 124:	0000690b 	andeq	r6, r0, fp, lsl #18
 128:	0f2d0300 	svceq	0x002d0300
 12c:	0000005d 	andeq	r0, r0, sp, asr r0
 130:	00090704 	andeq	r0, r9, r4, lsl #14
 134:	01fc0400 	mvnseq	r0, r0, lsl #8
 138:	2f030000 	svccs	0x00030000
 13c:	0000cb03 	andeq	ip, r0, r3, lsl #22
 140:	04070c00 	streq	r0, [r7], #-3072	; 0xfffff400
 144:	0000002c 	andeq	r0, r0, ip, lsr #32
 148:	aa0e3303 	bge	38cd5c <timer_interrupt_init+0x38cd40>
 14c:	0d000001 	stceq	0, cr0, [r0, #-4]
 150:	00000041 	andeq	r0, r0, r1, asr #32
 154:	2000b400 	andcs	fp, r0, r0, lsl #8
 158:	0000990d 	andeq	r9, r0, sp, lsl #18
 15c:	00b40000 	adcseq	r0, r4, r0
 160:	01460d20 	cmpeq	r6, r0, lsr #26
 164:	b4040000 	strlt	r0, [r4], #-0
 168:	090d2000 	stmdbeq	sp, {sp}
 16c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 170:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 174:	00000125 	andeq	r0, r0, r5, lsr #2
 178:	2000b40c 	andcs	fp, r0, ip, lsl #8
 17c:	0001bd0d 	andeq	fp, r1, sp, lsl #26
 180:	00b41000 	adcseq	r1, r4, r0
 184:	03a90d20 			; <UNDEFINED> instruction: 0x03a90d20
 188:	b4140000 	ldrlt	r0, [r4], #-0
 18c:	eb0d2000 	bl	348194 <timer_interrupt_init+0x348178>
 190:	18000001 	stmdane	r0, {r0}
 194:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 198:	00000374 	andeq	r0, r0, r4, ror r3
 19c:	2000b41c 	andcs	fp, r0, ip, lsl r4
 1a0:	0002d20d 	andeq	sp, r2, sp, lsl #4
 1a4:	00b42000 	adcseq	r2, r4, r0
 1a8:	070c0020 	streq	r0, [ip, -r0, lsr #32]
 1ac:	00002c04 	andeq	r2, r0, r4, lsl #24
 1b0:	06140500 	ldreq	r0, [r4], -r0, lsl #10
 1b4:	0000021c 	andeq	r0, r0, ip, lsl r2
 1b8:	0000000d 	andeq	r0, r0, sp
 1bc:	00b20000 	adcseq	r0, r2, r0
 1c0:	03970d20 	orrseq	r0, r7, #32, 26	; 0x800
 1c4:	b2000000 	andlt	r0, r0, #0
 1c8:	890d2000 	stmdbhi	sp, {sp}
 1cc:	04000003 	streq	r0, [r0], #-3
 1d0:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1d4:	000000cd 	andeq	r0, r0, sp, asr #1
 1d8:	2000b208 	andcs	fp, r0, r8, lsl #4
 1dc:	00008d0d 	andeq	r8, r0, sp, lsl #26
 1e0:	00b20c00 	adcseq	r0, r2, r0, lsl #24
 1e4:	00db0d20 	sbcseq	r0, fp, r0, lsr #26
 1e8:	b2100000 	andslt	r0, r0, #0
 1ec:	380d2000 	stmdacc	sp, {sp}
 1f0:	14000001 	strne	r0, [r0], #-1
 1f4:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1f8:	00000310 	andeq	r0, r0, r0, lsl r3
 1fc:	2000b218 	andcs	fp, r0, r8, lsl r2
 200:	0002ef0d 	andeq	lr, r2, sp, lsl #30
 204:	00b21c00 	adcseq	r1, r2, r0, lsl #24
 208:	00500d20 	subseq	r0, r0, r0, lsr #26
 20c:	b2200000 	eorlt	r0, r0, #0
 210:	640d2000 	strvs	r2, [sp], #-0
 214:	24000001 	strcs	r0, [r0], #-1
 218:	002000b2 	strhteq	r0, [r0], -r2
 21c:	0003300e 	andeq	r3, r3, lr
 220:	0d3f0100 	ldfeqs	f0, [pc, #-0]	; 228 <.debug_info+0x228>
 224:	00000000 	andeq	r0, r0, r0
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	04a89c01 	strteq	r9, [r8], #3073	; 0xc01
 230:	060f0000 	streq	r0, [pc], -r0
 234:	b8000001 	stmdalt	r0, {r0}
 238:	05000004 	streq	r0, [r0, #-4]
 23c:	00000003 	andeq	r0, r0, r3
 240:	00081000 	andeq	r1, r8, r0
 244:	00000000 	andeq	r0, r0, r0
 248:	02a10000 	adceq	r0, r1, #0
 24c:	5f110000 	svcpl	0x00110000
 250:	01040075 	tsteq	r4, r5, ror r0
 254:	026f0543 	rsbeq	r0, pc, #281018368	; 0x10c00000
 258:	73120000 	tstvc	r2, #0
 25c:	05430100 	strbeq	r0, [r3, #-256]	; 0xffffff00
 260:	00000135 	andeq	r0, r0, r5, lsr r1
 264:	01007512 	tsteq	r0, r2, lsl r5
 268:	002c0543 	eoreq	r0, ip, r3, asr #10
 26c:	13000000 	movwne	r0, #0
 270:	43010078 	movwmi	r0, #4216	; 0x1078
 274:	00024e05 	andeq	r4, r2, r5, lsl #28
 278:	78651400 	stmdavc	r5!, {sl, ip}^
 27c:	43010070 	movwmi	r0, #4208	; 0x1070
 280:	00002c05 	andeq	r2, r0, r5, lsl #24
 284:	00150200 	andseq	r0, r5, r0, lsl #4
 288:	01000001 	tsteq	r0, r1
 28c:	002c0543 	eoreq	r0, ip, r3, asr #10
 290:	151f0000 	ldrne	r0, [pc, #-0]	; 298 <.debug_info+0x298>
 294:	0000001b 	andeq	r0, r0, fp, lsl r0
 298:	2c054301 	stccs	3, cr4, [r5], {1}
 29c:	01000000 	mrseq	r0, (UNDEF: 0)
 2a0:	00081000 	andeq	r1, r8, r0
 2a4:	00000000 	andeq	r0, r0, r0
 2a8:	030a0000 	movweq	r0, #40960	; 0xa000
 2ac:	5f110000 	svcpl	0x00110000
 2b0:	01040075 	tsteq	r4, r5, ror r0
 2b4:	02cf0544 	sbceq	r0, pc, #68, 10	; 0x11000000
 2b8:	73120000 	tstvc	r2, #0
 2bc:	05440100 	strbeq	r0, [r4, #-256]	; 0xffffff00
 2c0:	00000135 	andeq	r0, r0, r5, lsr r1
 2c4:	01007512 	tsteq	r0, r2, lsl r5
 2c8:	002c0544 	eoreq	r0, ip, r4, asr #10
 2cc:	16000000 	strne	r0, [r0], -r0
 2d0:	44010078 	strmi	r0, [r1], #-120	; 0xffffff88
 2d4:	0002ae05 	andeq	sl, r2, r5, lsl #28
 2d8:	17530100 	ldrbne	r0, [r3, -r0, lsl #2]
 2dc:	00707865 	rsbseq	r7, r0, r5, ror #16
 2e0:	2c054401 	cfstrscs	mvf4, [r5], {1}
 2e4:	04000000 	streq	r0, [r0], #-0
 2e8:	00000000 	andeq	r0, r0, r0
 2ec:	15000000 	strne	r0, [r0, #-0]
 2f0:	00000100 	andeq	r0, r0, r0, lsl #2
 2f4:	2c054401 	cfstrscs	mvf4, [r5], {1}
 2f8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 2fc:	00001b15 	andeq	r1, r0, r5, lsl fp
 300:	05440100 	strbeq	r0, [r4, #-256]	; 0xffffff00
 304:	0000002c 	andeq	r0, r0, ip, lsr #32
 308:	08100003 	ldmdaeq	r0, {r0, r1}
 30c:	00000000 	andeq	r0, r0, r0
 310:	6a000000 	bvs	318 <.debug_info+0x318>
 314:	11000003 	tstne	r0, r3
 318:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 31c:	38054501 	stmdacc	r5, {r0, r8, sl, lr}
 320:	12000003 	andne	r0, r0, #3
 324:	45010073 	strmi	r0, [r1, #-115]	; 0xffffff8d
 328:	00013505 	andeq	r3, r1, r5, lsl #10
 32c:	00751200 	rsbseq	r1, r5, r0, lsl #4
 330:	2c054501 	cfstr32cs	mvfx4, [r5], {1}
 334:	00000000 	andeq	r0, r0, r0
 338:	01007813 	tsteq	r0, r3, lsl r8
 33c:	03170545 	tsteq	r7, #289406976	; 0x11400000
 340:	65140000 	ldrvs	r0, [r4, #-0]
 344:	01007078 	tsteq	r0, r8, ror r0
 348:	002c0545 	eoreq	r0, ip, r5, asr #10
 34c:	15200000 	strne	r0, [r0, #-0]!
 350:	00000100 	andeq	r0, r0, r0, lsl #2
 354:	2c054501 	cfstr32cs	mvfx4, [r5], {1}
 358:	1f000000 	svcne	0x00000000
 35c:	00001b15 	andeq	r1, r0, r5, lsl fp
 360:	05450100 	strbeq	r0, [r5, #-256]	; 0xffffff00
 364:	0000002c 	andeq	r0, r0, ip, lsr #32
 368:	08100001 	ldmdaeq	r0, {r0}
 36c:	00000000 	andeq	r0, r0, r0
 370:	ca000000 	bgt	378 <.debug_info+0x378>
 374:	11000003 	tstne	r0, r3
 378:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 37c:	98054601 	stmdals	r5, {r0, r9, sl, lr}
 380:	12000003 	andne	r0, r0, #3
 384:	46010073 			; <UNDEFINED> instruction: 0x46010073
 388:	00013505 	andeq	r3, r1, r5, lsl #10
 38c:	00751200 	rsbseq	r1, r5, r0, lsl #4
 390:	2c054601 	stccs	6, cr4, [r5], {1}
 394:	00000000 	andeq	r0, r0, r0
 398:	01007813 	tsteq	r0, r3, lsl r8
 39c:	03770546 	cmneq	r7, #293601280	; 0x11800000
 3a0:	65140000 	ldrvs	r0, [r4, #-0]
 3a4:	01007078 	tsteq	r0, r8, ror r0
 3a8:	002c0546 	eoreq	r0, ip, r6, asr #10
 3ac:	15800000 	strne	r0, [r0]
 3b0:	00000100 	andeq	r0, r0, r0, lsl #2
 3b4:	2c054601 	stccs	6, cr4, [r5], {1}
 3b8:	1f000000 	svcne	0x00000000
 3bc:	00001b15 	andeq	r1, r0, r5, lsl fp
 3c0:	05460100 	strbeq	r0, [r6, #-256]	; 0xffffff00
 3c4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3c8:	08100001 	ldmdaeq	r0, {r0}
 3cc:	00000000 	andeq	r0, r0, r0
 3d0:	2b000000 	blcs	3d8 <.debug_info+0x3d8>
 3d4:	11000004 	tstne	r0, r4
 3d8:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 3dc:	f8054701 			; <UNDEFINED> instruction: 0xf8054701
 3e0:	12000003 	andne	r0, r0, #3
 3e4:	47010073 	smlsdxmi	r1, r3, r0, r0
 3e8:	00013505 	andeq	r3, r1, r5, lsl #10
 3ec:	00751200 	rsbseq	r1, r5, r0, lsl #4
 3f0:	2c054701 	stccs	7, cr4, [r5], {1}
 3f4:	00000000 	andeq	r0, r0, r0
 3f8:	01007813 	tsteq	r0, r3, lsl r8
 3fc:	03d70547 	bicseq	r0, r7, #297795584	; 0x11c00000
 400:	65180000 	ldrvs	r0, [r8, #-0]
 404:	01007078 	tsteq	r0, r8, ror r0
 408:	002c0547 	eoreq	r0, ip, r7, asr #10
 40c:	02000000 	andeq	r0, r0, #0
 410:	00010015 	andeq	r0, r1, r5, lsl r0
 414:	05470100 	strbeq	r0, [r7, #-256]	; 0xffffff00
 418:	0000002c 	andeq	r0, r0, ip, lsr #32
 41c:	001b151f 	andseq	r1, fp, pc, lsl r5
 420:	47010000 	strmi	r0, [r1, -r0]
 424:	00002c05 	andeq	r2, r0, r5, lsl #24
 428:	10000100 	andne	r0, r0, r0, lsl #2
 42c:	00000008 	andeq	r0, r0, r8
 430:	00000000 	andeq	r0, r0, r0
 434:	00000494 	muleq	r0, r4, r4
 438:	00755f11 	rsbseq	r5, r5, r1, lsl pc
 43c:	05480104 	strbeq	r0, [r8, #-260]	; 0xfffffefc
 440:	00000459 	andeq	r0, r0, r9, asr r4
 444:	01007312 	tsteq	r0, r2, lsl r3
 448:	01350548 	teqeq	r5, r8, asr #10
 44c:	75120000 	ldrvc	r0, [r2, #-0]
 450:	05480100 	strbeq	r0, [r8, #-256]	; 0xffffff00
 454:	0000002c 	andeq	r0, r0, ip, lsr #32
 458:	00781600 	rsbseq	r1, r8, r0, lsl #12
 45c:	38054801 	stmdacc	r5, {r0, fp, lr}
 460:	01000004 	tsteq	r0, r4
 464:	78651753 	stmdavc	r5!, {r0, r1, r4, r6, r8, r9, sl, ip}^
 468:	48010070 	stmdami	r1, {r4, r5, r6}
 46c:	00002c05 	andeq	r2, r0, r5, lsl #24
 470:	00002800 	andeq	r2, r0, r0, lsl #16
 474:	00002400 	andeq	r2, r0, r0, lsl #8
 478:	01001500 	tsteq	r0, r0, lsl #10
 47c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
 480:	00002c05 	andeq	r2, r0, r5, lsl #24
 484:	1b151900 	blne	54688c <timer_interrupt_init+0x546870>
 488:	01000000 	mrseq	r0, (UNDEF: 0)
 48c:	002c0548 	eoreq	r0, ip, r8, asr #10
 490:	007f0000 	rsbseq	r0, pc, r0
 494:	00001019 	andeq	r1, r0, r9, lsl r0
 498:	00054300 	andeq	r4, r5, r0, lsl #6
 49c:	50011a00 	andpl	r1, r1, r0, lsl #20
 4a0:	010c0305 	tsteq	ip, r5, lsl #6
 4a4:	00000000 	andeq	r0, r0, r0
 4a8:	0000b41b 	andeq	fp, r0, fp, lsl r4
 4ac:	0004b800 	andeq	fp, r4, r0, lsl #16
 4b0:	002c1c00 	eoreq	r1, ip, r0, lsl #24
 4b4:	00130000 	andseq	r0, r3, r0
 4b8:	0004a809 	andeq	sl, r4, r9, lsl #16
 4bc:	00b81d00 	adcseq	r1, r8, r0, lsl #26
 4c0:	11010000 	mrsne	r0, (UNDEF: 1)
 4c4:	00001c06 	andeq	r1, r0, r6, lsl #24
 4c8:	00004000 	andeq	r4, r0, r0
 4cc:	439c0100 	orrsmi	r0, ip, #0, 2
 4d0:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
 4d4:	00000183 	andeq	r0, r0, r3, lsl #3
 4d8:	2c241101 	stfcss	f1, [r4], #-4
 4dc:	51000000 	mrspl	r0, (UNDEF: 0)
 4e0:	4d000000 	stcmi	0, cr0, [r0, #-0]
 4e4:	1f000000 	svcne	0x00000000
 4e8:	00000028 	andeq	r0, r0, r8, lsr #32
 4ec:	0000021c 	andeq	r0, r0, ip, lsl r2
 4f0:	00003420 	andeq	r3, r0, r0, lsr #8
 4f4:	00054f00 	andeq	r4, r5, r0, lsl #30
 4f8:	00050c00 	andeq	r0, r5, r0, lsl #24
 4fc:	50011a00 	andpl	r1, r1, r0, lsl #20
 500:	b2180c05 	andslt	r0, r8, #1280	; 0x500
 504:	011a2000 	tsteq	sl, r0
 508:	00310151 	eorseq	r0, r1, r1, asr r1
 50c:	00004020 	andeq	r4, r0, r0, lsr #32
 510:	00054f00 	andeq	r4, r5, r0, lsl #30
 514:	00052900 	andeq	r2, r5, r0, lsl #18
 518:	50011a00 	andpl	r1, r1, r0, lsl #20
 51c:	b4000c05 	strlt	r0, [r0], #-3077	; 0xfffff3fb
 520:	011a2000 	tsteq	sl, r0
 524:	00740251 	rsbseq	r0, r4, r1, asr r2
 528:	004c1900 	subeq	r1, ip, r0, lsl #18
 52c:	054f0000 	strbeq	r0, [pc, #-0]	; 534 <.debug_info+0x534>
 530:	011a0000 	tsteq	sl, r0
 534:	080c0550 	stmdaeq	ip, {r4, r6, r8, sl}
 538:	1a2000b4 	bne	800810 <timer_interrupt_init+0x8007f4>
 53c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
 540:	210000a2 	smlatbcs	r0, r2, r0, r0
 544:	00000216 	andeq	r0, r0, r6, lsl r2
 548:	00000216 	andeq	r0, r0, r6, lsl r2
 54c:	21062802 	tstcs	r6, r2, lsl #16
 550:	00000087 	andeq	r0, r0, r7, lsl #1
 554:	00000087 	andeq	r0, r0, r7, lsl #1
 558:	0006ad02 	andeq	sl, r6, r2, lsl #26

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <timer_interrupt_init+0x2c0090>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <timer_interrupt_init+0xe83824>
  30:	0b390b3b 	bleq	e42d24 <timer_interrupt_init+0xe42d08>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <timer_interrupt_init+0x380c38>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b3a0b0b 	bleq	e82ca4 <timer_interrupt_init+0xe82c88>
  74:	0b390b3b 	bleq	e42d68 <timer_interrupt_init+0xe42d4c>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3b0b3a0e 	blcc	2ce8c0 <timer_interrupt_init+0x2ce8a4>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	0d0b0b13 	vstreq	d0, [fp, #-76]	; 0xffffffb4
  8c:	380b0c0b 	stmdacc	fp, {r0, r1, r3, sl, fp}
  90:	0c00000b 	stceq	0, cr0, [r0], {11}
  94:	0b3e0104 	bleq	f804ac <timer_interrupt_init+0xf80490>
  98:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  9c:	0b3b0b3a 	bleq	ec2d8c <timer_interrupt_init+0xec2d70>
  a0:	13010b39 	movwne	r0, #6969	; 0x1b39
  a4:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
  a8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  ac:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
  b0:	0e03012e 	adfeqsp	f0, f3, #0.5
  b4:	0b3b0b3a 	bleq	ec2da4 <timer_interrupt_init+0xec2d88>
  b8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c4:	00130119 	andseq	r0, r3, r9, lsl r1
  c8:	00340f00 	eorseq	r0, r4, r0, lsl #30
  cc:	13490e03 	movtne	r0, #40451	; 0x9e03
  d0:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  d4:	0b100000 	bleq	4000dc <timer_interrupt_init+0x4000c0>
  d8:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  dc:	00130106 	andseq	r0, r3, r6, lsl #2
  e0:	01171100 	tsteq	r7, r0, lsl #2
  e4:	0b0b0803 	bleq	2c20f8 <timer_interrupt_init+0x2c20dc>
  e8:	0b3b0b3a 	bleq	ec2dd8 <timer_interrupt_init+0xec2dbc>
  ec:	13010b39 	movwne	r0, #6969	; 0x1b39
  f0:	0d120000 	ldceq	0, cr0, [r2, #-0]
  f4:	3a080300 	bcc	200cfc <timer_interrupt_init+0x200ce0>
  f8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  fc:	0013490b 	andseq	r4, r3, fp, lsl #18
 100:	00341300 	eorseq	r1, r4, r0, lsl #6
 104:	0b3a0803 	bleq	e82118 <timer_interrupt_init+0xe820fc>
 108:	0b390b3b 	bleq	e42dfc <timer_interrupt_init+0xe42de0>
 10c:	00001349 	andeq	r1, r0, r9, asr #6
 110:	03003414 	movweq	r3, #1044	; 0x414
 114:	3b0b3a08 	blcc	2ce93c <timer_interrupt_init+0x2ce920>
 118:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 11c:	000b1c13 	andeq	r1, fp, r3, lsl ip
 120:	00341500 	eorseq	r1, r4, r0, lsl #10
 124:	0b3a0e03 	bleq	e83938 <timer_interrupt_init+0xe8391c>
 128:	0b390b3b 	bleq	e42e1c <timer_interrupt_init+0xe42e00>
 12c:	0b1c1349 	bleq	704e58 <timer_interrupt_init+0x704e3c>
 130:	34160000 	ldrcc	r0, [r6], #-0
 134:	3a080300 	bcc	200d3c <timer_interrupt_init+0x200d20>
 138:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 13c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 140:	17000018 	smladne	r0, r8, r0, r0
 144:	08030034 	stmdaeq	r3, {r2, r4, r5}
 148:	0b3b0b3a 	bleq	ec2e38 <timer_interrupt_init+0xec2e1c>
 14c:	13490b39 	movtne	r0, #39737	; 0x9b39
 150:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 154:	18000017 	stmdane	r0, {r0, r1, r2, r4}
 158:	08030034 	stmdaeq	r3, {r2, r4, r5}
 15c:	0b3b0b3a 	bleq	ec2e4c <timer_interrupt_init+0xec2e30>
 160:	13490b39 	movtne	r0, #39737	; 0x9b39
 164:	0000051c 	andeq	r0, r0, ip, lsl r5
 168:	01828919 	orreq	r8, r2, r9, lsl r9
 16c:	31011101 	tstcc	r1, r1, lsl #2
 170:	1a000013 	bne	1c4 <.debug_abbrev+0x1c4>
 174:	0001828a 	andeq	r8, r1, sl, lsl #5
 178:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 17c:	1b000018 	blne	1e4 <.debug_abbrev+0x1e4>
 180:	13490101 	movtne	r0, #37121	; 0x9101
 184:	00001301 	andeq	r1, r0, r1, lsl #6
 188:	4900211c 	stmdbmi	r0, {r2, r3, r4, r8, sp}
 18c:	000b2f13 	andeq	r2, fp, r3, lsl pc
 190:	012e1d00 			; <UNDEFINED> instruction: 0x012e1d00
 194:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 198:	0b3b0b3a 	bleq	ec2e88 <timer_interrupt_init+0xec2e6c>
 19c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1a4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1a8:	00130119 	andseq	r0, r3, r9, lsl r1
 1ac:	00051e00 	andeq	r1, r5, r0, lsl #28
 1b0:	0b3a0e03 	bleq	e839c4 <timer_interrupt_init+0xe839a8>
 1b4:	0b390b3b 	bleq	e42ea8 <timer_interrupt_init+0xe42e8c>
 1b8:	17021349 	strne	r1, [r2, -r9, asr #6]
 1bc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 1c0:	82891f00 	addhi	r1, r9, #0, 30
 1c4:	01110001 	tsteq	r1, r1
 1c8:	00001331 	andeq	r1, r0, r1, lsr r3
 1cc:	01828920 	orreq	r8, r2, r0, lsr #18
 1d0:	31011101 	tstcc	r1, r1, lsl #2
 1d4:	00130113 	andseq	r0, r3, r3, lsl r1
 1d8:	002e2100 	eoreq	r2, lr, r0, lsl #2
 1dc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 1e0:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 1e4:	0b3b0b3a 	bleq	ec2ed4 <timer_interrupt_init+0xec2eb8>
 1e8:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00202017 	eoreq	r2, r0, r7, lsl r0
   4:	00000008 	andeq	r0, r0, r8
   8:	00000008 	andeq	r0, r0, r8
   c:	9f340002 	svcls	0x00340002
  10:	00000008 	andeq	r0, r0, r8
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
  18:	9f3c0002 	svcls	0x003c0002
	...
  24:	00707067 	rsbseq	r7, r0, r7, rrx
  28:	00000008 	andeq	r0, r0, r8
  2c:	00000008 	andeq	r0, r0, r8
  30:	3c400004 	mcrrcc	0, 0, r0, r0, cr4
  34:	00089f24 	andeq	r9, r8, r4, lsr #30
  38:	001c0000 	andseq	r0, ip, r0
  3c:	00050000 	andeq	r0, r5, r0
  40:	243ffe08 	ldrtcs	pc, [pc], #-3592	; 48 <.debug_loc+0x48>	; <UNPREDICTABLE>
  44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  50:	00001c00 	andeq	r1, r0, r0, lsl #24
  54:	00002700 	andeq	r2, r0, r0, lsl #14
  58:	50000100 	andpl	r0, r0, r0, lsl #2
  5c:	00000027 	andeq	r0, r0, r7, lsr #32
  60:	0000005c 	andeq	r0, r0, ip, asr r0
  64:	00540001 	subseq	r0, r4, r1
  68:	00000000 	andeq	r0, r0, r0
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000176 	andeq	r0, r0, r6, ror r1
   4:	00c40003 	sbceq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	2f006564 	svccs	0x00006564
  54:	2f727375 	svccs	0x00727375
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  6c:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  70:	2f312e32 	svccs	0x00312e32
  74:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  78:	00656475 	rsbeq	r6, r5, r5, ror r4
  7c:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  80:	692d7265 	pushvs	{r0, r2, r5, r6, r9, ip, sp, lr}
  84:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  88:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  8c:	0100632e 	tsteq	r0, lr, lsr #6
  90:	70720000 	rsbsvc	r0, r2, r0
  94:	00682e69 	rsbeq	r2, r8, r9, ror #28
  98:	72000002 	andvc	r0, r0, #2
  9c:	612d6970 			; <UNDEFINED> instruction: 0x612d6970
  a0:	69746d72 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^
  a4:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  a8:	00020068 	andeq	r0, r2, r8, rrx
  ac:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b0:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  b4:	00030068 	andeq	r0, r3, r8, rrx
  b8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  bc:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  c0:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  c4:	2e737470 	mrccs	4, 3, r7, cr3, cr0, {3}
  c8:	00020068 	andeq	r0, r2, r8, rrx
  cc:	27050000 	strcs	r0, [r5, -r0]
  d0:	00020500 	andeq	r0, r2, r0, lsl #10
  d4:	03000000 	movweq	r0, #0
  d8:	0505013e 	streq	r0, [r5, #-318]	; 0xfffffec2
  dc:	0101014e 	tsteq	r1, lr, asr #2
  e0:	01010101 	tsteq	r1, r1, lsl #2
  e4:	01010101 	tsteq	r1, r1, lsl #2
  e8:	01010101 	tsteq	r1, r1, lsl #2
  ec:	01010101 	tsteq	r1, r1, lsl #2
  f0:	01010113 	tsteq	r1, r3, lsl r1
  f4:	01010101 	tsteq	r1, r1, lsl #2
  f8:	01010101 	tsteq	r1, r1, lsl #2
  fc:	01010101 	tsteq	r1, r1, lsl #2
 100:	01010101 	tsteq	r1, r1, lsl #2
 104:	01010113 	tsteq	r1, r3, lsl r1
 108:	01010101 	tsteq	r1, r1, lsl #2
 10c:	01010101 	tsteq	r1, r1, lsl #2
 110:	01010101 	tsteq	r1, r1, lsl #2
 114:	01010101 	tsteq	r1, r1, lsl #2
 118:	01010113 	tsteq	r1, r3, lsl r1
 11c:	01010101 	tsteq	r1, r1, lsl #2
 120:	01010101 	tsteq	r1, r1, lsl #2
 124:	01010101 	tsteq	r1, r1, lsl #2
 128:	01010101 	tsteq	r1, r1, lsl #2
 12c:	01010113 	tsteq	r1, r3, lsl r1
 130:	01010101 	tsteq	r1, r1, lsl #2
 134:	01010101 	tsteq	r1, r1, lsl #2
 138:	01010101 	tsteq	r1, r1, lsl #2
 13c:	01010101 	tsteq	r1, r1, lsl #2
 140:	01010113 	tsteq	r1, r3, lsl r1
 144:	01010101 	tsteq	r1, r1, lsl #2
 148:	01010101 	tsteq	r1, r1, lsl #2
 14c:	01010101 	tsteq	r1, r1, lsl #2
 150:	01010101 	tsteq	r1, r1, lsl #2
 154:	31050113 	tstcc	r5, r3, lsl r1
 158:	13050501 	movwne	r0, #21761	; 0x5501
 15c:	4b060105 	blmi	180578 <timer_interrupt_init+0x18055c>
 160:	03062d05 	movweq	r2, #27909	; 0x6d05
 164:	01066646 	tsteq	r6, r6, asr #12
 168:	4b060505 	blmi	181584 <timer_interrupt_init+0x181568>
 16c:	056a6a32 	strbeq	r6, [sl, #-2610]!	; 0xfffff5ce
 170:	1d030601 	stcne	6, cr0, [r3, #-4]
 174:	00080266 	andeq	r0, r8, r6, ror #4
 178:	Address 0x0000000000000178 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
   8:	6d726100 	ldfvse	f6, [r2, #-0]
   c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  10:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
  14:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  18:	73006c6f 	movwvc	r6, #3183	; 0xc6f
  1c:	615f7465 	cmpvs	pc, r5, ror #8
  20:	2e006c6c 	cdpcs	12, 0, cr6, cr0, cr12, {3}
  24:	6174732f 	cmnvs	r4, pc, lsr #6
  28:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  2c:	742f6372 	strtvc	r6, [pc], #-882	; 34 <.debug_str+0x34>
  30:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  34:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  38:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  3c:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
  40:	6d726100 	ldfvse	f6, [r2, #-0]
  44:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  48:	425f7265 	subsmi	r7, pc, #1342177286	; 0x50000006
  4c:	00657361 	rsbeq	r7, r5, r1, ror #6
  50:	61736944 	cmnvs	r3, r4, asr #18
  54:	5f656c62 	svcpl	0x00656c62
  58:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  5c:	7300325f 	movwvc	r3, #607	; 0x25f
  60:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  64:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  68:	756f6300 	strbvc	r6, [pc, #-768]!	; fffffd70 <timer_interrupt_init+0xfffffd54>
  6c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  70:	6572705f 	ldrbvs	r7, [r2, #-95]!	; 0xffffffa1
  74:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  78:	72007265 	andvc	r7, r0, #1342177286	; 0x50000006
  7c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  80:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  84:	50007261 	andpl	r7, r0, r1, ror #4
  88:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
  8c:	51494600 	cmppl	r9, r0, lsl #12
  90:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  94:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffecc <timer_interrupt_init+0xfffffeb0>
  98:	6d726100 	ldfvse	f6, [r2, #-0]
  9c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  a0:	4c5f7265 	lfmmi	f7, 2, [pc], {101}	; 0x65
  a4:	0064616f 	rsbeq	r6, r4, pc, ror #2
  a8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  ac:	5f726574 	svcpl	0x00726574
  b0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  b4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  b8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  bc:	6e695f72 	mcrvs	15, 3, r5, cr9, cr2, {3}
  c0:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  c4:	5f747075 	svcpl	0x00747075
  c8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  cc:	51524900 	cmppl	r2, r0, lsl #18
  d0:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
  d4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  d8:	4500325f 	strmi	r3, [r0, #-607]	; 0xfffffda1
  dc:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  e0:	52495f65 	subpl	r5, r9, #404	; 0x194
  e4:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
  e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ec:	6f6c2067 	svcvs	0x006c2067
  f0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  f4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 100:	66696873 			; <UNDEFINED> instruction: 0x66696873
 104:	5f5f0074 	svcpl	0x005f0074
 108:	434e5546 	movtmi	r5, #58694	; 0xe546
 10c:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 110:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
 114:	335f6573 	cmpcc	pc, #482344960	; 0x1cc00000
 118:	74696232 	strbtvc	r6, [r9], #-562	; 0xfffffdce
 11c:	756f635f 	strbvc	r6, [pc, #-863]!	; fffffdc5 <timer_interrupt_init+0xfffffda9>
 120:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 124:	6d726100 	ldfvse	f6, [r2, #-0]
 128:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 12c:	495f7265 	ldmdbmi	pc, {r0, r2, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 130:	6c435152 	stfvse	f5, [r3], {82}	; 0x52
 134:	00726165 	rsbseq	r6, r2, r5, ror #2
 138:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 13c:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 140:	5f735152 	svcpl	0x00735152
 144:	72610032 	rsbvc	r0, r1, #50	; 0x32
 148:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 14c:	5f72656d 	svcpl	0x0072656d
 150:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
 154:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
 158:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 15c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 160:	00726168 	rsbseq	r6, r2, r8, ror #2
 164:	61736944 	cmnvs	r3, r4, asr #18
 168:	5f656c62 	svcpl	0x00656c62
 16c:	69736142 	ldmdbvs	r3!, {r1, r6, r8, sp, lr}^
 170:	52495f63 	subpl	r5, r9, #396	; 0x18c
 174:	73007351 	movwvc	r7, #849	; 0x351
 178:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 17c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 180:	6e007261 	cdpvs	2, 0, cr7, cr0, cr1, {3}
 184:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
 188:	6c007365 	stcvs	3, cr7, [r0], {101}	; 0x65
 18c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 190:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 194:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 198:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 19c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1a0:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 1a4:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1a8:	7000745f 	andvc	r7, r0, pc, asr r4
 1ac:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1b4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1bc:	6d726100 	ldfvse	f6, [r2, #-0]
 1c0:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 1c4:	525f7265 	subspl	r7, pc, #1342177286	; 0x50000006
 1c8:	52495741 	subpl	r5, r9, #17039360	; 0x1040000
 1cc:	72700051 	rsbsvc	r0, r0, #81	; 0x51
 1d0:	61637365 	cmnvs	r3, r5, ror #6
 1d4:	0072656c 	rsbseq	r6, r2, ip, ror #10
 1d8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1dc:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 1e0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1e4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 1e8:	6100746e 	tstvs	r0, lr, ror #8
 1ec:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 1f4 <.debug_str+0x1f4>
 1f0:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 1f4:	6c65525f 	sfmvs	f5, 2, [r5], #-380	; 0xfffffe84
 1f8:	0064616f 	rsbeq	r6, r4, pc, ror #2
 1fc:	5f697072 	svcpl	0x00697072
 200:	5f6d7261 	svcpl	0x006d7261
 204:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 208:	74635f72 	strbtvc	r5, [r3], #-3954	; 0xfffff08e
 20c:	745f6c72 	ldrbvc	r6, [pc], #-3186	; 214 <.debug_str+0x214>
 210:	61686300 	cmnvs	r8, r0, lsl #6
 214:	72700072 	rsbsvc	r0, r0, #114	; 0x72
 218:	6b746e69 	blvs	1d1bbc4 <timer_interrupt_init+0x1d1bba8>
 21c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 220:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 224:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 228:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 22c:	31393130 	teqcc	r9, r0, lsr r1
 230:	20353230 	eorscs	r3, r5, r0, lsr r2
 234:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 238:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 23c:	415b2029 	cmpmi	fp, r9, lsr #32
 240:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 244:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 248:	6172622d 	cmnvs	r2, sp, lsr #4
 24c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 250:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 254:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 258:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 25c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 260:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 264:	613d7570 	teqvs	sp, r0, ror r5
 268:	31316d72 	teqcc	r1, r2, ror sp
 26c:	7a6a3637 	bvc	1a8db50 <timer_interrupt_init+0x1a8db34>
 270:	20732d66 	rsbscs	r2, r3, r6, ror #26
 274:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 278:	613d656e 	teqvs	sp, lr, ror #10
 27c:	31316d72 	teqcc	r1, r2, ror sp
 280:	7a6a3637 	bvc	1a8db64 <timer_interrupt_init+0x1a8db48>
 284:	20732d66 	rsbscs	r2, r3, r6, ror #26
 288:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 28c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 290:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 294:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 298:	616d2d20 	cmnvs	sp, r0, lsr #26
 29c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 2a0:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 2a4:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 2a8:	6b36766d 	blvs	d9dc64 <timer_interrupt_init+0xd9dc48>
 2ac:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 2b0:	20626467 	rsbcs	r6, r2, r7, ror #8
 2b4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 2b8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 2bc:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 2c0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 2c4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 2c8:	61747365 	cmnvs	r4, r5, ror #6
 2cc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 2d0:	72610067 	rsbvc	r0, r1, #103	; 0x67
 2d4:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 2d8:	5f72656d 	svcpl	0x0072656d
 2dc:	65657246 	strbvs	r7, [r5, #-582]!	; 0xfffffdba
 2e0:	6e6e7552 	mcrvs	5, 3, r7, cr14, cr2, {2}
 2e4:	43676e69 	cmnmi	r7, #1680	; 0x690
 2e8:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
 2ec:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
 2f0:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 2f4:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 2f8:	5f735152 	svcpl	0x00735152
 2fc:	6f6c0031 	svcvs	0x006c0031
 300:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 304:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 308:	2064656e 	rsbcs	r6, r4, lr, ror #10
 30c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 310:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 314:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
 318:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
 31c:	5152495f 	cmppl	r2, pc, asr r9
 320:	69740073 	ldmdbvs	r4!, {r0, r1, r4, r5, r6}^
 324:	5f72656d 	svcpl	0x0072656d
 328:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 32c:	0064656c 	rsbeq	r6, r4, ip, ror #10
 330:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 334:	68635f72 	stmdavs	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 338:	5f6b6365 	svcpl	0x006b6365
 33c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
 340:	00737465 	rsbseq	r7, r3, r5, ror #8
 344:	5f746e69 	svcpl	0x00746e69
 348:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 34c:	0064656c 	rsbeq	r6, r4, ip, ror #10
 350:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 29c <.debug_str+0x29c>
 354:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
 358:	73632f6e 	cmnvc	r3, #440	; 0x1b8
 35c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
 360:	3173632f 	cmncc	r3, pc, lsr #6
 364:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 368:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
 36c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 370:	00697062 	rsbeq	r7, r9, r2, rrx
 374:	5f6d7261 	svcpl	0x006d7261
 378:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 37c:	72505f72 	subsvc	r5, r0, #456	; 0x1c8
 380:	76694465 	strbtvc	r4, [r9], -r5, ror #8
 384:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
 388:	51524900 	cmppl	r2, r0, lsl #18
 38c:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 390:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 394:	4900315f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, ip, sp}
 398:	625f5152 	subsvs	r5, pc, #-2147483628	; 0x80000014
 39c:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
 3a0:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 3a4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 3a8:	6d726100 	ldfvse	f6, [r2, #-0]
 3ac:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 3b0:	4d5f7265 	lfmmi	f7, 2, [pc, #-404]	; 224 <.debug_str+0x224>
 3b4:	656b7361 	strbvs	r7, [fp, #-865]!	; 0xfffffc9f
 3b8:	51524964 	cmppl	r2, r4, ror #18
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <timer_interrupt_init+0x80a5b4>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	200e4201 	andcs	r4, lr, r1, lsl #4
  28:	00040e46 	andeq	r0, r4, r6, asr #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000040 	andeq	r0, r0, r0, asr #32
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <timer_interrupt_init+0x12cd810>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <timer_interrupt_init+0x46414>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_handler>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f2 	strdeq	r0, [r0], -r2
  10:	00007b0c 	andeq	r7, r0, ip, lsl #22
	...
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	57070403 	strpl	r0, [r7, -r3, lsl #8]
  30:	03000000 	movweq	r0, #0
  34:	00e60601 	rsceq	r0, r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000bf05 	andeq	fp, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000dd 	ldrdeq	r0, [r0], -sp
  48:	a0050803 	andge	r0, r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004407 	andeq	r4, r0, r7, lsl #8
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000032 	andeq	r0, r0, r2, lsr r0
  64:	64070803 	strvs	r0, [r7], #-2051	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ae060000 	cdpge	0, 0, cr0, cr6, cr0, {0}
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ba 	strheq	r0, [r0], -sl
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00c90600 	sbceq	r0, r9, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000ce 	andeq	r0, r0, lr, asr #1
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <reboot_handler+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reboot_handler+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reboot_handler+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008c 	andeq	r0, r0, ip, lsl #1
   4:	00700003 	rsbseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  5c:	6f626572 	svcvs	0x00626572
  60:	682d746f 	stmdavs	sp!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
  64:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  68:	632e7265 			; <UNDEFINED> instruction: 0x632e7265
  6c:	00000100 	andeq	r0, r0, r0, lsl #2
  70:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  74:	00020068 	andeq	r0, r2, r8, rrx
  78:	1b050000 	blne	140080 <reboot_handler+0x140080>
  7c:	00020500 	andeq	r0, r2, r0, lsl #10
  80:	15000000 	strne	r0, [r0, #-0]
  84:	05011d05 	streq	r1, [r1, #-3333]	; 0xfffff2fb
  88:	02010601 	andeq	r0, r1, #1048576	; 0x100000
  8c:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <reboot_handler+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	6f6c0072 	svcvs	0x006c0072
  34:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  48:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	00746e69 	rsbseq	r6, r4, r9, ror #28
  64:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  68:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  6c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  70:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  74:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  78:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  7c:	6174732f 	cmnvs	r4, pc, lsr #6
  80:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  84:	642f6372 	strtvs	r6, [pc], #-882	; 8c <.debug_str+0x8c>
  88:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
  8c:	722d746c 	eorvc	r7, sp, #108, 8	; 0x6c000000
  90:	6f6f6265 	svcvs	0x006f6265
  94:	61682d74 	smcvs	33492	; 0x82d4
  98:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  9c:	00632e72 	rsbeq	r2, r3, r2, ror lr
  a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  a8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  ac:	70720074 	rsbsvc	r0, r2, r4, ror r0
  b0:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  b4:	61686374 	smcvs	34356	; 0x8634
  b8:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  bc:	73007261 	movwvc	r7, #609	; 0x261
  c0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	74757000 	ldrbtvc	r7, [r5], #-0
  cc:	6572006b 	ldrbvs	r0, [r2, #-107]!	; 0xffffff95
  d0:	746f6f62 	strbtvc	r6, [pc], #-3938	; d8 <.debug_str+0xd8>
  d4:	6e61685f 	mcrvs	8, 3, r6, cr1, cr15, {2}
  d8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  dc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  e4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  ec:	61686320 	cmnvs	r8, r0, lsr #6
  f0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  f4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  f8:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  fc:	20312e32 	eorscs	r2, r1, r2, lsr lr
 100:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 104:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 108:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 10c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 110:	5b202965 	blpl	80a6ac <reboot_handler+0x80a6ac>
 114:	2f4d5241 	svccs	0x004d5241
 118:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 11c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 120:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 124:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 128:	6f697369 	svcvs	0x00697369
 12c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 130:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 134:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 138:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 13c:	316d7261 	cmncc	sp, r1, ror #4
 140:	6a363731 	bvs	d8de0c <reboot_handler+0xd8de0c>
 144:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 148:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 14c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 150:	316d7261 	cmncc	sp, r1, ror #4
 154:	6a363731 	bvs	d8de20 <reboot_handler+0xd8de20>
 158:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 15c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 160:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 164:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 168:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 16c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 170:	206d7261 	rsbcs	r7, sp, r1, ror #4
 174:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 178:	613d6863 	teqvs	sp, r3, ror #16
 17c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 180:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 184:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 188:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 18c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 190:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 194:	20393975 	eorscs	r3, r9, r5, ror r9
 198:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 19c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1a0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <reboot_handler+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_handler+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reboot_handler+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <undefined_instruction_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <undefined_instruction_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <undefined_instruction_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <undefined_instruction_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <undefined_instruction_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	0000006c 	andeq	r0, r0, ip, rrx
	...
  38:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  20:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  24:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  28:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  2c:	00000000 	andeq	r0, r0, r0
  30:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  34:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  38:	3a73253a 	bcc	1cc9528 <undefined_instruction_vector+0x1cc9528>
  3c:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  40:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  44:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  48:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  4c:	2064656c 	rsbcs	r6, r4, ip, ror #10
  50:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  54:	6f697470 	svcvs	0x00697470
  58:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  5c:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  60:	43502074 	cmpmi	r0, #116	; 0x74
  64:	0a78253d 	beq	1e09560 <undefined_instruction_vector+0x1e09560>
  68:	0000000a 	andeq	r0, r0, sl
  6c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  70:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000129 	andeq	r0, r0, r9, lsr #2
  10:	0000e20c 	andeq	lr, r0, ip, lsl #4
  14:	00001d00 	andeq	r1, r0, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	8e070403 	cdphi	4, 0, cr0, cr7, cr3, {0}
  30:	03000000 	movweq	r0, #0
  34:	011d0601 	tsteq	sp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000d105 	andeq	sp, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000114 	andeq	r0, r0, r4, lsl r1
  48:	b2050803 	andlt	r0, r5, #196608	; 0x30000
  4c:	03000000 	movweq	r0, #0
  50:	00410801 	subeq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00006e07 	andeq	r6, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000005c 	andeq	r0, r0, ip, asr r0
  64:	9b070803 	blls	1c2078 <undefined_instruction_vector+0x1c2078>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c0060000 	andgt	r0, r6, r0
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000cc 	andeq	r0, r0, ip, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	010f0600 	tsteq	pc, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	2c020100 	stfcss	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000810b 	andeq	r8, r0, fp, lsl #2
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00003003 	andeq	r3, r0, r3
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	006c0305 	rsbeq	r0, ip, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	1c000000 	stcne	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	db110000 	blle	44015c <undefined_instruction_vector+0x44015c>
 158:	db000000 	blle	160 <.debug_info+0x160>
 15c:	02000000 	andeq	r0, r0, #0
 160:	4f110628 	svcmi	0x00110628
 164:	4f000000 	svcmi	0x00000000
 168:	02000000 	andeq	r0, r0, #0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <undefined_instruction_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <undefined_instruction_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <undefined_instruction_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <undefined_instruction_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <undefined_instruction_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000098 	muleq	r0, r8, r0
   4:	00780003 	rsbseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  5c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  60:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  64:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  68:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  6c:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  70:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  74:	00000100 	andeq	r0, r0, r0, lsl #2
  78:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  7c:	00020068 	andeq	r0, r2, r8, rrx
  80:	30050000 	andcc	r0, r5, r0
  84:	00020500 	andeq	r0, r2, r0, lsl #10
  88:	13000000 	movwne	r0, #0
  8c:	32050106 	andcc	r0, r5, #-2147483647	; 0x80000001
  90:	06014a06 	streq	r4, [r1], -r6, lsl #20
  94:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  98:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  1c:	6f682f00 	svcvs	0x00682f00
  20:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  24:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  28:	30343173 	eorscc	r3, r4, r3, ror r1
  2c:	73632f65 	cmnvc	r3, #404	; 0x194
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffe9c <undefined_instruction_vector+0xfffffe9c>
  3c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  40:	736e7500 	cmnvc	lr, #0, 10
  44:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  48:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  4c:	63007261 	movwvs	r7, #609	; 0x261
  50:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  54:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  58:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  6c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  70:	2074726f 	rsbscs	r7, r4, pc, ror #4
  74:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  78:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  7c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  80:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  84:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  88:	5f4e4f49 	svcpl	0x004e4f49
  8c:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  90:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  94:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  98:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  9c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  ac:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b0:	6f6c0074 	svcvs	0x006c0074
  b4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  b8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c0:	5f697072 	svcpl	0x00697072
  c4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  c8:	00726168 	rsbseq	r6, r2, r8, ror #2
  cc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d0:	6f687300 	svcvs	0x00687300
  d4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  d8:	7000746e 	andvc	r7, r0, lr, ror #8
  dc:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  e0:	2f2e006b 	svccs	0x002e006b
  e4:	66617473 			; <UNDEFINED> instruction: 0x66617473
  e8:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  ec:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  f0:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  f4:	61682d74 	smcvs	33492	; 0x82d4
  f8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  fc:	6e752d72 	mrcvs	13, 3, r2, cr5, cr2, {3}
 100:	69666564 	stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
 104:	2d64656e 	cfstr64cs	mvdx6, [r4, #-440]!	; 0xfffffe48
 108:	74736e69 	ldrbtvc	r6, [r3], #-3689	; 0xfffff197
 10c:	7000632e 	andvc	r6, r0, lr, lsr #6
 110:	006b7475 	rsbeq	r7, fp, r5, ror r4
 114:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 118:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 11c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 120:	2064656e 	rsbcs	r6, r4, lr, ror #10
 124:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 128:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 12c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 130:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 134:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 138:	31393130 	teqcc	r9, r0, lsr r1
 13c:	20353230 	eorscs	r3, r5, r0, lsr r2
 140:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 144:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 148:	415b2029 	cmpmi	fp, r9, lsr #32
 14c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 150:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 154:	6172622d 	cmnvs	r2, sp, lsr #4
 158:	2068636e 	rsbcs	r6, r8, lr, ror #6
 15c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 160:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 164:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 168:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 16c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 170:	613d7570 	teqvs	sp, r0, ror r5
 174:	31316d72 	teqcc	r1, r2, ror sp
 178:	7a6a3637 	bvc	1a8da5c <undefined_instruction_vector+0x1a8da5c>
 17c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 180:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 184:	613d656e 	teqvs	sp, lr, ror #10
 188:	31316d72 	teqcc	r1, r2, ror sp
 18c:	7a6a3637 	bvc	1a8da70 <undefined_instruction_vector+0x1a8da70>
 190:	20732d66 	rsbscs	r2, r3, r6, ror #26
 194:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 198:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 19c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1a0:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1a4:	616d2d20 	cmnvs	sp, r0, lsr #26
 1a8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1ac:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1b0:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1b4:	6b36766d 	blvs	d9db70 <undefined_instruction_vector+0xd9db70>
 1b8:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1bc:	20626467 	rsbcs	r6, r2, r7, ror #8
 1c0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1c4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1c8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1cc:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1d0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1d4:	61747365 	cmnvs	r4, r5, ror #6
 1d8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1dc:	Address 0x00000000000001dc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <undefined_instruction_vector+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <undefined_instruction_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <undefined_instruction_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


asm-helpers.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <asm_not_reached_helper>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03004 	mov	r3, #4
  10:	e59f200c 	ldr	r2, [pc, #12]	; 24 <asm_not_reached_helper+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	; 28 <asm_not_reached_helper+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	; 2c <asm_not_reached_helper+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0

00000030 <asm_not_implemented_helper>:
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12
  38:	e58d0000 	str	r0, [sp]
  3c:	e3a03007 	mov	r3, #7
  40:	e59f200c 	ldr	r2, [pc, #12]	; 54 <asm_not_implemented_helper+0x24>
  44:	e59f100c 	ldr	r1, [pc, #12]	; 58 <asm_not_implemented_helper+0x28>
  48:	e59f000c 	ldr	r0, [pc, #12]	; 5c <asm_not_implemented_helper+0x2c>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000048 	andeq	r0, r0, r8, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	2d6d7361 	stclcs	3, cr7, [sp, #-388]!	; 0xfffffe7c
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
  18:	00000063 	andeq	r0, r0, r3, rrx
  1c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  20:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  24:	3a73253a 	bcc	1cc9514 <asm_not_implemented_helper+0x1cc94e4>
  28:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  2c:	736f706d 	cmnvc	pc, #109	; 0x6d
  30:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  34:	72203a65 	eorvc	r3, r0, #413696	; 0x65000
  38:	68636165 	stmdavs	r3!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	70206465 	eorvc	r6, r0, r5, ror #8
  40:	78253d63 	stmdavc	r5!, {r0, r1, r5, r6, r8, sl, fp, ip, sp}
  44:	00000a0a 	andeq	r0, r0, sl, lsl #20
  48:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  4c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  50:	3a73253a 	bcc	1cc9540 <asm_not_implemented_helper+0x1cc9510>
  54:	753a6425 	ldrvc	r6, [sl, #-1061]!	; 0xfffffbdb
  58:	706d696e 	rsbvc	r6, sp, lr, ror #18
  5c:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0xfffffa94
  60:	6465746e 	strbtvs	r7, [r5], #-1134	; 0xfffffb92
  64:	6370203a 	cmnvs	r0, #58	; 0x3a
  68:	0a78253d 	beq	1e09564 <asm_not_implemented_helper+0x1e09534>
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3933>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	63616572 	cmnvs	r1, #478150656	; 0x1c800000
   c:	5f646568 	svcpl	0x00646568
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	00007265 	andeq	r7, r0, r5, ror #4

00000018 <__FUNCTION__.3937>:
  18:	5f6d7361 	svcpl	0x006d7361
  1c:	5f746f6e 	svcpl	0x00746f6e
  20:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
  24:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  28:	5f646574 	svcpl	0x00646574
  2c:	706c6568 	rsbvc	r6, ip, r8, ror #10
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000134 	andeq	r0, r0, r4, lsr r1
  10:	00003f0c 	andeq	r3, r0, ip, lsl #30
  14:	00001b00 	andeq	r1, r0, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006000 	andeq	r6, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	bd070403 	cfstrslt	mvf0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	01280601 			; <UNDEFINED> instruction: 0x01280601
  38:	02030000 	andeq	r0, r3, #0
  3c:	00010005 	andeq	r0, r1, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000011f 	andeq	r0, r0, pc, lsl r1
  48:	e1050803 	tst	r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	008b0801 	addeq	r0, fp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00007807 	andeq	r7, r0, r7, lsl #16
  5c:	01160400 	tsteq	r6, r0, lsl #8
  60:	34030000 	strcc	r0, [r3], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000066 	andeq	r0, r0, r6, rrx
  70:	ca070803 	bgt	1c2084 <asm_not_implemented_helper+0x1c2054>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	ef070000 	svc	0x00070000
  88:	02000000 	andeq	r0, r0, #0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	000000fb 	strdeq	r0, [r0], -fp
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01110700 	tsteq	r1, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000000 	andeq	r0, r0, r0
  d0:	30060601 	andcc	r0, r6, r1, lsl #12
  d4:	30000000 	andcc	r0, r0, r0
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	0001439c 	muleq	r1, ip, r3
  e0:	63700b00 	cmnvs	r0, #0, 22
  e4:	2a060100 	bcs	1804ec <asm_not_implemented_helper+0x1804bc>
  e8:	0000005d 	andeq	r0, r0, sp, asr r0
  ec:	00000006 	andeq	r0, r0, r6
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000990c 	andeq	r9, r0, ip, lsl #18
  f8:	00015300 	andeq	r5, r1, r0, lsl #6
  fc:	18030500 	stmdane	r3, {r8, sl}
 100:	0d000000 	stceq	0, cr0, [r0, #-0]
 104:	00000050 	andeq	r0, r0, r0, asr r0
 108:	000001e5 	andeq	r0, r0, r5, ror #3
 10c:	00000139 	andeq	r0, r0, r9, lsr r1
 110:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 114:	00004803 	andeq	r4, r0, r3, lsl #16
 118:	51010e00 	tstpl	r1, r0, lsl #28
 11c:	00000305 	andeq	r0, r0, r5, lsl #6
 120:	010e0000 	mrseq	r0, (UNDEF: 14)
 124:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 128:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 12c:	37015301 	strcc	r5, [r1, -r1, lsl #6]
 130:	007d020e 	rsbseq	r0, sp, lr, lsl #4
 134:	5001f303 	andpl	pc, r1, r3, lsl #6
 138:	00540f00 	subseq	r0, r4, r0, lsl #30
 13c:	01f10000 	mvnseq	r0, r0
 140:	10000000 	andne	r0, r0, r0
 144:	000000b4 	strheq	r0, [r0], -r4
 148:	00000153 	andeq	r0, r0, r3, asr r1
 14c:	00002c11 	andeq	r2, r0, r1, lsl ip
 150:	09001a00 	stmdbeq	r0, {r9, fp, ip}
 154:	00000143 	andeq	r0, r0, r3, asr #2
 158:	0000a60a 	andeq	sl, r0, sl, lsl #12
 15c:	06030100 	streq	r0, [r3], -r0, lsl #2
 160:	00000000 	andeq	r0, r0, r0
 164:	00000030 	andeq	r0, r0, r0, lsr r0
 168:	01d09c01 	bicseq	r9, r0, r1, lsl #24
 16c:	700b0000 	andvc	r0, fp, r0
 170:	03010063 	movweq	r0, #4195	; 0x1063
 174:	00005d26 	andeq	r5, r0, r6, lsr #26
 178:	00003900 	andeq	r3, r0, r0, lsl #18
 17c:	00003300 	andeq	r3, r0, r0, lsl #6
 180:	00990c00 	addseq	r0, r9, r0, lsl #24
 184:	01e00000 	mvneq	r0, r0
 188:	03050000 	movweq	r0, #20480	; 0x5000
 18c:	00000000 	andeq	r0, r0, r0
 190:	0000200d 	andeq	r2, r0, sp
 194:	0001e500 	andeq	lr, r1, r0, lsl #10
 198:	0001c600 	andeq	ip, r1, r0, lsl #12
 19c:	50010e00 	andpl	r0, r1, r0, lsl #28
 1a0:	001c0305 	andseq	r0, ip, r5, lsl #6
 1a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 1a8:	00030551 	andeq	r0, r3, r1, asr r5
 1ac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 1b0:	03055201 	movweq	r5, #20993	; 0x5201
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	0153010e 	cmpeq	r3, lr, lsl #2
 1bc:	7d020e34 	stcvc	14, cr0, [r2, #-208]	; 0xffffff30
 1c0:	01f30300 	mvnseq	r0, r0, lsl #6
 1c4:	240f0050 	strcs	r0, [pc], #-80	; 1cc <.debug_info+0x1cc>
 1c8:	f1000000 	cps	#0
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	0000b410 	andeq	fp, r0, r0, lsl r4
 1d4:	0001e000 	andeq	lr, r1, r0
 1d8:	002c1100 	eoreq	r1, ip, r0, lsl #2
 1dc:	00160000 	andseq	r0, r6, r0
 1e0:	0001d009 	andeq	sp, r1, r9
 1e4:	010a1200 	mrseq	r1, R10_fiq
 1e8:	010a0000 	mrseq	r0, (UNDEF: 10)
 1ec:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 1f0:	00591206 	subseq	r1, r9, r6, lsl #4
 1f4:	00590000 	subseq	r0, r9, r0
 1f8:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 1fc:	Address 0x00000000000001fc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <asm_not_implemented_helper+0x2c007c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <asm_not_implemented_helper+0xe83810>
  30:	0b390b3b 	bleq	e42d24 <asm_not_implemented_helper+0xe42cf4>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <asm_not_implemented_helper+0x380c24>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <asm_not_implemented_helper+0xec2d34>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <asm_not_implemented_helper+0xe82070>
  90:	0b390b3b 	bleq	e42d84 <asm_not_implemented_helper+0xe42d54>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	13490e03 	movtne	r0, #40451	; 0x9e03
  a4:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  a8:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  ac:	11010182 	smlabbne	r1, r2, r1, r0
  b0:	01133101 	tsteq	r3, r1, lsl #2
  b4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b8:	0001828a 	andeq	r8, r1, sl, lsl #5
  bc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  c0:	0f000018 	svceq	0x00000018
  c4:	00018289 	andeq	r8, r1, r9, lsl #5
  c8:	13310111 	teqne	r1, #1073741828	; 0x40000004
  cc:	01100000 	tsteq	r0, r0
  d0:	01134901 	tsteq	r3, r1, lsl #18
  d4:	11000013 	tstne	r0, r3, lsl r0
  d8:	13490021 	movtne	r0, #36897	; 0x9021
  dc:	00000b2f 	andeq	r0, r0, pc, lsr #22
  e0:	3f002e12 	svccc	0x00002e12
  e4:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  e8:	3a0e030e 	bcc	380d28 <asm_not_implemented_helper+0x380cf8>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00300000 	eorseq	r0, r0, r0
   8:	004c0000 	subeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00004c50 	andeq	r4, r0, r0, asr ip
  14:	00004f00 	andeq	r4, r0, r0, lsl #30
  18:	7d000200 	sfmvc	f0, 4, [r0, #-0]
  1c:	00004f00 	andeq	r4, r0, r0, lsl #30
  20:	00006000 	andeq	r6, r0, r0
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  3c:	00001c00 	andeq	r1, r0, r0, lsl #24
  40:	50000100 	andpl	r0, r0, r0, lsl #2
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	0000001f 	andeq	r0, r0, pc, lsl r0
  4c:	007d0002 	rsbseq	r0, sp, r2
  50:	0000001f 	andeq	r0, r0, pc, lsl r0
  54:	00000030 	andeq	r0, r0, r0, lsr r0
  58:	01f30004 	mvnseq	r0, r4
  5c:	00009f50 	andeq	r9, r0, r0, asr pc
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c8 	andeq	r0, r0, r8, asr #1
   4:	009a0003 	addseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	2f006564 	svccs	0x00006564
  54:	2f727375 	svccs	0x00727375
  58:	2f62696c 	svccs	0x0062696c
  5c:	2f636367 	svccs	0x00636367
  60:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  6c:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  70:	2f312e32 	svccs	0x00312e32
  74:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  78:	00656475 	rsbeq	r6, r5, r5, ror r4
  7c:	6d736100 	ldfvse	f6, [r3, #-0]
  80:	6c65682d 	stclvs	8, cr6, [r5], #-180	; 0xffffff4c
  84:	73726570 	cmnvc	r2, #112, 10	; 0x1c000000
  88:	0100632e 	tsteq	r0, lr, lsr #6
  8c:	70720000 	rsbsvc	r0, r2, r0
  90:	00682e69 	rsbeq	r2, r8, r9, ror #28
  94:	73000002 	movwvc	r0, #2
  98:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  9c:	00682e74 	rsbeq	r2, r8, r4, ror lr
  a0:	00000003 	andeq	r0, r0, r3
  a4:	05002a05 	streq	r2, [r0, #-2565]	; 0xfffff5fb
  a8:	00000002 	andeq	r0, r0, r2
  ac:	01061400 	tsteq	r6, r0, lsl #8
  b0:	4b060505 	blmi	1814cc <asm_not_implemented_helper+0x18149c>
  b4:	069e0601 	ldreq	r0, [lr], r1, lsl #12
  b8:	842e052e 	strthi	r0, [lr], #-1326	; 0xfffffad2
  bc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  c0:	06014b06 	streq	r4, [r1], -r6, lsl #22
  c4:	022e069e 	eoreq	r0, lr, #165675008	; 0x9e00000
  c8:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
   c:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  10:	5f646574 	svcpl	0x00646574
  14:	706c6568 	rsbvc	r6, ip, r8, ror #10
  18:	2f007265 	svccs	0x00007265
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  24:	3173632f 	cmncc	r3, pc, lsr #6
  28:	2f653034 	svccs	0x00653034
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  34:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  38:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  3c:	2e006970 			; <UNDEFINED> instruction: 0x2e006970
  40:	6174732f 	cmnvs	r4, pc, lsr #6
  44:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  48:	612f6372 			; <UNDEFINED> instruction: 0x612f6372
  4c:	682d6d73 	stmdavs	sp!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}
  50:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  54:	632e7372 			; <UNDEFINED> instruction: 0x632e7372
  58:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  5c:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  60:	6f6f6265 	svcvs	0x006f6265
  64:	6f6c0074 	svcvs	0x006c0074
  68:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	00746e69 	rsbseq	r6, r4, r9, ror #28
  78:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  7c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  80:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  84:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  88:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  8c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  90:	2064656e 	rsbcs	r6, r4, lr, ror #10
  94:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  98:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  9c:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  a0:	5f4e4f49 	svcpl	0x004e4f49
  a4:	7361005f 	cmnvc	r1, #95	; 0x5f
  a8:	6f6e5f6d 	svcvs	0x006e5f6d
  ac:	65725f74 	ldrbvs	r5, [r2, #-3956]!	; 0xfffff08c
  b0:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
  b4:	65685f64 	strbvs	r5, [r8, #-3940]!	; 0xfffff09c
  b8:	7265706c 	rsbvc	r7, r5, #108	; 0x6c
  bc:	736e7500 	cmnvc	lr, #0, 10
  c0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  c4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  c8:	6f6c0074 	svcvs	0x006c0074
  cc:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  d0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  d8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  dc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e4:	6f6c2067 	svcvs	0x006c2067
  e8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  ec:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  f0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  f4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  f8:	63007261 	movwvs	r7, #609	; 0x261
  fc:	00726168 	rsbseq	r6, r2, r8, ror #2
 100:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 104:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 108:	72700074 	rsbsvc	r0, r0, #116	; 0x74
 10c:	6b746e69 	blvs	1d1bab8 <asm_not_implemented_helper+0x1d1ba88>
 110:	74757000 	ldrbtvc	r7, [r5], #-0
 114:	6975006b 	ldmdbvs	r5!, {r0, r1, r3, r5, r6}^
 118:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 11c:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
 120:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 124:	00746e69 	rsbseq	r6, r4, r9, ror #28
 128:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 12c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 130:	00726168 	rsbseq	r6, r2, r8, ror #2
 134:	20554e47 	subscs	r4, r5, r7, asr #28
 138:	20393943 	eorscs	r3, r9, r3, asr #18
 13c:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 140:	30322031 	eorscc	r2, r2, r1, lsr r0
 144:	30313931 	eorscc	r3, r1, r1, lsr r9
 148:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 14c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 150:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 154:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 158:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 15c:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 160:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 164:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 168:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 16c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 170:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 174:	205d3939 	subscs	r3, sp, r9, lsr r9
 178:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 17c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 180:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 184:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 188:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 18c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 190:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 194:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 198:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 19c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1a0:	6f6c666d 	svcvs	0x006c666d
 1a4:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 1a8:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1ac:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1b0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1b4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1b8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1bc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1c0:	7a6b3676 	bvc	1acdba0 <asm_not_implemented_helper+0x1acdb70>
 1c4:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1c8:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1cc:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1d0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1d4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1d8:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1dc:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1e0:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1e4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <asm_not_implemented_helper+0x80a5a0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	00000030 	andeq	r0, r0, r0, lsr r0
  38:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  3c:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <asm_not_implemented_helper+0x12cd7fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <asm_not_implemented_helper+0x46400>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <int_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <int_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <int_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <int_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <int_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116	; 0x74
  58:	0a78253d 	beq	1e09554 <int_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  64:	70757272 	rsbsvc	r7, r5, r2, ror r2
  68:	Address 0x0000000000000068 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	5f746e69 	svcpl	0x00746e69
   4:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000010c 	andeq	r0, r0, ip, lsl #2
  10:	0000890c 	andeq	r8, r0, ip, lsl #18
	...
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	7c070403 	cfstrsvc	mvf0, [r7], {3}
  30:	03000000 	movweq	r0, #0
  34:	01000601 	tsteq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000e105 	andeq	lr, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f7 	strdeq	r0, [r0], -r7
  48:	c2050803 	andgt	r0, r5, #196608	; 0x30000
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005107 	andeq	r5, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000003f 	andeq	r0, r0, pc, lsr r0
  64:	ab070803 	blge	1c2078 <int_vector+0x1c2078>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	d0060000 	andle	r0, r6, r0
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000dc 	ldrdeq	r0, [r0], -ip
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00f20600 	rscseq	r0, r2, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000071 	andeq	r0, r0, r1, ror r0
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1a030100 	bne	c04e0 <int_vector+0xc04e0>
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000640b 	andeq	r6, r0, fp, lsl #8
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0a000000 	beq	154 <.debug_info+0x154>
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	eb110000 	bl	44015c <int_vector+0x44015c>
 158:	eb000000 	bl	160 <.debug_info+0x160>
 15c:	02000000 	andeq	r0, r0, #0
 160:	32110628 	andscc	r0, r1, #40, 12	; 0x2800000
 164:	32000000 	andcc	r0, r0, #0
 168:	02000000 	andeq	r0, r0, #0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <int_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <int_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <int_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <int_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008d 	andeq	r0, r0, sp, lsl #1
   4:	006d0003 	rsbeq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  5c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  60:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  64:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  68:	00010063 	andeq	r0, r1, r3, rrx
  6c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  70:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  74:	05000000 	streq	r0, [r0, #-0]
  78:	0205001e 	andeq	r0, r5, #30
  7c:	00000000 	andeq	r0, r0, r0
  80:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  84:	014a0620 	cmpeq	sl, r0, lsr #12
  88:	2e06d606 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx6
  8c:	01000a02 	tsteq	r0, r2, lsl #20
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <int_vector+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  34:	5f6e6165 	svcpl	0x006e6165
  38:	6f626572 	svcvs	0x00626572
  3c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	6f687300 	svcvs	0x00687300
  54:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	00746e69 	rsbseq	r6, r4, r9, ror #28
  64:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  68:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  6c:	5f5f4e4f 	svcpl	0x005f4e4f
  70:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
  74:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
  78:	00726f74 	rsbseq	r6, r2, r4, ror pc
  7c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  80:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  84:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  88:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  8c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  90:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  94:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  98:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  9c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  a0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  a4:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  a8:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  b8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  bc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  c0:	6f6c0074 	svcvs	0x006c0074
  c4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  c8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  cc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d0:	5f697072 	svcpl	0x00697072
  d4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  d8:	00726168 	rsbseq	r6, r2, r8, ror #2
  dc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e0:	6f687300 	svcvs	0x00687300
  e4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  e8:	7000746e 	andvc	r7, r0, lr, ror #8
  ec:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  f0:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
  f4:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 100:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 104:	63206465 			; <UNDEFINED> instruction: 0x63206465
 108:	00726168 	rsbseq	r6, r2, r8, ror #2
 10c:	20554e47 	subscs	r4, r5, r7, asr #28
 110:	20393943 	eorscs	r3, r9, r3, asr #18
 114:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 118:	30322031 	eorscc	r2, r2, r1, lsr r0
 11c:	30313931 	eorscc	r3, r1, r1, lsr r9
 120:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 124:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 128:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 12c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 130:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 134:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 138:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 13c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 140:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 144:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 148:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 14c:	205d3939 	subscs	r3, sp, r9, lsr r9
 150:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 154:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 158:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 15c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 160:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 164:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 168:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 16c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 170:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 174:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 178:	6f6c666d 	svcvs	0x006c666d
 17c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 180:	733d6962 	teqvc	sp, #1605632	; 0x188000
 184:	2074666f 	rsbscs	r6, r4, pc, ror #12
 188:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 18c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 190:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 194:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 198:	7a6b3676 	bvc	1acdb78 <int_vector+0x1acdb78>
 19c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1a0:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1a4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1a8:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1ac:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1b0:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1b4:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1b8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1bc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <int_vector+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


mem-barrier.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <dev_barrier>:
   0:	eafffffe 	b	10 <dsb>

00000004 <dmb>:
   4:	e3a00000 	mov	r0, #0
   8:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
   c:	e12fff1e 	bx	lr

00000010 <dsb>:
  10:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dsb+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


clean-reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <clean_reboot>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f3018 	ldr	r3, [pc, #24]	; 24 <clean_reboot+0x24>
   8:	e5933000 	ldr	r3, [r3]
   c:	e59f0014 	ldr	r0, [pc, #20]	; 28 <clean_reboot+0x28>
  10:	e12fff33 	blx	r3
  14:	ebfffffe 	bl	0 <uart_flush_tx>
  18:	e3a0000a 	mov	r0, #10
  1c:	ebfffffe 	bl	0 <delay_ms>
  20:	ebfffffe 	bl	0 <rpi_reboot>
	...

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xfffff0bc
   4:	0a212121 	beq	848490 <clean_reboot+0x848490>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012f 	andeq	r0, r0, pc, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000108 	andeq	r0, r0, r8, lsl #2
  10:	00009c0c 	andeq	r9, r0, ip, lsl #24
  14:	00000b00 	andeq	r0, r0, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	78070403 	stmdavc	r7, {r0, r1, sl}
  30:	03000000 	movweq	r0, #0
  34:	00fc0601 	rscseq	r0, ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000d605 	andeq	sp, r0, r5, lsl #12
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e5 	andeq	r0, r0, r5, ror #1
  48:	b7050803 	strlt	r0, [r5, -r3, lsl #16]
  4c:	03000000 	movweq	r0, #0
  50:	002f0801 	eoreq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00006507 	andeq	r6, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000053 	andeq	r0, r0, r3, asr r0
  64:	85070803 	strhi	r0, [r7, #-2051]	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c5060000 	strgt	r0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000d1 	ldrdeq	r0, [r0], -r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00e00600 	rsceq	r0, r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000046 	andeq	r0, r0, r6, asr #32
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	2c000000 	stccs	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	00010e9c 	muleq	r1, ip, lr
  d4:	00140a00 	andseq	r0, r4, r0, lsl #20
  d8:	00e80000 	rsceq	r0, r8, r0
  dc:	010b0000 	mrseq	r0, (UNDEF: 11)
  e0:	00030550 	andeq	r0, r3, r0, asr r5
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000180c 	andeq	r1, r0, ip, lsl #16
  ec:	00010e00 	andeq	r0, r1, r0, lsl #28
  f0:	00200d00 	eoreq	r0, r0, r0, lsl #26
  f4:	011a0000 	tsteq	sl, r0
  f8:	01040000 	mrseq	r0, (UNDEF: 4)
  fc:	010b0000 	mrseq	r0, (UNDEF: 11)
 100:	003a0150 	eorseq	r0, sl, r0, asr r1
 104:	0000240c 	andeq	r2, r0, ip, lsl #8
 108:	00012600 	andeq	r2, r1, r0, lsl #12
 10c:	ee0e0000 	cdp	0, 0, cr0, cr14, cr0, {0}
 110:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
 114:	02000000 	andeq	r0, r0, #0
 118:	3d0e064d 	stccc	6, cr0, [lr, #-308]	; 0xfffffecc
 11c:	3d000000 	stccc	0, cr0, [r0, #-0]
 120:	02000000 	andeq	r0, r0, #0
 124:	000e0658 	andeq	r0, lr, r8, asr r6
 128:	00000000 	andeq	r0, r0, r0
 12c:	02000000 	andeq	r0, r0, #0
 130:	Address 0x0000000000000130 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <clean_reboot+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <clean_reboot+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <clean_reboot+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  70:	06120111 			; <UNDEFINED> instruction: 0x06120111
  74:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  78:	00130119 	andseq	r0, r3, r9, lsl r1
  7c:	82890a00 	addhi	r0, r9, #0, 20
  80:	01110101 	tsteq	r1, r1, lsl #2
  84:	00001301 	andeq	r1, r0, r1, lsl #6
  88:	01828a0b 	orreq	r8, r2, fp, lsl #20
  8c:	91180200 	tstls	r8, r0, lsl #4
  90:	00001842 	andeq	r1, r0, r2, asr #16
  94:	0182890c 	orreq	r8, r2, ip, lsl #18
  98:	31011100 	mrscc	r1, (UNDEF: 17)
  9c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  a0:	01018289 	smlabbeq	r1, r9, r2, r8
  a4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a8:	00001301 	andeq	r1, r0, r1, lsl #6
  ac:	3f002e0e 	svccc	0x00002e0e
  b0:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  b4:	3a0e030e 	bcc	380cf4 <clean_reboot+0x380cf4>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000081 	andeq	r0, r0, r1, lsl #1
   4:	00660003 	rsbeq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61656c63 	cmnvs	r5, r3, ror #24
  58:	65722d6e 	ldrbvs	r2, [r2, #-3438]!	; 0xfffff292
  5c:	746f6f62 	strbtvc	r6, [pc], #-3938	; 64 <.debug_line+0x64>
  60:	0100632e 	tsteq	r0, lr, lsr #6
  64:	70720000 	rsbsvc	r0, r2, r0
  68:	00682e69 	rsbeq	r2, r8, r9, ror #28
  6c:	00000002 	andeq	r0, r0, r2
  70:	05001905 	streq	r1, [r0, #-2309]	; 0xfffff6fb
  74:	00000002 	andeq	r0, r0, r2
  78:	05051500 	streq	r1, [r5, #-1280]	; 0xfffffb00
  7c:	4b2f832f 	blmi	be0d40 <clean_reboot+0xbe0d40>
  80:	01000602 	tsteq	r0, r2, lsl #12
  84:	Address 0x0000000000000084 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	2f00746f 	svccs	0x0000746f
   c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  10:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  14:	3173632f 	cmncc	r3, pc, lsr #6
  18:	2f653034 	svccs	0x00653034
  1c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  20:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  24:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  28:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  2c:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  30:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  34:	2064656e 	rsbcs	r6, r4, lr, ror #10
  38:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  3c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  40:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	; ffffff86 <clean_reboot+0xffffff86>	; <UNPREDICTABLE>
  44:	6c630073 	stclvs	0, cr0, [r3], #-460	; 0xfffffe34
  48:	5f6e6165 	svcpl	0x006e6165
  4c:	6f626572 	svcvs	0x00626572
  50:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	6f687300 	svcvs	0x00687300
  68:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	00746e69 	rsbseq	r6, r4, r9, ror #28
  78:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  7c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  80:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  84:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  88:	6f6c2067 	svcvs	0x006c2067
  8c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  90:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  94:	2064656e 	rsbcs	r6, r4, lr, ror #10
  98:	00746e69 	rsbseq	r6, r4, r9, ror #28
  9c:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
  a0:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  a4:	2f637273 	svccs	0x00637273
  a8:	61656c63 	cmnvs	r5, r3, ror #24
  ac:	65722d6e 	ldrbvs	r2, [r2, #-3438]!	; 0xfffff292
  b0:	746f6f62 	strbtvc	r6, [pc], #-3938	; b8 <.debug_str+0xb8>
  b4:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
  b8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  bc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  c8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  cc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d0:	61686300 	cmnvs	r8, r0, lsl #6
  d4:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  d8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e0:	6b747570 	blvs	1d1d6a8 <clean_reboot+0x1d1d6a8>
  e4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  ec:	61750074 	cmnvs	r5, r4, ror r0
  f0:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
  f4:	6873756c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
  f8:	0078745f 	rsbseq	r7, r8, pc, asr r4
  fc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 100:	63206465 			; <UNDEFINED> instruction: 0x63206465
 104:	00726168 	rsbseq	r6, r2, r8, ror #2
 108:	20554e47 	subscs	r4, r5, r7, asr #28
 10c:	20393943 	eorscs	r3, r9, r3, asr #18
 110:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 114:	30322031 	eorscc	r2, r2, r1, lsr r0
 118:	30313931 	eorscc	r3, r1, r1, lsr r9
 11c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 120:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 124:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 128:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 12c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 130:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 134:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 138:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 13c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 140:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 144:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 148:	205d3939 	subscs	r3, sp, r9, lsr r9
 14c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 150:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 154:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 158:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 15c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 160:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 164:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 168:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 16c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 170:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 174:	6f6c666d 	svcvs	0x006c666d
 178:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 17c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 180:	2074666f 	rsbscs	r6, r4, pc, ror #12
 184:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 188:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 18c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 190:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 194:	7a6b3676 	bvc	1acdb74 <clean_reboot+0x1acdb74>
 198:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 19c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1a0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1a4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1a8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1ac:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1b0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1b4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1b8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <clean_reboot+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <clean_reboot+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <clean_reboot+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <reset_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <reset_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <reset_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <reset_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  20:	00632e74 	rsbeq	r2, r3, r4, ror lr
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <reset_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116	; 0x74
  58:	0a78253d 	beq	1e09554 <reset_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  64:	Address 0x0000000000000064 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
   4:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f9 	strdeq	r0, [r0], -r9
  10:	00007e0c 	andeq	r7, r0, ip, lsl #28
	...
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	71070403 	tstvc	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00ed0601 	rsceq	r0, sp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000c105 	andeq	ip, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e4 	andeq	r0, r0, r4, ror #1
  48:	a2050803 	andge	r0, r5, #196608	; 0x30000
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005107 	andeq	r5, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000003f 	andeq	r0, r0, pc, lsr r0
  64:	ae070803 	cdpge	8, 0, cr0, cr7, cr3, {0}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b0060000 	andlt	r0, r6, r0
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000bc 	strheq	r0, [r0], -ip
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d20600 	sbcseq	r0, r2, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000d7 	ldrdeq	r0, [r0], -r7
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1c020100 	stfnes	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000640b 	andeq	r6, r0, fp, lsl #8
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0c000000 	stceq	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	cb110000 	blgt	44015c <reset_vector+0x44015c>
 158:	cb000000 	blgt	160 <.debug_info+0x160>
 15c:	02000000 	andeq	r0, r0, #0
 160:	32110628 	andscc	r0, r1, #40, 12	; 0x2800000
 164:	32000000 	andcc	r0, r0, #0
 168:	02000000 	andeq	r0, r0, #0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <reset_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reset_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reset_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <reset_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <reset_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008f 	andeq	r0, r0, pc, lsl #1
   4:	006f0003 	rsbeq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  5c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  60:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  64:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  68:	00632e74 	rsbeq	r2, r3, r4, ror lr
  6c:	72000001 	andvc	r0, r0, #1
  70:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  74:	00000200 	andeq	r0, r0, r0, lsl #4
  78:	00200500 	eoreq	r0, r0, r0, lsl #10
  7c:	00000205 	andeq	r0, r0, r5, lsl #4
  80:	06130000 	ldreq	r0, [r3], -r0
  84:	06220501 	strteq	r0, [r2], -r1, lsl #10
  88:	d606014a 	strle	r0, [r6], -sl, asr #2
  8c:	0a022e06 	beq	8b8ac <reset_vector+0x8b8ac>
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <reset_vector+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  34:	5f6e6165 	svcpl	0x006e6165
  38:	6f626572 	svcvs	0x00626572
  3c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	6f687300 	svcvs	0x00687300
  54:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	00746e69 	rsbseq	r6, r4, r9, ror #28
  64:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  68:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  6c:	5f5f4e4f 	svcpl	0x005f4e4f
  70:	736e7500 	cmnvc	lr, #0, 10
  74:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  78:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  7c:	2f2e0074 	svccs	0x002e0074
  80:	66617473 			; <UNDEFINED> instruction: 0x66617473
  84:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  88:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  8c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  90:	61682d74 	smcvs	33492	; 0x82d4
  94:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  98:	65722d72 	ldrbvs	r2, [r2, #-3442]!	; 0xfffff28e
  9c:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
  a0:	6f6c0063 	svcvs	0x006c0063
  a4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b0:	5f697072 	svcpl	0x00697072
  b4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  b8:	00726168 	rsbseq	r6, r2, r8, ror #2
  bc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  c0:	6f687300 	svcvs	0x00687300
  c4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  c8:	7000746e 	andvc	r7, r0, lr, ror #8
  cc:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  d0:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
  d4:	72006b74 	andvc	r6, r0, #116, 22	; 0x1d000
  d8:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
  dc:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
  e0:	00726f74 	rsbseq	r6, r2, r4, ror pc
  e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ec:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  f0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  fc:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 100:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 104:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 108:	31393130 	teqcc	r9, r0, lsr r1
 10c:	20353230 	eorscs	r3, r5, r0, lsr r2
 110:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 114:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 118:	415b2029 	cmpmi	fp, r9, lsr #32
 11c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 120:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 124:	6172622d 	cmnvs	r2, sp, lsr #4
 128:	2068636e 	rsbcs	r6, r8, lr, ror #6
 12c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 130:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 134:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 138:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 13c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 140:	613d7570 	teqvs	sp, r0, ror r5
 144:	31316d72 	teqcc	r1, r2, ror sp
 148:	7a6a3637 	bvc	1a8da2c <reset_vector+0x1a8da2c>
 14c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 150:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 154:	613d656e 	teqvs	sp, lr, ror #10
 158:	31316d72 	teqcc	r1, r2, ror sp
 15c:	7a6a3637 	bvc	1a8da40 <reset_vector+0x1a8da40>
 160:	20732d66 	rsbscs	r2, r3, r6, ror #26
 164:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 168:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 16c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 170:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 174:	616d2d20 	cmnvs	sp, r0, lsr #26
 178:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 17c:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 180:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 184:	6b36766d 	blvs	d9db40 <reset_vector+0xd9db40>
 188:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 18c:	20626467 	rsbcs	r6, r2, r7, ror #8
 190:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 194:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 198:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 19c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1a0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1a4:	61747365 	cmnvs	r4, r5, ror #6
 1a8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1ac:	6f6c0067 	svcvs	0x006c0067
 1b0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1bc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1c0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <reset_vector+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reset_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reset_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <data_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <data_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <data_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <data_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <data_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000068 	andeq	r0, r0, r8, rrx
	...
  38:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	00000000 	andeq	r0, r0, r0
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <data_abort_vector+0x1cc9524>
  38:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  3c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  40:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  44:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  48:	2064656c 	rsbcs	r6, r4, ip, ror #10
  4c:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  50:	6f697470 	svcvs	0x00697470
  54:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  58:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  5c:	43502074 	cmpmi	r0, #116	; 0x74
  60:	0a78253d 	beq	1e0955c <data_abort_vector+0x1e0955c>
  64:	0000000a 	andeq	r0, r0, sl
  68:	61746164 	cmnvs	r4, r4, ror #2
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	61746164 	cmnvs	r4, r4, ror #2
   4:	6f62615f 	svcvs	0x0062615f
   8:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
   c:	6f746365 	svcvs	0x00746365
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000011a 	andeq	r0, r0, sl, lsl r1
  10:	0000000c 	andeq	r0, r0, ip
  14:	00002900 	andeq	r2, r0, r0, lsl #18
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	9a070403 	bls	1c1040 <data_abort_vector+0x1c1040>
  30:	03000000 	movweq	r0, #0
  34:	010e0601 	tsteq	lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000ef05 	andeq	lr, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000105 	andeq	r0, r0, r5, lsl #2
  48:	d0050803 	andle	r0, r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	004d0801 	subeq	r0, sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00007a07 	andeq	r7, r0, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000068 	andeq	r0, r0, r8, rrx
  64:	b9070803 	stmdblt	r7, {r0, r1, fp}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	de060000 	cdple	0, 0, cr0, cr6, cr0, {0}
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ea 	andeq	r0, r0, sl, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01000600 	tsteq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000a7 	andeq	r0, r0, r7, lsr #1
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	21020100 	mrscs	r0, (UNDEF: 18)
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00008d0b 	andeq	r8, r0, fp, lsl #26
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002c03 	andeq	r2, r0, r3, lsl #24
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00680305 	rsbeq	r0, r8, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	11000000 	mrsne	r0, (UNDEF: 0)
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	f9110000 			; <UNDEFINED> instruction: 0xf9110000
 158:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
 15c:	02000000 	andeq	r0, r0, #0
 160:	5b110628 	blpl	441a08 <data_abort_vector+0x441a08>
 164:	5b000000 	blpl	16c <.debug_info+0x16c>
 168:	02000000 	andeq	r0, r0, #0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <data_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <data_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <data_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <data_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <data_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000094 	muleq	r0, r4, r0
   4:	00740003 	rsbseq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  5c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  60:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  64:	61746164 	cmnvs	r4, r4, ror #2
  68:	6f62612d 	svcvs	0x0062612d
  6c:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  70:	00000100 	andeq	r0, r0, r0, lsl #2
  74:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  78:	00020068 	andeq	r0, r2, r8, rrx
  7c:	25050000 	strcs	r0, [r5, #-0]
  80:	00020500 	andeq	r0, r2, r0, lsl #10
  84:	13000000 	movwne	r0, #0
  88:	27050106 	strcs	r0, [r5, -r6, lsl #2]
  8c:	06014a06 	streq	r4, [r1], -r6, lsl #20
  90:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  94:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	6f682f00 	svcvs	0x00682f00
  2c:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  30:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  34:	30343173 	eorscc	r3, r4, r3, ror r1
  38:	73632f65 	cmnvc	r3, #404	; 0x194
  3c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  40:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  44:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffea8 <data_abort_vector+0xfffffea8>
  48:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  4c:	736e7500 	cmnvc	lr, #0, 10
  50:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  54:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  58:	63007261 	movwvs	r7, #609	; 0x261
  5c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  60:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  64:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  68:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  6c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  7c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  80:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  84:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  88:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  8c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  90:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  94:	5f4e4f49 	svcpl	0x004e4f49
  98:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  9c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a4:	6400746e 	strvs	r7, [r0], #-1134	; 0xfffffb92
  a8:	5f617461 	svcpl	0x00617461
  ac:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
  b0:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
  b4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  b8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  bc:	6f6c2067 	svcvs	0x006c2067
  c0:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  c4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  c8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  cc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  d8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  dc:	70720074 	rsbsvc	r0, r2, r4, ror r0
  e0:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  e4:	61686374 	smcvs	34356	; 0x8634
  e8:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  ec:	73007261 	movwvc	r7, #609	; 0x261
  f0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  f4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f8:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  fc:	006b746e 	rsbeq	r7, fp, lr, ror #8
 100:	6b747570 	blvs	1d1d6c8 <data_abort_vector+0x1d1d6c8>
 104:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 108:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 10c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 110:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 114:	61686320 	cmnvs	r8, r0, lsr #6
 118:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 11c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 120:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 124:	20312e32 	eorscs	r2, r1, r2, lsr lr
 128:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 12c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 130:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 134:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 138:	5b202965 	blpl	80a6d4 <data_abort_vector+0x80a6d4>
 13c:	2f4d5241 	svccs	0x004d5241
 140:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 144:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 148:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 14c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 150:	6f697369 	svcvs	0x00697369
 154:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 158:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 15c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 160:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 164:	316d7261 	cmncc	sp, r1, ror #4
 168:	6a363731 	bvs	d8de34 <data_abort_vector+0xd8de34>
 16c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 170:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 174:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 178:	316d7261 	cmncc	sp, r1, ror #4
 17c:	6a363731 	bvs	d8de48 <data_abort_vector+0xd8de48>
 180:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 184:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 188:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 18c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 190:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 194:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 198:	206d7261 	rsbcs	r7, sp, r1, ror #4
 19c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1a0:	613d6863 	teqvs	sp, r3, ror #16
 1a4:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1a8:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1ac:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1b0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1b4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1b8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1bc:	20393975 	eorscs	r3, r9, r5, ror r9
 1c0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1c4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1c8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1cc:	Address 0x00000000000001cc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <data_abort_vector+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <data_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <data_abort_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


interrupts-c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_init>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e3e01000 	mvn	r1, #0
   c:	e59f0044 	ldr	r0, [pc, #68]	; 58 <int_init+0x58>
  10:	ebfffffe 	bl	0 <PUT32>
  14:	e3e01000 	mvn	r1, #0
  18:	e59f003c 	ldr	r0, [pc, #60]	; 5c <int_init+0x5c>
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	ebfffffe 	bl	0 <dev_barrier>
  24:	e59f0034 	ldr	r0, [pc, #52]	; 60 <int_init+0x60>
  28:	e59f3034 	ldr	r3, [pc, #52]	; 64 <int_init+0x64>
  2c:	e0400003 	sub	r0, r0, r3
  30:	e1a00140 	asr	r0, r0, #2
  34:	e3a03000 	mov	r3, #0
  38:	e1530000 	cmp	r3, r0
  3c:	28bd8010 	popcs	{r4, pc}
  40:	e1a02103 	lsl	r2, r3, #2
  44:	e59f1018 	ldr	r1, [pc, #24]	; 64 <int_init+0x64>
  48:	e7911103 	ldr	r1, [r1, r3, lsl #2]
  4c:	e5821000 	str	r1, [r2]
  50:	e2833001 	add	r3, r3, #1
  54:	eafffff7 	b	38 <int_init+0x38>
  58:	2000b21c 	andcs	fp, r0, ip, lsl r2
  5c:	2000b220 	andcs	fp, r0, r0, lsr #4
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000212 	andeq	r0, r0, r2, lsl r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001aa 	andeq	r0, r0, sl, lsr #3
  10:	0001660c 	andeq	r6, r1, ip, lsl #12
  14:	00005400 	andeq	r5, r0, r0, lsl #8
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006800 	andeq	r6, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	e8070403 	stmda	r7, {r0, r1, sl}
  30:	03000000 	movweq	r0, #0
  34:	019e0601 	orrseq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00013a05 	andeq	r3, r1, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000015d 	andeq	r0, r0, sp, asr r1
  48:	1b050803 	blne	14205c <int_init+0x14205c>
  4c:	03000001 	movweq	r0, #1
  50:	00860801 	addeq	r0, r6, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	0000a607 	andeq	sl, r0, r7, lsl #12
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000094 	muleq	r0, r4, r0
  64:	f5070803 			; <UNDEFINED> instruction: 0xf5070803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	29060000 	stmdbcs	r6, {}	; <UNPREDICTABLE>
  7c:	02000001 	andeq	r0, r0, #1
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000135 	andeq	r0, r0, r5, lsr r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01520600 	cmpeq	r2, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	002c0407 	eoreq	r0, ip, r7, lsl #8
  c4:	14030000 	strne	r0, [r3], #-0
  c8:	00013106 	andeq	r3, r1, r6, lsl #2
  cc:	02680a00 	rsbeq	r0, r8, #0, 20
  d0:	b2000000 	andlt	r0, r0, #0
  d4:	000a2000 	andeq	r2, sl, r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0a2000b2 	beq	8003ac <int_init+0x8003ac>
  e0:	000000b9 	strheq	r0, [r0], -r9
  e4:	2000b204 	andcs	fp, r0, r4, lsl #4
  e8:	0001440a 	andeq	r4, r1, sl, lsl #8
  ec:	00b20800 	adcseq	r0, r2, r0, lsl #16
  f0:	00250a20 	eoreq	r0, r5, r0, lsr #20
  f4:	b20c0000 	andlt	r0, ip, #0
  f8:	810a2000 	mrshi	r2, (UNDEF: 10)
  fc:	10000001 	andne	r0, r0, r1
 100:	0a2000b2 	beq	8003d0 <int_init+0x8003d0>
 104:	00000078 	andeq	r0, r0, r8, ror r0
 108:	2000b214 	andcs	fp, r0, r4, lsl r2
 10c:	0000420a 	andeq	r4, r0, sl, lsl #4
 110:	00b21800 	adcseq	r1, r2, r0, lsl #16
 114:	010c0a20 	tsteq	ip, r0, lsr #20
 118:	b21c0000 	andslt	r0, ip, #0
 11c:	8f0a2000 	svchi	0x000a2000
 120:	20000001 	andcs	r0, r0, r1
 124:	0a2000b2 	beq	8003f4 <int_init+0x8003f4>
 128:	00000012 	andeq	r0, r0, r2, lsl r0
 12c:	2000b224 	andcs	fp, r0, r4, lsr #4
 130:	025f0b00 	subseq	r0, pc, #0, 22
 134:	1b010000 	blne	4013c <int_init+0x4013c>
 138:	00000006 	andeq	r0, r0, r6
 13c:	00006800 	andeq	r6, r0, r0, lsl #16
 140:	f79c0100 			; <UNDEFINED> instruction: 0xf79c0100
 144:	06000001 	streq	r0, [r0], -r1
 148:	00000031 	andeq	r0, r0, r1, lsr r0
 14c:	2c152301 	ldccs	3, cr2, [r5], {1}
 150:	06000000 	streq	r0, [r0], -r0
 154:	000000c7 	andeq	r0, r0, r7, asr #1
 158:	2c152401 	cfldrscs	mvf2, [r5], {1}
 15c:	0c000000 	stceq	0, cr0, [r0], {-0}
 160:	00747364 	rsbseq	r7, r4, r4, ror #6
 164:	f70f2701 			; <UNDEFINED> instruction: 0xf70f2701
 168:	00000001 	andeq	r0, r0, r1
 16c:	6372730d 	cmnvs	r2, #872415232	; 0x34000000
 170:	13280100 			; <UNDEFINED> instruction: 0x13280100
 174:	000001f7 	strdeq	r0, [r0], -r7
 178:	01006e0e 	tsteq	r0, lr, lsl #28
 17c:	002c1229 	eoreq	r1, ip, r9, lsr #4
 180:	00020000 	andeq	r0, r2, r0
 184:	00000000 	andeq	r0, r0, r0
 188:	340f0000 	strcc	r0, [pc], #-0	; 190 <.debug_info+0x190>
 18c:	34000000 	strcc	r0, [r0], #-0
 190:	aa000000 	bge	198 <.debug_info+0x198>
 194:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 198:	2a010069 	bcs	40344 <int_init+0x40344>
 19c:	0000250d 	andeq	r2, r0, sp, lsl #10
 1a0:	00001900 	andeq	r1, r0, r0, lsl #18
 1a4:	00001500 	andeq	r1, r0, r0, lsl #10
 1a8:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
 1ac:	fd000000 	stc2	0, cr0, [r0, #-0]
 1b0:	11000001 	tstne	r0, r1
 1b4:	00000014 	andeq	r0, r0, r4, lsl r0
 1b8:	00000209 	andeq	r0, r0, r9, lsl #4
 1bc:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1c0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 1c4:	00b21c0c 	adcseq	r1, r2, ip, lsl #24
 1c8:	51011220 	tstpl	r1, r0, lsr #4
 1cc:	00ff0902 	rscseq	r0, pc, r2, lsl #18
 1d0:	00002011 	andeq	r2, r0, r1, lsl r0
 1d4:	00020900 	andeq	r0, r2, r0, lsl #18
 1d8:	0001ed00 	andeq	lr, r1, r0, lsl #26
 1dc:	50011200 	andpl	r1, r1, r0, lsl #4
 1e0:	b2200c05 	eorlt	r0, r0, #1280	; 0x500
 1e4:	01122000 	tsteq	r2, r0
 1e8:	ff090251 			; <UNDEFINED> instruction: 0xff090251
 1ec:	00241000 	eoreq	r1, r4, r0
 1f0:	01fd0000 	mvnseq	r0, r0
 1f4:	07000000 	streq	r0, [r0, -r0]
 1f8:	00002c04 	andeq	r2, r0, r4, lsl #24
 1fc:	00dc1300 	sbcseq	r1, ip, r0, lsl #6
 200:	00dc0000 	sbcseq	r0, ip, r0
 204:	9c020000 	stcls	0, cr0, [r2], {-0}
 208:	01571306 	cmpeq	r7, r6, lsl #6
 20c:	01570000 	cmpeq	r7, r0
 210:	ad020000 	stcge	0, cr0, [r2, #-0]
 214:	Address 0x0000000000000214 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <int_init+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_init+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <int_init+0x2cf86c>
  64:	3a13490b 	bcc	4d2498 <int_init+0x4d2498>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  78:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  7c:	03193f01 	tsteq	r9, #1, 30
  80:	3b0b3a0e 	blcc	2ce8c0 <int_init+0x2ce8c0>
  84:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  88:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  8c:	97184006 	ldrls	r4, [r8, -r6]
  90:	13011942 	movwne	r1, #6466	; 0x1942
  94:	340c0000 	strcc	r0, [ip], #-0
  98:	3a080300 	bcc	200ca0 <int_init+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  a4:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
  a8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  ac:	0b3b0b3a 	bleq	ec2d9c <int_init+0xec2d9c>
  b0:	13490b39 	movtne	r0, #39737	; 0x9b39
  b4:	340e0000 	strcc	r0, [lr], #-0
  b8:	3a080300 	bcc	200cc0 <int_init+0x200cc0>
  bc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  c4:	1742b717 	smlaldne	fp, r2, r7, r7
  c8:	0b0f0000 	bleq	3c00d0 <int_init+0x3c00d0>
  cc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  d0:	00130106 	andseq	r0, r3, r6, lsl #2
  d4:	82891000 	addhi	r1, r9, #0
  d8:	01110001 	tsteq	r1, r1
  dc:	00001331 	andeq	r1, r0, r1, lsr r3
  e0:	01828911 	orreq	r8, r2, r1, lsl r9
  e4:	31011101 	tstcc	r1, r1, lsl #2
  e8:	00130113 	andseq	r0, r3, r3, lsl r1
  ec:	828a1200 	addhi	r1, sl, #0, 4
  f0:	18020001 	stmdane	r2, {r0}
  f4:	00184291 	mulseq	r8, r1, r2
  f8:	002e1300 	eoreq	r1, lr, r0, lsl #6
  fc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 100:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 104:	0b3b0b3a 	bleq	ec2df4 <int_init+0xec2df4>
 108:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00340000 	eorseq	r0, r4, r0
   4:	00680000 	rsbeq	r0, r8, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000050 	andeq	r0, r0, r0, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000200 	andeq	r0, r0, r0, lsl #4
  18:	00003400 	andeq	r3, r0, r0, lsl #8
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	30000200 	andcc	r0, r0, r0, lsl #4
  24:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  28:	00006800 	andeq	r6, r0, r0, lsl #16
  2c:	53000100 	movwpl	r0, #256	; 0x100
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000068 	andeq	r0, r0, r8, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e5 	andeq	r0, r0, r5, ror #1
   4:	007a0003 	rsbseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  58:	70757272 	rsbsvc	r7, r5, r2, ror r2
  5c:	632d7374 			; <UNDEFINED> instruction: 0x632d7374
  60:	0100632e 	tsteq	r0, lr, lsr #6
  64:	70720000 	rsbsvc	r0, r2, r0
  68:	00682e69 	rsbeq	r2, r8, r9, ror #28
  6c:	72000002 	andvc	r0, r0, #2
  70:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  74:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  78:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  7c:	00682e73 	rsbeq	r2, r8, r3, ror lr
  80:	00000002 	andeq	r0, r0, r2
  84:	05001505 	streq	r1, [r0, #-1285]	; 0xfffffafb
  88:	00000002 	andeq	r0, r0, r2
  8c:	011a0300 	tsteq	sl, r0, lsl #6
  90:	2f310505 	svccs	0x00310505
  94:	13306767 	teqne	r0, #27000832	; 0x19c0000
  98:	06120515 			; <UNDEFINED> instruction: 0x06120515
  9c:	06050514 			; <UNDEFINED> instruction: 0x06050514
  a0:	01090583 	smlabbeq	r9, r3, r5, r0
  a4:	01060d05 	tsteq	r6, r5, lsl #26
  a8:	02001405 	andeq	r1, r0, #83886080	; 0x5000000
  ac:	2e060104 	adfcss	f0, f6, f4
  b0:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  b4:	01060104 	tsteq	r6, r4, lsl #2
  b8:	02000905 	andeq	r0, r0, #81920	; 0x14000
  bc:	4b060304 	blmi	180cd4 <int_init+0x180cd4>
  c0:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
  c4:	01060304 	tsteq	r6, r4, lsl #6
  c8:	02001005 	andeq	r1, r0, #5
  cc:	05660304 	strbeq	r0, [r6, #-772]!	; 0xfffffcfc
  d0:	0402001b 	streq	r0, [r2], #-27	; 0xffffffe5
  d4:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
  d8:	0402001c 	streq	r0, [r2], #-28	; 0xffffffe4
  dc:	00010603 	andeq	r0, r1, r3, lsl #12
  e0:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
  e4:	01000a02 	tsteq	r0, r2, lsl #20
  e8:	Address 0x00000000000000e8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
   8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
   c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  10:	69440067 	stmdbvs	r4, {r0, r1, r2, r5, r6}^
  14:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  18:	61425f65 	cmpvs	r2, r5, ror #30
  1c:	5f636973 	svcpl	0x00636973
  20:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  24:	51494600 	cmppl	r9, r0, lsl #12
  28:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  2c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffe64 <int_init+0xfffffe64>
  30:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
  34:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  38:	5f747075 	svcpl	0x00747075
  3c:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
  40:	6e450065 	cdpvs	0, 4, cr0, cr5, cr5, {3}
  44:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  48:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
  4c:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
  50:	00735152 	rsbseq	r5, r3, r2, asr r1
  54:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffa0 <int_init+0xffffffa0>
  58:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
  5c:	73632f6e 	cmnvc	r3, #440	; 0x1b8
  60:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  64:	3173632f 	cmncc	r3, pc, lsr #6
  68:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  6c:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  70:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  74:	00697062 	rsbeq	r7, r9, r2, rrx
  78:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  7c:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  80:	5f735152 	svcpl	0x00735152
  84:	6e750032 	mrcvs	0, 3, r0, cr5, cr2, {1}
  88:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  8c:	63206465 			; <UNDEFINED> instruction: 0x63206465
  90:	00726168 	rsbseq	r6, r2, r8, ror #2
  94:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  98:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  9c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a4:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  a8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  ac:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  b4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b8:	51524900 	cmppl	r2, r0, lsl #18
  bc:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
  c0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  c4:	5f00315f 	svcpl	0x0000315f
  c8:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  cc:	70757272 	rsbsvc	r7, r5, r2, ror r2
  d0:	61745f74 	cmnvs	r4, r4, ror pc
  d4:	5f656c62 	svcpl	0x00656c62
  d8:	00646e65 	rsbeq	r6, r4, r5, ror #28
  dc:	5f766564 	svcpl	0x00766564
  e0:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
  e4:	00726569 	rsbseq	r6, r2, r9, ror #10
  e8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  ec:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  f8:	6f6c2067 	svcvs	0x006c2067
  fc:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 100:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 104:	2064656e 	rsbcs	r6, r4, lr, ror #10
 108:	00746e69 	rsbseq	r6, r4, r9, ror #28
 10c:	61736944 	cmnvs	r3, r4, asr #18
 110:	5f656c62 	svcpl	0x00656c62
 114:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 118:	6c00315f 	stfvss	f3, [r0], {95}	; 0x5f
 11c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 120:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 124:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 128:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 12c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 130:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 134:	61686300 	cmnvs	r8, r0, lsl #6
 138:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 13c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 140:	00746e69 	rsbseq	r6, r4, r9, ror #28
 144:	5f515249 	svcpl	0x00515249
 148:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
 14c:	5f676e69 	svcpl	0x00676e69
 150:	75700032 	ldrbvc	r0, [r0, #-50]!	; 0xffffffce
 154:	50006b74 	andpl	r6, r0, r4, ror fp
 158:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
 15c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 160:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 164:	2f2e0074 	svccs	0x002e0074
 168:	66617473 			; <UNDEFINED> instruction: 0x66617473
 16c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 170:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
 174:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 178:	73747075 	cmnvc	r4, #117	; 0x75
 17c:	632e632d 			; <UNDEFINED> instruction: 0x632e632d
 180:	616e4500 	cmnvs	lr, r0, lsl #10
 184:	5f656c62 	svcpl	0x00656c62
 188:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 18c:	4400315f 	strmi	r3, [r0], #-351	; 0xfffffea1
 190:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 194:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 198:	5f735152 	svcpl	0x00735152
 19c:	69730032 	ldmdbvs	r3!, {r1, r4, r5}^
 1a0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1a4:	61686320 	cmnvs	r8, r0, lsr #6
 1a8:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 1ac:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1b0:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 1b4:	20312e32 	eorscs	r2, r1, r2, lsr lr
 1b8:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 1bc:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 1c0:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 1c4:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 1c8:	5b202965 	blpl	80a764 <int_init+0x80a764>
 1cc:	2f4d5241 	svccs	0x004d5241
 1d0:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1d4:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 1d8:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1dc:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 1e0:	6f697369 	svcvs	0x00697369
 1e4:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 1e8:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 1ec:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 1f0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1f4:	316d7261 	cmncc	sp, r1, ror #4
 1f8:	6a363731 	bvs	d8dec4 <int_init+0xd8dec4>
 1fc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 200:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 204:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 208:	316d7261 	cmncc	sp, r1, ror #4
 20c:	6a363731 	bvs	d8ded8 <int_init+0xd8ded8>
 210:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 214:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 218:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 21c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 220:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 224:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 228:	206d7261 	rsbcs	r7, sp, r1, ror #4
 22c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 230:	613d6863 	teqvs	sp, r3, ror #16
 234:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 238:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 23c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 240:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 244:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 248:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 24c:	20393975 	eorscs	r3, r9, r5, ror r9
 250:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 254:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 258:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 25c:	6900676e 	stmdbvs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 260:	695f746e 	ldmdbvs	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 264:	0074696e 	rsbseq	r6, r4, lr, ror #18
 268:	5f515249 	svcpl	0x00515249
 26c:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <int_init+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000068 	andeq	r0, r0, r8, rrx
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_init+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_init+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <fast_interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <fast_interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <fast_interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <fast_interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <fast_interrupt_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116	; 0x74
  58:	0a78253d 	beq	1e09554 <fast_interrupt_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
   4:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
   8:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
   c:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000102 	andeq	r0, r0, r2, lsl #2
  10:	0000950c 	andeq	r9, r0, ip, lsl #10
	...
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	71070403 	tstvc	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00f60601 	rscseq	r0, r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000d705 	andeq	sp, r0, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000ed 	andeq	r0, r0, sp, ror #1
  48:	b8050803 	stmdalt	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005107 	andeq	r5, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000003f 	andeq	r0, r0, pc, lsr r0
  64:	7e070803 	cdpvc	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c6060000 	strgt	r0, [r6], -r0
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000d2 	ldrdeq	r0, [r0], -r2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00e80600 	rsceq	r0, r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000640b 	andeq	r6, r0, fp, lsl #8
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	e1110000 	tst	r1, r0
 158:	e1000000 	mrs	r0, (UNDEF: 0)
 15c:	02000000 	andeq	r0, r0, #0
 160:	32110628 	andscc	r0, r1, #40, 12	; 0x2800000
 164:	32000000 	andcc	r0, r0, #0
 168:	02000000 	andeq	r0, r0, #0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <fast_interrupt_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <fast_interrupt_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <fast_interrupt_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <fast_interrupt_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <fast_interrupt_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008e 	andeq	r0, r0, lr, lsl #1
   4:	006e0003 	rsbeq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  5c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  60:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  64:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  68:	0100632e 	tsteq	r0, lr, lsr #6
  6c:	70720000 	rsbsvc	r0, r2, r0
  70:	00682e69 	rsbeq	r2, r8, r9, ror #28
  74:	00000002 	andeq	r0, r0, r2
  78:	05002905 	streq	r2, [r0, #-2309]	; 0xfffff6fb
  7c:	00000002 	andeq	r0, r0, r2
  80:	01061300 	mrseq	r1, LR_und
  84:	4a062b05 	bmi	18aca0 <fast_interrupt_vector+0x18aca0>
  88:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  8c:	000a022e 	andeq	r0, sl, lr, lsr #4
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <fast_interrupt_vector+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  34:	5f6e6165 	svcpl	0x006e6165
  38:	6f626572 	svcvs	0x00626572
  3c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	6f687300 	svcvs	0x00687300
  54:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	00746e69 	rsbseq	r6, r4, r9, ror #28
  64:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  68:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  6c:	5f5f4e4f 	svcpl	0x005f4e4f
  70:	736e7500 	cmnvc	lr, #0, 10
  74:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  78:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  7c:	6f6c0074 	svcvs	0x006c0074
  80:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  84:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  88:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  8c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  90:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  94:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  98:	66666174 			; <UNDEFINED> instruction: 0x66666174
  9c:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  a0:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  a4:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  a8:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  ac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  b0:	7361662d 	cmnvc	r1, #47185920	; 0x2d00000
  b4:	00632e74 	rsbeq	r2, r3, r4, ror lr
  b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  bc:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c4:	70720074 	rsbsvc	r0, r2, r4, ror r0
  c8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  cc:	61686374 	smcvs	34356	; 0x8634
  d0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  d4:	73007261 	movwvc	r7, #609	; 0x261
  d8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  dc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e0:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  e4:	006b746e 	rsbeq	r7, fp, lr, ror #8
  e8:	6b747570 	blvs	1d1d6b0 <fast_interrupt_vector+0x1d1d6b0>
  ec:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  f0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  f4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  f8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  fc:	61686320 	cmnvs	r8, r0, lsr #6
 100:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 104:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 108:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 10c:	20312e32 	eorscs	r2, r1, r2, lsr lr
 110:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 114:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 118:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 11c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 120:	5b202965 	blpl	80a6bc <fast_interrupt_vector+0x80a6bc>
 124:	2f4d5241 	svccs	0x004d5241
 128:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 12c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 130:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 134:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 138:	6f697369 	svcvs	0x00697369
 13c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 140:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 144:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 148:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 14c:	316d7261 	cmncc	sp, r1, ror #4
 150:	6a363731 	bvs	d8de1c <fast_interrupt_vector+0xd8de1c>
 154:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 158:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 15c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 160:	316d7261 	cmncc	sp, r1, ror #4
 164:	6a363731 	bvs	d8de30 <fast_interrupt_vector+0xd8de30>
 168:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 16c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 170:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 174:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 178:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 17c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 180:	206d7261 	rsbcs	r7, sp, r1, ror #4
 184:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 188:	613d6863 	teqvs	sp, r3, ror #16
 18c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 190:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 194:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 198:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 19c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1a0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1a4:	20393975 	eorscs	r3, r9, r5, ror r9
 1a8:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1ac:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1b0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1b4:	6600676e 	strvs	r6, [r0], -lr, ror #14
 1b8:	5f747361 	svcpl	0x00747361
 1bc:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
 1c0:	70757272 	rsbsvc	r7, r5, r2, ror r2
 1c4:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
 1c8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <fast_interrupt_vector+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fast_interrupt_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


put-get.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <put16>:
   0:	e1c010b0 	strh	r1, [r0]
   4:	e12fff1e 	bx	lr

00000008 <PUT16>:
   8:	e1c010b0 	strh	r1, [r0]
   c:	e12fff1e 	bx	lr

00000010 <PUT8>:
  10:	e5c01000 	strb	r1, [r0]
  14:	e12fff1e 	bx	lr

00000018 <GET8>:
  18:	e5d00000 	ldrb	r0, [r0]
  1c:	e12fff1e 	bx	lr

00000020 <GETPC>:
  20:	e1a0000e 	mov	r0, lr
  24:	e12fff1e 	bx	lr

00000028 <dummy>:
  28:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dummy+0x168d804>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <syscall_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <syscall_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <syscall_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <syscall_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <syscall_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <syscall_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116	; 0x74
  58:	0a78253d 	beq	1e09554 <syscall_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	00697773 	rsbeq	r7, r9, r3, ror r7

Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	63737973 	cmnvs	r3, #1884160	; 0x1cc000
   4:	5f6c6c61 	svcpl	0x006c6c61
   8:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   c:	Address 0x000000000000000c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000110 	andeq	r0, r0, r0, lsl r1
  10:	0000000c 	andeq	r0, r0, ip
  14:	00003100 	andeq	r3, r0, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	a2070403 	andge	r0, r7, #50331648	; 0x3000000
  30:	03000000 	movweq	r0, #0
  34:	01040601 	tsteq	r4, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000e505 	andeq	lr, r0, r5, lsl #10
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000fb 	strdeq	r0, [r0], -fp
  48:	c6050803 	strgt	r0, [r5], -r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	00550801 	subseq	r0, r5, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00008207 	andeq	r8, r0, r7, lsl #4
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000070 	andeq	r0, r0, r0, ror r0
  64:	af070803 	svcge	0x00070803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	d4060000 	strle	r0, [r6], #-0
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000e0 	andeq	r0, r0, r0, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00f60600 	rscseq	r0, r6, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000022 	andeq	r0, r0, r2, lsr #32
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1e030100 	adfnes	f0, f3, f0
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000950b 	andeq	r9, r0, fp, lsl #10
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	ef110000 	svc	0x00110000
 158:	ef000000 	svc	0x00000000
 15c:	02000000 	andeq	r0, r0, #0
 160:	63110628 	tstvs	r1, #40, 12	; 0x2800000
 164:	63000000 	movwvs	r0, #0
 168:	02000000 	andeq	r0, r0, #0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <syscall_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <syscall_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <syscall_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <syscall_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <syscall_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008d 	andeq	r0, r0, sp, lsl #1
   4:	006d0003 	rsbeq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  5c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  60:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  64:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  68:	00010063 	andeq	r0, r1, r3, rrx
  6c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  70:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  74:	05000000 	streq	r0, [r0, #-0]
  78:	02050022 	andeq	r0, r5, #34	; 0x22
  7c:	00000000 	andeq	r0, r0, r0
  80:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  84:	014a0624 	cmpeq	sl, r4, lsr #12
  88:	2e06d606 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx6
  8c:	01000a02 	tsteq	r0, r2, lsl #20
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	79730063 	ldmdbvc	r3!, {r0, r1, r5, r6}^
  24:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  28:	65765f6c 	ldrbvs	r5, [r6, #-3948]!	; 0xfffff094
  2c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  30:	6f682f00 	svcvs	0x00682f00
  34:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  38:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  3c:	30343173 	eorscc	r3, r4, r3, ror r1
  40:	73632f65 	cmnvc	r3, #404	; 0x194
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  48:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  4c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffeb0 <syscall_vector+0xfffffeb0>
  50:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  54:	736e7500 	cmnvc	lr, #0, 10
  58:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  5c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  60:	63007261 	movwvs	r7, #609	; 0x261
  64:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  68:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  6c:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  70:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  74:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  78:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  7c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  80:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  84:	2074726f 	rsbscs	r7, r4, pc, ror #4
  88:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  8c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  90:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  94:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  98:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  9c:	5f4e4f49 	svcpl	0x004e4f49
  a0:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  a4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  ac:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  b0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  bc:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  c0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  c4:	6f6c0074 	svcvs	0x006c0074
  c8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  cc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d4:	5f697072 	svcpl	0x00697072
  d8:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  dc:	00726168 	rsbseq	r6, r2, r8, ror #2
  e0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e4:	6f687300 	svcvs	0x00687300
  e8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  ec:	7000746e 	andvc	r7, r0, lr, ror #8
  f0:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  f4:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
  f8:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  fc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 100:	00746e69 	rsbseq	r6, r4, r9, ror #28
 104:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 108:	63206465 			; <UNDEFINED> instruction: 0x63206465
 10c:	00726168 	rsbseq	r6, r2, r8, ror #2
 110:	20554e47 	subscs	r4, r5, r7, asr #28
 114:	20393943 	eorscs	r3, r9, r3, asr #18
 118:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 11c:	30322031 	eorscc	r2, r2, r1, lsr r0
 120:	30313931 	eorscc	r3, r1, r1, lsr r9
 124:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 128:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 12c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 130:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 134:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 138:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 13c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 140:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 144:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 148:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 14c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 150:	205d3939 	subscs	r3, sp, r9, lsr r9
 154:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 158:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 15c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 160:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 164:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 168:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 16c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 170:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 174:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 178:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 17c:	6f6c666d 	svcvs	0x006c666d
 180:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 184:	733d6962 	teqvc	sp, #1605632	; 0x188000
 188:	2074666f 	rsbscs	r6, r4, pc, ror #12
 18c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 190:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 194:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 198:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 19c:	7a6b3676 	bvc	1acdb7c <syscall_vector+0x1acdb7c>
 1a0:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1a4:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1a8:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1ac:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1b0:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1b4:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1b8:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1bc:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1c0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <syscall_vector+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <syscall_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <syscall_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  20:	70757272 	rsbsvc	r7, r5, r2, ror r2
  24:	00632e74 	rsbeq	r2, r3, r4, ror lr
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <interrupt_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116	; 0x74
  5c:	0a78253d 	beq	1e09558 <interrupt_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  68:	70757272 	rsbsvc	r7, r5, r2, ror r2
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	70757272 	rsbsvc	r7, r5, r2, ror r2
   8:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000118 	andeq	r0, r0, r8, lsl r1
  10:	0000e40c 	andeq	lr, r0, ip, lsl #8
	...
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	82070403 	andhi	r0, r7, #50331648	; 0x3000000
  30:	03000000 	movweq	r0, #0
  34:	010c0601 	tsteq	ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000c505 	andeq	ip, r0, r5, lsl #10
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000db 	ldrdeq	r0, [r0], -fp
  48:	a6050803 	strge	r0, [r5], -r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	00240801 	eoreq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005107 	andeq	r5, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000003f 	andeq	r0, r0, pc, lsr r0
  64:	8f070803 	svchi	0x00070803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b4060000 	strlt	r0, [r6], #-0
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c0 	andeq	r0, r0, r0, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d60600 	sbcseq	r0, r6, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000064 	andeq	r0, r0, r4, rrx
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	20030100 	andcs	r0, r3, r0, lsl #2
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000750b 	andeq	r7, r0, fp, lsl #10
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	10000000 	andne	r0, r0, r0
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	cf110000 	svcgt	0x00110000
 158:	cf000000 	svcgt	0x00000000
 15c:	02000000 	andeq	r0, r0, #0
 160:	32110628 	andscc	r0, r1, #40, 12	; 0x2800000
 164:	32000000 	andcc	r0, r0, #0
 168:	02000000 	andeq	r0, r0, #0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <interrupt_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <interrupt_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <interrupt_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <interrupt_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <interrupt_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000093 	muleq	r0, r3, r0
   4:	00730003 	rsbseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  5c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  60:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  64:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  68:	70757272 	rsbsvc	r7, r5, r2, ror r2
  6c:	00632e74 	rsbeq	r2, r3, r4, ror lr
  70:	72000001 	andvc	r0, r0, #1
  74:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  78:	00000200 	andeq	r0, r0, r0, lsl #4
  7c:	00240500 	eoreq	r0, r4, r0, lsl #10
  80:	00000205 	andeq	r0, r0, r5, lsl #4
  84:	06140000 	ldreq	r0, [r4], -r0
  88:	06260501 	strteq	r0, [r6], -r1, lsl #10
  8c:	d606014a 	strle	r0, [r6], -sl, asr #2
  90:	0a022e06 	beq	8b8b0 <interrupt_vector+0x8b8b0>
  94:	Address 0x0000000000000094 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <interrupt_vector+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	61686320 	cmnvs	r8, r0, lsr #6
  30:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  34:	5f6e6165 	svcpl	0x006e6165
  38:	6f626572 	svcvs	0x00626572
  3c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	6f687300 	svcvs	0x00687300
  54:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	00746e69 	rsbseq	r6, r4, r9, ror #28
  64:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  68:	70757272 	rsbsvc	r7, r5, r2, ror r2
  6c:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
  70:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  74:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  78:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  7c:	5f4e4f49 	svcpl	0x004e4f49
  80:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  84:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  88:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  8c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  90:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  94:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  98:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  9c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a4:	6f6c0074 	svcvs	0x006c0074
  a8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b4:	5f697072 	svcpl	0x00697072
  b8:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  bc:	00726168 	rsbseq	r6, r2, r8, ror #2
  c0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  c4:	6f687300 	svcvs	0x00687300
  c8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  cc:	7000746e 	andvc	r7, r0, lr, ror #8
  d0:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  d4:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
  d8:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e4:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
  e8:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  ec:	2f637273 	svccs	0x00637273
  f0:	61666564 	cmnvs	r6, r4, ror #10
  f4:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  f8:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  fc:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
 100:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
 104:	70757272 	rsbsvc	r7, r5, r2, ror r2
 108:	00632e74 	rsbeq	r2, r3, r4, ror lr
 10c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 110:	63206465 			; <UNDEFINED> instruction: 0x63206465
 114:	00726168 	rsbseq	r6, r2, r8, ror #2
 118:	20554e47 	subscs	r4, r5, r7, asr #28
 11c:	20393943 	eorscs	r3, r9, r3, asr #18
 120:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 124:	30322031 	eorscc	r2, r2, r1, lsr r0
 128:	30313931 	eorscc	r3, r1, r1, lsr r9
 12c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 130:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 134:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 138:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 13c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 140:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 144:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 148:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 14c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 150:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 154:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 158:	205d3939 	subscs	r3, sp, r9, lsr r9
 15c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 160:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 164:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 168:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 16c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 170:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 174:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 178:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 17c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 180:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 184:	6f6c666d 	svcvs	0x006c666d
 188:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 18c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 190:	2074666f 	rsbscs	r6, r4, pc, ror #12
 194:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 198:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 19c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1a0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1a4:	7a6b3676 	bvc	1acdb84 <interrupt_vector+0x1acdb84>
 1a8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1ac:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1b0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1b4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1b8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1bc:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1c0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1c4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1c8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <interrupt_vector+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <interrupt_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


yield.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_wait>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000034 	andeq	r0, r0, r4, lsr r0
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000009 	andeq	r0, r0, r9
  10:	0000e20c 	andeq	lr, r0, ip, lsl #4
  14:	0000be00 	andeq	fp, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	02010000 	andeq	r0, r1, #0
  2c:	00000006 	andeq	r0, r0, r6
  30:	00000400 	andeq	r0, r0, r0, lsl #8
  34:	009c0100 	addseq	r0, ip, r0, lsl #2

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <rpi_wait+0xe8382c>
  1c:	0b390b3b 	bleq	e42d10 <rpi_wait+0xe42d10>
  20:	01111927 	tsteq	r1, r7, lsr #18
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000046 	andeq	r0, r0, r6, asr #32
   4:	002a0003 	eoreq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	6c656979 			; <UNDEFINED> instruction: 0x6c656979
  2c:	00632e64 	rsbeq	r2, r3, r4, ror #28
  30:	00000001 	andeq	r0, r0, r1
  34:	05001505 	streq	r1, [r0, #-1285]	; 0xfffffafb
  38:	00000002 	andeq	r0, r0, r2
  3c:	17051300 	strne	r1, [r5, -r0, lsl #6]
  40:	06010501 	streq	r0, [r1], -r1, lsl #10
  44:	00020201 	andeq	r0, r2, r1, lsl #4
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	74696177 	strbtvc	r6, [r9], #-375	; 0xfffffe89
   8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
   c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  10:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  14:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  18:	31393130 	teqcc	r9, r0, lsr r1
  1c:	20353230 	eorscs	r3, r5, r0, lsr r2
  20:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  24:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  28:	415b2029 	cmpmi	fp, r9, lsr #32
  2c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  30:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  34:	6172622d 	cmnvs	r2, sp, lsr #4
  38:	2068636e 	rsbcs	r6, r8, lr, ror #6
  3c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  40:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  44:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  48:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  4c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  50:	613d7570 	teqvs	sp, r0, ror r5
  54:	31316d72 	teqcc	r1, r2, ror sp
  58:	7a6a3637 	bvc	1a8d93c <rpi_wait+0x1a8d93c>
  5c:	20732d66 	rsbscs	r2, r3, r6, ror #26
  60:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  64:	613d656e 	teqvs	sp, lr, ror #10
  68:	31316d72 	teqcc	r1, r2, ror sp
  6c:	7a6a3637 	bvc	1a8d950 <rpi_wait+0x1a8d950>
  70:	20732d66 	rsbscs	r2, r3, r6, ror #26
  74:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  78:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  7c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  80:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
  84:	616d2d20 	cmnvs	sp, r0, lsr #26
  88:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  8c:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  90:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  94:	6b36766d 	blvs	d9da50 <rpi_wait+0xd9da50>
  98:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
  9c:	20626467 	rsbcs	r6, r2, r7, ror #8
  a0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
  a4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
  a8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  ac:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
  b0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
  b4:	61747365 	cmnvs	r4, r5, ror #6
  b8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  bc:	682f0067 	stmdavs	pc!, {r0, r1, r2, r5, r6}	; <UNPREDICTABLE>
  c0:	2f656d6f 	svccs	0x00656d6f
  c4:	2f6e6562 	svccs	0x006e6562
  c8:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  cc:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  d0:	30343173 	eorscc	r3, r4, r3, ror r1
  d4:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  d8:	2f6e6977 	svccs	0x006e6977
  dc:	7062696c 	rsbvc	r6, r2, ip, ror #18
  e0:	2f2e0069 	svccs	0x002e0069
  e4:	66617473 			; <UNDEFINED> instruction: 0x66617473
  e8:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  ec:	69792f63 	ldmdbvs	r9!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  f0:	2e646c65 	cdpcs	12, 6, cr6, cr4, cr5, {3}
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <rpi_wait+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_wait+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_wait+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


fp-support.o:     file format elf32-littlearm


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	0x168d82c
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


cycle-per-sec.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <cyc_per_sec>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	ee1f5f3c 	mrc	15, 0, r5, cr15, cr12, {1}
   8:	ebfffffe 	bl	0 <timer_get_usec>
   c:	e1a04000 	mov	r4, r0
  10:	ebfffffe 	bl	0 <timer_get_usec>
  14:	e0400004 	sub	r0, r0, r4
  18:	e59f3010 	ldr	r3, [pc, #16]	; 30 <cyc_per_sec+0x30>
  1c:	e1500003 	cmp	r0, r3
  20:	3afffffa 	bcc	10 <cyc_per_sec+0x10>
  24:	ee1f0f3c 	mrc	15, 0, r0, cr15, cr12, {1}
  28:	e0400005 	sub	r0, r0, r5
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000173 	andeq	r0, r0, r3, ror r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000100 	andeq	r0, r0, r0, lsl #2
  10:	0000780c 	andeq	r7, r0, ip, lsl #16
	...
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	94070403 	strls	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	00f40601 	rscseq	r0, r4, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000dc05 	andeq	sp, r0, r5, lsl #24
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000eb 	andeq	r0, r0, fp, ror #1
  48:	bd050803 	stclt	8, cr0, [r5, #-12]
  4c:	03000000 	movweq	r0, #0
  50:	002c0801 	eoreq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00004c07 	andeq	r4, r0, r7, lsl #24
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000003a 	andeq	r0, r0, sl, lsr r0
  64:	a6070803 	strge	r0, [r7], -r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	cb060000 	blgt	180080 <cyc_per_sec+0x180080>
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000d7 	ldrdeq	r0, [r0], -r7
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00e60600 	rsceq	r0, r6, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
  c4:	2c0a0401 	cfstrscs	mvf0, [sl], {1}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	34000000 	strcc	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00016a9c 	muleq	r1, ip, sl
  d8:	005f0a00 	subseq	r0, pc, r0, lsl #20
  dc:	05010000 	streq	r0, [r1, #-0]
  e0:	00002c0e 	andeq	r2, r0, lr, lsl #24
  e4:	00000200 	andeq	r0, r0, r0, lsl #4
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00730b00 	rsbseq	r0, r3, r0, lsl #22
  f0:	2c0e0701 	stccs	7, cr0, [lr], {1}
  f4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
  f8:	15000000 	strne	r0, [r0, #-0]
  fc:	0a000000 	beq	104 <.debug_info+0x104>
 100:	00000024 	andeq	r0, r0, r4, lsr #32
 104:	2c0e0b01 			; <UNDEFINED> instruction: 0x2c0e0b01
 108:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 10c:	37000000 	strcc	r0, [r0, -r0]
 110:	0c000000 	stceq	0, cr0, [r0], {-0}
 114:	00000004 	andeq	r0, r0, r4
 118:	00000004 	andeq	r0, r0, r4
 11c:	00000135 	andeq	r0, r0, r5, lsr r1
 120:	0000a10a 	andeq	sl, r0, sl, lsl #2
 124:	1a050100 	bne	14052c <cyc_per_sec+0x14052c>
 128:	0000002c 	andeq	r0, r0, ip, lsr #32
 12c:	0000004e 	andeq	r0, r0, lr, asr #32
 130:	0000004c 	andeq	r0, r0, ip, asr #32
 134:	00240c00 	eoreq	r0, r4, r0, lsl #24
 138:	00040000 	andeq	r0, r4, r0
 13c:	01570000 	cmpeq	r7, r0
 140:	a10a0000 	mrsge	r0, (UNDEF: 10)
 144:	01000000 	mrseq	r0, (UNDEF: 0)
 148:	002c180b 	eoreq	r1, ip, fp, lsl #16
 14c:	00630000 	rsbeq	r0, r3, r0
 150:	00610000 	rsbeq	r0, r1, r0
 154:	0d000000 	stceq	0, cr0, [r0, #-0]
 158:	0000000c 	andeq	r0, r0, ip
 15c:	0000016a 	andeq	r0, r0, sl, ror #2
 160:	0000140d 	andeq	r1, r0, sp, lsl #8
 164:	00016a00 	andeq	r6, r1, r0, lsl #20
 168:	690e0000 	stmdbvs	lr, {}	; <UNPREDICTABLE>
 16c:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
 170:	02000000 	andeq	r0, r0, #0
 174:	Address 0x0000000000000174 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <cyc_per_sec+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <cyc_per_sec+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <cyc_per_sec+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300340a 	movweq	r3, #1034	; 0x40a
  80:	3b0b3a0e 	blcc	2ce8c0 <cyc_per_sec+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0300340b 	movweq	r3, #1035	; 0x40b
  94:	3b0b3a08 	blcc	2ce8bc <cyc_per_sec+0x2ce8bc>
  98:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  9c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a0:	00001742 	andeq	r1, r0, r2, asr #14
  a4:	11010b0c 	tstne	r1, ip, lsl #22
  a8:	01061201 	tsteq	r6, r1, lsl #4
  ac:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b0:	00018289 	andeq	r8, r1, r9, lsl #5
  b4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  b8:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
  bc:	3c193f00 	ldccc	15, cr3, [r9], {-0}
  c0:	030e6e19 	movweq	r6, #60953	; 0xee19
  c4:	3b0b3a0e 	blcc	2ce904 <cyc_per_sec+0x2ce904>
  c8:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00080001 	andeq	r0, r8, r1
   4:	00340000 	eorseq	r0, r4, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000055 	andeq	r0, r0, r5, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	01010000 	mrseq	r0, (UNDEF: 1)
  18:	00001000 	andeq	r1, r0, r0
  1c:	00001000 	andeq	r1, r0, r0
  20:	50000100 	andpl	r0, r0, r0, lsl #2
  24:	00000010 	andeq	r0, r0, r0, lsl r0
  28:	00000034 	andeq	r0, r0, r4, lsr r0
  2c:	00540001 	subseq	r0, r4, r1
  30:	00000000 	andeq	r0, r0, r0
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00002800 	andeq	r2, r0, r0, lsl #16
  3c:	00002c00 	andeq	r2, r0, r0, lsl #24
  40:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  4c:	00080000 	andeq	r0, r8, r0
  50:	00340000 	eorseq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00000055 	andeq	r0, r0, r5, asr r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  64:	2c000000 	stccs	0, cr0, [r0], {-0}
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	00005000 	andeq	r5, r0, r0
  70:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ca 	andeq	r0, r0, sl, asr #1
   4:	00670003 	rsbeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
  58:	65702d65 	ldrbvs	r2, [r0, #-3429]!	; 0xfffff29b
  5c:	65732d72 	ldrbvs	r2, [r3, #-3442]!	; 0xfffff28e
  60:	00632e63 	rsbeq	r2, r3, r3, ror #28
  64:	72000001 	andvc	r0, r0, #1
  68:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  6c:	00000200 	andeq	r0, r0, r0, lsl #4
  70:	001c0500 	andseq	r0, ip, r0, lsl #10
  74:	00000205 	andeq	r0, r0, r5, lsl #4
  78:	05150000 	ldreq	r0, [r5, #-0]
  7c:	1a052f05 	bne	14bc98 <cyc_per_sec+0x14bc98>
  80:	062e0101 	strteq	r0, [lr], -r1, lsl #2
  84:	06050501 	streq	r0, [r5], -r1, lsl #10
  88:	06120514 			; <UNDEFINED> instruction: 0x06120514
  8c:	06050501 	streq	r0, [r5], -r1, lsl #10
  90:	0009054b 	andeq	r0, r9, fp, asr #10
  94:	13010402 	movwne	r0, #5122	; 0x1402
  98:	02000a05 	andeq	r0, r0, #20480	; 0x5000
  9c:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
  a0:	0402000c 	streq	r0, [r2], #-12
  a4:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  a8:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
  ac:	0a052e01 	beq	14b8b8 <cyc_per_sec+0x14b8b8>
  b0:	01040200 	mrseq	r0, R12_usr
  b4:	0605052e 	streq	r0, [r5], -lr, lsr #10
  b8:	01180569 	tsteq	r8, r9, ror #10
  bc:	01062e01 	tsteq	r6, r1, lsl #28
  c0:	13060505 	movwne	r0, #25861	; 0x6505
  c4:	13060105 	movwne	r0, #24837	; 0x6105
  c8:	0004022e 	andeq	r0, r4, lr, lsr #4
  cc:	Address 0x00000000000000cc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <cyc_per_sec+0xffffff4c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	5f637963 	svcpl	0x00637963
  28:	00646e65 	rsbeq	r6, r4, r5, ror #28
  2c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  30:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  34:	61686320 	cmnvs	r8, r0, lsr #6
  38:	6f6c0072 	svcvs	0x006c0072
  3c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	00746e69 	rsbseq	r6, r4, r9, ror #28
  4c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  50:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  54:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  58:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  5c:	6300746e 	movwvs	r7, #1134	; 0x46e
  60:	735f6379 	cmpvc	pc, #-469762047	; 0xe4000001
  64:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  68:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  6c:	675f7265 	ldrbvs	r7, [pc, -r5, ror #4]
  70:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffc13 <cyc_per_sec+0xfffffc13>
  74:	00636573 	rsbeq	r6, r3, r3, ror r5
  78:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
  7c:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  80:	2f637273 	svccs	0x00637273
  84:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
  88:	65702d65 	ldrbvs	r2, [r0, #-3429]!	; 0xfffff29b
  8c:	65732d72 	ldrbvs	r2, [r3, #-3442]!	; 0xfffff28e
  90:	00632e63 	rsbeq	r2, r3, r3, ror #28
  94:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  98:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  9c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a0:	756f5f00 	strbvc	r5, [pc, #-3840]!	; fffff1a8 <cyc_per_sec+0xfffff1a8>
  a4:	6f6c0074 	svcvs	0x006c0074
  a8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  bc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c0:	6f6c2067 	svcvs	0x006c2067
  c4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  c8:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  cc:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  d0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  d4:	63007261 	movwvs	r7, #609	; 0x261
  d8:	00726168 	rsbseq	r6, r2, r8, ror #2
  dc:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  e0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  e4:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  e8:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  ec:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  f8:	63206465 			; <UNDEFINED> instruction: 0x63206465
  fc:	00726168 	rsbseq	r6, r2, r8, ror #2
 100:	20554e47 	subscs	r4, r5, r7, asr #28
 104:	20393943 	eorscs	r3, r9, r3, asr #18
 108:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 10c:	30322031 	eorscc	r2, r2, r1, lsr r0
 110:	30313931 	eorscc	r3, r1, r1, lsr r9
 114:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 118:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 11c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 120:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 124:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 128:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 12c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 130:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 134:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 138:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 13c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 140:	205d3939 	subscs	r3, sp, r9, lsr r9
 144:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 148:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 14c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 150:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 154:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 158:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 15c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 160:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 164:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 168:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 16c:	6f6c666d 	svcvs	0x006c666d
 170:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 174:	733d6962 	teqvc	sp, #1605632	; 0x188000
 178:	2074666f 	rsbscs	r6, r4, pc, ror #12
 17c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 180:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 184:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 188:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 18c:	7a6b3676 	bvc	1acdb6c <cyc_per_sec+0x1acdb6c>
 190:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 194:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 198:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 19c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1a0:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1a4:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1a8:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1ac:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1b0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1b4:	63796300 	cmnvs	r9, #0, 6
 1b8:	7265705f 	rsbvc	r7, r5, #95	; 0x5f
 1bc:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <cyc_per_sec+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <cyc_per_sec+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <cyc_per_sec+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cstart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_cstart>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <custom_loader>
   8:	e59f3024 	ldr	r3, [pc, #36]	; 34 <_cstart+0x34>
   c:	e59f2024 	ldr	r2, [pc, #36]	; 38 <_cstart+0x38>
  10:	e1530002 	cmp	r3, r2
  14:	33a02000 	movcc	r2, #0
  18:	34832004 	strcc	r2, [r3], #4
  1c:	3afffffa 	bcc	c <_cstart+0xc>
  20:	ebfffffe 	bl	0 <uart_init>
  24:	e3a03001 	mov	r3, #1
  28:	ee0f3f1c 	mcr	15, 0, r3, cr15, cr12, {0}
  2c:	ebfffffe 	bl	0 <notmain>
  30:	ebfffffe 	bl	0 <clean_reboot>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000189 	andeq	r0, r0, r9, lsl #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000122 	andeq	r0, r0, r2, lsr #2
  10:	00009a0c 	andeq	r9, r0, ip, lsl #20
  14:	00002800 	andeq	r2, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	bb070403 	bllt	1c1040 <_cstart+0x1c1040>
  30:	03000000 	movweq	r0, #0
  34:	01160601 	tsteq	r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000fe05 	andeq	pc, r0, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000010d 	andeq	r0, r0, sp, lsl #2
  48:	df050803 	svcle	0x00050803
  4c:	03000000 	movweq	r0, #0
  50:	004c0801 	subeq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00007907 	andeq	r7, r0, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000067 	andeq	r0, r0, r7, rrx
  64:	c8070803 	stmdagt	r7, {r0, r1, fp}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ed060000 	stc	0, cr0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000f9 	strdeq	r0, [r0], -r9
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01080600 	tsteq	r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000e 	andeq	r0, r0, lr
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001549c 	muleq	r1, ip, r4
  d4:	00000600 	andeq	r0, r0, r0, lsl #12
  d8:	05010000 	streq	r0, [r1, #-0]
  dc:	00002510 	andeq	r2, r0, r0, lsl r5
  e0:	00af0600 	adceq	r0, pc, r0, lsl #12
  e4:	05010000 	streq	r0, [r1, #-0]
  e8:	0000251f 	andeq	r2, r0, pc, lsl r5
  ec:	01d70a00 	bicseq	r0, r7, r0, lsl #20
  f0:	06010000 	streq	r0, [r1], -r0
  f4:	73620b07 	cmnvc	r2, #7168	; 0x1c00
  f8:	0a010073 	beq	402cc <_cstart+0x402cc>
  fc:	0001540a 	andeq	r5, r1, sl, lsl #8
 100:	00000600 	andeq	r0, r0, r0, lsl #12
 104:	00000000 	andeq	r0, r0, r0
 108:	00160c00 	andseq	r0, r6, r0, lsl #24
 10c:	0b010000 	bleq	40114 <_cstart+0x40114>
 110:	0001540a 	andeq	r5, r1, sl, lsl #8
 114:	00240d00 	eoreq	r0, r4, r0, lsl #26
 118:	00080000 	andeq	r0, r8, r0
 11c:	012f0000 			; <UNDEFINED> instruction: 0x012f0000
 120:	690e0000 	stmdbvs	lr, {}	; <UNPREDICTABLE>
 124:	1401006e 	strne	r0, [r1], #-110	; 0xffffff92
 128:	00002c05 	andeq	r2, r0, r5, lsl #24
 12c:	0f000100 	svceq	0x00000100
 130:	00000008 	andeq	r0, r0, r8
 134:	0000015a 	andeq	r0, r0, sl, asr r1
 138:	0000240f 	andeq	r2, r0, pc, lsl #8
 13c:	00016700 	andeq	r6, r1, r0, lsl #14
 140:	00300f00 	eorseq	r0, r0, r0, lsl #30
 144:	01730000 	cmneq	r3, r0
 148:	340f0000 	strcc	r0, [pc], #-0	; 150 <.debug_info+0x150>
 14c:	80000000 	andhi	r0, r0, r0
 150:	00000001 	andeq	r0, r0, r1
 154:	00250407 	eoreq	r0, r5, r7, lsl #8
 158:	8c100000 	ldchi	0, cr0, [r0], {-0}
 15c:	8c000000 	stchi	0, cr0, [r0], {-0}
 160:	02000000 	andeq	r0, r0, #0
 164:	11060131 	tstne	r6, r1, lsr r1
 168:	0000001e 	andeq	r0, r0, lr, lsl r0
 16c:	0000001e 	andeq	r0, r0, lr, lsl r0
 170:	10063b02 	andne	r3, r6, r2, lsl #22
 174:	000001d7 	ldrdeq	r0, [r0], -r7
 178:	000001d7 	ldrdeq	r0, [r0], -r7
 17c:	06010502 	streq	r0, [r1], -r2, lsl #10
 180:	00005a11 	andeq	r5, r0, r1, lsl sl
 184:	00005a00 	andeq	r5, r0, r0, lsl #20
 188:	066e0200 	strbteq	r0, [lr], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <_cstart+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <_cstart+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <_cstart+0x2ce8a4>
  68:	110b390b 	tstne	fp, fp, lsl #18
  6c:	40061201 	andmi	r1, r6, r1, lsl #4
  70:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  74:	00001301 	andeq	r1, r0, r1, lsl #6
  78:	3f002e0a 	svccc	0x00002e0a
  7c:	3a0e0319 	bcc	380ce8 <_cstart+0x380ce8>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	3c19270b 	ldccc	7, cr2, [r9], {11}
  88:	0b000019 	bleq	f4 <.debug_abbrev+0xf4>
  8c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  90:	0b3b0b3a 	bleq	ec2d80 <_cstart+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  a4:	0b3b0b3a 	bleq	ec2d94 <_cstart+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	0b0d0000 	bleq	3400b4 <_cstart+0x3400b4>
  b0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  b4:	00130106 	andseq	r0, r3, r6, lsl #2
  b8:	00340e00 	eorseq	r0, r4, r0, lsl #28
  bc:	0b3a0803 	bleq	e820d0 <_cstart+0xe820d0>
  c0:	0b390b3b 	bleq	e42db4 <_cstart+0xe42db4>
  c4:	0b1c1349 	bleq	704df0 <_cstart+0x704df0>
  c8:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
  cc:	11000182 	smlabbne	r0, r2, r1, r0
  d0:	00133101 	andseq	r3, r3, r1, lsl #2
  d4:	002e1000 	eoreq	r1, lr, r0
  d8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  dc:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  e4:	00000b39 	andeq	r0, r0, r9, lsr fp
  e8:	3f002e11 	svccc	0x00002e11
  ec:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  f0:	3a0e030e 	bcc	380d30 <_cstart+0x380d30>
  f4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	000c0000 	andeq	r0, ip, r0
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001453 	andeq	r1, r0, r3, asr r4
  14:	00001c00 	andeq	r1, r0, r0, lsl #24
  18:	73000300 	movwvc	r0, #768	; 0x300
  1c:	001c9f04 	andseq	r9, ip, r4, lsl #30
  20:	00230000 	eoreq	r0, r3, r0
  24:	00010000 	andeq	r0, r1, r0
  28:	00000053 	andeq	r0, r0, r3, asr r0
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009b 	muleq	r0, fp, r0
   4:	00600003 	rsbeq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61747363 	cmnvs	r4, r3, ror #6
  58:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  5c:	00000100 	andeq	r0, r0, r0, lsl #2
  60:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  64:	00020068 	andeq	r0, r2, r8, rrx
  68:	10050000 	andne	r0, r5, r0
  6c:	00020500 	andeq	r0, r2, r0, lsl #10
  70:	15000000 	strne	r0, [r0, #-0]
  74:	052f0505 	streq	r0, [pc, #-1285]!	; fffffb77 <_cstart+0xfffffb77>
  78:	05051302 	streq	r1, [r5, #-770]	; 0xfffffcfe
  7c:	14133014 	ldrne	r3, [r3], #-20	; 0xffffffec
  80:	0f060a05 	svceq	0x00060a05
  84:	09053106 	stmdbeq	r5, {r1, r2, r8, ip, sp}
  88:	0610054b 	ldreq	r0, [r0], -fp, asr #10
  8c:	05054a01 	streq	r4, [r5, #-2561]	; 0xfffff5ff
  90:	01323006 	teqeq	r2, r6
  94:	05144a01 	ldreq	r4, [r4, #-2561]	; 0xfffff5ff
  98:	06022f02 	streq	r2, [r2], -r2, lsl #30
  9c:	Address 0x000000000000009c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73625f5f 	cmnvc	r2, #380	; 0x17c
   4:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
   8:	5f747261 	svcpl	0x00747261
   c:	635f005f 	cmpvs	pc, #95	; 0x5f
  10:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  14:	73620074 	cmnvc	r2, #116	; 0x74
  18:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  1c:	61750064 	cmnvs	r5, r4, rrx
  20:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  24:	0074696e 	rsbseq	r6, r4, lr, ror #18
  28:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff74 <_cstart+0xffffff74>
  2c:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
  30:	73632f6e 	cmnvc	r3, #440	; 0x1b8
  34:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  38:	3173632f 	cmncc	r3, pc, lsr #6
  3c:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  40:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  44:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  48:	00697062 	rsbeq	r7, r9, r2, rrx
  4c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  50:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  54:	61686320 	cmnvs	r8, r0, lsr #6
  58:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  5c:	5f6e6165 	svcpl	0x006e6165
  60:	6f626572 	svcvs	0x00626572
  64:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  68:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  6c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  70:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  74:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  78:	6f687300 	svcvs	0x00687300
  7c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  80:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  84:	2064656e 	rsbcs	r6, r4, lr, ror #10
  88:	00746e69 	rsbseq	r6, r4, r9, ror #28
  8c:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  90:	6c5f6d6f 	mrrcvs	13, 6, r6, pc, cr15	; <UNPREDICTABLE>
  94:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  98:	2f2e0072 	svccs	0x002e0072
  9c:	66617473 			; <UNDEFINED> instruction: 0x66617473
  a0:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  a4:	73632f63 	cmnvc	r3, #396	; 0x18c
  a8:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  ac:	5f00632e 	svcpl	0x0000632e
  b0:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
  b4:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  b8:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  bc:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  c0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  cc:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  d0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  d4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  dc:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ec:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  f0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  f4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f8:	61686300 	cmnvs	r8, r0, lsl #6
  fc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 100:	2074726f 	rsbscs	r7, r4, pc, ror #4
 104:	00746e69 	rsbseq	r6, r4, r9, ror #28
 108:	6b747570 	blvs	1d1d6d0 <_cstart+0x1d1d6d0>
 10c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 110:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 114:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 118:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 11c:	61686320 	cmnvs	r8, r0, lsr #6
 120:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 124:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 128:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 12c:	20312e32 	eorscs	r2, r1, r2, lsr lr
 130:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 134:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 138:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 13c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 140:	5b202965 	blpl	80a6dc <_cstart+0x80a6dc>
 144:	2f4d5241 	svccs	0x004d5241
 148:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 14c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 150:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 154:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 158:	6f697369 	svcvs	0x00697369
 15c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 160:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 164:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 168:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 16c:	316d7261 	cmncc	sp, r1, ror #4
 170:	6a363731 	bvs	d8de3c <_cstart+0xd8de3c>
 174:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 178:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 17c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 180:	316d7261 	cmncc	sp, r1, ror #4
 184:	6a363731 	bvs	d8de50 <_cstart+0xd8de50>
 188:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 18c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 190:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 194:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 198:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 19c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 1a0:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1a4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1a8:	613d6863 	teqvs	sp, r3, ror #16
 1ac:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1b0:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1b4:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1b8:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1bc:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1c0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1c4:	20393975 	eorscs	r3, r9, r5, ror r9
 1c8:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1cc:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1d0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1d4:	6e00676e 	cdpvs	7, 0, cr6, cr0, cr14, {3}
 1d8:	616d746f 	cmnvs	sp, pc, ror #8
 1dc:	Address 0x00000000000001dc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <_cstart+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <_cstart+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <_cstart+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


enable-disable.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <system_enable_interrupts>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c00080 	bic	r0, r0, #128	; 0x80
   8:	e121f000 	msr	CPSR_c, r0
   c:	e12fff1e 	bx	lr

00000010 <system_disable_interrupts>:
  10:	e10f0000 	mrs	r0, CPSR
  14:	e3800080 	orr	r0, r0, #128	; 0x80
  18:	e121f000 	msr	CPSR_c, r0
  1c:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <system_disable_interrupts+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


cache.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <enable_cache>:
   0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
   4:	e3833b06 	orr	r3, r3, #6144	; 0x1800
   8:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
   c:	e12fff1e 	bx	lr

00000010 <disable_cache>:
  10:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
  14:	e3c33b06 	bic	r3, r3, #6144	; 0x1800
  18:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010a 	andeq	r0, r0, sl, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d9 	ldrdeq	r0, [r0], -r9
  10:	00018e0c 	andeq	r8, r1, ip, lsl #28
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	65070403 	strvs	r0, [r7, #-1027]	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	00cd0601 	sbceq	r0, sp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000a805 	andeq	sl, r0, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000c4 	andeq	r0, r0, r4, asr #1
  48:	89050803 	stmdbhi	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	00320801 	eorseq	r0, r2, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005207 	andeq	r5, r0, r7, lsl #4
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000040 	andeq	r0, r0, r0, asr #32
  64:	72070803 	andvc	r0, r7, #196608	; 0x30000
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	97060000 	strls	r0, [r6, -r0]
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000a3 	andeq	r0, r0, r3, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00bf0600 	adcseq	r0, pc, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000024 	andeq	r0, r0, r4, lsr #32
  c4:	10060c01 	andne	r0, r6, r1, lsl #24
  c8:	10000000 	andne	r0, r0, r0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0000e89c 	muleq	r0, ip, r8
  d4:	00720a00 	rsbseq	r0, r2, r0, lsl #20
  d8:	2c0e0d01 	stccs	13, cr0, [lr], {1}
  dc:	06000000 	streq	r0, [r0], -r0
	...
  e8:	0000b20b 	andeq	fp, r0, fp, lsl #4
  ec:	06030100 	streq	r0, [r3], -r0, lsl #2
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000010 	andeq	r0, r0, r0, lsl r0
  f8:	720a9c01 	andvc	r9, sl, #256	; 0x100
  fc:	0e040100 	adfeqs	f0, f4, f0
 100:	0000002c 	andeq	r0, r0, ip, lsr #32
 104:	0000003b 	andeq	r0, r0, fp, lsr r0
 108:	00000035 	andeq	r0, r0, r5, lsr r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <disable_cache+0x2c009c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <disable_cache+0xec2d20>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <disable_cache+0x2ce894>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	340a0000 	strcc	r0, [sl], #-0
  7c:	3a080300 	bcc	200c84 <disable_cache+0x200c74>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  90:	03193f01 	tsteq	r9, #1, 30
  94:	3b0b3a0e 	blcc	2ce8d4 <disable_cache+0x2ce8c4>
  98:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  9c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  a0:	97184006 	ldrls	r4, [r8, -r6]
  a4:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00140000 	andseq	r0, r4, r0
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001453 	andeq	r1, r0, r3, asr r4
  14:	00001800 	andeq	r1, r0, r0, lsl #16
  18:	73000700 	movwvc	r0, #1792	; 0x700
  1c:	efff0b00 	svc	0x00ff0b00
  20:	00189f1a 	andseq	r9, r8, sl, lsl pc
  24:	00200000 	eoreq	r0, r0, r0
  28:	00010000 	andeq	r0, r1, r0
  2c:	00000053 	andeq	r0, r0, r3, asr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	01010000 	mrseq	r0, (UNDEF: 1)
  38:	04000000 	streq	r0, [r0], #-0
  3c:	04000000 	streq	r0, [r0], #-0
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	00045300 	andeq	r5, r4, r0, lsl #6
  48:	00080000 	andeq	r0, r8, r0
  4c:	00070000 	andeq	r0, r7, r0
  50:	000a0073 	andeq	r0, sl, r3, ror r0
  54:	089f2110 	ldmeq	pc, {r4, r8, sp}	; <UNPREDICTABLE>
  58:	10000000 	andne	r0, r0, r0
  5c:	01000000 	mrseq	r0, (UNDEF: 0)
  60:	00005300 	andeq	r5, r0, r0, lsl #6
  64:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a0 	andeq	r0, r0, r0, lsr #1
   4:	005f0003 	subseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
  58:	00632e65 	rsbeq	r2, r3, r5, ror #28
  5c:	72000001 	andvc	r0, r0, #1
  60:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  64:	00000200 	andeq	r0, r0, r0, lsl #4
  68:	00190500 	andseq	r0, r9, r0, lsl #10
  6c:	00000205 	andeq	r0, r0, r5, lsl #4
  70:	05140000 	ldreq	r0, [r4, #-0]
  74:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  78:	05132f02 	ldreq	r2, [r3, #-3842]	; 0xfffff0fe
  7c:	05010604 	streq	r0, [r1, #-1540]	; 0xfffff9fc
  80:	052f0605 	streq	r0, [pc, #-1541]!	; fffffa83 <disable_cache+0xfffffa73>
  84:	052f0601 	streq	r0, [pc, #-1537]!	; fffffa8b <disable_cache+0xfffffa7b>
  88:	0531061a 	ldreq	r0, [r1, #-1562]!	; 0xfffff9e6
  8c:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  90:	05133002 	ldreq	r3, [r3, #-2]
  94:	05010604 	streq	r0, [r1, #-1540]	; 0xfffff9fc
  98:	052f0605 	streq	r0, [pc, #-1541]!	; fffffa9b <disable_cache+0xfffffa8b>
  9c:	022f0601 	eoreq	r0, pc, #1048576	; 0x100000
  a0:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <disable_cache+0xffffff3c>
   4:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
   8:	73632f6e 	cmnvc	r3, #440	; 0x1b8
   c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  18:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  1c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  20:	00697062 	rsbeq	r7, r9, r2, rrx
  24:	61736964 	cmnvs	r3, r4, ror #18
  28:	5f656c62 	svcpl	0x00656c62
  2c:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
  30:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
  34:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  38:	63206465 			; <UNDEFINED> instruction: 0x63206465
  3c:	00726168 	rsbseq	r6, r2, r8, ror #2
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  48:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  4c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  50:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  54:	2074726f 	rsbscs	r7, r4, pc, ror #4
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	736e7500 	cmnvc	lr, #0, 10
  68:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  6c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  70:	6f6c0074 	svcvs	0x006c0074
  74:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  78:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  7c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  80:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  84:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  88:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  8c:	6f6c2067 	svcvs	0x006c2067
  90:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  94:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  98:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  9c:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  a0:	63007261 	movwvs	r7, #609	; 0x261
  a4:	00726168 	rsbseq	r6, r2, r8, ror #2
  a8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  ac:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  b0:	6e650074 	mcrvs	0, 3, r0, cr5, cr4, {3}
  b4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  b8:	6361635f 	cmnvs	r1, #2080374785	; 0x7c000001
  bc:	70006568 	andvc	r6, r0, r8, ror #10
  c0:	006b7475 	rsbeq	r7, fp, r5, ror r4
  c4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  cc:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  d0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  dc:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  e0:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  e4:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  e8:	31393130 	teqcc	r9, r0, lsr r1
  ec:	20353230 	eorscs	r3, r5, r0, lsr r2
  f0:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  f4:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  f8:	415b2029 	cmpmi	fp, r9, lsr #32
  fc:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 100:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 104:	6172622d 	cmnvs	r2, sp, lsr #4
 108:	2068636e 	rsbcs	r6, r8, lr, ror #6
 10c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 110:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 114:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 118:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 11c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 120:	613d7570 	teqvs	sp, r0, ror r5
 124:	31316d72 	teqcc	r1, r2, ror sp
 128:	7a6a3637 	bvc	1a8da0c <disable_cache+0x1a8d9fc>
 12c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 130:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 134:	613d656e 	teqvs	sp, lr, ror #10
 138:	31316d72 	teqcc	r1, r2, ror sp
 13c:	7a6a3637 	bvc	1a8da20 <disable_cache+0x1a8da10>
 140:	20732d66 	rsbscs	r2, r3, r6, ror #26
 144:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 148:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 14c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 150:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 154:	616d2d20 	cmnvs	sp, r0, lsr #26
 158:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 15c:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 160:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 164:	6b36766d 	blvs	d9db20 <disable_cache+0xd9db10>
 168:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 16c:	20626467 	rsbcs	r6, r2, r7, ror #8
 170:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 174:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 178:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 17c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 180:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 184:	61747365 	cmnvs	r4, r5, ror #6
 188:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 18c:	2f2e0067 	svccs	0x002e0067
 190:	66617473 			; <UNDEFINED> instruction: 0x66617473
 194:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 198:	61632f63 	cmnvs	r3, r3, ror #30
 19c:	2e656863 	cdpcs	8, 6, cr6, cr5, cr3, {3}
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <disable_cache+0x80a5c0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <disable_cache+0x12cd81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <disable_cache+0x46420>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <prefetch_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <prefetch_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <prefetch_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <prefetch_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <prefetch_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	66657270 			; <UNDEFINED> instruction: 0x66657270
  20:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  24:	0000632e 	andeq	r6, r0, lr, lsr #6
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <prefetch_abort_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116	; 0x74
  5c:	0a78253d 	beq	1e09558 <prefetch_abort_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	66657270 			; <UNDEFINED> instruction: 0x66657270
  68:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3979>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000011c 	andeq	r0, r0, ip, lsl r1
  10:	0000160c 	andeq	r1, r0, ip, lsl #12
  14:	00003d00 	andeq	r3, r0, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	ae070403 	cdpge	4, 0, cr0, cr7, cr3, {0}
  30:	03000000 	movweq	r0, #0
  34:	01100601 	tsteq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000f105 	andeq	pc, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000107 	andeq	r0, r0, r7, lsl #2
  48:	d2050803 	andle	r0, r5, #196608	; 0x30000
  4c:	03000000 	movweq	r0, #0
  50:	00610801 	rsbeq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00008e07 	andeq	r8, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000007c 	andeq	r0, r0, ip, ror r0
  64:	bb070803 	bllt	1c2078 <prefetch_abort_vector+0x1c2078>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	e0060000 	and	r0, r6, r0
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ec 	andeq	r0, r0, ip, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01020600 	tsteq	r2, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000a10b 	andeq	sl, r0, fp, lsl #2
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	fb110000 	blx	44015e <prefetch_abort_vector+0x44015e>
 158:	fb000000 	blx	162 <.debug_info+0x162>
 15c:	02000000 	andeq	r0, r0, #0
 160:	6f110628 	svcvs	0x00110628
 164:	6f000000 	svcvs	0x00000000
 168:	02000000 	andeq	r0, r0, #0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <prefetch_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <prefetch_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <prefetch_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <prefetch_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <prefetch_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000092 	muleq	r0, r2, r0
   4:	00720003 	rsbseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  5c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  60:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  64:	66657270 			; <UNDEFINED> instruction: 0x66657270
  68:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  6c:	0100632e 	tsteq	r0, lr, lsr #6
  70:	70720000 	rsbsvc	r0, r2, r0
  74:	00682e69 	rsbeq	r2, r8, r9, ror #28
  78:	00000002 	andeq	r0, r0, r2
  7c:	05002905 	streq	r2, [r0, #-2309]	; 0xfffff6fb
  80:	00000002 	andeq	r0, r0, r2
  84:	01061300 	mrseq	r1, LR_und
  88:	4a062b05 	bmi	18aca4 <prefetch_abort_vector+0x18aca4>
  8c:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  90:	000a022e 	andeq	r0, sl, lr, lsr #4
  94:	Address 0x0000000000000094 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	2f2e0072 	svccs	0x002e0072
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  24:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  28:	61682d74 	smcvs	33492	; 0x82d4
  2c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  30:	72702d72 	rsbsvc	r2, r0, #7296	; 0x1c80
  34:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
  38:	632e6863 			; <UNDEFINED> instruction: 0x632e6863
  3c:	6f682f00 	svcvs	0x00682f00
  40:	622f656d 	eorvs	r6, pc, #457179136	; 0x1b400000
  44:	632f6e65 			; <UNDEFINED> instruction: 0x632f6e65
  48:	30343173 	eorscc	r3, r4, r3, ror r1
  4c:	73632f65 	cmnvc	r3, #404	; 0x194
  50:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  54:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  58:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffebc <prefetch_abort_vector+0xfffffebc>
  5c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  60:	736e7500 	cmnvc	lr, #0, 10
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  6c:	63007261 	movwvs	r7, #609	; 0x261
  70:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  74:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  78:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  7c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  80:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  84:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  88:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  8c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  90:	2074726f 	rsbscs	r7, r4, pc, ror #4
  94:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  98:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  9c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a0:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  a4:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  a8:	5f4e4f49 	svcpl	0x004e4f49
  ac:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b8:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  cc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  d0:	6f6c0074 	svcvs	0x006c0074
  d4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  d8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e0:	5f697072 	svcpl	0x00697072
  e4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  e8:	00726168 	rsbseq	r6, r2, r8, ror #2
  ec:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f0:	6f687300 	svcvs	0x00687300
  f4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  f8:	7000746e 	andvc	r7, r0, lr, ror #8
  fc:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 100:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
 104:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 108:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 10c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 110:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 114:	63206465 			; <UNDEFINED> instruction: 0x63206465
 118:	00726168 	rsbseq	r6, r2, r8, ror #2
 11c:	20554e47 	subscs	r4, r5, r7, asr #28
 120:	20393943 	eorscs	r3, r9, r3, asr #18
 124:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 128:	30322031 	eorscc	r2, r2, r1, lsr r0
 12c:	30313931 	eorscc	r3, r1, r1, lsr r9
 130:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 134:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 138:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 13c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 140:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 144:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 148:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 14c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 150:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 154:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 158:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 15c:	205d3939 	subscs	r3, sp, r9, lsr r9
 160:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 164:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 168:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 16c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 170:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 174:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 178:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 17c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 180:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 184:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 188:	6f6c666d 	svcvs	0x006c666d
 18c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 190:	733d6962 	teqvc	sp, #1605632	; 0x188000
 194:	2074666f 	rsbscs	r6, r4, pc, ror #12
 198:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 19c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1a0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1a4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1a8:	7a6b3676 	bvc	1acdb88 <prefetch_abort_vector+0x1acdb88>
 1ac:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1b0:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1b4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1b8:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1bc:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1c0:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1c4:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1c8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1cc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <prefetch_abort_vector+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <prefetch_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <prefetch_abort_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <at_user_level>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e200001f 	and	r0, r0, #31
   8:	e3500010 	cmp	r0, #16
   c:	13a00000 	movne	r0, #0
  10:	03a00001 	moveq	r0, #1
  14:	e12fff1e 	bx	lr

00000018 <set_user_level>:
  18:	e10f3000 	mrs	r3, CPSR
  1c:	e3c3301f 	bic	r3, r3, #31
  20:	e3833010 	orr	r3, r3, #16
  24:	e129f003 	msr	CPSR_fc, r3
  28:	e12fff1e 	bx	lr

0000002c <rpi_reboot>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <at_user_level>
  34:	e3500000 	cmp	r0, #0
  38:	1a00000a 	bne	68 <rpi_reboot+0x3c>
  3c:	ebfffffe 	bl	0 <reboot_callout>
  40:	ebfffffe 	bl	0 <uart_flush_tx>
  44:	e3a0000a 	mov	r0, #10
  48:	ebfffffe 	bl	0 <delay_ms>
  4c:	e59f101c 	ldr	r1, [pc, #28]	; 70 <rpi_reboot+0x44>
  50:	e59f001c 	ldr	r0, [pc, #28]	; 74 <rpi_reboot+0x48>
  54:	ebfffffe 	bl	0 <PUT32>
  58:	e59f1018 	ldr	r1, [pc, #24]	; 78 <rpi_reboot+0x4c>
  5c:	e59f0018 	ldr	r0, [pc, #24]	; 7c <rpi_reboot+0x50>
  60:	ebfffffe 	bl	0 <PUT32>
  64:	eafffffe 	b	64 <rpi_reboot+0x38>
  68:	ebfffffe 	bl	18 <set_user_level>
  6c:	eafffff2 	b	3c <rpi_reboot+0x10>
  70:	5a000001 	bpl	7c <rpi_reboot+0x50>
  74:	20100024 	andscs	r0, r0, r4, lsr #32
  78:	5a000020 	bpl	100 <rpi_reboot+0xd4>
  7c:	2010001c 	andscs	r0, r0, ip, lsl r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000236 	andeq	r0, r0, r6, lsr r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000016c 	andeq	r0, r0, ip, ror #2
  10:	0000a20c 	andeq	sl, r0, ip, lsl #4
  14:	00004200 	andeq	r4, r0, r0, lsl #4
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00002503 	andeq	r2, r0, r3, lsl #10
  30:	07040400 	streq	r0, [r4, -r0, lsl #8]
  34:	000000d1 	ldrdeq	r0, [r0], -r1
  38:	60060104 	andvs	r0, r6, r4, lsl #2
  3c:	04000001 	streq	r0, [r0], #-1
  40:	012d0502 			; <UNDEFINED> instruction: 0x012d0502
  44:	04040000 	streq	r0, [r4], #-0
  48:	00014905 	andeq	r4, r1, r5, lsl #18
  4c:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  50:	0000010e 	andeq	r0, r0, lr, lsl #2
  54:	66080104 	strvs	r0, [r8], -r4, lsl #2
  58:	04000000 	streq	r0, [r0], #-0
  5c:	008f0702 	addeq	r0, pc, r2, lsl #14
  60:	04040000 	streq	r0, [r4], #-0
  64:	00007d07 	andeq	r7, r0, r7, lsl #26
  68:	07080400 	streq	r0, [r8, -r0, lsl #8]
  6c:	000000de 	ldrdeq	r0, [r0], -lr
  70:	00002505 	andeq	r2, r0, r5, lsl #10
  74:	00007f00 	andeq	r7, r0, r0, lsl #30
  78:	00250600 	eoreq	r0, r5, r0, lsl #12
  7c:	07000000 	streq	r0, [r0, -r0]
  80:	0000011c 	andeq	r0, r0, ip, lsl r1
  84:	8b0e1c02 	blhi	387094 <rpi_reboot+0x387068>
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00007004 	andeq	r7, r0, r4
  90:	00250500 	eoreq	r0, r5, r0, lsl #10
  94:	00a00000 	adceq	r0, r0, r0
  98:	a0060000 	andge	r0, r6, r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00ad0408 	adceq	r0, sp, r8, lsl #8
  a4:	01040000 	mrseq	r0, (UNDEF: 4)
  a8:	00012808 	andeq	r2, r1, r8, lsl #16
  ac:	00a60300 	adceq	r0, r6, r0, lsl #6
  b0:	37070000 	strcc	r0, [r7, -r0]
  b4:	02000001 	andeq	r0, r0, #1
  b8:	00be0e21 	adcseq	r0, lr, r1, lsr #28
  bc:	04080000 	streq	r0, [r8], #-0
  c0:	00000091 	muleq	r0, r1, r0
  c4:	00000b09 	andeq	r0, r0, r9, lsl #22
  c8:	110d0100 	mrsne	r0, (UNDEF: 29)
  cc:	00000031 	andeq	r0, r0, r1, lsr r0
  d0:	0000000a 	andeq	r0, r0, sl
  d4:	061f0100 	ldreq	r0, [pc], -r0, lsl #2
  d8:	0000002c 	andeq	r0, r0, ip, lsr #32
  dc:	00000054 	andeq	r0, r0, r4, asr r0
  e0:	01ae9c01 			; <UNDEFINED> instruction: 0x01ae9c01
  e4:	3c0b0000 	stccc	0, cr0, [fp], {-0}
  e8:	01000001 	tsteq	r0, r1
  ec:	002c0f2c 	eoreq	r0, ip, ip, lsr #30
  f0:	00020000 	andeq	r0, r2, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	250b0000 	strcs	r0, [fp, #-0]
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	002c0f2d 	eoreq	r0, ip, sp, lsr #30
 104:	001c0000 	andseq	r0, ip, r0
 108:	001a0000 	andseq	r0, sl, r0
 10c:	b70b0000 	strlt	r0, [fp, -r0]
 110:	01000000 	mrseq	r0, (UNDEF: 0)
 114:	002c0f2e 	eoreq	r0, ip, lr, lsr #30
 118:	00360000 	eorseq	r0, r6, r0
 11c:	00340000 	eorseq	r0, r4, r0
 120:	f50b0000 			; <UNDEFINED> instruction: 0xf50b0000
 124:	01000000 	mrseq	r0, (UNDEF: 0)
 128:	002c0f2f 	eoreq	r0, ip, pc, lsr #30
 12c:	004f0000 	subeq	r0, pc, r0
 130:	004d0000 	subeq	r0, sp, r0
 134:	340c0000 	strcc	r0, [ip], #-0
 138:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
 13c:	0c000001 	stceq	0, cr0, [r0], {1}
 140:	00000040 	andeq	r0, r0, r0, asr #32
 144:	00000208 	andeq	r0, r0, r8, lsl #4
 148:	0000440c 	andeq	r4, r0, ip, lsl #8
 14c:	00021500 	andeq	r1, r2, r0, lsl #10
 150:	004c0d00 	subeq	r0, ip, r0, lsl #26
 154:	02210000 	eoreq	r0, r1, #0
 158:	01640000 	cmneq	r4, r0
 15c:	010e0000 	mrseq	r0, (UNDEF: 14)
 160:	003a0150 	eorseq	r0, sl, r0, asr r1
 164:	0000580d 	andeq	r5, r0, sp, lsl #16
 168:	00022d00 	andeq	r2, r2, r0, lsl #26
 16c:	00018400 	andeq	r8, r1, r0, lsl #8
 170:	50010e00 	andpl	r0, r1, r0, lsl #28
 174:	00240c05 	eoreq	r0, r4, r5, lsl #24
 178:	010e2010 	tsteq	lr, r0, lsl r0
 17c:	010c0551 	tsteq	ip, r1, asr r5
 180:	005a0000 	subseq	r0, sl, r0
 184:	0000640d 	andeq	r6, r0, sp, lsl #8
 188:	00022d00 	andeq	r2, r2, r0, lsl #26
 18c:	0001a400 	andeq	sl, r1, r0, lsl #8
 190:	50010e00 	andpl	r0, r1, r0, lsl #28
 194:	001c0c05 	andseq	r0, ip, r5, lsl #24
 198:	010e2010 	tsteq	lr, r0, lsl r0
 19c:	200c0551 	andcs	r0, ip, r1, asr r5
 1a0:	005a0000 	subseq	r0, sl, r0
 1a4:	00006c0c 	andeq	r6, r0, ip, lsl #24
 1a8:	0001ae00 	andeq	sl, r1, r0, lsl #28
 1ac:	330f0000 	movwcc	r0, #61440	; 0xf000
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	00180617 	andseq	r0, r8, r7, lsl r6
 1b8:	00140000 	andseq	r0, r4, r0
 1bc:	9c010000 	stcls	0, cr0, [r1], {-0}
 1c0:	000001d9 	ldrdeq	r0, [r0], -r9
 1c4:	0001440b 	andeq	r4, r1, fp, lsl #8
 1c8:	0e180100 	mufeqe	f0, f0, f0
 1cc:	00000031 	andeq	r0, r0, r1, lsr r0
 1d0:	0000006a 	andeq	r0, r0, sl, rrx
 1d4:	00000064 	andeq	r0, r0, r4, rrx
 1d8:	00c31000 	sbceq	r1, r3, r0
 1dc:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 1e0:	00002505 	andeq	r2, r0, r5, lsl #10
 1e4:	00000000 	andeq	r0, r0, r0
 1e8:	00001800 	andeq	r1, r0, r0, lsl #16
 1ec:	089c0100 	ldmeq	ip, {r8}
 1f0:	0b000002 	bleq	200 <.debug_info+0x200>
 1f4:	00000144 	andeq	r0, r0, r4, asr #2
 1f8:	310e0f01 	tstcc	lr, r1, lsl #30
 1fc:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 200:	94000000 	strls	r0, [r0], #-0
 204:	00000000 	andeq	r0, r0, r0
 208:	00001611 	andeq	r1, r0, r1, lsl r6
 20c:	00001600 	andeq	r1, r0, r0, lsl #12
 210:	01360200 	teqeq	r6, r0, lsl #4
 214:	01521206 	cmpeq	r2, r6, lsl #4
 218:	01520000 	cmpeq	r2, r0
 21c:	4d020000 	stcmi	0, cr0, [r2, #-0]
 220:	00741206 	rsbseq	r1, r4, r6, lsl #4
 224:	00740000 	rsbseq	r0, r4, r0
 228:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
 22c:	002d1206 	eoreq	r1, sp, r6, lsl #4
 230:	002d0000 	eoreq	r0, sp, r0
 234:	ad020000 	stcge	0, cr0, [r2, #-0]
 238:	Address 0x0000000000000238 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <rpi_reboot+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	26030000 	strcs	r0, [r3], -r0
  20:	00134900 	andseq	r4, r3, r0, lsl #18
  24:	00240400 	eoreq	r0, r4, r0, lsl #8
  28:	0b3e0b0b 	bleq	f82c5c <rpi_reboot+0xf82c30>
  2c:	00000e03 	andeq	r0, r0, r3, lsl #28
  30:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  34:	01134919 	tsteq	r3, r9, lsl r9
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	13490005 	movtne	r0, #36869	; 0x9005
  40:	34070000 	strcc	r0, [r7], #-0
  44:	3a0e0300 	bcc	380c4c <rpi_reboot+0x380c20>
  48:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  4c:	3f13490b 	svccc	0x0013490b
  50:	00193c19 	andseq	r3, r9, r9, lsl ip
  54:	000f0800 	andeq	r0, pc, r0, lsl #16
  58:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reboot+0x380c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reboot+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	11190187 	tstne	r9, r7, lsl #3
  80:	40061201 	andmi	r1, r6, r1, lsl #4
  84:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  88:	00001301 	andeq	r1, r0, r1, lsl #6
  8c:	0300340b 	movweq	r3, #1035	; 0x40b
  90:	3b0b3a0e 	blcc	2ce8d0 <rpi_reboot+0x2ce8a4>
  94:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  98:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  9c:	00001742 	andeq	r1, r0, r2, asr #14
  a0:	0182890c 	orreq	r8, r2, ip, lsl #18
  a4:	31011100 	mrscc	r1, (UNDEF: 17)
  a8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  ac:	01018289 	smlabbeq	r1, r9, r2, r8
  b0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	01828a0e 	orreq	r8, r2, lr, lsl #20
  bc:	91180200 	tstls	r8, r0, lsl #4
  c0:	00001842 	andeq	r1, r0, r2, asr #16
  c4:	3f012e0f 	svccc	0x00012e0f
  c8:	3a0e0319 	bcc	380d34 <rpi_reboot+0x380d08>
  cc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  d0:	1119270b 	tstne	r9, fp, lsl #14
  d4:	40061201 	andmi	r1, r6, r1, lsl #4
  d8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  dc:	00001301 	andeq	r1, r0, r1, lsl #6
  e0:	3f012e10 	svccc	0x00012e10
  e4:	3a0e0319 	bcc	380d50 <rpi_reboot+0x380d24>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  f4:	97184006 	ldrls	r4, [r8, -r6]
  f8:	13011942 	movwne	r1, #6466	; 0x1942
  fc:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 100:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 104:	030e6e19 	movweq	r6, #60953	; 0xee19
 108:	3b0b3a0e 	blcc	2ce948 <rpi_reboot+0x2ce91c>
 10c:	000b3905 	andeq	r3, fp, r5, lsl #18
 110:	002e1200 	eoreq	r1, lr, r0, lsl #4
 114:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 118:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 11c:	0b3b0b3a 	bleq	ec2e0c <rpi_reboot+0xec2de0>
 120:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	004c0001 	subeq	r0, ip, r1
   4:	00680000 	rsbeq	r0, r8, r0
   8:	00060000 	andeq	r0, r6, r0
   c:	10001c0c 	andne	r1, r0, ip, lsl #24
  10:	00009f20 	andeq	r9, r0, r0, lsr #30
  14:	00000000 	andeq	r0, r0, r0
  18:	00020000 	andeq	r0, r2, r0
  1c:	0000004c 	andeq	r0, r0, ip, asr #32
  20:	00000068 	andeq	r0, r0, r8, rrx
  24:	240c0006 	strcs	r0, [ip], #-6
  28:	9f201000 	svcls	0x00201000
	...
  34:	004c0003 	subeq	r0, ip, r3
  38:	00680000 	rsbeq	r0, r8, r0
  3c:	00050000 	andeq	r0, r5, r0
  40:	2447b408 	strbcs	fp, [r7], #-1032	; 0xfffffbf8
  44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  48:	00000000 	andeq	r0, r0, r0
  4c:	4c000400 	cfstrsmi	mvf0, [r0], {-0}
  50:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
  54:	03000000 	movweq	r0, #0
  58:	9f200800 	svcls	0x00200800
	...
  64:	00000002 	andeq	r0, r0, r2
  68:	00180000 	andseq	r0, r8, r0
  6c:	001c0000 	andseq	r0, ip, r0
  70:	00020000 	andeq	r0, r2, r0
  74:	001c9f30 	andseq	r9, ip, r0, lsr pc
  78:	00200000 	eoreq	r0, r0, r0
  7c:	00010000 	andeq	r0, r1, r0
  80:	00002453 	andeq	r2, r0, r3, asr r4
  84:	00002c00 	andeq	r2, r0, r0, lsl #24
  88:	53000100 	movwpl	r0, #256	; 0x100
	...
  94:	00000002 	andeq	r0, r0, r2
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000004 	andeq	r0, r0, r4
  a0:	9f300002 	svcls	0x00300002
  a4:	00000004 	andeq	r0, r0, r4
  a8:	00000008 	andeq	r0, r0, r8
  ac:	00500001 	subseq	r0, r0, r1
  b0:	00000000 	andeq	r0, r0, r0
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000cf 	andeq	r0, r0, pc, asr #1
   4:	00600003 	rsbeq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	6f626572 	svcvs	0x00626572
  58:	632e746f 			; <UNDEFINED> instruction: 0x632e746f
  5c:	00000100 	andeq	r0, r0, r0, lsl #2
  60:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  64:	00020068 	andeq	r0, r2, r8, rrx
  68:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
  6c:	00020500 	andeq	r0, r2, r0, lsl #10
  70:	03000000 	movweq	r0, #0
  74:	0505010d 	streq	r0, [r5, #-269]	; 0xfffffef3
  78:	05311313 	ldreq	r1, [r1, #-787]!	; 0xfffffced
  7c:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
  80:	1b052f01 	blne	14bc8c <rpi_reboot+0x14bc60>
  84:	05058506 	streq	r8, [r5, #-1286]	; 0xfffffafa
  88:	09051413 	stmdbeq	r5, {r0, r1, r4, sl, ip}
  8c:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
  90:	2e0e0501 	cfsh32cs	mvfx0, mvfx14, #1
  94:	2f060505 	svccs	0x00060505
  98:	2f060105 	svccs	0x00060105
  9c:	30061705 	andcc	r1, r6, r5, lsl #14
  a0:	052f0505 	streq	r0, [pc, #-1285]!	; fffffba3 <rpi_reboot+0xfffffb77>
  a4:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
  a8:	05052e07 	streq	r2, [r5, #-3591]	; 0xfffff1f9
  ac:	2f305006 	svccs	0x00305006
  b0:	1313134d 	tstne	r3, #872415233	; 0x34000001
  b4:	02006715 	andeq	r6, r0, #5505024	; 0x540000
  b8:	05670104 	strbeq	r0, [r7, #-260]!	; 0xfffffefc
  bc:	0402000d 	streq	r0, [r2], #-13
  c0:	0a050101 	beq	1404cc <rpi_reboot+0x1404a0>
  c4:	01040200 	mrseq	r0, R12_usr
  c8:	03090501 	movweq	r0, #38145	; 0x9501
  cc:	0c022e6d 	stceq	14, cr2, [r2], {109}	; 0x6d
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7500746f 	strvc	r7, [r0, #-1135]	; 0xfffffb91
   c:	5f726573 	svcpl	0x00726573
  10:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  14:	6572006c 	ldrbvs	r0, [r2, #-108]!	; 0xffffff94
  18:	746f6f62 	strbtvc	r6, [pc], #-3938	; 20 <.debug_str+0x20>
  1c:	6c61635f 	stclvs	3, cr6, [r1], #-380	; 0xfffffe84
  20:	74756f6c 	ldrbtvc	r6, [r5], #-3948	; 0xfffff094
  24:	5f4d5000 	svcpl	0x004d5000
  28:	474f4457 	smlsldmi	r4, pc, r7, r4	; <UNPREDICTABLE>
  2c:	54555000 	ldrbpl	r5, [r5], #-0
  30:	73003233 	movwvc	r3, #563	; 0x233
  34:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffbd7 <rpi_reboot+0xfffffbab>
  38:	5f726573 	svcpl	0x00726573
  3c:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  40:	682f006c 	stmdavs	pc!, {r2, r3, r5, r6}	; <UNPREDICTABLE>
  44:	2f656d6f 	svccs	0x00656d6f
  48:	2f6e6562 	svccs	0x006e6562
  4c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  50:	632f6530 			; <UNDEFINED> instruction: 0x632f6530
  54:	30343173 	eorscc	r3, r4, r3, ror r1
  58:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  5c:	2f6e6977 	svccs	0x006e6977
  60:	7062696c 	rsbvc	r6, r2, ip, ror #18
  64:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  68:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  6c:	63206465 			; <UNDEFINED> instruction: 0x63206465
  70:	00726168 	rsbseq	r6, r2, r8, ror #2
  74:	616c6564 	cmnvs	ip, r4, ror #10
  78:	736d5f79 	cmnvc	sp, #484	; 0x1e4
  7c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  80:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  84:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  88:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  8c:	7300746e 	movwvc	r7, #1134	; 0x46e
  90:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  94:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  98:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  9c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a0:	2f2e0074 	svccs	0x002e0074
  a4:	66617473 			; <UNDEFINED> instruction: 0x66617473
  a8:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  ac:	65722f63 	ldrbvs	r2, [r2, #-3939]!	; 0xfffff09d
  b0:	746f6f62 	strbtvc	r6, [pc], #-3938	; b8 <.debug_str+0xb8>
  b4:	5000632e 	andpl	r6, r0, lr, lsr #6
  b8:	41505f4d 	cmpmi	r0, sp, asr #30
  bc:	4f575353 	svcmi	0x00575353
  c0:	61004452 	tstvs	r0, r2, asr r4
  c4:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
  c8:	6c5f7265 	lfmvs	f7, 2, [pc], {101}	; 0x65
  cc:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
  d0:	736e7500 	cmnvc	lr, #0, 10
  d4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  d8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  dc:	6f6c0074 	svcvs	0x006c0074
  e0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  e4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  ec:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f4:	5f4d5000 	svcpl	0x004d5000
  f8:	43545352 	cmpmi	r4, #1207959553	; 0x48000001
  fc:	4352575f 	cmpmi	r2, #24903680	; 0x17c0000
 100:	465f4746 	ldrbmi	r4, [pc], -r6, asr #14
 104:	5f4c4c55 	svcpl	0x004c4c55
 108:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 10c:	6f6c0054 	svcvs	0x006c0054
 110:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 114:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 118:	00746e69 	rsbseq	r6, r4, r9, ror #28
 11c:	5f697072 	svcpl	0x00697072
 120:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 124:	00726168 	rsbseq	r6, r2, r8, ror #2
 128:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 12c:	6f687300 	svcvs	0x00687300
 130:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 134:	7000746e 	andvc	r7, r0, lr, ror #8
 138:	006b7475 	rsbeq	r7, fp, r5, ror r4
 13c:	525f4d50 	subspl	r4, pc, #80, 26	; 0x1400
 140:	00435453 	subeq	r5, r3, r3, asr r4
 144:	72737063 	rsbsvc	r7, r3, #99	; 0x63
 148:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 14c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 150:	61750074 	cmnvs	r5, r4, ror r0
 154:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
 158:	6873756c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
 15c:	0078745f 	rsbseq	r7, r8, pc, asr r4
 160:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 164:	63206465 			; <UNDEFINED> instruction: 0x63206465
 168:	00726168 	rsbseq	r6, r2, r8, ror #2
 16c:	20554e47 	subscs	r4, r5, r7, asr #28
 170:	20393943 	eorscs	r3, r9, r3, asr #18
 174:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 178:	30322031 	eorscc	r2, r2, r1, lsr r0
 17c:	30313931 	eorscc	r3, r1, r1, lsr r9
 180:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 184:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 188:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 18c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 190:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 194:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 198:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 19c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 1a0:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 1a4:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 1a8:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 1ac:	205d3939 	subscs	r3, sp, r9, lsr r9
 1b0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1b4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 1b8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1bc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1c0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1c4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1c8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 1cc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1d0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1d4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1d8:	6f6c666d 	svcvs	0x006c666d
 1dc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 1e0:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1e4:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1e8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1ec:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1f0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1f4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1f8:	7a6b3676 	bvc	1acdbd8 <rpi_reboot+0x1acdbac>
 1fc:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 200:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 204:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 208:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 20c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 210:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 214:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 218:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 21c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <rpi_reboot+0x80a5a4>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	00000054 	andeq	r0, r0, r4, asr r0
  40:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  44:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reboot+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reboot+0x46404>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_callout>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000cd 	andeq	r0, r0, sp, asr #1
  10:	0001820c 	andeq	r8, r1, ip, lsl #4
  14:	00000f00 	andeq	r0, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	66070403 	strvs	r0, [r7], -r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00c10601 	sbceq	r0, r1, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000a905 	andeq	sl, r0, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b8 	strheq	r0, [r0], -r8
  48:	8a050803 	bhi	14205c <reboot_callout+0x14205c>
  4c:	03000000 	movweq	r0, #0
  50:	00330801 	eorseq	r0, r3, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005307 	andeq	r5, r0, r7, lsl #6
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000041 	andeq	r0, r0, r1, asr #32
  64:	73070803 	movwvc	r0, #30723	; 0x7803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	98060000 	stmdals	r6, {}	; <UNPREDICTABLE>
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000a4 	andeq	r0, r0, r4, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <reboot_callout+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reboot_callout+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reboot_callout+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008c 	andeq	r0, r0, ip, lsl #1
   4:	00700003 	rsbseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	61666564 	cmnvs	r6, r4, ror #10
  58:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  5c:	6f626572 	svcvs	0x00626572
  60:	632d746f 			; <UNDEFINED> instruction: 0x632d746f
  64:	6f6c6c61 	svcvs	0x006c6c61
  68:	632e7475 			; <UNDEFINED> instruction: 0x632e7475
  6c:	00000100 	andeq	r0, r0, r0, lsl #2
  70:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  74:	00020068 	andeq	r0, r2, r8, rrx
  78:	1b050000 	blne	140080 <reboot_callout+0x140080>
  7c:	00020500 	andeq	r0, r2, r0, lsl #10
  80:	14000000 	strne	r0, [r0], #-0
  84:	05011c05 	streq	r1, [r1, #-3077]	; 0xfffff3fb
  88:	02010601 	andeq	r0, r1, #1048576	; 0x100000
  8c:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f626572 	svcvs	0x00626572
   4:	635f746f 	cmpvs	pc, #1862270976	; 0x6f000000
   8:	6f6c6c61 	svcvs	0x006c6c61
   c:	2f007475 	svccs	0x00007475
  10:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  14:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  18:	3173632f 	cmncc	r3, pc, lsr #6
  1c:	2f653034 	svccs	0x00653034
  20:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  24:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  28:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  30:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  40:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  44:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	7300746e 	movwvc	r7, #1134	; 0x46e
  54:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  58:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  68:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  6c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  70:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  7c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  84:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  88:	6f6c0074 	svcvs	0x006c0074
  8c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  90:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  94:	00746e69 	rsbseq	r6, r4, r9, ror #28
  98:	5f697072 	svcpl	0x00697072
  9c:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  a0:	00726168 	rsbseq	r6, r2, r8, ror #2
  a4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  a8:	6f687300 	svcvs	0x00687300
  ac:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b0:	7000746e 	andvc	r7, r0, lr, ror #8
  b4:	006b7475 	rsbeq	r7, fp, r5, ror r4
  b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  c4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  cc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  d0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  d4:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  d8:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  dc:	31393130 	teqcc	r9, r0, lsr r1
  e0:	20353230 	eorscs	r3, r5, r0, lsr r2
  e4:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  e8:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  ec:	415b2029 	cmpmi	fp, r9, lsr #32
  f0:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  f4:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  f8:	6172622d 	cmnvs	r2, sp, lsr #4
  fc:	2068636e 	rsbcs	r6, r8, lr, ror #6
 100:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 104:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 108:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 10c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 110:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 114:	613d7570 	teqvs	sp, r0, ror r5
 118:	31316d72 	teqcc	r1, r2, ror sp
 11c:	7a6a3637 	bvc	1a8da00 <reboot_callout+0x1a8da00>
 120:	20732d66 	rsbscs	r2, r3, r6, ror #26
 124:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 128:	613d656e 	teqvs	sp, lr, ror #10
 12c:	31316d72 	teqcc	r1, r2, ror sp
 130:	7a6a3637 	bvc	1a8da14 <reboot_callout+0x1a8da14>
 134:	20732d66 	rsbscs	r2, r3, r6, ror #26
 138:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 13c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 140:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 144:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 148:	616d2d20 	cmnvs	sp, r0, lsr #26
 14c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 150:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 154:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 158:	6b36766d 	blvs	d9db14 <reboot_callout+0xd9db14>
 15c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 160:	20626467 	rsbcs	r6, r2, r7, ror #8
 164:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 168:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 16c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 170:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 174:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 178:	61747365 	cmnvs	r4, r5, ror #6
 17c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 180:	2f2e0067 	svccs	0x002e0067
 184:	66617473 			; <UNDEFINED> instruction: 0x66617473
 188:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 18c:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
 190:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
 194:	65722d74 	ldrbvs	r2, [r2, #-3444]!	; 0xfffff28c
 198:	746f6f62 	strbtvc	r6, [pc], #-3938	; 1a0 <.debug_str+0x1a0>
 19c:	6c61632d 	stclvs	3, cr6, [r1], #-180	; 0xffffff4c
 1a0:	74756f6c 	ldrbtvc	r6, [r5], #-3948	; 0xfffff094
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <reboot_callout+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_callout+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reboot_callout+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


custom-loader.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <custom_loader>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e8 	andeq	r0, r0, r8, ror #1
  10:	0000000c 	andeq	r0, r0, ip
  14:	00001c00 	andeq	r1, r0, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	81070403 	tsthi	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00dc0601 	sbcseq	r0, ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000c405 	andeq	ip, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000d3 	ldrdeq	r0, [r0], -r3
  48:	a5050803 	strge	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00400801 	subeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00006007 	andeq	r6, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000004e 	andeq	r0, r0, lr, asr #32
  64:	8e070803 	cdphi	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b3060000 	movwlt	r0, #24576	; 0x6000
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00ce0600 	sbceq	r0, lr, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000073 	andeq	r0, r0, r3, ror r0
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <custom_loader+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <custom_loader+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <custom_loader+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000007f 	andeq	r0, r0, pc, ror r0
   4:	00670003 	rsbeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  58:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	; 0xfffffe44
  5c:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  60:	00632e72 	rsbeq	r2, r3, r2, ror lr
  64:	72000001 	andvc	r0, r0, #1
  68:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  6c:	00000200 	andeq	r0, r0, r0, lsl #4
  70:	001a0500 	andseq	r0, sl, r0, lsl #10
  74:	00000205 	andeq	r0, r0, r5, lsl #4
  78:	05150000 	ldreq	r0, [r5, #-0]
  7c:	02021401 	andeq	r1, r2, #16777216	; 0x1000000
  80:	Address 0x0000000000000080 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  10:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	; 0xfffffe44
  14:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  18:	00632e72 	rsbeq	r2, r3, r2, ror lr
  1c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff68 <custom_loader+0xffffff68>
  20:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
  24:	73632f6e 	cmnvc	r3, #440	; 0x1b8
  28:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  2c:	3173632f 	cmncc	r3, pc, lsr #6
  30:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  34:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  38:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  3c:	00697062 	rsbeq	r7, r9, r2, rrx
  40:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  44:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  48:	61686320 	cmnvs	r8, r0, lsr #6
  4c:	6f6c0072 	svcvs	0x006c0072
  50:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  54:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  58:	2064656e 	rsbcs	r6, r4, lr, ror #10
  5c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  60:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  64:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  68:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  6c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  70:	6300746e 	movwvs	r7, #1134	; 0x46e
  74:	6f747375 	svcvs	0x00747375
  78:	6f6c5f6d 	svcvs	0x006c5f6d
  7c:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
  80:	736e7500 	cmnvc	lr, #0, 10
  84:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  88:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  8c:	6f6c0074 	svcvs	0x006c0074
  90:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a8:	6f6c2067 	svcvs	0x006c2067
  ac:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  b0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  b4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  b8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  bc:	63007261 	movwvs	r7, #609	; 0x261
  c0:	00726168 	rsbseq	r6, r2, r8, ror #2
  c4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  cc:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  d0:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  dc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e0:	63206465 			; <UNDEFINED> instruction: 0x63206465
  e4:	00726168 	rsbseq	r6, r2, r8, ror #2
  e8:	20554e47 	subscs	r4, r5, r7, asr #28
  ec:	20393943 	eorscs	r3, r9, r3, asr #18
  f0:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  f4:	30322031 	eorscc	r2, r2, r1, lsr r0
  f8:	30313931 	eorscc	r3, r1, r1, lsr r9
  fc:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 100:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 104:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 108:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 10c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 110:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 114:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 118:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 11c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 120:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 124:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 128:	205d3939 	subscs	r3, sp, r9, lsr r9
 12c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 130:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 134:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 138:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 13c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 140:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 144:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 148:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 14c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 150:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 154:	6f6c666d 	svcvs	0x006c666d
 158:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 15c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 160:	2074666f 	rsbscs	r6, r4, pc, ror #12
 164:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 168:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 16c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 170:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 174:	7a6b3676 	bvc	1acdb54 <custom_loader+0x1acdb54>
 178:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 17c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 180:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 184:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 188:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 18c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 190:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 194:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 198:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <custom_loader+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <custom_loader+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <custom_loader+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


delay-ncycles.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <delay_cycles>:
   0:	e2403001 	sub	r3, r0, #1
   4:	e3500000 	cmp	r0, #0
   8:	012fff1e 	bxeq	lr
   c:	e2811000 	add	r1, r1, #0
  10:	e1a00003 	mov	r0, r3
  14:	eafffff9 	b	0 <delay_cycles>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000e3 	andeq	r0, r0, r3, ror #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000ed 	andeq	r0, r0, sp, ror #1
  10:	0000d10c 	andeq	sp, r0, ip, lsl #2
  14:	00001300 	andeq	r1, r0, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001800 	andeq	r1, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6a070403 	bvs	1c1040 <delay_cycles+0x1c1040>
  30:	03000000 	movweq	r0, #0
  34:	00c50601 	sbceq	r0, r5, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000ad05 	andeq	sl, r0, r5, lsl #26
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000bc 	strheq	r0, [r0], -ip
  48:	8e050803 	cdphi	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	00370801 	eorseq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005707 	andeq	r5, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000045 	andeq	r0, r0, r5, asr #32
  64:	77070803 	strvc	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	9c060000 	stcls	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000a8 	andeq	r0, r0, r8, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b70600 	adcseq	r0, r7, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060501 	andeq	r0, r6, r1, lsl #10
  c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	000d0a9c 	muleq	sp, ip, sl
  d4:	05010000 	streq	r0, [r1, #-0]
  d8:	00002c1c 	andeq	r2, r0, ip, lsl ip
  dc:	00000400 	andeq	r0, r0, r0, lsl #8
  e0:	00000000 	andeq	r0, r0, r0
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <delay_cycles+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <delay_cycles+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <delay_cycles+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
  78:	0300050a 	movweq	r0, #1290	; 0x50a
  7c:	3b0b3a0e 	blcc	2ce8bc <delay_cycles+0x2ce8bc>
  80:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  84:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  88:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	04500001 	ldrbeq	r0, [r0], #-1
  10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005300 	andeq	r5, r0, r0, lsl #6
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000091 	muleq	r0, r1, r0
   4:	00670003 	rsbeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	616c6564 	cmnvs	ip, r4, ror #10
  58:	636e2d79 	cmnvs	lr, #7744	; 0x1e40
  5c:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
  60:	00632e73 	rsbeq	r2, r3, r3, ror lr
  64:	72000001 	andvc	r0, r0, #1
  68:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  6c:	00000200 	andeq	r0, r0, r0, lsl #4
  70:	00230500 	eoreq	r0, r3, r0, lsl #10
  74:	00000205 	andeq	r0, r0, r5, lsl #4
  78:	05160000 	ldreq	r0, [r6, #-0]
  7c:	0a051405 	beq	145098 <delay_cycles+0x145098>
  80:	06100501 	ldreq	r0, [r0], -r1, lsl #10
  84:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
  88:	4b060905 	blmi	1824a4 <delay_cycles+0x1824a4>
  8c:	2d061005 	stccs	0, cr1, [r6, #-20]	; 0xffffffec
  90:	01000402 	tsteq	r0, r2, lsl #8
  94:	Address 0x0000000000000094 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	616c6564 	cmnvs	ip, r4, ror #10
   4:	79635f79 	stmdbvc	r3!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	73656c63 	cmnvc	r5, #25344	; 0x6300
   c:	63697400 	cmnvs	r9, #0, 8
  10:	2f00736b 	svccs	0x0000736b
  14:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  18:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  1c:	3173632f 	cmncc	r3, pc, lsr #6
  20:	2f653034 	svccs	0x00653034
  24:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  28:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  2c:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  30:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  34:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  44:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  48:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	7300746e 	movwvc	r7, #1134	; 0x46e
  58:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  6c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  70:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  74:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  78:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  7c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  80:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  84:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  88:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  8c:	6f6c0074 	svcvs	0x006c0074
  90:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	00746e69 	rsbseq	r6, r4, r9, ror #28
  9c:	5f697072 	svcpl	0x00697072
  a0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  a4:	00726168 	rsbseq	r6, r2, r8, ror #2
  a8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  ac:	6f687300 	svcvs	0x00687300
  b0:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b4:	7000746e 	andvc	r7, r0, lr, ror #8
  b8:	006b7475 	rsbeq	r7, fp, r5, ror r4
  bc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c4:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  c8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  cc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d0:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  d4:	66666174 			; <UNDEFINED> instruction: 0x66666174
  d8:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  dc:	6c65642f 	cfstrdvs	mvd6, [r5], #-188	; 0xffffff44
  e0:	6e2d7961 	vnmulvs.f16	s14, s26, s3	; <UNPREDICTABLE>
  e4:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
  e8:	632e7365 			; <UNDEFINED> instruction: 0x632e7365
  ec:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  f0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  f4:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  f8:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  fc:	31393130 	teqcc	r9, r0, lsr r1
 100:	20353230 	eorscs	r3, r5, r0, lsr r2
 104:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 108:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 10c:	415b2029 	cmpmi	fp, r9, lsr #32
 110:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 114:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 118:	6172622d 	cmnvs	r2, sp, lsr #4
 11c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 120:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 124:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 128:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 12c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 130:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 134:	613d7570 	teqvs	sp, r0, ror r5
 138:	31316d72 	teqcc	r1, r2, ror sp
 13c:	7a6a3637 	bvc	1a8da20 <delay_cycles+0x1a8da20>
 140:	20732d66 	rsbscs	r2, r3, r6, ror #26
 144:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 148:	613d656e 	teqvs	sp, lr, ror #10
 14c:	31316d72 	teqcc	r1, r2, ror sp
 150:	7a6a3637 	bvc	1a8da34 <delay_cycles+0x1a8da34>
 154:	20732d66 	rsbscs	r2, r3, r6, ror #26
 158:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 15c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 160:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 164:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 168:	616d2d20 	cmnvs	sp, r0, lsr #26
 16c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 170:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 174:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 178:	6b36766d 	blvs	d9db34 <delay_cycles+0xd9db34>
 17c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 180:	20626467 	rsbcs	r6, r2, r7, ror #8
 184:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 188:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 18c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 190:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 194:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 198:	61747365 	cmnvs	r4, r5, ror #6
 19c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <delay_cycles+0x80a5d0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_cycles+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_cycles+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_get_usec_raw>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0004 	ldr	r0, [pc, #4]	; 10 <timer_get_usec_raw+0x10>
   8:	ebfffffe 	bl	0 <GET32>
   c:	e8bd8010 	pop	{r4, pc}
  10:	20003004 	andcs	r3, r0, r4

00000014 <timer_get_usec>:
  14:	e92d4010 	push	{r4, lr}
  18:	ebfffffe 	bl	0 <dev_barrier>
  1c:	ebfffffe 	bl	0 <timer_get_usec_raw>
  20:	e1a04000 	mov	r4, r0
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	e1a00004 	mov	r0, r4
  2c:	e8bd8010 	pop	{r4, pc}

00000030 <delay_us>:
  30:	e92d4070 	push	{r4, r5, r6, lr}
  34:	e1a05000 	mov	r5, r0
  38:	ebfffffe 	bl	14 <timer_get_usec>
  3c:	e1a04000 	mov	r4, r0
  40:	ebfffffe 	bl	14 <timer_get_usec>
  44:	e0400004 	sub	r0, r0, r4
  48:	e1500005 	cmp	r0, r5
  4c:	3afffffb 	bcc	40 <delay_us+0x10>
  50:	e8bd8070 	pop	{r4, r5, r6, pc}

00000054 <delay_ms>:
  54:	e92d4010 	push	{r4, lr}
  58:	e0603280 	rsb	r3, r0, r0, lsl #5
  5c:	e0800103 	add	r0, r0, r3, lsl #2
  60:	e1a00180 	lsl	r0, r0, #3
  64:	ebfffffe 	bl	30 <delay_us>
  68:	e8bd8010 	pop	{r4, pc}

0000006c <delay_sec>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e0603280 	rsb	r3, r0, r0, lsl #5
  74:	e0800103 	add	r0, r0, r3, lsl #2
  78:	e1a00180 	lsl	r0, r0, #3
  7c:	ebfffffe 	bl	54 <delay_ms>
  80:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000024d 	andeq	r0, r0, sp, asr #4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000122 	andeq	r0, r0, r2, lsr #2
  10:	0000160c 	andeq	r1, r0, ip, lsl #12
  14:	00003000 	andeq	r3, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00008400 	andeq	r8, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	a8070403 	stmdage	r7, {r0, r1, sl}
  30:	03000000 	movweq	r0, #0
  34:	01160601 	tsteq	r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	0000fe05 	andeq	pc, r0, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000010d 	andeq	r0, r0, sp, lsl #2
  48:	df050803 	svcle	0x00050803
  4c:	03000000 	movweq	r0, #0
  50:	00540801 	subseq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00007d07 	andeq	r7, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000006b 	andeq	r0, r0, fp, rrx
  64:	b5070803 	strlt	r0, [r7, #-2051]	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ed060000 	stc	0, cr0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000f9 	strdeq	r0, [r0], -r9
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01080600 	tsteq	r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000c 	andeq	r0, r0, ip
  c4:	6c061e01 	stcvs	14, cr1, [r6], {1}
  c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001099c 	muleq	r1, ip, r9
  d4:	65730a00 	ldrbvs	r0, [r3, #-2560]!	; 0xfffff600
  d8:	1e010063 	cdpne	0, 0, cr0, cr1, cr3, {3}
  dc:	00002c19 	andeq	r2, r0, r9, lsl ip
  e0:	00000400 	andeq	r0, r0, r0, lsl #8
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00800b00 	addeq	r0, r0, r0, lsl #22
  ec:	01090000 	mrseq	r0, (UNDEF: 9)
  f0:	010c0000 	mrseq	r0, (UNDEF: 12)
  f4:	01f31150 	mvnseq	r1, r0, asr r1
  f8:	f3243550 	vqrshl.u32	<illegal reg q1.5>, q0, q2
  fc:	321c5001 	andscc	r5, ip, #1
 100:	5001f324 	andpl	pc, r1, r4, lsr #6
 104:	00243322 	eoreq	r3, r4, r2, lsr #6
 108:	00620900 	rsbeq	r0, r2, r0, lsl #18
 10c:	1b010000 	blne	40114 <delay_sec+0x400a8>
 110:	00005406 	andeq	r5, r0, r6, lsl #8
 114:	00001800 	andeq	r1, r0, r0, lsl #16
 118:	529c0100 	addspl	r0, ip, #0, 2
 11c:	0a000001 	beq	128 <.debug_info+0x128>
 120:	0100736d 	tsteq	r0, sp, ror #6
 124:	002c181b 	eoreq	r1, ip, fp, lsl r8
 128:	00290000 	eoreq	r0, r9, r0
 12c:	00250000 	eoreq	r0, r5, r0
 130:	680b0000 	stmdavs	fp, {}	; <UNPREDICTABLE>
 134:	52000000 	andpl	r0, r0, #0
 138:	0c000001 	stceq	0, cr0, [r0], {1}
 13c:	f3115001 	vhadd.u16	d5, d1, d1
 140:	24355001 	ldrtcs	r5, [r5], #-1
 144:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
 148:	01f32432 	mvnseq	r2, r2, lsr r4
 14c:	24332250 	ldrtcs	r2, [r3], #-592	; 0xfffffdb0
 150:	9f090000 	svcls	0x00090000
 154:	01000000 	mrseq	r0, (UNDEF: 0)
 158:	00300612 	eorseq	r0, r0, r2, lsl r6
 15c:	00240000 	eoreq	r0, r4, r0
 160:	9c010000 	stcls	0, cr0, [r1], {-0}
 164:	000001c2 	andeq	r0, r0, r2, asr #3
 168:	0073750a 	rsbseq	r7, r3, sl, lsl #10
 16c:	2c181201 	lfmcs	f1, 4, [r8], {1}
 170:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 174:	4a000000 	bmi	17c <.debug_info+0x17c>
 178:	0d000000 	stceq	0, cr0, [r0, #-0]
 17c:	01006272 	tsteq	r0, r2, ror r2
 180:	002c0e13 	eoreq	r0, ip, r3, lsl lr
 184:	006e0000 	rsbeq	r0, lr, r0
 188:	006c0000 	rsbeq	r0, ip, r0
 18c:	400e0000 	andmi	r0, lr, r0
 190:	14000000 	strne	r0, [r0], #-0
 194:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 198:	0d000001 	stceq	0, cr0, [r0, #-4]
 19c:	01006172 	tsteq	r0, r2, ror r1
 1a0:	002c1215 	eoreq	r1, ip, r5, lsl r2
 1a4:	00830000 	addeq	r0, r3, r0
 1a8:	00810000 	addeq	r0, r1, r0
 1ac:	440f0000 	strmi	r0, [pc], #-0	; 1b4 <.debug_info+0x1b4>
 1b0:	c2000000 	andgt	r0, r0, #0
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00003c0f 	andeq	r3, r0, pc, lsl #24
 1bc:	0001c200 	andeq	ip, r1, r0, lsl #4
 1c0:	90100000 	andsls	r0, r0, r0
 1c4:	01000000 	mrseq	r0, (UNDEF: 0)
 1c8:	002c0a09 	eoreq	r0, ip, r9, lsl #20
 1cc:	00140000 	andseq	r0, r4, r0
 1d0:	001c0000 	andseq	r0, ip, r0
 1d4:	9c010000 	stcls	0, cr0, [r1], {-0}
 1d8:	0000020a 	andeq	r0, r0, sl, lsl #4
 1dc:	0100750d 	tsteq	r0, sp, lsl #10
 1e0:	002c0e0d 	eoreq	r0, ip, sp, lsl #28
 1e4:	009a0000 	addseq	r0, sl, r0
 1e8:	00960000 	addseq	r0, r6, r0
 1ec:	1c0f0000 	stcne	0, cr0, [pc], {-0}
 1f0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1f4:	0f000002 	svceq	0x00000002
 1f8:	00000020 	andeq	r0, r0, r0, lsr #32
 1fc:	0000020a 	andeq	r0, r0, sl, lsl #4
 200:	0000280f 	andeq	r2, r0, pc, lsl #16
 204:	00023800 	andeq	r3, r2, r0, lsl #16
 208:	cc100000 	ldcgt	0, cr0, [r0], {-0}
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	002c0a04 	eoreq	r0, ip, r4, lsl #20
 214:	00000000 	andeq	r0, r0, r0
 218:	00140000 	andseq	r0, r4, r0
 21c:	9c010000 	stcls	0, cr0, [r1], {-0}
 220:	00000238 	andeq	r0, r0, r8, lsr r2
 224:	00000c0b 	andeq	r0, r0, fp, lsl #24
 228:	00024400 	andeq	r4, r2, r0, lsl #8
 22c:	50010c00 	andpl	r0, r1, r0, lsl #24
 230:	30040c05 	andcc	r0, r4, r5, lsl #24
 234:	00002000 	andeq	r2, r0, r0
 238:	00000011 	andeq	r0, r0, r1, lsl r0
 23c:	00000000 	andeq	r0, r0, r0
 240:	069c0200 	ldreq	r0, [ip], r0, lsl #4
 244:	00002a11 	andeq	r2, r0, r1, lsl sl
 248:	00002a00 	andeq	r2, r0, r0, lsl #20
 24c:	0ac20200 	beq	ff080a54 <delay_sec+0xff0809e8>
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <delay_sec+0x2c0040>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <delay_sec+0xec2cc4>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <delay_sec+0x2ce838>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <delay_sec+0x200c18>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
  90:	11010182 	smlabbne	r1, r2, r1, r0
  94:	00133101 	andseq	r3, r3, r1, lsl #2
  98:	828a0c00 	addhi	r0, sl, #0, 24
  9c:	18020001 	stmdane	r2, {r0}
  a0:	00184291 	mulseq	r8, r1, r2
  a4:	00340d00 	eorseq	r0, r4, r0, lsl #26
  a8:	0b3a0803 	bleq	e820bc <delay_sec+0xe82050>
  ac:	0b390b3b 	bleq	e42da0 <delay_sec+0xe42d34>
  b0:	17021349 	strne	r1, [r2, -r9, asr #6]
  b4:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b8:	010b0e00 	tsteq	fp, r0, lsl #28
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	0182890f 	orreq	r8, r2, pc, lsl #18
  c8:	31011100 	mrscc	r1, (UNDEF: 17)
  cc:	10000013 	andne	r0, r0, r3, lsl r0
  d0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  d4:	0b3a0e03 	bleq	e838e8 <delay_sec+0xe8387c>
  d8:	0b390b3b 	bleq	e42dcc <delay_sec+0xe42d60>
  dc:	13491927 	movtne	r1, #39207	; 0x9927
  e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  e8:	00130119 	andseq	r0, r3, r9, lsl r1
  ec:	002e1100 	eoreq	r1, lr, r0, lsl #2
  f0:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  f4:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  f8:	0b3b0b3a 	bleq	ec2de8 <delay_sec+0xec2d7c>
  fc:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000006c 	andeq	r0, r0, ip, rrx
   8:	00000078 	andeq	r0, r0, r8, ror r0
   c:	78500001 	ldmdavc	r0, {r0}^
  10:	84000000 	strhi	r0, [r0], #-0
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00005400 	andeq	r5, r0, r0, lsl #8
  2c:	00006000 	andeq	r6, r0, r0
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	00000060 	andeq	r0, r0, r0, rrx
  38:	0000006c 	andeq	r0, r0, ip, rrx
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	00300000 	eorseq	r0, r0, r0
  50:	003b0000 	eorseq	r0, fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00003b50 	andeq	r3, r0, r0, asr fp
  5c:	00005400 	andeq	r5, r0, r0, lsl #8
  60:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  6c:	00400000 	subeq	r0, r0, r0
  70:	00540000 	subseq	r0, r4, r0
  74:	00010000 	andeq	r0, r1, r0
  78:	00000054 	andeq	r0, r0, r4, asr r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	44000000 	strmi	r0, [r0], #-0
  84:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	00005000 	andeq	r5, r0, r0
	...
  98:	00240000 	eoreq	r0, r4, r0
  9c:	00270000 	eoreq	r0, r7, r0
  a0:	00010000 	andeq	r0, r1, r0
  a4:	00002750 	andeq	r2, r0, r0, asr r7
  a8:	00003000 	andeq	r3, r0, r0
  ac:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000084 	andeq	r0, r0, r4, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000d6 	ldrdeq	r0, [r0], -r6
   4:	005f0003 	subseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  2c:	6e65622f 	cdpvs	2, 6, cr6, cr5, cr15, {1}
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  3c:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  40:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  48:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  58:	00632e72 	rsbeq	r2, r3, r2, ror lr
  5c:	72000001 	andvc	r0, r0, #1
  60:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  64:	00000200 	andeq	r0, r0, r0, lsl #4
  68:	00230500 	eoreq	r0, r3, r0, lsl #10
  6c:	00000205 	andeq	r0, r0, r5, lsl #4
  70:	05150000 	ldreq	r0, [r5, #-0]
  74:	0c052f05 	stceq	15, cr2, [r5], {5}
  78:	01050106 	tsteq	r5, r6, lsl #2
  7c:	061f054b 	ldreq	r0, [pc], -fp, asr #10
  80:	3105054d 	tstcc	r5, sp, asr #10
  84:	0612052f 	ldreq	r0, [r2], -pc, lsr #10
  88:	06050501 	streq	r0, [r5], -r1, lsl #10
  8c:	01052f4b 	tsteq	r5, fp, asr #30
  90:	1c051306 	stcne	3, cr1, [r5], {6}
  94:	01064c06 	tsteq	r6, r6, lsl #24
  98:	4b060505 	blmi	1814b4 <delay_sec+0x181448>
  9c:	01061305 	tsteq	r6, r5, lsl #6
  a0:	0605052e 	streq	r0, [r5], -lr, lsr #10
  a4:	1309052f 	movwne	r0, #38191	; 0x952f
  a8:	01061705 	tsteq	r6, r5, lsl #14
  ac:	2f060905 	svccs	0x00060905
  b0:	01061105 	tsteq	r6, r5, lsl #2
  b4:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
  b8:	066b061c 			; <UNDEFINED> instruction: 0x066b061c
  bc:	06050501 	streq	r0, [r5], -r1, lsl #10
  c0:	054a062f 	strbeq	r0, [sl, #-1583]	; 0xfffff9d1
  c4:	1e054b01 	vmlane.f64	d4, d5, d1
  c8:	01062f06 	tsteq	r6, r6, lsl #30
  cc:	2f060505 	svccs	0x00060505
  d0:	01054a06 	tsteq	r5, r6, lsl #20
  d4:	0002024b 	andeq	r0, r2, fp, asr #4
  d8:	Address 0x00000000000000d8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	616c6564 	cmnvs	ip, r4, ror #10
  10:	65735f79 	ldrbvs	r5, [r3, #-3961]!	; 0xfffff087
  14:	2f2e0063 	svccs	0x002e0063
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	69742f63 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  24:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  28:	45470063 	strbmi	r0, [r7, #-99]	; 0xffffff9d
  2c:	00323354 	eorseq	r3, r2, r4, asr r3
  30:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff7c <delay_sec+0xffffff10>
  34:	65622f65 	strbvs	r2, [r2, #-3941]!	; 0xfffff09b
  38:	73632f6e 	cmnvc	r3, #440	; 0x1b8
  3c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  40:	3173632f 	cmncc	r3, pc, lsr #6
  44:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  48:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
  4c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  50:	00697062 	rsbeq	r7, r9, r2, rrx
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  5c:	61686320 	cmnvs	r8, r0, lsr #6
  60:	65640072 	strbvs	r0, [r4, #-114]!	; 0xffffff8e
  64:	5f79616c 	svcpl	0x0079616c
  68:	6c00736d 	stcvs	3, cr7, [r0], {109}	; 0x6d
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	6f687300 	svcvs	0x00687300
  80:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  94:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
  98:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
  9c:	64006365 	strvs	r6, [r0], #-869	; 0xfffffc9b
  a0:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  a4:	0073755f 	rsbseq	r7, r3, pc, asr r5
  a8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  ac:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  b0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b8:	6f6c2067 	svcvs	0x006c2067
  bc:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  c0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  c4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  cc:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  d0:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
  d4:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
  d8:	725f6365 	subsvc	r6, pc, #-1811939327	; 0x94000001
  dc:	6c007761 	stcvs	7, cr7, [r0], {97}	; 0x61
  e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ec:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  f0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  f4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f8:	61686300 	cmnvs	r8, r0, lsl #6
  fc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 100:	2074726f 	rsbscs	r7, r4, pc, ror #4
 104:	00746e69 	rsbseq	r6, r4, r9, ror #28
 108:	6b747570 	blvs	1d1d6d0 <delay_sec+0x1d1d664>
 10c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 110:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 114:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 118:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 11c:	61686320 	cmnvs	r8, r0, lsr #6
 120:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 124:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 128:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 12c:	20312e32 	eorscs	r2, r1, r2, lsr lr
 130:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 134:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 138:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 13c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 140:	5b202965 	blpl	80a6dc <delay_sec+0x80a670>
 144:	2f4d5241 	svccs	0x004d5241
 148:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 14c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 150:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 154:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 158:	6f697369 	svcvs	0x00697369
 15c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 160:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 164:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 168:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 16c:	316d7261 	cmncc	sp, r1, ror #4
 170:	6a363731 	bvs	d8de3c <delay_sec+0xd8ddd0>
 174:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 178:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 17c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 180:	316d7261 	cmncc	sp, r1, ror #4
 184:	6a363731 	bvs	d8de50 <delay_sec+0xd8dde4>
 188:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 18c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 190:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 194:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 198:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 19c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 1a0:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1a4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1a8:	613d6863 	teqvs	sp, r3, ror #16
 1ac:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1b0:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1b4:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1b8:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1bc:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1c0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1c4:	20393975 	eorscs	r3, r9, r5, ror r9
 1c8:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1cc:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1d0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1d4:	Address 0x00000000000001d4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <delay_sec+0x80a564>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000018 	andeq	r0, r0, r8, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	00000024 	andeq	r0, r0, r4, lsr #32
  50:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  54:	86038504 	strhi	r8, [r3], -r4, lsl #10
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000054 	andeq	r0, r0, r4, asr r0
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000006c 	andeq	r0, r0, ip, rrx
  80:	00000018 	andeq	r0, r0, r8, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_sec+0x12cd7c0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_sec+0x463c4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


staff-start.o:     file format elf32-littlearm


Disassembly of section .text.boot:

00000000 <_start>:
   0:	e3a00013 	mov	r0, #19
   4:	e3800080 	orr	r0, r0, #128	; 0x80
   8:	e129f000 	msr	CPSR_fc, r0
   c:	e3a01000 	mov	r1, #0
  10:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
  14:	e3a0d302 	mov	sp, #134217728	; 0x8000000
  18:	e3a0b000 	mov	fp, #0
  1c:	ebfffffe 	bl	0 <_cstart>
  20:	ebfffffe 	bl	0 <rpi_reboot>

00000024 <PUT32>:
  24:	e5801000 	str	r1, [r0]
  28:	e12fff1e 	bx	lr

0000002c <GET32>:
  2c:	e5900000 	ldr	r0, [r0]
  30:	e12fff1e 	bx	lr

00000034 <BRANCHTO>:
  34:	e12fff10 	bx	r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <BRANCHTO+0x168d7f8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8
   8:	e350001f 	cmp	r0, #31
   c:	8a000007 	bhi	30 <gpio_set_pud+0x30>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3
  1c:	8a00000c 	bhi	54 <gpio_set_pud+0x54>
  20:	e3510002 	cmp	r1, #2
  24:	9a000013 	bls	78 <gpio_set_pud+0x78>
  28:	e28dd008 	add	sp, sp, #8
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	ebfffffe 	bl	0 <rpi_reset_putc>
  34:	e59f30a4 	ldr	r3, [pc, #164]	; e0 <gpio_set_pud+0xe0>
  38:	e58d3000 	str	r3, [sp]
  3c:	e3a03012 	mov	r3, #18
  40:	e59f209c 	ldr	r2, [pc, #156]	; e4 <gpio_set_pud+0xe4>
  44:	e59f109c 	ldr	r1, [pc, #156]	; e8 <gpio_set_pud+0xe8>
  48:	e59f009c 	ldr	r0, [pc, #156]	; ec <gpio_set_pud+0xec>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	ebfffffe 	bl	0 <rpi_reset_putc>
  58:	e59f3090 	ldr	r3, [pc, #144]	; f0 <gpio_set_pud+0xf0>
  5c:	e58d3000 	str	r3, [sp]
  60:	e3a03013 	mov	r3, #19
  64:	e59f2078 	ldr	r2, [pc, #120]	; e4 <gpio_set_pud+0xe4>
  68:	e59f1078 	ldr	r1, [pc, #120]	; e8 <gpio_set_pud+0xe8>
  6c:	e59f0080 	ldr	r0, [pc, #128]	; f4 <gpio_set_pud+0xf4>
  70:	ebfffffe 	bl	0 <printk>
  74:	ebfffffe 	bl	0 <clean_reboot>
  78:	ebfffffe 	bl	0 <dev_barrier>
  7c:	e59f6074 	ldr	r6, [pc, #116]	; f8 <gpio_set_pud+0xf8>
  80:	e1a01004 	mov	r1, r4
  84:	e1a00006 	mov	r0, r6
  88:	ebfffffe 	bl	0 <PUT32>
  8c:	e3a00096 	mov	r0, #150	; 0x96
  90:	ebfffffe 	bl	0 <delay_us>
  94:	e59f4060 	ldr	r4, [pc, #96]	; fc <gpio_set_pud+0xfc>
  98:	e3a01001 	mov	r1, #1
  9c:	e1a01511 	lsl	r1, r1, r5
  a0:	e1a00004 	mov	r0, r4
  a4:	ebfffffe 	bl	0 <PUT32>
  a8:	e3a00096 	mov	r0, #150	; 0x96
  ac:	ebfffffe 	bl	0 <delay_us>
  b0:	e3a01000 	mov	r1, #0
  b4:	e1a00006 	mov	r0, r6
  b8:	ebfffffe 	bl	0 <PUT32>
  bc:	e3a00096 	mov	r0, #150	; 0x96
  c0:	ebfffffe 	bl	0 <delay_us>
  c4:	e3a01000 	mov	r1, #0
  c8:	e1a00004 	mov	r0, r4
  cc:	ebfffffe 	bl	0 <PUT32>
  d0:	e3a00096 	mov	r0, #150	; 0x96
  d4:	ebfffffe 	bl	0 <delay_us>
  d8:	ebfffffe 	bl	0 <dev_barrier>
  dc:	eaffffd1 	b	28 <gpio_set_pud+0x28>
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	00000070 	andeq	r0, r0, r0, ror r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
  f8:	20200094 	mlacs	r0, r4, r0, r0
  fc:	20200098 	mlacs	r0, r8, r0, r0

00000100 <gpio_set_pullup>:
 100:	e92d4010 	push	{r4, lr}
 104:	e3a01002 	mov	r1, #2
 108:	ebfffffe 	bl	0 <gpio_set_pud>
 10c:	e8bd8010 	pop	{r4, pc}

00000110 <gpio_set_pulldown>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01001 	mov	r1, #1
 118:	ebfffffe 	bl	0 <gpio_set_pud>
 11c:	e8bd8010 	pop	{r4, pc}

00000120 <gpio_pud_off>:
 120:	e92d4010 	push	{r4, lr}
 124:	e3a01000 	mov	r1, #0
 128:	ebfffffe 	bl	0 <gpio_set_pud>
 12c:	e8bd8010 	pop	{r4, pc}

00000130 <gpio_get_pud>:
 130:	e92d4010 	push	{r4, lr}
 134:	e59f0008 	ldr	r0, [pc, #8]	; 144 <gpio_get_pud+0x14>
 138:	ebfffffe 	bl	0 <GET32>
 13c:	e2000003 	and	r0, r0, #3
 140:	e8bd8010 	pop	{r4, pc}
 144:	20200094 	mlacs	r0, r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	; 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	4f525245 	svcmi	0x00525245
  10:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  14:	3a73253a 	bcc	1cc9504 <gpio_get_pud+0x1cc93d4>
  18:	203a6425 	eorscs	r6, sl, r5, lsr #8
  1c:	534c4146 	movtpl	r4, #49478	; 0xc146
  20:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  24:	3a293e73 	bcc	a4f9f8 <gpio_get_pud+0xa4f8c8>
  28:	6e697020 	cdpvs	0, 6, cr7, cr9, cr0, {1}
  2c:	6f6f7420 	svcvs	0x006f7420
  30:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  34:	000a6567 	andeq	r6, sl, r7, ror #10
  38:	206e6970 	rsbcs	r6, lr, r0, ror r9
  3c:	3233203c 	eorscc	r2, r3, #60	; 0x3c
  40:	00000000 	andeq	r0, r0, r0
  44:	4f525245 	svcmi	0x00525245
  48:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  4c:	3a73253a 	bcc	1cc953c <gpio_get_pud+0x1cc940c>
  50:	203a6425 	eorscs	r6, sl, r5, lsr #8
  54:	534c4146 	movtpl	r4, #49478	; 0xc146
  58:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  5c:	3a293e73 	bcc	a4fa30 <gpio_get_pud+0xa4f900>
  60:	64757020 	ldrbtvs	r7, [r5], #-32	; 0xffffffe0
  64:	6f6f7420 	svcvs	0x006f7420
  68:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  6c:	000a6567 	andeq	r6, sl, r7, ror #10
  70:	20647570 	rsbcs	r7, r4, r0, ror r5
  74:	0034203c 	eorseq	r2, r4, ip, lsr r0

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a6 	andeq	r0, r0, r6, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000091 	muleq	r0, r1, r0
  10:	00013b0c 	andeq	r3, r1, ip, lsl #22
  14:	0001b000 	andeq	fp, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00014800 	andeq	r4, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	84070403 	strhi	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	01e40601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00019905 	andeq	r9, r1, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000000c 	andeq	r0, r0, ip
  48:	86050803 	strhi	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	00280801 	eoreq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00005207 	andeq	r5, r0, r7, lsl #4
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000040 	andeq	r0, r0, r0, asr #32
  64:	24070803 	strcs	r0, [r7], #-2051	; 0xfffff7fd
  68:	03000001 	movweq	r0, #1
  6c:	01940801 	orrseq	r0, r4, r1, lsl #16
  70:	6b040000 	blvs	100078 <gpio_get_pud+0xfff48>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000160 	andeq	r0, r0, r0, ror #2
  7c:	2c110501 	cfldr32cs	mvfx0, [r1], {1}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000036 	andeq	r0, r0, r6, lsr r0
  88:	2c110601 	ldccs	6, cr0, [r1], {1}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	00000146 	andeq	r0, r0, r6, asr #2
  94:	25053801 	strcs	r3, [r5, #-2049]	; 0xfffff7ff
  98:	30000000 	andcc	r0, r0, r0
  9c:	18000001 	stmdane	r0, {r0}
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	0000d19c 	muleq	r0, ip, r1
  a8:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
  ac:	3801006e 	stmdacc	r1, {r1, r2, r3, r5, r6}
  b0:	00002c1b 	andeq	r2, r0, fp, lsl ip
  b4:	00000400 	andeq	r0, r0, r0, lsl #8
  b8:	00000000 	andeq	r0, r0, r0
  bc:	013c0800 	teqeq	ip, r0, lsl #16
  c0:	03550000 	cmpeq	r5, #0
  c4:	01090000 	mrseq	r0, (UNDEF: 9)
  c8:	940c0550 	strls	r0, [ip], #-1360	; 0xfffffab0
  cc:	00202000 	eoreq	r2, r0, r0
  d0:	00150a00 	andseq	r0, r5, r0, lsl #20
  d4:	36010000 	strcc	r0, [r1], -r0
  d8:	00012006 	andeq	r2, r1, r6
  dc:	00001000 	andeq	r1, r0, r0
  e0:	129c0100 	addsne	r0, ip, #0, 2
  e4:	07000001 	streq	r0, [r0, -r1]
  e8:	006e6970 	rsbeq	r6, lr, r0, ror r9
  ec:	2c1c3601 	ldccs	6, cr3, [ip], {1}
  f0:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
  f4:	25000000 	strcs	r0, [r0, #-0]
  f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  fc:	0000012c 	andeq	r0, r0, ip, lsr #2
 100:	00000194 	muleq	r0, r4, r1
 104:	03500109 	cmpeq	r0, #1073741826	; 0x40000002
 108:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
 10c:	30015101 	andcc	r5, r1, r1, lsl #2
 110:	650a0000 	strvs	r0, [sl, #-0]
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01100635 	tsteq	r0, r5, lsr r6
 11c:	00100000 	andseq	r0, r0, r0
 120:	9c010000 	stcls	0, cr0, [r1], {-0}
 124:	00000153 	andeq	r0, r0, r3, asr r1
 128:	6e697007 	cdpvs	0, 6, cr7, cr9, cr7, {0}
 12c:	21350100 	teqcs	r5, r0, lsl #2
 130:	0000002c 	andeq	r0, r0, ip, lsr #32
 134:	0000004e 	andeq	r0, r0, lr, asr #32
 138:	0000004a 	andeq	r0, r0, sl, asr #32
 13c:	00011c08 	andeq	r1, r1, r8, lsl #24
 140:	00019400 	andeq	r9, r1, r0, lsl #8
 144:	50010900 	andpl	r0, r1, r0, lsl #18
 148:	5001f303 	andpl	pc, r1, r3, lsl #6
 14c:	01510109 	cmpeq	r1, r9, lsl #2
 150:	0a000031 	beq	21c <.debug_info+0x21c>
 154:	00000169 	andeq	r0, r0, r9, ror #2
 158:	00063401 	andeq	r3, r6, r1, lsl #8
 15c:	10000001 	andne	r0, r0, r1
 160:	01000000 	mrseq	r0, (UNDEF: 0)
 164:	0001949c 	muleq	r1, ip, r4
 168:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
 16c:	3401006e 	strcc	r0, [r1], #-110	; 0xffffff92
 170:	00002c1f 	andeq	r2, r0, pc, lsl ip
 174:	00007300 	andeq	r7, r0, r0, lsl #6
 178:	00006f00 	andeq	r6, r0, r0, lsl #30
 17c:	010c0800 	tsteq	ip, r0, lsl #16
 180:	01940000 	orrseq	r0, r4, r0
 184:	01090000 	mrseq	r0, (UNDEF: 9)
 188:	01f30350 	mvnseq	r0, r0, asr r3
 18c:	51010950 	tstpl	r1, r0, asr r9
 190:	00003201 	andeq	r3, r0, r1, lsl #4
 194:	0001530a 	andeq	r5, r1, sl, lsl #6
 198:	06110100 	ldreq	r0, [r1], -r0, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00000100 	andeq	r0, r0, r0, lsl #2
 1a4:	03409c01 	movteq	r9, #3073	; 0xc01
 1a8:	70070000 	andvc	r0, r7, r0
 1ac:	01006e69 	tsteq	r0, r9, ror #28
 1b0:	002c1c11 	eoreq	r1, ip, r1, lsl ip
 1b4:	00a40000 	adceq	r0, r4, r0
 1b8:	00940000 	addseq	r0, r4, r0
 1bc:	70070000 	andvc	r0, r7, r0
 1c0:	01006475 	tsteq	r0, r5, ror r4
 1c4:	002c2a11 	eoreq	r2, ip, r1, lsl sl
 1c8:	01190000 	tsteq	r9, r0
 1cc:	01070000 	mrseq	r0, (UNDEF: 7)
 1d0:	770b0000 	strvc	r0, [fp, -r0]
 1d4:	50000000 	andpl	r0, r0, r0
 1d8:	05000003 	streq	r0, [r0, #-3]
 1dc:	00000003 	andeq	r0, r0, r3
 1e0:	00340c00 	eorseq	r0, r4, r0, lsl #24
 1e4:	03610000 	cmneq	r1, #0
 1e8:	500d0000 	andpl	r0, sp, r0
 1ec:	6d000000 	stcvs	0, cr0, [r0, #-0]
 1f0:	22000003 	andcs	r0, r0, #3
 1f4:	09000002 	stmdbeq	r0, {r1}
 1f8:	03055001 	movweq	r5, #20481	; 0x5001
 1fc:	0000000c 	andeq	r0, r0, ip
 200:	05510109 	ldrbeq	r0, [r1, #-265]	; 0xfffffef7
 204:	00000003 	andeq	r0, r0, r3
 208:	52010900 	andpl	r0, r1, #0, 18
 20c:	00000305 	andeq	r0, r0, r5, lsl #6
 210:	01090000 	mrseq	r0, (UNDEF: 9)
 214:	09420153 	stmdbeq	r2, {r0, r1, r4, r6, r8}^
 218:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 21c:	00003803 	andeq	r3, r0, r3, lsl #16
 220:	540c0000 	strpl	r0, [ip], #-0
 224:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
 228:	0c000003 	stceq	0, cr0, [r0], {3}
 22c:	00000058 	andeq	r0, r0, r8, asr r0
 230:	00000361 	andeq	r0, r0, r1, ror #6
 234:	0000740d 	andeq	r7, r0, sp, lsl #8
 238:	00036d00 	andeq	r6, r3, r0, lsl #26
 23c:	00026c00 	andeq	r6, r2, r0, lsl #24
 240:	50010900 	andpl	r0, r1, r0, lsl #18
 244:	00440305 	subeq	r0, r4, r5, lsl #6
 248:	01090000 	mrseq	r0, (UNDEF: 9)
 24c:	00030551 	andeq	r0, r3, r1, asr r5
 250:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 254:	03055201 	movweq	r5, #20993	; 0x5201
 258:	00000000 	andeq	r0, r0, r0
 25c:	01530109 	cmpeq	r3, r9, lsl #2
 260:	7d020943 	vstrvc.16	s0, [r2, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
 264:	70030500 	andvc	r0, r3, r0, lsl #10
 268:	00000000 	andeq	r0, r0, r0
 26c:	0000780c 	andeq	r7, r0, ip, lsl #16
 270:	00037900 	andeq	r7, r3, r0, lsl #18
 274:	007c0c00 	rsbseq	r0, ip, r0, lsl #24
 278:	03850000 	orreq	r0, r5, #0
 27c:	8c0d0000 	stchi	0, cr0, [sp], {-0}
 280:	91000000 	mrsls	r0, (UNDEF: 0)
 284:	98000003 	stmdals	r0, {r0, r1}
 288:	09000002 	stmdbeq	r0, {r1}
 28c:	76025001 	strvc	r5, [r2], -r1
 290:	51010900 	tstpl	r1, r0, lsl #18
 294:	00007402 	andeq	r7, r0, r2, lsl #8
 298:	0000940d 	andeq	r9, r0, sp, lsl #8
 29c:	00039d00 	andeq	r9, r3, r0, lsl #26
 2a0:	0002ac00 	andeq	sl, r2, r0, lsl #24
 2a4:	50010900 	andpl	r0, r1, r0, lsl #18
 2a8:	00960802 	addseq	r0, r6, r2, lsl #16
 2ac:	0000a80d 	andeq	sl, r0, sp, lsl #16
 2b0:	00039100 	andeq	r9, r3, r0, lsl #2
 2b4:	0002c800 	andeq	ip, r2, r0, lsl #16
 2b8:	50010900 	andpl	r0, r1, r0, lsl #18
 2bc:	09007402 	stmdbeq	r0, {r1, sl, ip, sp, lr}
 2c0:	31045101 	tstcc	r4, r1, lsl #2
 2c4:	00240075 	eoreq	r0, r4, r5, ror r0
 2c8:	0000b00d 	andeq	fp, r0, sp
 2cc:	00039d00 	andeq	r9, r3, r0, lsl #26
 2d0:	0002dc00 	andeq	sp, r2, r0, lsl #24
 2d4:	50010900 	andpl	r0, r1, r0, lsl #18
 2d8:	00960802 	addseq	r0, r6, r2, lsl #16
 2dc:	0000bc0d 	andeq	fp, r0, sp, lsl #24
 2e0:	00039100 	andeq	r9, r3, r0, lsl #2
 2e4:	0002f500 	andeq	pc, r2, r0, lsl #10
 2e8:	50010900 	andpl	r0, r1, r0, lsl #18
 2ec:	09007602 	stmdbeq	r0, {r1, r9, sl, ip, sp, lr}
 2f0:	30015101 	andcc	r5, r1, r1, lsl #2
 2f4:	00c40d00 	sbceq	r0, r4, r0, lsl #26
 2f8:	039d0000 	orrseq	r0, sp, #0
 2fc:	03090000 	movweq	r0, #36864	; 0x9000
 300:	01090000 	mrseq	r0, (UNDEF: 9)
 304:	96080250 			; <UNDEFINED> instruction: 0x96080250
 308:	00d00d00 	sbcseq	r0, r0, r0, lsl #26
 30c:	03910000 	orrseq	r0, r1, #0
 310:	03220000 			; <UNDEFINED> instruction: 0x03220000
 314:	01090000 	mrseq	r0, (UNDEF: 9)
 318:	00740250 	rsbseq	r0, r4, r0, asr r2
 31c:	01510109 	cmpeq	r1, r9, lsl #2
 320:	d80d0030 	stmdale	sp, {r4, r5}
 324:	9d000000 	stcls	0, cr0, [r0, #-0]
 328:	36000003 	strcc	r0, [r0], -r3
 32c:	09000003 	stmdbeq	r0, {r0, r1}
 330:	08025001 	stmdaeq	r2, {r0, ip, lr}
 334:	dc0c0096 	stcle	0, cr0, [ip], {150}	; 0x96
 338:	85000000 	strhi	r0, [r0, #-0]
 33c:	00000003 	andeq	r0, r0, r3
 340:	0000720e 	andeq	r7, r0, lr, lsl #4
 344:	00035000 	andeq	r5, r3, r0
 348:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 34c:	000c0000 	andeq	r0, ip, r0
 350:	00034004 	andeq	r4, r3, r4
 354:	00221000 	eoreq	r1, r2, r0
 358:	00220000 	eoreq	r0, r2, r0
 35c:	c2020000 	andgt	r0, r2, #0
 360:	01f0100a 	mvnseq	r1, sl
 364:	01f00000 	mvnseq	r0, r0
 368:	1d020000 	stcne	0, cr0, [r2, #-0]
 36c:	01a31006 			; <UNDEFINED> instruction: 0x01a31006
 370:	01a30000 			; <UNDEFINED> instruction: 0x01a30000
 374:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 378:	01791006 	cmneq	r9, r6
 37c:	01790000 	cmneq	r9, r0
 380:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 384:	00001006 	andeq	r1, r0, r6
 388:	00000000 	andeq	r0, r0, r0
 38c:	9c020000 	stcls	0, cr0, [r2], {-0}
 390:	01aa1006 			; <UNDEFINED> instruction: 0x01aa1006
 394:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
 398:	ad020000 	stcge	0, cr0, [r2, #-0]
 39c:	01ff1006 	mvnseq	r1, r6
 3a0:	01ff0000 	mvnseq	r0, r0
 3a4:	56020000 	strpl	r0, [r2], -r0
 3a8:	Address 0x00000000000003a8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <gpio_get_pud+0x2bff7c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03003405 	movweq	r3, #1029	; 0x405
  34:	3b0b3a0e 	blcc	2ce874 <gpio_get_pud+0x2ce744>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  44:	0b3a0e03 	bleq	e83858 <gpio_get_pud+0xe83728>
  48:	0b390b3b 	bleq	e42d3c <gpio_get_pud+0xe42c0c>
  4c:	13491927 	movtne	r1, #39207	; 0x9927
  50:	06120111 			; <UNDEFINED> instruction: 0x06120111
  54:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  58:	00130119 	andseq	r0, r3, r9, lsl r1
  5c:	00050700 	andeq	r0, r5, r0, lsl #14
  60:	0b3a0803 	bleq	e82074 <gpio_get_pud+0xe81f44>
  64:	0b390b3b 	bleq	e42d58 <gpio_get_pud+0xe42c28>
  68:	17021349 	strne	r1, [r2, -r9, asr #6]
  6c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  70:	82890800 	addhi	r0, r9, #0, 16
  74:	01110101 	tsteq	r1, r1, lsl #2
  78:	00001331 	andeq	r1, r0, r1, lsr r3
  7c:	01828a09 	orreq	r8, r2, r9, lsl #20
  80:	91180200 	tstls	r8, r0, lsl #4
  84:	00001842 	andeq	r1, r0, r2, asr #16
  88:	3f012e0a 	svccc	0x00012e0a
  8c:	3a0e0319 	bcc	380cf8 <gpio_get_pud+0x380bc8>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	1119270b 	tstne	r9, fp, lsl #14
  98:	40061201 	andmi	r1, r6, r1, lsl #4
  9c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  a0:	00001301 	andeq	r1, r0, r1, lsl #6
  a4:	0300340b 	movweq	r3, #1035	; 0x40b
  a8:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  ac:	00180219 	andseq	r0, r8, r9, lsl r2
  b0:	82890c00 	addhi	r0, r9, #0, 24
  b4:	01110001 	tsteq	r1, r1
  b8:	00001331 	andeq	r1, r0, r1, lsr r3
  bc:	0182890d 	orreq	r8, r2, sp, lsl #18
  c0:	31011101 	tstcc	r1, r1, lsl #2
  c4:	00130113 	andseq	r0, r3, r3, lsl r1
  c8:	01010e00 	tsteq	r1, r0, lsl #28
  cc:	13011349 	movwne	r1, #4937	; 0x1349
  d0:	210f0000 	mrscs	r0, CPSR
  d4:	2f134900 	svccs	0x00134900
  d8:	1000000b 	andne	r0, r0, fp
  dc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  e0:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  e4:	0b3a0e03 	bleq	e838f8 <gpio_get_pud+0xe837c8>
  e8:	0b390b3b 	bleq	e42ddc <gpio_get_pud+0xe42cac>
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000130 	andeq	r0, r0, r0, lsr r1
   8:	00000138 	andeq	r0, r0, r8, lsr r1
   c:	38500001 	ldmdacc	r0, {r0}^
  10:	48000001 	stmdami	r0, {r0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00012000 	andeq	r2, r1, r0
  2c:	00012b00 	andeq	r2, r1, r0, lsl #22
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	0000012b 	andeq	r0, r0, fp, lsr #2
  38:	00000130 	andeq	r0, r0, r0, lsr r1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01100000 	tsteq	r0, r0
  50:	011b0000 	tsteq	fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00011b50 	andeq	r1, r1, r0, asr fp
  5c:	00012000 	andeq	r2, r1, r0
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	0b000001 	bleq	80 <.debug_loc+0x80>
  78:	01000001 	tsteq	r0, r1
  7c:	010b5000 	mrseq	r5, (UNDEF: 11)
  80:	01100000 	tsteq	r0, r0
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  a8:	00000028 	andeq	r0, r0, r8, lsr #32
  ac:	28500001 	ldmdacs	r0, {r0}^
  b0:	30000000 	andcc	r0, r0, r0
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00305500 	eorseq	r5, r0, r0, lsl #10
  bc:	00330000 	eorseq	r0, r3, r0
  c0:	00010000 	andeq	r0, r1, r0
  c4:	00003350 	andeq	r3, r0, r0, asr r3
  c8:	00005400 	andeq	r5, r0, r0, lsl #8
  cc:	f3000400 	vshl.u8	d0, d0, d0
  d0:	549f5001 	ldrpl	r5, [pc], #1	; d8 <.debug_loc+0xd8>
  d4:	57000000 	strpl	r0, [r0, -r0]
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00575000 	subseq	r5, r7, r0
  e0:	00780000 	rsbseq	r0, r8, r0
  e4:	00010000 	andeq	r0, r1, r0
  e8:	00007855 	andeq	r7, r0, r5, asr r8
  ec:	00007b00 	andeq	r7, r0, r0, lsl #22
  f0:	50000100 	andpl	r0, r0, r0, lsl #2
  f4:	0000007b 	andeq	r0, r0, fp, ror r0
  f8:	00000100 	andeq	r0, r0, r0, lsl #2
  fc:	00550001 	subseq	r0, r5, r1
	...
 11c:	00002800 	andeq	r2, r0, r0, lsl #16
 120:	51000100 	mrspl	r0, (UNDEF: 16)
 124:	00000028 	andeq	r0, r0, r8, lsr #32
 128:	00000030 	andeq	r0, r0, r0, lsr r0
 12c:	01f30004 	mvnseq	r0, r4
 130:	00309f51 	eorseq	r9, r0, r1, asr pc
 134:	00330000 	eorseq	r0, r3, r0
 138:	00010000 	andeq	r0, r1, r0
 13c:	00003351 	andeq	r3, r0, r1, asr r3
 140:	00005400 	andeq	r5, r0, r0, lsl #8
 144:	f3000400 	vshl.u8	d0, d0, d0
 148:	549f5101 	ldrpl	r5, [pc], #257	; 150 <.debug_loc+0x150>
 14c:	57000000 	strpl	r0, [r0, -r0]
 150:	01000000 	mrseq	r0, (UNDEF: 0)
 154:	00575100 	subseq	r5, r7, r0, lsl #2
 158:	00780000 	rsbseq	r0, r8, r0
 15c:	00010000 	andeq	r0, r1, r0
 160:	00007854 	andeq	r7, r0, r4, asr r8
 164:	00007b00 	andeq	r7, r0, r0, lsl #22
 168:	51000100 	mrspl	r0, (UNDEF: 16)
 16c:	0000007b 	andeq	r0, r0, fp, ror r0
 170:	00000098 	muleq	r0, r8, r0
 174:	98540001 	ldmdals	r4, {r0}^
 178:	00000000 	andeq	r0, r0, r0
 17c:	04000001 	streq	r0, [r0], #-1
 180:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 184:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 188:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000148 	andeq	r0, r0, r8, asr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fe 	strdeq	r0, [r0], -lr
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
  50:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0100682e 	tsteq	r0, lr, lsr #16
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002f 	andeq	r0, r5, #47	; 0x2f
  68:	00000000 	andeq	r0, r0, r0
  6c:	06011003 	streq	r1, [r1], -r3
  70:	06050501 	streq	r0, [r5], -r1, lsl #10
  74:	0200014b 	andeq	r0, r0, #-1073741806	; 0xc0000012
  78:	00820204 	addeq	r0, r2, r4, lsl #4
  7c:	13020402 	movwne	r0, #9218	; 0x2402
  80:	02040200 	andeq	r0, r4, #0, 4
  84:	14144a01 	ldrne	r4, [r4], #-2561	; 0xfffff5ff
  88:	01060705 	tsteq	r6, r5, lsl #14
  8c:	1b030105 	blne	c04a8 <gpio_get_pud+0xc0378>
  90:	0005054a 	andeq	r0, r5, sl, asr #10
  94:	06010402 	streq	r0, [r1], -r2, lsl #8
  98:	004a6003 	subeq	r6, sl, r3
  9c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  a0:	01040200 	mrseq	r0, R12_usr
  a4:	040200d6 	streq	r0, [r2], #-214	; 0xffffff2a
  a8:	02002f01 	andeq	r2, r0, #1, 30
  ac:	002e0104 	eoreq	r0, lr, r4, lsl #2
  b0:	d6010402 	strle	r0, [r1], -r2, lsl #8
  b4:	4e843135 	mcrmi	1, 4, r3, cr4, cr5, {1}
  b8:	84062e06 	strhi	r2, [r6], #-3590	; 0xfffff1fa
  bc:	674e674e 	strbvs	r6, [lr, -lr, asr #14]
  c0:	0824054c 	stmdaeq	r4!, {r2, r3, r6, r8, sl}
  c4:	0501063f 	streq	r0, [r1, #-1599]	; 0xfffff9c1
  c8:	052e0626 	streq	r0, [lr, #-1574]!	; 0xfffff9da
  cc:	054a063f 	strbeq	r0, [sl, #-1599]	; 0xfffff9c1
  d0:	062f0626 	strteq	r0, [pc], -r6, lsr #12
  d4:	06280501 	strteq	r0, [r8], -r1, lsl #10
  d8:	0641052e 	strbeq	r0, [r1], -lr, lsr #10
  dc:	0621054a 	strteq	r0, [r1], -sl, asr #10
  e0:	0501062f 	streq	r0, [r1, #-1583]	; 0xfffff9d1
  e4:	052e0623 	streq	r0, [lr, #-1571]!	; 0xfffff9dd
  e8:	054a063c 	strbeq	r0, [sl, #-1596]	; 0xfffff9c4
  ec:	06300620 	ldrteq	r0, [r0], -r0, lsr #12
  f0:	06050501 	streq	r0, [r5], -r1, lsl #10
  f4:	060d052f 	streq	r0, [sp], -pc, lsr #10
  f8:	01052e01 	tsteq	r5, r1, lsl #28
  fc:	0006022f 	andeq	r0, r6, pc, lsr #4
 100:	Address 0x0000000000000100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  10:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  14:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  18:	75705f6f 	ldrbvc	r5, [r0, #-3951]!	; 0xfffff091
  1c:	666f5f64 	strbtvs	r5, [pc], -r4, ror #30
  20:	45470066 	strbmi	r0, [r7, #-102]	; 0xffffff9a
  24:	00323354 	eorseq	r3, r2, r4, asr r3
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  30:	61686320 	cmnvs	r8, r0, lsr #6
  34:	70670072 	rsbvc	r0, r7, r2, ror r0
  38:	635f6f69 	cmpvs	pc, #420	; 0x1a4
  3c:	00306b6c 	eorseq	r6, r0, ip, ror #22
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  48:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  4c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  50:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  54:	2074726f 	rsbscs	r7, r4, pc, ror #4
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  68:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
  6c:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  70:	6f646c6c 	svcvs	0x00646c6c
  74:	5f006e77 	svcpl	0x00006e77
  78:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  7c:	4f495443 	svcmi	0x00495443
  80:	005f5f4e 	subseq	r5, pc, lr, asr #30
  84:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  88:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  8c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  90:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  94:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  98:	2e303120 	rsfcssp	f3, f0, f0
  9c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  a0:	31323032 	teqcc	r2, r2, lsr r0
  a4:	34323830 	ldrtcc	r3, [r2], #-2096	; 0xfffff7d0
  a8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  ac:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  b0:	2d202965 			; <UNDEFINED> instruction: 0x2d202965
  b4:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  b8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  bc:	36373131 			; <UNDEFINED> instruction: 0x36373131
  c0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  c4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  c8:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  cc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  d0:	36373131 			; <UNDEFINED> instruction: 0x36373131
  d4:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  d8:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  dc:	616f6c66 	cmnvs	pc, r6, ror #24
  e0:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  e4:	6f733d69 	svcvs	0x00733d69
  e8:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
  ec:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  f0:	616d2d20 	cmnvs	sp, r0, lsr #26
  f4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  fc:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 100:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 104:	4f2d2062 	svcmi	0x002d2062
 108:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 10c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 110:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 114:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 118:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 11c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 120:	00676e69 	rsbeq	r6, r7, r9, ror #28
 124:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 128:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 12c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 130:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 134:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 138:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 13c:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
 140:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
 144:	70670063 	rsbvc	r0, r7, r3, rrx
 148:	675f6f69 	ldrbvs	r6, [pc, -r9, ror #30]
 14c:	705f7465 	subsvc	r7, pc, r5, ror #8
 150:	67006475 	smlsdxvs	r0, r5, r4, r6
 154:	5f6f6970 	svcpl	0x006f6970
 158:	5f746573 	svcpl	0x00746573
 15c:	00647570 	rsbeq	r7, r4, r0, ror r5
 160:	6f697067 	svcvs	0x00697067
 164:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
 168:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 16c:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 170:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 174:	70756c6c 	rsbsvc	r6, r5, ip, ror #24
 178:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
 17c:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
 180:	6f6f6265 	svcvs	0x006f6265
 184:	6f6c0074 	svcvs	0x006c0074
 188:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 18c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 190:	00746e69 	rsbseq	r6, r4, r9, ror #28
 194:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 198:	6f687300 	svcvs	0x00687300
 19c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1a0:	7000746e 	andvc	r7, r0, lr, ror #8
 1a4:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 1a8:	5550006b 	ldrbpl	r0, [r0, #-107]	; 0xffffff95
 1ac:	00323354 	eorseq	r3, r2, r4, asr r3
 1b0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; fc <.debug_str+0xfc>
 1b4:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
 1b8:	72656c67 	rsbvc	r6, r5, #26368	; 0x6700
 1bc:	616c632f 	cmnvs	ip, pc, lsr #6
 1c0:	632f7373 			; <UNDEFINED> instruction: 0x632f7373
 1c4:	30343173 	eorscc	r3, r4, r3, ror r1
 1c8:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
 1cc:	2f6e6977 	svccs	0x006e6977
 1d0:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1d4:	74732f69 	ldrbtvc	r2, [r3], #-3945	; 0xfffff097
 1d8:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 1dc:	76697270 			; <UNDEFINED> instruction: 0x76697270
 1e0:	00657461 	rsbeq	r7, r5, r1, ror #8
 1e4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1e8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1ec:	00726168 	rsbseq	r6, r2, r8, ror #2
 1f0:	5f697072 	svcpl	0x00697072
 1f4:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
 1f8:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 1fc:	64006374 	strvs	r6, [r0], #-884	; 0xfffffc8c
 200:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 204:	0073755f 	rsbseq	r7, r3, pc, asr r5

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_get_pud+0xfffffda0>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	00000100 	andeq	r0, r0, r0, lsl #2
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	0a52180e 	beq	148606c <gpio_get_pud+0x1485f3c>
  30:	0b42100e 	bleq	1084070 <gpio_get_pud+0x1083f40>
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000100 	andeq	r0, r0, r0, lsl #2
  40:	00000010 	andeq	r0, r0, r0, lsl r0
  44:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  48:	00018e02 	andeq	r8, r1, r2, lsl #28
  4c:	00000014 	andeq	r0, r0, r4, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000110 	andeq	r0, r0, r0, lsl r1
  58:	00000010 	andeq	r0, r0, r0, lsl r0
  5c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  60:	00018e02 	andeq	r8, r1, r2, lsl #28
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000120 	andeq	r0, r0, r0, lsr #2
  70:	00000010 	andeq	r0, r0, r0, lsl r0
  74:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  78:	00018e02 	andeq	r8, r1, r2, lsl #28
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000130 	andeq	r0, r0, r0, lsr r1
  88:	00000018 	andeq	r0, r0, r8, lsl r0
  8c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  90:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_get_pud+0x12cd6fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_get_pud+0x46300>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


sw-uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <sw_uart_put8>:
   0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
   4:	e1a08001 	mov	r8, r1
   8:	e5d07000 	ldrb	r7, [r0]
   c:	e5906008 	ldr	r6, [r0, #8]
  10:	ee1f4f3c 	mrc	15, 0, r4, cr15, cr12, {1}
  14:	e3a01000 	mov	r1, #0
  18:	e1a00007 	mov	r0, r7
  1c:	ebfffffe 	bl	0 <gpio_write>
  20:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  24:	e0433004 	sub	r3, r3, r4
  28:	e1560003 	cmp	r6, r3
  2c:	8afffffb 	bhi	20 <sw_uart_put8+0x20>
  30:	e1a05086 	lsl	r5, r6, #1
  34:	e2081001 	and	r1, r8, #1
  38:	e1a00007 	mov	r0, r7
  3c:	ebfffffe 	bl	0 <gpio_write>
  40:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  44:	e0433004 	sub	r3, r3, r4
  48:	e1550003 	cmp	r5, r3
  4c:	8afffffb 	bhi	40 <sw_uart_put8+0x40>
  50:	e0865005 	add	r5, r6, r5
  54:	e1a010a8 	lsr	r1, r8, #1
  58:	e2011001 	and	r1, r1, #1
  5c:	e1a00007 	mov	r0, r7
  60:	ebfffffe 	bl	0 <gpio_write>
  64:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  68:	e0433004 	sub	r3, r3, r4
  6c:	e1550003 	cmp	r5, r3
  70:	8afffffb 	bhi	64 <sw_uart_put8+0x64>
  74:	e0865005 	add	r5, r6, r5
  78:	e1a01128 	lsr	r1, r8, #2
  7c:	e2011001 	and	r1, r1, #1
  80:	e1a00007 	mov	r0, r7
  84:	ebfffffe 	bl	0 <gpio_write>
  88:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  8c:	e0433004 	sub	r3, r3, r4
  90:	e1550003 	cmp	r5, r3
  94:	8afffffb 	bhi	88 <sw_uart_put8+0x88>
  98:	e0865005 	add	r5, r6, r5
  9c:	e1a011a8 	lsr	r1, r8, #3
  a0:	e2011001 	and	r1, r1, #1
  a4:	e1a00007 	mov	r0, r7
  a8:	ebfffffe 	bl	0 <gpio_write>
  ac:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  b0:	e0433004 	sub	r3, r3, r4
  b4:	e1550003 	cmp	r5, r3
  b8:	8afffffb 	bhi	ac <sw_uart_put8+0xac>
  bc:	e0865005 	add	r5, r6, r5
  c0:	e1a01228 	lsr	r1, r8, #4
  c4:	e2011001 	and	r1, r1, #1
  c8:	e1a00007 	mov	r0, r7
  cc:	ebfffffe 	bl	0 <gpio_write>
  d0:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  d4:	e0433004 	sub	r3, r3, r4
  d8:	e1550003 	cmp	r5, r3
  dc:	8afffffb 	bhi	d0 <sw_uart_put8+0xd0>
  e0:	e0865005 	add	r5, r6, r5
  e4:	e1a012a8 	lsr	r1, r8, #5
  e8:	e2011001 	and	r1, r1, #1
  ec:	e1a00007 	mov	r0, r7
  f0:	ebfffffe 	bl	0 <gpio_write>
  f4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  f8:	e0433004 	sub	r3, r3, r4
  fc:	e1550003 	cmp	r5, r3
 100:	8afffffb 	bhi	f4 <sw_uart_put8+0xf4>
 104:	e0865005 	add	r5, r6, r5
 108:	e1a01328 	lsr	r1, r8, #6
 10c:	e2011001 	and	r1, r1, #1
 110:	e1a00007 	mov	r0, r7
 114:	ebfffffe 	bl	0 <gpio_write>
 118:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 11c:	e0433004 	sub	r3, r3, r4
 120:	e1550003 	cmp	r5, r3
 124:	8afffffb 	bhi	118 <sw_uart_put8+0x118>
 128:	e0865005 	add	r5, r6, r5
 12c:	e1a013a8 	lsr	r1, r8, #7
 130:	e1a00007 	mov	r0, r7
 134:	ebfffffe 	bl	0 <gpio_write>
 138:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 13c:	e0433004 	sub	r3, r3, r4
 140:	e1550003 	cmp	r5, r3
 144:	8afffffb 	bhi	138 <sw_uart_put8+0x138>
 148:	e0865005 	add	r5, r6, r5
 14c:	e3a01001 	mov	r1, #1
 150:	e1a00007 	mov	r0, r7
 154:	ebfffffe 	bl	0 <gpio_write>
 158:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 15c:	e0433004 	sub	r3, r3, r4
 160:	e1550003 	cmp	r5, r3
 164:	8afffffb 	bhi	158 <sw_uart_put8+0x158>
 168:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0000016c <sw_uart_get8_timeout>:
 16c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 170:	e1a07000 	mov	r7, r0
 174:	e5d04001 	ldrb	r4, [r0, #1]
 178:	e204601f 	and	r6, r4, #31
 17c:	e59f3208 	ldr	r3, [pc, #520]	; 38c <sw_uart_get8_timeout+0x220>
 180:	e5933034 	ldr	r3, [r3, #52]	; 0x34
 184:	e1a03633 	lsr	r3, r3, r6
 188:	e3130001 	tst	r3, #1
 18c:	0a00000d 	beq	1c8 <sw_uart_get8_timeout+0x5c>
 190:	e1a05001 	mov	r5, r1
 194:	ebfffffe 	bl	0 <timer_get_usec_raw>
 198:	e1a08000 	mov	r8, r0
 19c:	e59f31e8 	ldr	r3, [pc, #488]	; 38c <sw_uart_get8_timeout+0x220>
 1a0:	e5933034 	ldr	r3, [r3, #52]	; 0x34
 1a4:	e1a03633 	lsr	r3, r3, r6
 1a8:	e3130001 	tst	r3, #1
 1ac:	0a000072 	beq	37c <sw_uart_get8_timeout+0x210>
 1b0:	ebfffffe 	bl	0 <timer_get_usec_raw>
 1b4:	e0403008 	sub	r3, r0, r8
 1b8:	e1550003 	cmp	r5, r3
 1bc:	2afffff6 	bcs	19c <sw_uart_get8_timeout+0x30>
 1c0:	e3a03000 	mov	r3, #0
 1c4:	ea000000 	b	1cc <sw_uart_get8_timeout+0x60>
 1c8:	e3a03001 	mov	r3, #1
 1cc:	e3530000 	cmp	r3, #0
 1d0:	0a00006b 	beq	384 <sw_uart_get8_timeout+0x218>
 1d4:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 1d8:	e597c008 	ldr	ip, [r7, #8]
 1dc:	e1a0e0ac 	lsr	lr, ip, #1
 1e0:	e08c10ac 	add	r1, ip, ip, lsr #1
 1e4:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 1e8:	e0422003 	sub	r2, r2, r3
 1ec:	e1510002 	cmp	r1, r2
 1f0:	8afffffb 	bhi	1e4 <sw_uart_get8_timeout+0x78>
 1f4:	e204101f 	and	r1, r4, #31
 1f8:	e59f218c 	ldr	r2, [pc, #396]	; 38c <sw_uart_get8_timeout+0x220>
 1fc:	e5920034 	ldr	r0, [r2, #52]	; 0x34
 200:	e1a00130 	lsr	r0, r0, r1
 204:	e2005001 	and	r5, r0, #1
 208:	e08e408c 	add	r4, lr, ip, lsl #1
 20c:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 210:	e0422003 	sub	r2, r2, r3
 214:	e1540002 	cmp	r4, r2
 218:	8afffffb 	bhi	20c <sw_uart_get8_timeout+0xa0>
 21c:	e59f2168 	ldr	r2, [pc, #360]	; 38c <sw_uart_get8_timeout+0x220>
 220:	e5920034 	ldr	r0, [r2, #52]	; 0x34
 224:	e1a00130 	lsr	r0, r0, r1
 228:	e1a00080 	lsl	r0, r0, #1
 22c:	e2000002 	and	r0, r0, #2
 230:	e1800005 	orr	r0, r0, r5
 234:	e08c408c 	add	r4, ip, ip, lsl #1
 238:	e084400e 	add	r4, r4, lr
 23c:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 240:	e0422003 	sub	r2, r2, r3
 244:	e1540002 	cmp	r4, r2
 248:	8afffffb 	bhi	23c <sw_uart_get8_timeout+0xd0>
 24c:	e59f2138 	ldr	r2, [pc, #312]	; 38c <sw_uart_get8_timeout+0x220>
 250:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 254:	e1a02132 	lsr	r2, r2, r1
 258:	e1a02102 	lsl	r2, r2, #2
 25c:	e2022004 	and	r2, r2, #4
 260:	e1800002 	orr	r0, r0, r2
 264:	e08e410c 	add	r4, lr, ip, lsl #2
 268:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 26c:	e0422003 	sub	r2, r2, r3
 270:	e1540002 	cmp	r4, r2
 274:	8afffffb 	bhi	268 <sw_uart_get8_timeout+0xfc>
 278:	e59f210c 	ldr	r2, [pc, #268]	; 38c <sw_uart_get8_timeout+0x220>
 27c:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 280:	e1a02132 	lsr	r2, r2, r1
 284:	e1a02182 	lsl	r2, r2, #3
 288:	e2022008 	and	r2, r2, #8
 28c:	e1800002 	orr	r0, r0, r2
 290:	e08c410c 	add	r4, ip, ip, lsl #2
 294:	e084400e 	add	r4, r4, lr
 298:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 29c:	e0422003 	sub	r2, r2, r3
 2a0:	e1540002 	cmp	r4, r2
 2a4:	8afffffb 	bhi	298 <sw_uart_get8_timeout+0x12c>
 2a8:	e59f20dc 	ldr	r2, [pc, #220]	; 38c <sw_uart_get8_timeout+0x220>
 2ac:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 2b0:	e1a02132 	lsr	r2, r2, r1
 2b4:	e1a02202 	lsl	r2, r2, #4
 2b8:	e2022010 	and	r2, r2, #16
 2bc:	e1800002 	orr	r0, r0, r2
 2c0:	e08c408c 	add	r4, ip, ip, lsl #1
 2c4:	e08e4084 	add	r4, lr, r4, lsl #1
 2c8:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 2cc:	e0422003 	sub	r2, r2, r3
 2d0:	e1540002 	cmp	r4, r2
 2d4:	8afffffb 	bhi	2c8 <sw_uart_get8_timeout+0x15c>
 2d8:	e59f20ac 	ldr	r2, [pc, #172]	; 38c <sw_uart_get8_timeout+0x220>
 2dc:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 2e0:	e1a02132 	lsr	r2, r2, r1
 2e4:	e1a02282 	lsl	r2, r2, #5
 2e8:	e2022020 	and	r2, r2, #32
 2ec:	e1800002 	orr	r0, r0, r2
 2f0:	e06c418c 	rsb	r4, ip, ip, lsl #3
 2f4:	e084400e 	add	r4, r4, lr
 2f8:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 2fc:	e0422003 	sub	r2, r2, r3
 300:	e1540002 	cmp	r4, r2
 304:	8afffffb 	bhi	2f8 <sw_uart_get8_timeout+0x18c>
 308:	e59f207c 	ldr	r2, [pc, #124]	; 38c <sw_uart_get8_timeout+0x220>
 30c:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 310:	e1a02132 	lsr	r2, r2, r1
 314:	e1a02302 	lsl	r2, r2, #6
 318:	e2022040 	and	r2, r2, #64	; 0x40
 31c:	e1800002 	orr	r0, r0, r2
 320:	e08e418c 	add	r4, lr, ip, lsl #3
 324:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 328:	e0422003 	sub	r2, r2, r3
 32c:	e1540002 	cmp	r4, r2
 330:	8afffffb 	bhi	324 <sw_uart_get8_timeout+0x1b8>
 334:	e59f2050 	ldr	r2, [pc, #80]	; 38c <sw_uart_get8_timeout+0x220>
 338:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 33c:	e1a02132 	lsr	r2, r2, r1
 340:	e1a02382 	lsl	r2, r2, #7
 344:	e6ef2072 	uxtb	r2, r2
 348:	e1800002 	orr	r0, r0, r2
 34c:	e08cc18c 	add	ip, ip, ip, lsl #3
 350:	e08ce00e 	add	lr, ip, lr
 354:	e59f2030 	ldr	r2, [pc, #48]	; 38c <sw_uart_get8_timeout+0x220>
 358:	e5922034 	ldr	r2, [r2, #52]	; 0x34
 35c:	e1a02132 	lsr	r2, r2, r1
 360:	e3120001 	tst	r2, #1
 364:	18bd81f0 	popne	{r4, r5, r6, r7, r8, pc}
 368:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 36c:	e0422003 	sub	r2, r2, r3
 370:	e15e0002 	cmp	lr, r2
 374:	8afffff6 	bhi	354 <sw_uart_get8_timeout+0x1e8>
 378:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 37c:	e3a03001 	mov	r3, #1
 380:	eaffff91 	b	1cc <sw_uart_get8_timeout+0x60>
 384:	e3e00000 	mvn	r0, #0
 388:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 38c:	20200000 	eorcs	r0, r0, r0

00000390 <sw_uart_mk_helper>:
 390:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 394:	e24dd008 	sub	sp, sp, #8
 398:	e1a04000 	mov	r4, r0
 39c:	e1a06001 	mov	r6, r1
 3a0:	e1a07002 	mov	r7, r2
 3a4:	e1a05003 	mov	r5, r3
 3a8:	e59d8020 	ldr	r8, [sp, #32]
 3ac:	e1a00002 	mov	r0, r2
 3b0:	ebfffffe 	bl	0 <gpio_set_input>
 3b4:	e1a00006 	mov	r0, r6
 3b8:	ebfffffe 	bl	0 <gpio_set_output>
 3bc:	e3a01001 	mov	r1, #1
 3c0:	e1a00006 	mov	r0, r6
 3c4:	ebfffffe 	bl	0 <gpio_write>
 3c8:	e0020895 	mul	r2, r5, r8
 3cc:	e59f305c 	ldr	r3, [pc, #92]	; 430 <sw_uart_mk_helper+0xa0>
 3d0:	e0433005 	sub	r3, r3, r5
 3d4:	e1530002 	cmp	r3, r2
 3d8:	8a00000c 	bhi	410 <sw_uart_mk_helper+0x80>
 3dc:	e59f304c 	ldr	r3, [pc, #76]	; 430 <sw_uart_mk_helper+0xa0>
 3e0:	e0853003 	add	r3, r5, r3
 3e4:	e1530002 	cmp	r3, r2
 3e8:	3a000008 	bcc	410 <sw_uart_mk_helper+0x80>
 3ec:	e5c46000 	strb	r6, [r4]
 3f0:	e5c47001 	strb	r7, [r4, #1]
 3f4:	e5845004 	str	r5, [r4, #4]
 3f8:	e5848008 	str	r8, [r4, #8]
 3fc:	e59d3024 	ldr	r3, [sp, #36]	; 0x24
 400:	e584300c 	str	r3, [r4, #12]
 404:	e1a00004 	mov	r0, r4
 408:	e28dd008 	add	sp, sp, #8
 40c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 410:	e59f301c 	ldr	r3, [pc, #28]	; 434 <sw_uart_mk_helper+0xa4>
 414:	e58d3000 	str	r3, [sp]
 418:	e3a03059 	mov	r3, #89	; 0x59
 41c:	e59f2014 	ldr	r2, [pc, #20]	; 438 <sw_uart_mk_helper+0xa8>
 420:	e59f1014 	ldr	r1, [pc, #20]	; 43c <sw_uart_mk_helper+0xac>
 424:	e59f0014 	ldr	r0, [pc, #20]	; 440 <sw_uart_mk_helper+0xb0>
 428:	ebfffffe 	bl	0 <printk>
 42c:	ebfffffe 	bl	0 <clean_reboot>
 430:	29b92700 	ldmibcs	r9!, {r8, r9, sl, sp}
 434:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 440:	0000000c 	andeq	r0, r0, ip

00000444 <sw_uart_get8>:
 444:	e92d4010 	push	{r4, lr}
 448:	e3e01000 	mvn	r1, #0
 44c:	ebfffffe 	bl	16c <sw_uart_get8_timeout>
 450:	e8bd8010 	pop	{r4, pc}

00000454 <sw_uart_putk>:
 454:	e92d4070 	push	{r4, r5, r6, lr}
 458:	e1a05000 	mov	r5, r0
 45c:	e1a04001 	mov	r4, r1
 460:	ea000002 	b	470 <sw_uart_putk+0x1c>
 464:	e1a00005 	mov	r0, r5
 468:	ebfffffe 	bl	0 <sw_uart_put8>
 46c:	e2844001 	add	r4, r4, #1
 470:	e5d41000 	ldrb	r1, [r4]
 474:	e3510000 	cmp	r1, #0
 478:	1afffff9 	bne	464 <sw_uart_putk+0x10>
 47c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000480 <sw_uart_gets>:
 480:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 484:	e1a08000 	mov	r8, r0
 488:	e1a05001 	mov	r5, r1
 48c:	e1a07002 	mov	r7, r2
 490:	e3a04000 	mov	r4, #0
 494:	ea000000 	b	49c <sw_uart_gets+0x1c>
 498:	e2844001 	add	r4, r4, #1
 49c:	e2473001 	sub	r3, r7, #1
 4a0:	e1a06004 	mov	r6, r4
 4a4:	e1530004 	cmp	r3, r4
 4a8:	9a000005 	bls	4c4 <sw_uart_gets+0x44>
 4ac:	e1a00008 	mov	r0, r8
 4b0:	ebfffffe 	bl	444 <sw_uart_get8>
 4b4:	e6ef0070 	uxtb	r0, r0
 4b8:	e7c50004 	strb	r0, [r5, r4]
 4bc:	e350000a 	cmp	r0, #10
 4c0:	1afffff4 	bne	498 <sw_uart_gets+0x18>
 4c4:	e2866001 	add	r6, r6, #1
 4c8:	e3a03000 	mov	r3, #0
 4cc:	e7c53006 	strb	r3, [r5, r6]
 4d0:	e1a00004 	mov	r0, r4
 4d4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

000004d8 <sw_uart_printk>:
 4d8:	e92d000e 	push	{r1, r2, r3}
 4dc:	e92d4030 	push	{r4, r5, lr}
 4e0:	e24ddf76 	sub	sp, sp, #472	; 0x1d8
 4e4:	e1a05000 	mov	r5, r0
 4e8:	e28d3f7a 	add	r3, sp, #488	; 0x1e8
 4ec:	e58d3008 	str	r3, [sp, #8]
 4f0:	e59d21e4 	ldr	r2, [sp, #484]	; 0x1e4
 4f4:	e3a01f73 	mov	r1, #460	; 0x1cc
 4f8:	e28d000c 	add	r0, sp, #12
 4fc:	ebfffffe 	bl	0 <va_printk>
 500:	e59f3048 	ldr	r3, [pc, #72]	; 550 <sw_uart_printk+0x78>
 504:	e1500003 	cmp	r0, r3
 508:	8a000008 	bhi	530 <sw_uart_printk+0x58>
 50c:	e1a04000 	mov	r4, r0
 510:	e28d100c 	add	r1, sp, #12
 514:	e1a00005 	mov	r0, r5
 518:	ebfffffe 	bl	454 <sw_uart_putk>
 51c:	e1a00004 	mov	r0, r4
 520:	e28ddf76 	add	sp, sp, #472	; 0x1d8
 524:	e8bd4030 	pop	{r4, r5, lr}
 528:	e28dd00c 	add	sp, sp, #12
 52c:	e12fff1e 	bx	lr
 530:	e59f301c 	ldr	r3, [pc, #28]	; 554 <sw_uart_printk+0x7c>
 534:	e58d3000 	str	r3, [sp]
 538:	e3a03090 	mov	r3, #144	; 0x90
 53c:	e59f2014 	ldr	r2, [pc, #20]	; 558 <sw_uart_printk+0x80>
 540:	e59f1014 	ldr	r1, [pc, #20]	; 55c <sw_uart_printk+0x84>
 544:	e59f0014 	ldr	r0, [pc, #20]	; 560 <sw_uart_printk+0x88>
 548:	ebfffffe 	bl	0 <printk>
 54c:	ebfffffe 	bl	0 <clean_reboot>
 550:	000001ca 	andeq	r0, r0, sl, asr #3
 554:	00000054 	andeq	r0, r0, r4, asr r0
 558:	00000014 	andeq	r0, r0, r4, lsl r0
 55c:	00000000 	andeq	r0, r0, r0
 560:	0000000c 	andeq	r0, r0, ip

00000564 <sw_uart_write>:
 564:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 568:	e1a07000 	mov	r7, r0
 56c:	e1a06001 	mov	r6, r1
 570:	e1a05002 	mov	r5, r2
 574:	e3a04000 	mov	r4, #0
 578:	ea000003 	b	58c <sw_uart_write+0x28>
 57c:	e7d61004 	ldrb	r1, [r6, r4]
 580:	e1a00007 	mov	r0, r7
 584:	ebfffffe 	bl	0 <sw_uart_put8>
 588:	e2844001 	add	r4, r4, #1
 58c:	e1540005 	cmp	r4, r5
 590:	3afffff9 	bcc	57c <sw_uart_write+0x18>
 594:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

00000598 <sw_uart_read>:
 598:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 59c:	e1a07000 	mov	r7, r0
 5a0:	e1a06001 	mov	r6, r1
 5a4:	e1a05002 	mov	r5, r2
 5a8:	e3a04000 	mov	r4, #0
 5ac:	ea000003 	b	5c0 <sw_uart_read+0x28>
 5b0:	e1a00007 	mov	r0, r7
 5b4:	ebfffffe 	bl	444 <sw_uart_get8>
 5b8:	e7c60004 	strb	r0, [r6, r4]
 5bc:	e2844001 	add	r4, r4, #1
 5c0:	e1540005 	cmp	r4, r5
 5c4:	3afffff9 	bcc	5b0 <sw_uart_read+0x18>
 5c8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

000005cc <sw_uart_read_timeout>:
 5cc:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
 5d0:	e24dd00c 	sub	sp, sp, #12
 5d4:	e2526000 	subs	r6, r2, #0
 5d8:	0a00000e 	beq	618 <sw_uart_read_timeout+0x4c>
 5dc:	e1a07000 	mov	r7, r0
 5e0:	e1a09001 	mov	r9, r1
 5e4:	e1a08003 	mov	r8, r3
 5e8:	e3a04000 	mov	r4, #0
 5ec:	e1a05004 	mov	r5, r4
 5f0:	e1540006 	cmp	r4, r6
 5f4:	2a00000f 	bcs	638 <sw_uart_read_timeout+0x6c>
 5f8:	e1a01008 	mov	r1, r8
 5fc:	e1a00007 	mov	r0, r7
 600:	ebfffffe 	bl	16c <sw_uart_get8_timeout>
 604:	e3500000 	cmp	r0, #0
 608:	ba00000a 	blt	638 <sw_uart_read_timeout+0x6c>
 60c:	e7c90005 	strb	r0, [r9, r5]
 610:	e2844001 	add	r4, r4, #1
 614:	eafffff4 	b	5ec <sw_uart_read_timeout+0x20>
 618:	e59f3024 	ldr	r3, [pc, #36]	; 644 <sw_uart_read_timeout+0x78>
 61c:	e58d3000 	str	r3, [sp]
 620:	e3a030a6 	mov	r3, #166	; 0xa6
 624:	e59f201c 	ldr	r2, [pc, #28]	; 648 <sw_uart_read_timeout+0x7c>
 628:	e59f101c 	ldr	r1, [pc, #28]	; 64c <sw_uart_read_timeout+0x80>
 62c:	e59f001c 	ldr	r0, [pc, #28]	; 650 <sw_uart_read_timeout+0x84>
 630:	ebfffffe 	bl	0 <printk>
 634:	ebfffffe 	bl	0 <clean_reboot>
 638:	e1a00004 	mov	r0, r4
 63c:	e28dd00c 	add	sp, sp, #12
 640:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
 644:	00000068 	andeq	r0, r0, r8, rrx
 648:	00000024 	andeq	r0, r0, r4, lsr #32
 64c:	00000000 	andeq	r0, r0, r0
 650:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	752d7773 	strvc	r7, [sp, #-1907]!	; 0xfffff88d
   4:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
   8:	00000063 	andeq	r0, r0, r3, rrx
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <sw_uart_read_timeout+0x1cc8f38>
  18:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  1c:	00000a73 	andeq	r0, r0, r3, ror sl
  20:	7a686d28 	bvc	1a1b4c8 <sw_uart_read_timeout+0x1a1aefc>
  24:	62202d20 	eorvs	r2, r0, #32, 26	; 0x800
  28:	29647561 	stmdbcs	r4!, {r0, r5, r6, r8, sl, ip, sp, lr}^
  2c:	203d3c20 	eorscs	r3, sp, r0, lsr #24
  30:	69726564 	ldmdbvs	r2!, {r2, r5, r6, r8, sl, sp, lr}^
  34:	20646576 	rsbcs	r6, r4, r6, ror r5
  38:	64202626 	strtvs	r2, [r0], #-1574	; 0xfffff9da
  3c:	76697265 	strbtvc	r7, [r9], -r5, ror #4
  40:	3c206465 	cfstrscc	mvf6, [r0], #-404	; 0xfffffe6c
  44:	6d28203d 	stcvs	0, cr2, [r8, #-244]!	; 0xffffff0c
  48:	2b207a68 	blcs	81e9f0 <sw_uart_read_timeout+0x81e424>
  4c:	75616220 	strbvc	r6, [r1, #-544]!	; 0xfffffde0
  50:	00002964 	andeq	r2, r0, r4, ror #18
  54:	3c207a73 			; <UNDEFINED> instruction: 0x3c207a73
  58:	7a697320 	bvc	1a5cce0 <sw_uart_read_timeout+0x1a5c714>
  5c:	20666f65 	rsbcs	r6, r6, r5, ror #30
  60:	2d667562 	cfstr64cs	mvdx7, [r6, #-392]!	; 0xfffffe78
  64:	00000031 	andeq	r0, r0, r1, lsr r0
  68:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  6c:	303e7365 	eorscc	r7, lr, r5, ror #6
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.2>:
   0:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffff895 <sw_uart_read_timeout+0xfffff2c9>
   4:	5f747261 	svcpl	0x00747261
   8:	685f6b6d 	ldmdavs	pc, {r0, r2, r3, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
   c:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  10:	00000072 	andeq	r0, r0, r2, ror r0

00000014 <__FUNCTION__.1>:
  14:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffff8a9 <sw_uart_read_timeout+0xfffff2dd>
  18:	5f747261 	svcpl	0x00747261
  1c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  20:	00006b74 	andeq	r6, r0, r4, ror fp

00000024 <__FUNCTION__.0>:
  24:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffff8b9 <sw_uart_read_timeout+0xfffff2ed>
  28:	5f747261 	svcpl	0x00747261
  2c:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
  30:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  34:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xfffff09b
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00001835 	andeq	r1, r0, r5, lsr r8
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
      10:	00000d0c 	andeq	r0, r0, ip, lsl #26
      14:	00016b00 	andeq	r6, r1, r0, lsl #22
      18:	00000000 	andeq	r0, r0, r0
      1c:	00065400 	andeq	r5, r6, r0, lsl #8
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      28:	00746e69 	rsbseq	r6, r4, r9, ror #28
      2c:	78070403 	stmdavc	r7, {r0, r1, sl}
      30:	04000002 	streq	r0, [r0], #-2
      34:	0000002c 	andeq	r0, r0, ip, lsr #32
      38:	e2060103 	and	r0, r6, #-1073741824	; 0xc0000000
      3c:	03000000 	movweq	r0, #0
      40:	00260502 	eoreq	r0, r6, r2, lsl #10
      44:	04030000 	streq	r0, [r3], #-0
      48:	00011405 	andeq	r1, r1, r5, lsl #8
      4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
      50:	000000fc 	strdeq	r0, [r0], -ip
      54:	0000aa05 	andeq	sl, r0, r5, lsl #20
      58:	182e0300 	stmdane	lr!, {r8, r9}
      5c:	00000060 	andeq	r0, r0, r0, rrx
      60:	9f080103 	svcls	0x00080103
      64:	03000001 	movweq	r0, #1
      68:	02a80702 	adceq	r0, r8, #524288	; 0x80000
      6c:	6f050000 	svcvs	0x00050000
      70:	03000002 	movweq	r0, #2
      74:	007a1934 	rsbseq	r1, sl, r4, lsr r9
      78:	04030000 	streq	r0, [r3], #-0
      7c:	0002e907 	andeq	lr, r2, r7, lsl #18
      80:	07080300 	streq	r0, [r8, -r0, lsl #6]
      84:	00000258 	andeq	r0, r0, r8, asr r2
      88:	00950406 	addseq	r0, r5, r6, lsl #8
      8c:	01030000 	mrseq	r0, (UNDEF: 3)
      90:	0002c008 	andeq	ip, r2, r8
      94:	008e0700 	addeq	r0, lr, r0, lsl #14
      98:	10080000 	andne	r0, r8, r0
      9c:	e3091104 	movw	r1, #37124	; 0x9104
      a0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      a4:	04007874 	streq	r7, [r0], #-2164	; 0xfffff78c
      a8:	00540d12 	subseq	r0, r4, r2, lsl sp
      ac:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      b0:	04007872 	streq	r7, [r0], #-2162	; 0xfffff78e
      b4:	00541012 	subseq	r1, r4, r2, lsl r0
      b8:	0a010000 	beq	400c0 <sw_uart_read_timeout+0x3faf4>
      bc:	00000159 	andeq	r0, r0, r9, asr r1
      c0:	6e0e1304 	cdpvs	3, 0, cr1, cr14, cr4, {0}
      c4:	04000000 	streq	r0, [r0], #-0
      c8:	0002940a 	andeq	r9, r2, sl, lsl #8
      cc:	0e140400 	cfmulseq	mvf0, mvf4, mvf0
      d0:	0000006e 	andeq	r0, r0, lr, rrx
      d4:	00b20a08 	adcseq	r0, r2, r8, lsl #20
      d8:	15040000 	strne	r0, [r4, #-0]
      dc:	00006e0e 	andeq	r6, r0, lr, lsl #28
      e0:	05000c00 	streq	r0, [r0, #-3072]	; 0xfffff400
      e4:	00000325 	andeq	r0, r0, r5, lsr #6
      e8:	9a031604 	bls	c5900 <sw_uart_read_timeout+0xc5334>
      ec:	05000000 	streq	r0, [r0, #-0]
      f0:	0000032f 	andeq	r0, r0, pc, lsr #6
      f4:	fb1b2805 	blx	6ca112 <sw_uart_read_timeout+0x6c9b46>
      f8:	0b000000 	bleq	100 <.debug_info+0x100>
      fc:	0000010a 	andeq	r0, r0, sl, lsl #2
     100:	12000904 	andne	r0, r0, #4, 18	; 0x10000
     104:	0c000001 	stceq	0, cr0, [r0], {1}
     108:	000002bb 			; <UNDEFINED> instruction: 0x000002bb
     10c:	00000112 	andeq	r0, r0, r2, lsl r1
     110:	040d0000 	streq	r0, [sp], #-0
     114:	00008405 	andeq	r8, r0, r5, lsl #8
     118:	18630500 	stmdane	r3!, {r8, sl}^
     11c:	000000ef 	andeq	r0, r0, pc, ror #1
     120:	0000bf0e 	andeq	fp, r0, lr, lsl #30
     124:	05a40100 	streq	r0, [r4, #256]!	; 0x100
     128:	00000025 	andeq	r0, r0, r5, lsr #32
     12c:	000005cc 	andeq	r0, r0, ip, asr #11
     130:	00000088 	andeq	r0, r0, r8, lsl #1
     134:	02229c01 	eoreq	r9, r2, #256	; 0x100
     138:	750f0000 	strvc	r0, [pc, #-0]	; 140 <.debug_info+0x140>
     13c:	25a40100 	strcs	r0, [r4, #256]!	; 0x100
     140:	00000222 	andeq	r0, r0, r2, lsr #4
     144:	0000000c 	andeq	r0, r0, ip
     148:	00000000 	andeq	r0, r0, r0
     14c:	74756f0f 	ldrbtvc	r6, [r5], #-3855	; 0xfffff0f1
     150:	31a40100 			; <UNDEFINED> instruction: 0x31a40100
     154:	00000228 	andeq	r0, r0, r8, lsr #4
     158:	00000068 	andeq	r0, r0, r8, rrx
     15c:	0000005c 	andeq	r0, r0, ip, asr r0
     160:	0002fb10 	andeq	pc, r2, r0, lsl fp	; <UNPREDICTABLE>
     164:	1ea50100 	fdvnes	f0, f5, f0
     168:	0000006e 	andeq	r0, r0, lr, rrx
     16c:	000000c2 	andeq	r0, r0, r2, asr #1
     170:	000000b8 	strheq	r0, [r0], -r8
     174:	00033e10 	andeq	r3, r3, r0, lsl lr
     178:	2fa50100 	svccs	0x00a50100
     17c:	0000006e 	andeq	r0, r0, lr, rrx
     180:	00000110 	andeq	r0, r0, r0, lsl r1
     184:	00000104 	andeq	r0, r0, r4, lsl #2
     188:	00011d11 	andeq	r1, r1, r1, lsl sp
     18c:	00023e00 	andeq	r3, r2, r0, lsl #28
     190:	24030500 	strcs	r0, [r3], #-1280	; 0xfffffb00
     194:	12000000 	andne	r0, r0, #0
     198:	a7010069 	strge	r0, [r1, -r9, rrx]
     19c:	00002509 	andeq	r2, r0, r9, lsl #10
     1a0:	00016600 	andeq	r6, r1, r0, lsl #12
     1a4:	00016000 	andeq	r6, r1, r0
     1a8:	05f81300 	ldrbeq	r1, [r8, #768]!	; 0x300
     1ac:	00180000 	andseq	r0, r8, r0
     1b0:	01df0000 	bicseq	r0, pc, r0
     1b4:	63120000 	tstvs	r2, #0
     1b8:	0da90100 	stfeqs	f0, [r9]
     1bc:	00000025 	andeq	r0, r0, r5, lsr #32
     1c0:	00000191 	muleq	r0, r1, r1
     1c4:	0000018f 	andeq	r0, r0, pc, lsl #3
     1c8:	00060414 	andeq	r0, r6, r4, lsl r4
     1cc:	0006bf00 	andeq	fp, r6, r0, lsl #30
     1d0:	50011500 	andpl	r1, r1, r0, lsl #10
     1d4:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
     1d8:	78025101 	stmdavc	r2, {r0, r8, ip, lr}
     1dc:	16000000 	strne	r0, [r0], -r0
     1e0:	00000634 	andeq	r0, r0, r4, lsr r6
     1e4:	000017e4 	andeq	r1, r0, r4, ror #15
     1e8:	00000218 	andeq	r0, r0, r8, lsl r2
     1ec:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
     1f0:	00000c03 	andeq	r0, r0, r3, lsl #24
     1f4:	51011500 	tstpl	r1, r0, lsl #10
     1f8:	00000305 	andeq	r0, r0, r5, lsl #6
     1fc:	01150000 	tsteq	r5, r0
     200:	24030552 	strcs	r0, [r3], #-1362	; 0xfffffaae
     204:	15000000 	strne	r0, [r0, #-0]
     208:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     20c:	7d0215a6 	cfstr32vc	mvfx1, [r2, #-664]	; 0xfffffd68
     210:	68030500 	stmdavs	r3, {r8, sl}
     214:	00000000 	andeq	r0, r0, r0
     218:	00063817 	andeq	r3, r6, r7, lsl r8
     21c:	0017f000 	andseq	pc, r7, r0
     220:	04060000 	streq	r0, [r6], #-0
     224:	000000e3 	andeq	r0, r0, r3, ror #1
     228:	00540406 	subseq	r0, r4, r6, lsl #8
     22c:	95180000 	ldrls	r0, [r8, #-0]
     230:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     234:	19000002 	stmdbne	r0, {r1}
     238:	0000002c 	andeq	r0, r0, ip, lsr #32
     23c:	2e070014 	mcrcs	0, 0, r0, cr7, cr4, {0}
     240:	1a000002 	bne	250 <.debug_info+0x250>
     244:	0000012a 	andeq	r0, r0, sl, lsr #2
     248:	98069b01 	stmdals	r6, {r0, r8, r9, fp, ip, pc}
     24c:	34000005 	strcc	r0, [r0], #-5
     250:	01000000 	mrseq	r0, (UNDEF: 0)
     254:	0002c29c 	muleq	r2, ip, r2
     258:	007f1000 	rsbseq	r1, pc, r0
     25c:	9b010000 	blls	40264 <sw_uart_read_timeout+0x3fc98>
     260:	0002221e 	andeq	r2, r2, lr, lsl r2
     264:	0001a800 	andeq	sl, r1, r0, lsl #16
     268:	0001a400 	andeq	sl, r1, r0, lsl #8
     26c:	756f0f00 	strbvc	r0, [pc, #-3840]!	; fffff374 <sw_uart_read_timeout+0xffffeda8>
     270:	9b010074 	blls	40448 <sw_uart_read_timeout+0x3fe7c>
     274:	0002282d 	andeq	r2, r2, sp, lsr #16
     278:	0001ca00 	andeq	ip, r1, r0, lsl #20
     27c:	0001c600 	andeq	ip, r1, r0, lsl #12
     280:	02fb1000 	rscseq	r1, fp, #0
     284:	9b010000 	blls	4028c <sw_uart_read_timeout+0x3fcc0>
     288:	00002c3b 	andeq	r2, r0, fp, lsr ip
     28c:	0001ec00 	andeq	lr, r1, r0, lsl #24
     290:	0001e800 	andeq	lr, r1, r0, lsl #16
     294:	05a81b00 	streq	r1, [r8, #2816]!	; 0xb00
     298:	00240000 	eoreq	r0, r4, r0
     29c:	69120000 	ldmdbvs	r2, {}	; <UNPREDICTABLE>
     2a0:	129c0100 	addsne	r0, ip, #0, 2
     2a4:	0000002c 	andeq	r0, r0, ip, lsr #32
     2a8:	0000020e 	andeq	r0, r0, lr, lsl #4
     2ac:	0000020a 	andeq	r0, r0, sl, lsl #4
     2b0:	0005b814 	andeq	fp, r5, r4, lsl r8
     2b4:	00053b00 	andeq	r3, r5, r0, lsl #22
     2b8:	50011500 	andpl	r1, r1, r0, lsl #10
     2bc:	00007702 	andeq	r7, r0, r2, lsl #14
     2c0:	581a0000 	ldmdapl	sl, {}	; <UNPREDICTABLE>
     2c4:	01000003 	tsteq	r0, r3
     2c8:	05640695 	strbeq	r0, [r4, #-1685]!	; 0xfffff96b
     2cc:	00340000 	eorseq	r0, r4, r0
     2d0:	9c010000 	stcls	0, cr0, [r1], {-0}
     2d4:	00000341 	andeq	r0, r0, r1, asr #6
     2d8:	00007f10 	andeq	r7, r0, r0, lsl pc
     2dc:	1f950100 	svcne	0x00950100
     2e0:	00000222 	andeq	r0, r0, r2, lsr #4
     2e4:	00000231 	andeq	r0, r0, r1, lsr r2
     2e8:	0000022d 	andeq	r0, r0, sp, lsr #4
     2ec:	74756f0f 	ldrbtvc	r6, [r5], #-3855	; 0xfffff0f1
     2f0:	2e950100 	fmlcss	f0, f5, f0
     2f4:	00000228 	andeq	r0, r0, r8, lsr #4
     2f8:	00000253 	andeq	r0, r0, r3, asr r2
     2fc:	0000024f 	andeq	r0, r0, pc, asr #4
     300:	0002fb10 	andeq	pc, r2, r0, lsl fp	; <UNPREDICTABLE>
     304:	3c950100 	ldfccs	f0, [r5], {0}
     308:	0000002c 	andeq	r0, r0, ip, lsr #32
     30c:	00000275 	andeq	r0, r0, r5, ror r2
     310:	00000271 	andeq	r0, r0, r1, ror r2
     314:	0005741b 	andeq	r7, r5, fp, lsl r4
     318:	00002400 	andeq	r2, r0, r0, lsl #8
     31c:	00691200 	rsbeq	r1, r9, r0, lsl #4
     320:	2c129601 	ldccs	6, cr9, [r2], {1}
     324:	97000000 	strls	r0, [r0, -r0]
     328:	93000002 	movwls	r0, #2
     32c:	14000002 	strne	r0, [r0], #-2
     330:	00000588 	andeq	r0, r0, r8, lsl #11
     334:	00000e45 	andeq	r0, r0, r5, asr #28
     338:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
     33c:	00000077 	andeq	r0, r0, r7, ror r0
     340:	00170e00 	andseq	r0, r7, r0, lsl #28
     344:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
     348:	00002505 	andeq	r2, r0, r5, lsl #10
     34c:	0004d800 	andeq	sp, r4, r0, lsl #16
     350:	00008c00 	andeq	r8, r0, r0, lsl #24
     354:	489c0100 	ldmmi	ip, {r8}
     358:	10000004 	andne	r0, r0, r4
     35c:	0000007f 	andeq	r0, r0, pc, ror r0
     360:	221f8901 	andscs	r8, pc, #16384	; 0x4000
     364:	be000002 	cdplt	0, 0, cr0, cr0, cr2, {0}
     368:	b6000002 	strlt	r0, [r0], -r2
     36c:	1c000002 	stcne	0, cr0, [r0], {2}
     370:	00746d66 	rsbseq	r6, r4, r6, ror #26
     374:	88318901 	ldmdahi	r1!, {r0, r8, fp, pc}
     378:	02000000 	andeq	r0, r0, #0
     37c:	1e1d7491 	cfcmpsne	r7, mvf13, mvf1
     380:	00667562 	rsbeq	r7, r6, r2, ror #10
     384:	480a8a01 	stmdami	sl, {r0, r9, fp, pc}
     388:	03000004 	movweq	r0, #4
     38c:	1f7c9c91 	svcne	0x007c9c91
     390:	0000028f 	andeq	r0, r0, pc, lsl #5
     394:	140d8c01 	strne	r8, [sp], #-3073	; 0xfffff3ff
     398:	03000001 	movweq	r0, #1
     39c:	127c9891 	rsbsne	r9, ip, #9502720	; 0x910000
     3a0:	01007a73 	tsteq	r0, r3, ror sl
     3a4:	00250d8e 	eoreq	r0, r5, lr, lsl #27
     3a8:	02fb0000 	rscseq	r0, fp, #0
     3ac:	02f50000 	rscseq	r0, r5, #0
     3b0:	1d110000 	ldcne	0, cr0, [r1, #-0]
     3b4:	69000001 	stmdbvs	r0, {r0}
     3b8:	05000004 	streq	r0, [r0, #-4]
     3bc:	00001403 	andeq	r1, r0, r3, lsl #8
     3c0:	05001600 	streq	r1, [r0, #-1536]	; 0xfffffa00
     3c4:	17fc0000 	ldrbne	r0, [ip, r0]!
     3c8:	03ea0000 	mvneq	r0, #0
     3cc:	01150000 	tsteq	r5, r0
     3d0:	fc910350 	ldc2	3, cr0, [r1], {80}	; 0x50
     3d4:	5101157b 	tstpl	r1, fp, ror r5
     3d8:	01cc0a03 	biceq	r0, ip, r3, lsl #20
     3dc:	03520115 	cmpeq	r2, #1073741829	; 0x40000005
     3e0:	15065491 	strne	r5, [r6, #-1169]	; 0xfffffb6f
     3e4:	91025301 	tstls	r2, r1, lsl #6
     3e8:	1c160058 	ldcne	0, cr0, [r6], {88}	; 0x58
     3ec:	ec000005 	stc	0, cr0, [r0], {5}
     3f0:	05000004 	streq	r0, [r0, #-4]
     3f4:	15000004 	strne	r0, [r0, #-4]
     3f8:	75025001 	strvc	r5, [r2, #-1]
     3fc:	51011500 	tstpl	r1, r0, lsl #10
     400:	7bfc9103 	blvc	fff24814 <sw_uart_read_timeout+0xfff24248>
     404:	054c1600 	strbeq	r1, [ip, #-1536]	; 0xfffffa00
     408:	17e40000 	strbne	r0, [r4, r0]!
     40c:	043e0000 	ldrteq	r0, [lr], #-0
     410:	01150000 	tsteq	r5, r0
     414:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
     418:	15000000 	strne	r0, [r0, #-0]
     41c:	03055101 	movweq	r5, #20737	; 0x5101
     420:	00000000 	andeq	r0, r0, r0
     424:	05520115 	ldrbeq	r0, [r2, #-277]	; 0xfffffeeb
     428:	00001403 	andeq	r1, r0, r3, lsl #8
     42c:	53011500 	movwpl	r1, #5376	; 0x1500
     430:	15900802 	ldrne	r0, [r0, #2050]	; 0x802
     434:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     438:	00005403 	andeq	r5, r0, r3, lsl #8
     43c:	50170000 	andspl	r0, r7, r0
     440:	f0000005 			; <UNDEFINED> instruction: 0xf0000005
     444:	00000017 	andeq	r0, r0, r7, lsl r0
     448:	00008e18 	andeq	r8, r0, r8, lsl lr
     44c:	00045900 	andeq	r5, r4, r0, lsl #18
     450:	002c2000 	eoreq	r2, ip, r0
     454:	01cb0000 	biceq	r0, fp, r0
     458:	00951800 	addseq	r1, r5, r0, lsl #16
     45c:	04690000 	strbteq	r0, [r9], #-0
     460:	2c190000 	ldccs	0, cr0, [r9], {-0}
     464:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     468:	04590700 	ldrbeq	r0, [r9], #-1792	; 0xfffff900
     46c:	dc0e0000 	stcle	0, cr0, [lr], {-0}
     470:	01000002 	tsteq	r0, r2
     474:	00250579 	eoreq	r0, r5, r9, ror r5
     478:	04800000 	streq	r0, [r0], #0
     47c:	00580000 	subseq	r0, r8, r0
     480:	9c010000 	stcls	0, cr0, [r1], {-0}
     484:	000004e6 	andeq	r0, r0, r6, ror #9
     488:	00007f10 	andeq	r7, r0, r0, lsl pc
     48c:	1d790100 	ldfnee	f0, [r9, #-0]
     490:	00000222 	andeq	r0, r0, r2, lsr #4
     494:	00000328 	andeq	r0, r0, r8, lsr #6
     498:	00000324 	andeq	r0, r0, r4, lsr #6
     49c:	006e690f 	rsbeq	r6, lr, pc, lsl #18
     4a0:	e6297901 	strt	r7, [r9], -r1, lsl #18
     4a4:	4a000004 	bmi	4bc <.debug_info+0x4bc>
     4a8:	46000003 	strmi	r0, [r0], -r3
     4ac:	10000003 	andne	r0, r0, r3
     4b0:	000002fb 	strdeq	r0, [r0], -fp
     4b4:	2c367901 			; <UNDEFINED> instruction: 0x2c367901
     4b8:	6c000000 	stcvs	0, cr0, [r0], {-0}
     4bc:	68000003 	stmdavs	r0, {r0, r1}
     4c0:	12000003 	andne	r0, r0, #3
     4c4:	7a010069 	bvc	40670 <sw_uart_read_timeout+0x400a4>
     4c8:	00002509 	andeq	r2, r0, r9, lsl #10
     4cc:	00038e00 	andeq	r8, r3, r0, lsl #28
     4d0:	00038a00 	andeq	r8, r3, r0, lsl #20
     4d4:	04b41400 	ldrteq	r1, [r4], #1024	; 0x400
     4d8:	053b0000 	ldreq	r0, [fp, #-0]!
     4dc:	01150000 	tsteq	r5, r0
     4e0:	00780250 	rsbseq	r0, r8, r0, asr r2
     4e4:	04060000 	streq	r0, [r6], #-0
     4e8:	0000008e 	andeq	r0, r0, lr, lsl #1
     4ec:	0000721a 	andeq	r7, r0, sl, lsl r2
     4f0:	06730100 	ldrbteq	r0, [r3], -r0, lsl #2
     4f4:	00000454 	andeq	r0, r0, r4, asr r4
     4f8:	0000002c 	andeq	r0, r0, ip, lsr #32
     4fc:	053b9c01 	ldreq	r9, [fp, #-3073]!	; 0xfffff3ff
     500:	7f100000 	svcvc	0x00100000
     504:	01000000 	mrseq	r0, (UNDEF: 0)
     508:	02221e73 	eoreq	r1, r2, #1840	; 0x730
     50c:	03b10000 			; <UNDEFINED> instruction: 0x03b10000
     510:	03ad0000 			; <UNDEFINED> instruction: 0x03ad0000
     514:	6d0f0000 	stcvs	0, cr0, [pc, #-0]	; 51c <.debug_info+0x51c>
     518:	01006773 	tsteq	r0, r3, ror r7
     51c:	00883073 	addeq	r3, r8, r3, ror r0
     520:	03d30000 	bicseq	r0, r3, #0
     524:	03cf0000 	biceq	r0, pc, #0
     528:	6c140000 	ldcvs	0, cr0, [r4], {-0}
     52c:	45000004 	strmi	r0, [r0, #-4]
     530:	1500000e 	strne	r0, [r0, #-14]
     534:	75025001 	strvc	r5, [r2, #-1]
     538:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     53c:	0000015e 	andeq	r0, r0, lr, asr r1
     540:	25056e01 	strcs	r6, [r5, #-3585]	; 0xfffff1ff
     544:	44000000 	strmi	r0, [r0], #-0
     548:	10000004 	andne	r0, r0, r4
     54c:	01000000 	mrseq	r0, (UNDEF: 0)
     550:	0005819c 	muleq	r5, ip, r1
     554:	007f1000 	rsbseq	r1, pc, r0
     558:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
     55c:	0002221d 	andeq	r2, r2, sp, lsl r2
     560:	0003f500 	andeq	pc, r3, r0, lsl #10
     564:	0003f100 	andeq	pc, r3, r0, lsl #2
     568:	04501400 	ldrbeq	r1, [r0], #-1024	; 0xfffffc00
     56c:	06bf0000 	ldrteq	r0, [pc], r0
     570:	01150000 	tsteq	r5, r0
     574:	01f30350 	mvnseq	r0, r0, asr r3
     578:	51011550 	tstpl	r1, r0, asr r5
     57c:	00ff0902 	rscseq	r0, pc, r2, lsl #18
     580:	008c0e00 	addeq	r0, ip, r0, lsl #28
     584:	4c010000 	stcmi	0, cr0, [r1], {-0}
     588:	0000e30b 	andeq	lr, r0, fp, lsl #6
     58c:	00039000 	andeq	r9, r3, r0
     590:	0000b400 	andeq	fp, r0, r0, lsl #8
     594:	aa9c0100 	bge	fe70099c <sw_uart_read_timeout+0xfe7003d0>
     598:	0f000006 	svceq	0x00000006
     59c:	01007874 	tsteq	r0, r4, ror r8
     5a0:	002c264c 	eoreq	r2, ip, ip, asr #12
     5a4:	041a0000 	ldreq	r0, [sl], #-0
     5a8:	04160000 	ldreq	r0, [r6], #-0
     5ac:	720f0000 	andvc	r0, pc, #0
     5b0:	4c010078 	stcmi	0, cr0, [r1], {120}	; 0x78
     5b4:	00002c33 	andeq	r2, r0, r3, lsr ip
     5b8:	00043c00 	andeq	r3, r4, r0, lsl #24
     5bc:	00043800 	andeq	r3, r4, r0, lsl #16
     5c0:	01591000 	cmpeq	r9, r0
     5c4:	4d010000 	stcmi	0, cr0, [r1, #-0]
     5c8:	00002c12 	andeq	r2, r0, r2, lsl ip
     5cc:	00045e00 	andeq	r5, r4, r0, lsl #28
     5d0:	00045a00 	andeq	r5, r4, r0, lsl #20
     5d4:	009e2100 	addseq	r2, lr, r0, lsl #2
     5d8:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
     5dc:	00002c12 	andeq	r2, r0, r2, lsl ip
     5e0:	00910200 	addseq	r0, r1, r0, lsl #4
     5e4:	0000b221 	andeq	fp, r0, r1, lsr #4
     5e8:	124f0100 	subne	r0, pc, #0, 2
     5ec:	0000002c 	andeq	r0, r0, ip, lsr #32
     5f0:	22049102 	andcs	r9, r4, #-2147483648	; 0x80000000
     5f4:	007a686d 	rsbseq	r6, sl, sp, ror #16
     5f8:	2c0e5701 	stccs	7, cr5, [lr], {1}
     5fc:	00000000 	andeq	r0, r0, r0
     600:	2329b927 			; <UNDEFINED> instruction: 0x2329b927
     604:	00000366 	andeq	r0, r0, r6, ror #6
     608:	2c0e5801 	stccs	8, cr5, [lr], {1}
     60c:	80000000 	andhi	r0, r0, r0
     610:	7c000004 	stcvc	0, cr0, [r0], {4}
     614:	11000004 	tstne	r0, r4
     618:	0000011d 	andeq	r0, r0, sp, lsl r1
     61c:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
     620:	00000305 	andeq	r0, r0, r5, lsl #6
     624:	b4160000 	ldrlt	r0, [r6], #-0
     628:	08000003 	stmdaeq	r0, {r0, r1}
     62c:	3a000018 	bcc	694 <.debug_info+0x694>
     630:	15000006 	strne	r0, [r0, #-6]
     634:	77025001 	strvc	r5, [r2, -r1]
     638:	bc160000 	ldclt	0, cr0, [r6], {-0}
     63c:	14000003 	strne	r0, [r0], #-3
     640:	4e000018 	mcrmi	0, 0, r0, cr0, cr8, {0}
     644:	15000006 	strne	r0, [r0, #-6]
     648:	76025001 	strvc	r5, [r2], -r1
     64c:	c8160000 	ldmdagt	r6, {}	; <UNPREDICTABLE>
     650:	20000003 	andcs	r0, r0, r3
     654:	67000018 	smladvs	r0, r8, r0, r0
     658:	15000006 	strne	r0, [r0, #-6]
     65c:	76025001 	strvc	r5, [r2], -r1
     660:	51011500 	tstpl	r1, r0, lsl #10
     664:	16003101 	strne	r3, [r0], -r1, lsl #2
     668:	0000042c 	andeq	r0, r0, ip, lsr #8
     66c:	000017e4 	andeq	r1, r0, r4, ror #15
     670:	000006a0 	andeq	r0, r0, r0, lsr #13
     674:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
     678:	00000c03 	andeq	r0, r0, r3, lsl #24
     67c:	51011500 	tstpl	r1, r0, lsl #10
     680:	00000305 	andeq	r0, r0, r5, lsl #6
     684:	01150000 	tsteq	r5, r0
     688:	00030552 	andeq	r0, r3, r2, asr r5
     68c:	15000000 	strne	r0, [r0, #-0]
     690:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     694:	7d021559 	cfstr32vc	mvfx1, [r2, #-356]	; 0xfffffe9c
     698:	20030500 	andcs	r0, r3, r0, lsl #10
     69c:	00000000 	andeq	r0, r0, r0
     6a0:	00043017 	andeq	r3, r4, r7, lsl r0
     6a4:	0017f000 	andseq	pc, r7, r0
     6a8:	95180000 	ldrls	r0, [r8, #-0]
     6ac:	ba000000 	blt	6b4 <.debug_info+0x6b4>
     6b0:	19000006 	stmdbne	r0, {r1, r2}
     6b4:	0000002c 	andeq	r0, r0, ip, lsr #32
     6b8:	aa070011 	bge	1c0704 <sw_uart_read_timeout+0x1c0138>
     6bc:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
     6c0:	00000144 	andeq	r0, r0, r4, asr #2
     6c4:	25052501 	strcs	r2, [r5, #-1281]	; 0xfffffaff
     6c8:	6c000000 	stcvs	0, cr0, [r0], {-0}
     6cc:	24000001 	strcs	r0, [r0], #-1
     6d0:	01000002 	tsteq	r0, r2
     6d4:	000e459c 	muleq	lr, ip, r5
     6d8:	007f1000 	rsbseq	r1, pc, r0
     6dc:	25010000 	strcs	r0, [r1, #-0]
     6e0:	00022225 	andeq	r2, r2, r5, lsr #4
     6e4:	0004ab00 	andeq	sl, r4, r0, lsl #22
     6e8:	0004a300 	andeq	sl, r4, r0, lsl #6
     6ec:	00001000 	andeq	r1, r0, r0
     6f0:	25010000 	strcs	r0, [r1, #-0]
     6f4:	00006e34 	andeq	r6, r0, r4, lsr lr
     6f8:	0004eb00 	andeq	lr, r4, r0, lsl #22
     6fc:	0004df00 	andeq	sp, r4, r0, lsl #30
     700:	78721200 	ldmdavc	r2!, {r9, ip}^
     704:	08260100 	stmdaeq	r6!, {r8}
     708:	00000025 	andeq	r0, r0, r5, lsr #32
     70c:	0000053f 	andeq	r0, r0, pc, lsr r5
     710:	0000053b 	andeq	r0, r0, fp, lsr r5
     714:	01007312 	tsteq	r0, r2, lsl r3
     718:	002c0e2d 	eoreq	r0, ip, sp, lsr #28
     71c:	055f0000 	ldrbeq	r0, [pc, #-0]	; 724 <.debug_info+0x724>
     720:	055d0000 	ldrbeq	r0, [sp, #-0]
     724:	75120000 	ldrvc	r0, [r2, #-0]
     728:	0e2f0100 	sufeqe	f0, f7, f0
     72c:	0000006e 	andeq	r0, r0, lr, rrx
     730:	00000576 	andeq	r0, r0, r6, ror r5
     734:	00000572 	andeq	r0, r0, r2, ror r5
     738:	01006e12 	tsteq	r0, r2, lsl lr
     73c:	002c0e30 	eoreq	r0, ip, r0, lsr lr
     740:	05990000 	ldreq	r0, [r9]
     744:	05950000 	ldreq	r0, [r5]
     748:	63120000 	tstvs	r2, #0
     74c:	0e310100 	rsfeqs	f0, f1, f0
     750:	0000002c 	andeq	r0, r0, ip, lsr #32
     754:	000005c2 	andeq	r0, r0, r2, asr #11
     758:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     75c:	0001d413 	andeq	sp, r1, r3, lsl r4
     760:	00000400 	andeq	r0, r0, r0, lsl #8
     764:	00077e00 	andeq	r7, r7, r0, lsl #28
     768:	004e2300 	subeq	r2, lr, r0, lsl #6
     76c:	2d010000 	stccs	0, cr0, [r1, #-0]
     770:	00002c12 	andeq	r2, r0, r2, lsl ip
     774:	0005ee00 	andeq	lr, r5, r0, lsl #28
     778:	0005ec00 	andeq	lr, r5, r0, lsl #24
     77c:	90240000 	eorls	r0, r4, r0
     780:	78000016 	stmdavc	r0, {r1, r2, r4}
     784:	02000001 	andeq	r0, r0, #1
     788:	00000000 	andeq	r0, r0, r0
     78c:	0c2a0100 	stfeqs	f0, [sl], #-0
     790:	00000877 	andeq	r0, r0, r7, ror r8
     794:	0016b725 	andseq	fp, r6, r5, lsr #14
     798:	00060900 	andeq	r0, r6, r0, lsl #18
     79c:	00060100 	andeq	r0, r6, r0, lsl #2
     7a0:	16ad2500 	strtne	r2, [sp], r0, lsl #10
     7a4:	06410000 	strbeq	r0, [r1], -r0
     7a8:	063d0000 	ldrteq	r0, [sp], -r0
     7ac:	a1250000 			; <UNDEFINED> instruction: 0xa1250000
     7b0:	65000016 	strvs	r0, [r0, #-22]	; 0xffffffea
     7b4:	61000006 	tstvs	r0, r6
     7b8:	26000006 	strcs	r0, [r0], -r6
     7bc:	00000000 	andeq	r0, r0, r0
     7c0:	0016c327 	andseq	ip, r6, r7, lsr #6
     7c4:	00068700 	andeq	r8, r6, r0, lsl #14
     7c8:	00068300 	andeq	r8, r6, r0, lsl #6
     7cc:	171c2800 	ldrne	r2, [ip, -r0, lsl #16]
     7d0:	01780000 	cmneq	r8, r0
     7d4:	00040000 	andeq	r0, r4, r0
     7d8:	00000178 	andeq	r0, r0, r8, ror r1
     7dc:	00000010 	andeq	r0, r0, r0, lsl r0
     7e0:	14084102 	strne	r4, [r8], #-258	; 0xfffffefe
     7e4:	25000008 	strcs	r0, [r0, #-8]
     7e8:	0000172d 	andeq	r1, r0, sp, lsr #14
     7ec:	000006a7 	andeq	r0, r0, r7, lsr #13
     7f0:	000006a5 	andeq	r0, r0, r5, lsr #13
     7f4:	00173929 	andseq	r3, r7, r9, lsr #18
     7f8:	20000000 	andcs	r0, r0, r0
     7fc:	17452920 	strbne	r2, [r5, -r0, lsr #18]
     800:	00340000 	eorseq	r0, r4, r0
     804:	51272020 			; <UNDEFINED> instruction: 0x51272020
     808:	bc000017 	stclt	0, cr0, [r0], {23}
     80c:	ba000006 	blt	82c <.debug_info+0x82c>
     810:	00000006 	andeq	r0, r0, r6
     814:	00171c28 	andseq	r1, r7, r8, lsr #24
     818:	00019c00 	andeq	r9, r1, r0, lsl #24
     81c:	9c000200 	sfmls	f0, 4, [r0], {-0}
     820:	0c000001 	stceq	0, cr0, [r0], {1}
     824:	02000000 	andeq	r0, r0, #0
     828:	08630c46 	stmdaeq	r3!, {r1, r2, r6, sl, fp}^
     82c:	2d250000 	stccs	0, cr0, [r5, #-0]
     830:	d1000017 	tstle	r0, r7, lsl r0
     834:	cf000006 	svcgt	0x00000006
     838:	27000006 	strcs	r0, [r0, -r6]
     83c:	00001739 	andeq	r1, r0, r9, lsr r7
     840:	000006e8 	andeq	r0, r0, r8, ror #13
     844:	000006e4 	andeq	r0, r0, r4, ror #13
     848:	00174527 	andseq	r4, r7, r7, lsr #10
     84c:	00071400 	andeq	r1, r7, r0, lsl #8
     850:	00071000 	andeq	r1, r7, r0
     854:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     858:	073e0000 	ldreq	r0, [lr, -r0]!
     85c:	073c0000 	ldreq	r0, [ip, -r0]!
     860:	17000000 	strne	r0, [r0, -r0]
     864:	00000198 	muleq	r0, r8, r1
     868:	0000182c 	andeq	r1, r0, ip, lsr #16
     86c:	0001b417 	andeq	fp, r1, r7, lsl r4
     870:	00182c00 	andseq	r2, r8, r0, lsl #24
     874:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     878:	000017a4 	andeq	r1, r0, r4, lsr #15
     87c:	000001e4 	andeq	r0, r0, r4, ror #3
     880:	01e40000 	mvneq	r0, r0
     884:	00100000 	andseq	r0, r0, r0
     888:	34010000 	strcc	r0, [r1], #-0
     88c:	0008d405 	andeq	sp, r8, r5, lsl #8
     890:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     894:	07530000 	ldrbeq	r0, [r3, -r0]
     898:	07510000 	ldrbeq	r0, [r1, -r0]
     89c:	b5250000 	strlt	r0, [r5, #-0]!
     8a0:	68000017 	stmdavs	r0, {r0, r1, r2, r4}
     8a4:	66000007 	strvs	r0, [r0], -r7
     8a8:	27000007 	strcs	r0, [r0, -r7]
     8ac:	000017cb 	andeq	r1, r0, fp, asr #15
     8b0:	0000077d 	andeq	r0, r0, sp, ror r7
     8b4:	0000077b 	andeq	r0, r0, fp, ror r7
     8b8:	0017d52a 	andseq	sp, r7, sl, lsr #10
     8bc:	0001e400 	andeq	lr, r1, r0, lsl #8
     8c0:	00000400 	andeq	r0, r0, r0, lsl #8
     8c4:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     8c8:	07920000 	ldreq	r0, [r2, r0]
     8cc:	07900000 	ldreq	r0, [r0, r0]
     8d0:	00000000 	andeq	r0, r0, r0
     8d4:	00171c28 	andseq	r1, r7, r8, lsr #24
     8d8:	0001f400 	andeq	pc, r1, r0, lsl #8
     8dc:	f4000300 	vst2.8	{d0-d3}, [r0], r0
     8e0:	14000001 	strne	r0, [r0], #-1
     8e4:	01000000 	mrseq	r0, (UNDEF: 0)
     8e8:	09231c35 	stmdbeq	r3!, {r0, r2, r4, r5, sl, fp, ip}
     8ec:	2d250000 	stccs	0, cr0, [r5, #-0]
     8f0:	a7000017 	smladge	r0, r7, r0, r0
     8f4:	a5000007 	strge	r0, [r0, #-7]
     8f8:	27000007 	strcs	r0, [r0, -r7]
     8fc:	00001739 	andeq	r1, r0, r9, lsr r7
     900:	000007c1 	andeq	r0, r0, r1, asr #15
     904:	000007bf 			; <UNDEFINED> instruction: 0x000007bf
     908:	00174527 	andseq	r4, r7, r7, lsr #10
     90c:	0007db00 	andeq	sp, r7, r0, lsl #22
     910:	0007d900 	andeq	sp, r7, r0, lsl #18
     914:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     918:	07f50000 	ldrbeq	r0, [r5, r0]!
     91c:	07f30000 	ldrbeq	r0, [r3, r0]!
     920:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     924:	000017a4 	andeq	r1, r0, r4, lsr #15
     928:	0000020c 	andeq	r0, r0, ip, lsl #4
     92c:	020c0000 	andeq	r0, ip, #0
     930:	00100000 	andseq	r0, r0, r0
     934:	36010000 	strcc	r0, [r1], -r0
     938:	00098005 	andeq	r8, r9, r5
     93c:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     940:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
     944:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
     948:	b5250000 	strlt	r0, [r5, #-0]!
     94c:	1f000017 	svcne	0x00000017
     950:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
     954:	27000008 	strcs	r0, [r0, -r8]
     958:	000017cb 	andeq	r1, r0, fp, asr #15
     95c:	00000834 	andeq	r0, r0, r4, lsr r8
     960:	00000832 	andeq	r0, r0, r2, lsr r8
     964:	0017d52a 	andseq	sp, r7, sl, lsr #10
     968:	00020c00 	andeq	r0, r2, r0, lsl #24
     96c:	00000400 	andeq	r0, r0, r0, lsl #8
     970:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     974:	08490000 	stmdaeq	r9, {}^	; <UNPREDICTABLE>
     978:	08470000 	stmdaeq	r7, {}^	; <UNPREDICTABLE>
     97c:	00000000 	andeq	r0, r0, r0
     980:	00171c28 	andseq	r1, r7, r8, lsr #24
     984:	00021c00 	andeq	r1, r2, r0, lsl #24
     988:	1c000300 	stcne	3, cr0, [r0], {-0}
     98c:	0c000002 	stceq	0, cr0, [r0], {2}
     990:	01000000 	mrseq	r0, (UNDEF: 0)
     994:	09c70a37 	stmibeq	r7, {r0, r1, r2, r4, r5, r9, fp}^
     998:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     99c:	27000017 	smladcs	r0, r7, r0, r0
     9a0:	00001739 	andeq	r1, r0, r9, lsr r7
     9a4:	0000085e 	andeq	r0, r0, lr, asr r8
     9a8:	0000085c 	andeq	r0, r0, ip, asr r8
     9ac:	00174527 	andseq	r4, r7, r7, lsr #10
     9b0:	00087800 	andeq	r7, r8, r0, lsl #16
     9b4:	00087600 	andeq	r7, r8, r0, lsl #12
     9b8:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     9bc:	08920000 	ldmeq	r2, {}	; <UNPREDICTABLE>
     9c0:	08900000 	ldmeq	r0, {}	; <UNPREDICTABLE>
     9c4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     9c8:	000017a4 	andeq	r1, r0, r4, lsr #15
     9cc:	0000023c 	andeq	r0, r0, ip, lsr r2
     9d0:	023c0000 	eorseq	r0, ip, #0
     9d4:	00100000 	andseq	r0, r0, r0
     9d8:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
     9dc:	000a2405 	andeq	r2, sl, r5, lsl #8
     9e0:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     9e4:	08a70000 	stmiaeq	r7!, {}	; <UNPREDICTABLE>
     9e8:	08a50000 	stmiaeq	r5!, {}	; <UNPREDICTABLE>
     9ec:	b5250000 	strlt	r0, [r5, #-0]!
     9f0:	bc000017 	stclt	0, cr0, [r0], {23}
     9f4:	ba000008 	blt	a1c <.debug_info+0xa1c>
     9f8:	27000008 	strcs	r0, [r0, -r8]
     9fc:	000017cb 	andeq	r1, r0, fp, asr #15
     a00:	000008d1 	ldrdeq	r0, [r0], -r1
     a04:	000008cf 	andeq	r0, r0, pc, asr #17
     a08:	0017d52a 	andseq	sp, r7, sl, lsr #10
     a0c:	00023c00 	andeq	r3, r2, r0, lsl #24
     a10:	00000400 	andeq	r0, r0, r0, lsl #8
     a14:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     a18:	08e60000 	stmiaeq	r6!, {}^	; <UNPREDICTABLE>
     a1c:	08e40000 	stmiaeq	r4!, {}^	; <UNPREDICTABLE>
     a20:	00000000 	andeq	r0, r0, r0
     a24:	00171c28 	andseq	r1, r7, r8, lsr #24
     a28:	00024c00 	andeq	r4, r2, r0, lsl #24
     a2c:	4c000300 	stcmi	3, cr0, [r0], {-0}
     a30:	0c000002 	stceq	0, cr0, [r0], {2}
     a34:	01000000 	mrseq	r0, (UNDEF: 0)
     a38:	0a6b0a39 	beq	1ac3324 <sw_uart_read_timeout+0x1ac2d58>
     a3c:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     a40:	27000017 	smladcs	r0, r7, r0, r0
     a44:	00001739 	andeq	r1, r0, r9, lsr r7
     a48:	000008fb 	strdeq	r0, [r0], -fp
     a4c:	000008f9 	strdeq	r0, [r0], -r9
     a50:	00174527 	andseq	r4, r7, r7, lsr #10
     a54:	00091500 	andeq	r1, r9, r0, lsl #10
     a58:	00091300 	andeq	r1, r9, r0, lsl #6
     a5c:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     a60:	092f0000 	stmdbeq	pc!, {}	; <UNPREDICTABLE>
     a64:	092d0000 	pusheq	{}	; <UNPREDICTABLE>
     a68:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     a6c:	000017a4 	andeq	r1, r0, r4, lsr #15
     a70:	00000268 	andeq	r0, r0, r8, ror #4
     a74:	02680000 	rsbeq	r0, r8, #0
     a78:	00100000 	andseq	r0, r0, r0
     a7c:	3a010000 	bcc	40a84 <sw_uart_read_timeout+0x404b8>
     a80:	000ac805 	andeq	ip, sl, r5, lsl #16
     a84:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     a88:	09440000 	stmdbeq	r4, {}^	; <UNPREDICTABLE>
     a8c:	09420000 	stmdbeq	r2, {}^	; <UNPREDICTABLE>
     a90:	b5250000 	strlt	r0, [r5, #-0]!
     a94:	59000017 	stmdbpl	r0, {r0, r1, r2, r4}
     a98:	57000009 	strpl	r0, [r0, -r9]
     a9c:	27000009 	strcs	r0, [r0, -r9]
     aa0:	000017cb 	andeq	r1, r0, fp, asr #15
     aa4:	0000096e 	andeq	r0, r0, lr, ror #18
     aa8:	0000096c 	andeq	r0, r0, ip, ror #18
     aac:	0017d52a 	andseq	sp, r7, sl, lsr #10
     ab0:	00026800 	andeq	r6, r2, r0, lsl #16
     ab4:	00000400 	andeq	r0, r0, r0, lsl #8
     ab8:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     abc:	09830000 	stmibeq	r3, {}	; <UNPREDICTABLE>
     ac0:	09810000 	stmibeq	r1, {}	; <UNPREDICTABLE>
     ac4:	00000000 	andeq	r0, r0, r0
     ac8:	00171c28 	andseq	r1, r7, r8, lsr #24
     acc:	00027800 	andeq	r7, r2, r0, lsl #16
     ad0:	78000300 	stmdavc	r0, {r8, r9}
     ad4:	0c000002 	stceq	0, cr0, [r0], {2}
     ad8:	01000000 	mrseq	r0, (UNDEF: 0)
     adc:	0b0f0a3b 	bleq	3c33d0 <sw_uart_read_timeout+0x3c2e04>
     ae0:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     ae4:	27000017 	smladcs	r0, r7, r0, r0
     ae8:	00001739 	andeq	r1, r0, r9, lsr r7
     aec:	00000998 	muleq	r0, r8, r9
     af0:	00000996 	muleq	r0, r6, r9
     af4:	00174527 	andseq	r4, r7, r7, lsr #10
     af8:	0009b200 	andeq	fp, r9, r0, lsl #4
     afc:	0009b000 	andeq	fp, r9, r0
     b00:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     b04:	09cc0000 	stmibeq	ip, {}^	; <UNPREDICTABLE>
     b08:	09ca0000 	stmibeq	sl, {}^	; <UNPREDICTABLE>
     b0c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     b10:	000017a4 	andeq	r1, r0, r4, lsr #15
     b14:	00000298 	muleq	r0, r8, r2
     b18:	02980000 	addseq	r0, r8, #0
     b1c:	00100000 	andseq	r0, r0, r0
     b20:	3c010000 	stccc	0, cr0, [r1], {-0}
     b24:	000b6c05 	andeq	r6, fp, r5, lsl #24
     b28:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     b2c:	09e10000 	stmibeq	r1!, {}^	; <UNPREDICTABLE>
     b30:	09df0000 	ldmibeq	pc, {}^	; <UNPREDICTABLE>
     b34:	b5250000 	strlt	r0, [r5, #-0]!
     b38:	f6000017 			; <UNDEFINED> instruction: 0xf6000017
     b3c:	f4000009 	vst4.8	{d0-d3}, [r0], r9
     b40:	27000009 	strcs	r0, [r0, -r9]
     b44:	000017cb 	andeq	r1, r0, fp, asr #15
     b48:	00000a0b 	andeq	r0, r0, fp, lsl #20
     b4c:	00000a09 	andeq	r0, r0, r9, lsl #20
     b50:	0017d52a 	andseq	sp, r7, sl, lsr #10
     b54:	00029800 	andeq	r9, r2, r0, lsl #16
     b58:	00000400 	andeq	r0, r0, r0, lsl #8
     b5c:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     b60:	0a200000 	beq	800b68 <sw_uart_read_timeout+0x80059c>
     b64:	0a1e0000 	beq	780b6c <sw_uart_read_timeout+0x7805a0>
     b68:	00000000 	andeq	r0, r0, r0
     b6c:	00171c28 	andseq	r1, r7, r8, lsr #24
     b70:	0002a800 	andeq	sl, r2, r0, lsl #16
     b74:	a8000300 	stmdage	r0, {r8, r9}
     b78:	0c000002 	stceq	0, cr0, [r0], {2}
     b7c:	01000000 	mrseq	r0, (UNDEF: 0)
     b80:	0bb30a3d 	bleq	fecc347c <sw_uart_read_timeout+0xfecc2eb0>
     b84:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     b88:	27000017 	smladcs	r0, r7, r0, r0
     b8c:	00001739 	andeq	r1, r0, r9, lsr r7
     b90:	00000a35 	andeq	r0, r0, r5, lsr sl
     b94:	00000a33 	andeq	r0, r0, r3, lsr sl
     b98:	00174527 	andseq	r4, r7, r7, lsr #10
     b9c:	000a4f00 	andeq	r4, sl, r0, lsl #30
     ba0:	000a4d00 	andeq	r4, sl, r0, lsl #26
     ba4:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     ba8:	0a690000 	beq	1a40bb0 <sw_uart_read_timeout+0x1a405e4>
     bac:	0a670000 	beq	19c0bb4 <sw_uart_read_timeout+0x19c05e8>
     bb0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     bb4:	000017a4 	andeq	r1, r0, r4, lsr #15
     bb8:	000002c8 	andeq	r0, r0, r8, asr #5
     bbc:	02c80000 	sbceq	r0, r8, #0
     bc0:	00100000 	andseq	r0, r0, r0
     bc4:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
     bc8:	000c1005 	andeq	r1, ip, r5
     bcc:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     bd0:	0a7e0000 	beq	1f80bd8 <sw_uart_read_timeout+0x1f8060c>
     bd4:	0a7c0000 	beq	1f00bdc <sw_uart_read_timeout+0x1f00610>
     bd8:	b5250000 	strlt	r0, [r5, #-0]!
     bdc:	93000017 	movwls	r0, #23
     be0:	9100000a 	tstls	r0, sl
     be4:	2700000a 	strcs	r0, [r0, -sl]
     be8:	000017cb 	andeq	r1, r0, fp, asr #15
     bec:	00000aa8 	andeq	r0, r0, r8, lsr #21
     bf0:	00000aa6 	andeq	r0, r0, r6, lsr #21
     bf4:	0017d52a 	andseq	sp, r7, sl, lsr #10
     bf8:	0002c800 	andeq	ip, r2, r0, lsl #16
     bfc:	00000400 	andeq	r0, r0, r0, lsl #8
     c00:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     c04:	0abd0000 	beq	fef40c0c <sw_uart_read_timeout+0xfef40640>
     c08:	0abb0000 	beq	feec0c10 <sw_uart_read_timeout+0xfeec0644>
     c0c:	00000000 	andeq	r0, r0, r0
     c10:	00171c28 	andseq	r1, r7, r8, lsr #24
     c14:	0002d800 	andeq	sp, r2, r0, lsl #16
     c18:	d8000300 	stmdale	r0, {r8, r9}
     c1c:	0c000002 	stceq	0, cr0, [r0], {2}
     c20:	01000000 	mrseq	r0, (UNDEF: 0)
     c24:	0c570a3f 	vmoveq	r0, r7, s31, s32
     c28:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     c2c:	27000017 	smladcs	r0, r7, r0, r0
     c30:	00001739 	andeq	r1, r0, r9, lsr r7
     c34:	00000ad2 	ldrdeq	r0, [r0], -r2
     c38:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     c3c:	00174527 	andseq	r4, r7, r7, lsr #10
     c40:	000aec00 	andeq	lr, sl, r0, lsl #24
     c44:	000aea00 	andeq	lr, sl, r0, lsl #20
     c48:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     c4c:	0b060000 	bleq	180c54 <sw_uart_read_timeout+0x180688>
     c50:	0b040000 	bleq	100c58 <sw_uart_read_timeout+0x10068c>
     c54:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     c58:	000017a4 	andeq	r1, r0, r4, lsr #15
     c5c:	000002f8 	strdeq	r0, [r0], -r8
     c60:	02f80000 	rscseq	r0, r8, #0
     c64:	00100000 	andseq	r0, r0, r0
     c68:	40010000 	andmi	r0, r1, r0
     c6c:	000cb405 	andeq	fp, ip, r5, lsl #8
     c70:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     c74:	0b1b0000 	bleq	6c0c7c <sw_uart_read_timeout+0x6c06b0>
     c78:	0b190000 	bleq	640c80 <sw_uart_read_timeout+0x6406b4>
     c7c:	b5250000 	strlt	r0, [r5, #-0]!
     c80:	30000017 	andcc	r0, r0, r7, lsl r0
     c84:	2e00000b 	cdpcs	0, 0, cr0, cr0, cr11, {0}
     c88:	2700000b 	strcs	r0, [r0, -fp]
     c8c:	000017cb 	andeq	r1, r0, fp, asr #15
     c90:	00000b45 	andeq	r0, r0, r5, asr #22
     c94:	00000b43 	andeq	r0, r0, r3, asr #22
     c98:	0017d52a 	andseq	sp, r7, sl, lsr #10
     c9c:	0002f800 	andeq	pc, r2, r0, lsl #16
     ca0:	00000400 	andeq	r0, r0, r0, lsl #8
     ca4:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     ca8:	0b5a0000 	bleq	1680cb0 <sw_uart_read_timeout+0x16806e4>
     cac:	0b580000 	bleq	1600cb4 <sw_uart_read_timeout+0x16006e8>
     cb0:	00000000 	andeq	r0, r0, r0
     cb4:	00171c28 	andseq	r1, r7, r8, lsr #24
     cb8:	00030800 	andeq	r0, r3, r0, lsl #16
     cbc:	08000300 	stmdaeq	r0, {r8, r9}
     cc0:	0c000003 	stceq	0, cr0, [r0], {3}
     cc4:	01000000 	mrseq	r0, (UNDEF: 0)
     cc8:	0cfb0a41 	vldmiaeq	fp!, {s1-s65}
     ccc:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     cd0:	27000017 	smladcs	r0, r7, r0, r0
     cd4:	00001739 	andeq	r1, r0, r9, lsr r7
     cd8:	00000b6f 	andeq	r0, r0, pc, ror #22
     cdc:	00000b6d 	andeq	r0, r0, sp, ror #22
     ce0:	00174527 	andseq	r4, r7, r7, lsr #10
     ce4:	000b8900 	andeq	r8, fp, r0, lsl #18
     ce8:	000b8700 	andeq	r8, fp, r0, lsl #14
     cec:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     cf0:	0ba30000 	bleq	fe8c0cf8 <sw_uart_read_timeout+0xfe8c072c>
     cf4:	0ba10000 	bleq	fe840cfc <sw_uart_read_timeout+0xfe840730>
     cf8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     cfc:	000017a4 	andeq	r1, r0, r4, lsr #15
     d00:	00000324 	andeq	r0, r0, r4, lsr #6
     d04:	03240000 			; <UNDEFINED> instruction: 0x03240000
     d08:	00100000 	andseq	r0, r0, r0
     d0c:	42010000 	andmi	r0, r1, #0
     d10:	000d5805 	andeq	r5, sp, r5, lsl #16
     d14:	17c12500 	strbne	r2, [r1, r0, lsl #10]
     d18:	0bb80000 	bleq	fee00d20 <sw_uart_read_timeout+0xfee00754>
     d1c:	0bb60000 	bleq	fed80d24 <sw_uart_read_timeout+0xfed80758>
     d20:	b5250000 	strlt	r0, [r5, #-0]!
     d24:	cd000017 	stcgt	0, cr0, [r0, #-92]	; 0xffffffa4
     d28:	cb00000b 	blgt	d5c <.debug_info+0xd5c>
     d2c:	2700000b 	strcs	r0, [r0, -fp]
     d30:	000017cb 	andeq	r1, r0, fp, asr #15
     d34:	00000be2 	andeq	r0, r0, r2, ror #23
     d38:	00000be0 	andeq	r0, r0, r0, ror #23
     d3c:	0017d52a 	andseq	sp, r7, sl, lsr #10
     d40:	00032400 	andeq	r2, r3, r0, lsl #8
     d44:	00000400 	andeq	r0, r0, r0, lsl #8
     d48:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
     d4c:	0bf70000 	bleq	ffdc0d54 <sw_uart_read_timeout+0xffdc0788>
     d50:	0bf50000 	bleq	ffd40d58 <sw_uart_read_timeout+0xffd4078c>
     d54:	00000000 	andeq	r0, r0, r0
     d58:	00171c28 	andseq	r1, r7, r8, lsr #24
     d5c:	00033400 	andeq	r3, r3, r0, lsl #8
     d60:	34000300 	strcc	r0, [r0], #-768	; 0xfffffd00
     d64:	0c000003 	stceq	0, cr0, [r0], {3}
     d68:	01000000 	mrseq	r0, (UNDEF: 0)
     d6c:	0d9f0a43 	vldreq	s0, [pc, #268]	; e80 <.debug_info+0xe80>
     d70:	2d2b0000 	stccs	0, cr0, [fp, #-0]
     d74:	27000017 	smladcs	r0, r7, r0, r0
     d78:	00001739 	andeq	r1, r0, r9, lsr r7
     d7c:	00000c0c 	andeq	r0, r0, ip, lsl #24
     d80:	00000c0a 	andeq	r0, r0, sl, lsl #24
     d84:	00174527 	andseq	r4, r7, r7, lsr #10
     d88:	000c2600 	andeq	r2, ip, r0, lsl #12
     d8c:	000c2400 	andeq	r2, ip, r0, lsl #8
     d90:	17512700 	ldrbne	r2, [r1, -r0, lsl #14]
     d94:	0c400000 	mareq	acc0, r0, r0
     d98:	0c3e0000 	ldceq	0, cr0, [lr], #-0
     d9c:	2c000000 	stccs	0, cr0, [r0], {-0}
     da0:	000016d0 	ldrdeq	r1, [r0], -r0
     da4:	00000354 	andeq	r0, r0, r4, asr r3
     da8:	03540000 	cmpeq	r4, #0
     dac:	00280000 	eoreq	r0, r8, r0
     db0:	47010000 	strmi	r0, [r1, -r0]
     db4:	17012505 	strne	r2, [r1, -r5, lsl #10]
     db8:	0c550000 	mraeq	r0, r5, acc0
     dbc:	0c530000 	mraeq	r0, r3, acc0
     dc0:	f7250000 			; <UNDEFINED> instruction: 0xf7250000
     dc4:	6a000016 	bvs	e24 <.debug_info+0xe24>
     dc8:	6800000c 	stmdavs	r0, {r2, r3}
     dcc:	2500000c 	strcs	r0, [r0, #-12]
     dd0:	000016ed 	andeq	r1, r0, sp, ror #13
     dd4:	00000c7f 	andeq	r0, r0, pc, ror ip
     dd8:	00000c7d 	andeq	r0, r0, sp, ror ip
     ddc:	0016e12b 	andseq	lr, r6, fp, lsr #2
     de0:	171c2800 	ldrne	r2, [ip, -r0, lsl #16]
     de4:	03540000 	cmpeq	r4, #0
     de8:	00030000 	andeq	r0, r3, r0
     dec:	00000354 	andeq	r0, r0, r4, asr r3
     df0:	0000000c 	andeq	r0, r0, ip
     df4:	280c3802 	stmdacs	ip, {r1, fp, ip, sp}
     df8:	2b00000e 	blcs	e38 <.debug_info+0xe38>
     dfc:	0000172d 	andeq	r1, r0, sp, lsr #14
     e00:	00173927 	andseq	r3, r7, r7, lsr #18
     e04:	000c9500 	andeq	r9, ip, r0, lsl #10
     e08:	000c9300 	andeq	r9, ip, r0, lsl #6
     e0c:	17452700 	strbne	r2, [r5, -r0, lsl #14]
     e10:	0caf0000 	stceq	0, cr0, [pc]	; e18 <.debug_info+0xe18>
     e14:	0cad0000 	stceq	0, cr0, [sp]
     e18:	51270000 			; <UNDEFINED> instruction: 0x51270000
     e1c:	c9000017 	stmdbgt	r0, {r0, r1, r2, r4}
     e20:	c700000c 	strgt	r0, [r0, -ip]
     e24:	0000000c 	andeq	r0, r0, ip
     e28:	00170d2a 	andseq	r0, r7, sl, lsr #26
     e2c:	00036800 	andeq	r6, r3, r0, lsl #16
     e30:	00000400 	andeq	r0, r0, r0, lsl #8
     e34:	170e2700 	strne	r2, [lr, -r0, lsl #14]
     e38:	0cde0000 	ldcleq	0, cr0, [lr], {0}
     e3c:	0cdc0000 	ldcleq	0, cr0, [ip], {0}
     e40:	00000000 	andeq	r0, r0, r0
     e44:	034b1a00 	movteq	r1, #47616	; 0xba00
     e48:	0c010000 	stceq	0, cr0, [r1], {-0}
     e4c:	00000006 	andeq	r0, r0, r6
     e50:	00016c00 	andeq	r6, r1, r0, lsl #24
     e54:	909c0100 	addsls	r0, ip, r0, lsl #2
     e58:	10000016 	andne	r0, r0, r6, lsl r0
     e5c:	0000007f 	andeq	r0, r0, pc, ror r0
     e60:	221e0c01 	andscs	r0, lr, #256	; 0x100
     e64:	f5000002 			; <UNDEFINED> instruction: 0xf5000002
     e68:	f100000c 	cps	#12
     e6c:	0f00000c 	svceq	0x0000000c
     e70:	0c010063 	stceq	0, cr0, [r1], {99}	; 0x63
     e74:	0000542c 	andeq	r5, r0, ip, lsr #8
     e78:	000d1a00 	andeq	r1, sp, r0, lsl #20
     e7c:	000d1600 	andeq	r1, sp, r0, lsl #12
     e80:	78741200 	ldmdavc	r4!, {r9, ip}^
     e84:	090e0100 	stmdbeq	lr, {r8}
     e88:	00000025 	andeq	r0, r0, r5, lsr #32
     e8c:	00000d3d 	andeq	r0, r0, sp, lsr sp
     e90:	00000d3b 	andeq	r0, r0, fp, lsr sp
     e94:	01006e12 	tsteq	r0, r2, lsl lr
     e98:	006e0e0f 	rsbeq	r0, lr, pc, lsl #28
     e9c:	0d570000 	ldcleq	0, cr0, [r7, #-0]
     ea0:	0d550000 	ldcleq	0, cr0, [r5, #-0]
     ea4:	75120000 	ldrvc	r0, [r2, #-0]
     ea8:	0e100100 	mufeqs	f0, f0, f0
     eac:	0000006e 	andeq	r0, r0, lr, rrx
     eb0:	00000d6e 	andeq	r0, r0, lr, ror #26
     eb4:	00000d6a 	andeq	r0, r0, sl, ror #26
     eb8:	01007312 	tsteq	r0, r2, lsl r3
     ebc:	006e0e11 	rsbeq	r0, lr, r1, lsl lr
     ec0:	0d8e0000 	stceq	0, cr0, [lr]
     ec4:	0d8c0000 	stceq	0, cr0, [ip]
     ec8:	10130000 	andsne	r0, r3, r0
     ecc:	04000000 	streq	r0, [r0], #-0
     ed0:	ec000000 	stc	0, cr0, [r0], {-0}
     ed4:	2300000e 	movwcs	r0, #14
     ed8:	0000004e 	andeq	r0, r0, lr, asr #32
     edc:	2c121101 	ldfcss	f1, [r2], {1}
     ee0:	a3000000 	movwge	r0, #0
     ee4:	a100000d 	tstge	r0, sp
     ee8:	0000000d 	andeq	r0, r0, sp
     eec:	00176428 	andseq	r6, r7, r8, lsr #8
     ef0:	00001400 	andeq	r1, r0, r0, lsl #8
     ef4:	14000300 	strne	r0, [r0], #-768	; 0xfffffd00
     ef8:	1c000000 	stcne	0, cr0, [r0], {-0}
     efc:	01000000 	mrseq	r0, (UNDEF: 0)
     f00:	0fad0514 	svceq	0x00ad0514
     f04:	97250000 	strls	r0, [r5, -r0]!
     f08:	b8000017 	stmdalt	r0, {r0, r1, r2, r4}
     f0c:	b600000d 	strlt	r0, [r0], -sp
     f10:	2500000d 	strcs	r0, [r0, #-13]
     f14:	0000178b 	andeq	r1, r0, fp, lsl #15
     f18:	00000dcd 	andeq	r0, r0, sp, asr #27
     f1c:	00000dcb 	andeq	r0, r0, fp, asr #27
     f20:	00178125 	andseq	r8, r7, r5, lsr #2
     f24:	000de200 	andeq	lr, sp, r0, lsl #4
     f28:	000de000 	andeq	lr, sp, r0
     f2c:	17752500 	ldrbne	r2, [r5, -r0, lsl #10]!
     f30:	0df80000 	ldcleq	0, cr0, [r8]
     f34:	0df60000 	ldcleq	0, cr0, [r6]
     f38:	a4280000 	strtge	r0, [r8], #-0
     f3c:	20000017 	andcs	r0, r0, r7, lsl r0
     f40:	01000000 	mrseq	r0, (UNDEF: 0)
     f44:	00002000 	andeq	r2, r0, r0
     f48:	00001000 	andeq	r1, r0, r0
     f4c:	0c1c0200 	lfmeq	f0, 4, [ip], {-0}
     f50:	00000f97 	muleq	r0, r7, pc	; <UNPREDICTABLE>
     f54:	0017c125 	andseq	ip, r7, r5, lsr #2
     f58:	000e0d00 	andeq	r0, lr, r0, lsl #26
     f5c:	000e0b00 	andeq	r0, lr, r0, lsl #22
     f60:	17b52500 	ldrne	r2, [r5, r0, lsl #10]!
     f64:	0e220000 	cdpeq	0, 2, cr0, cr2, cr0, {0}
     f68:	0e200000 	cdpeq	0, 2, cr0, cr0, cr0, {0}
     f6c:	cb270000 	blgt	9c0f74 <sw_uart_read_timeout+0x9c09a8>
     f70:	37000017 	smladcc	r0, r7, r0, r0
     f74:	3500000e 	strcc	r0, [r0, #-14]
     f78:	2a00000e 	bcs	fb8 <.debug_info+0xfb8>
     f7c:	000017d5 	ldrdeq	r1, [r0], -r5
     f80:	00000020 	andeq	r0, r0, r0, lsr #32
     f84:	00000004 	andeq	r0, r0, r4
     f88:	0017d627 	andseq	sp, r7, r7, lsr #12
     f8c:	000e4c00 	andeq	r4, lr, r0, lsl #24
     f90:	000e4a00 	andeq	r4, lr, r0, lsl #20
     f94:	14000000 	strne	r0, [r0], #-0
     f98:	00000020 	andeq	r0, r0, r0, lsr #32
     f9c:	00001820 	andeq	r1, r0, r0, lsr #16
     fa0:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
     fa4:	01150077 	tsteq	r5, r7, ror r0
     fa8:	00300151 	eorseq	r0, r0, r1, asr r1
     fac:	17642800 	strbne	r2, [r4, -r0, lsl #16]!
     fb0:	00340000 	eorseq	r0, r4, r0
     fb4:	00010000 	andeq	r0, r1, r0
     fb8:	00000034 	andeq	r0, r0, r4, lsr r0
     fbc:	0000001c 	andeq	r0, r0, ip, lsl r0
     fc0:	71091601 	tstvc	r9, r1, lsl #12
     fc4:	25000010 	strcs	r0, [r0, #-16]
     fc8:	00001797 	muleq	r0, r7, r7
     fcc:	00000e61 	andeq	r0, r0, r1, ror #28
     fd0:	00000e5f 	andeq	r0, r0, pc, asr lr
     fd4:	00178b25 	andseq	r8, r7, r5, lsr #22
     fd8:	000e7600 	andeq	r7, lr, r0, lsl #12
     fdc:	000e7400 	andeq	r7, lr, r0, lsl #8
     fe0:	17812500 	strne	r2, [r1, r0, lsl #10]
     fe4:	0e8f0000 	cdpeq	0, 8, cr0, cr15, cr0, {0}
     fe8:	0e890000 	cdpeq	0, 8, cr0, cr9, cr0, {0}
     fec:	75250000 	strvc	r0, [r5, #-0]!
     ff0:	c2000017 	andgt	r0, r0, #23
     ff4:	c000000e 	andgt	r0, r0, lr
     ff8:	2800000e 	stmdacs	r0, {r1, r2, r3}
     ffc:	000017a4 	andeq	r1, r0, r4, lsr #15
    1000:	00000040 	andeq	r0, r0, r0, asr #32
    1004:	00400001 	subeq	r0, r0, r1
    1008:	00100000 	andseq	r0, r0, r0
    100c:	1c020000 	stcne	0, cr0, [r2], {-0}
    1010:	0010580c 	andseq	r5, r0, ip, lsl #16
    1014:	17c12500 	strbne	r2, [r1, r0, lsl #10]
    1018:	0ed70000 	cdpeq	0, 13, cr0, cr7, cr0, {0}
    101c:	0ed50000 	cdpeq	0, 13, cr0, cr5, cr0, {0}
    1020:	b5250000 	strlt	r0, [r5, #-0]!
    1024:	ec000017 	stc	0, cr0, [r0], {23}
    1028:	ea00000e 	b	1068 <.debug_info+0x1068>
    102c:	2700000e 	strcs	r0, [r0, -lr]
    1030:	000017cb 	andeq	r1, r0, fp, asr #15
    1034:	00000f01 	andeq	r0, r0, r1, lsl #30
    1038:	00000eff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    103c:	0017d52a 	andseq	sp, r7, sl, lsr #10
    1040:	00004000 	andeq	r4, r0, r0
    1044:	00000400 	andeq	r0, r0, r0, lsl #8
    1048:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
    104c:	0f160000 	svceq	0x00160000
    1050:	0f140000 	svceq	0x00140000
    1054:	00000000 	andeq	r0, r0, r0
    1058:	00004014 	andeq	r4, r0, r4, lsl r0
    105c:	00182000 	andseq	r2, r8, r0
    1060:	50011500 	andpl	r1, r1, r0, lsl #10
    1064:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
    1068:	78045101 	stmdavc	r4, {r0, r8, ip, lr}
    106c:	001a3100 	andseq	r3, sl, r0, lsl #2
    1070:	17642800 	strbne	r2, [r4, -r0, lsl #16]!
    1074:	00580000 	subseq	r0, r8, r0
    1078:	00000000 	andeq	r0, r0, r0
    107c:	00000058 	andeq	r0, r0, r8, asr r0
    1080:	0000001c 	andeq	r0, r0, ip, lsl r0
    1084:	37091701 	strcc	r1, [r9, -r1, lsl #14]
    1088:	25000011 	strcs	r0, [r0, #-17]	; 0xffffffef
    108c:	00001797 	muleq	r0, r7, r7
    1090:	00000f2b 	andeq	r0, r0, fp, lsr #30
    1094:	00000f29 	andeq	r0, r0, r9, lsr #30
    1098:	00178b25 	andseq	r8, r7, r5, lsr #22
    109c:	000f4000 	andeq	r4, pc, r0
    10a0:	000f3e00 	andeq	r3, pc, r0, lsl #28
    10a4:	17812500 	strne	r2, [r1, r0, lsl #10]
    10a8:	0f590000 	svceq	0x00590000
    10ac:	0f530000 	svceq	0x00530000
    10b0:	75250000 	strvc	r0, [r5, #-0]!
    10b4:	8e000017 	mcrhi	0, 0, r0, cr0, cr7, {0}
    10b8:	8c00000f 	stchi	0, cr0, [r0], {15}
    10bc:	2800000f 	stmdacs	r0, {r0, r1, r2, r3}
    10c0:	000017a4 	andeq	r1, r0, r4, lsr #15
    10c4:	00000064 	andeq	r0, r0, r4, rrx
    10c8:	00640001 	rsbeq	r0, r4, r1
    10cc:	00100000 	andseq	r0, r0, r0
    10d0:	1c020000 	stcne	0, cr0, [r2], {-0}
    10d4:	00111c0c 	andseq	r1, r1, ip, lsl #24
    10d8:	17c12500 	strbne	r2, [r1, r0, lsl #10]
    10dc:	0fa30000 	svceq	0x00a30000
    10e0:	0fa10000 	svceq	0x00a10000
    10e4:	b5250000 	strlt	r0, [r5, #-0]!
    10e8:	b8000017 	stmdalt	r0, {r0, r1, r2, r4}
    10ec:	b600000f 	strlt	r0, [r0], -pc
    10f0:	2700000f 	strcs	r0, [r0, -pc]
    10f4:	000017cb 	andeq	r1, r0, fp, asr #15
    10f8:	00000fcd 	andeq	r0, r0, sp, asr #31
    10fc:	00000fcb 	andeq	r0, r0, fp, asr #31
    1100:	0017d52a 	andseq	sp, r7, sl, lsr #10
    1104:	00006400 	andeq	r6, r0, r0, lsl #8
    1108:	00000400 	andeq	r0, r0, r0, lsl #8
    110c:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
    1110:	0fe20000 	svceq	0x00e20000
    1114:	0fe00000 	svceq	0x00e00000
    1118:	00000000 	andeq	r0, r0, r0
    111c:	00006414 	andeq	r6, r0, r4, lsl r4
    1120:	00182000 	andseq	r2, r8, r0
    1124:	50011500 	andpl	r1, r1, r0, lsl #10
    1128:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
    112c:	78065101 	stmdavc	r6, {r0, r8, ip, lr}
    1130:	31253100 			; <UNDEFINED> instruction: 0x31253100
    1134:	2800001a 	stmdacs	r0, {r1, r3, r4}
    1138:	00001764 	andeq	r1, r0, r4, ror #14
    113c:	0000007c 	andeq	r0, r0, ip, ror r0
    1140:	007c0000 	rsbseq	r0, ip, r0
    1144:	001c0000 	andseq	r0, ip, r0
    1148:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    114c:	0011fd09 	andseq	pc, r1, r9, lsl #26
    1150:	17972500 	ldrne	r2, [r7, r0, lsl #10]
    1154:	0ff70000 	svceq	0x00f70000
    1158:	0ff50000 	svceq	0x00f50000
    115c:	8b250000 	blhi	941164 <sw_uart_read_timeout+0x940b98>
    1160:	0c000017 	stceq	0, cr0, [r0], {23}
    1164:	0a000010 	beq	11ac <.debug_info+0x11ac>
    1168:	25000010 	strcs	r0, [r0, #-16]
    116c:	00001781 	andeq	r1, r0, r1, lsl #15
    1170:	00001025 	andeq	r1, r0, r5, lsr #32
    1174:	0000101f 	andeq	r1, r0, pc, lsl r0
    1178:	00177525 	andseq	r7, r7, r5, lsr #10
    117c:	00105a00 	andseq	r5, r0, r0, lsl #20
    1180:	00105800 	andseq	r5, r0, r0, lsl #16
    1184:	17a42800 	strne	r2, [r4, r0, lsl #16]!
    1188:	00880000 	addeq	r0, r8, r0
    118c:	00010000 	andeq	r0, r1, r0
    1190:	00000088 	andeq	r0, r0, r8, lsl #1
    1194:	00000010 	andeq	r0, r0, r0, lsl r0
    1198:	e20c1c02 	and	r1, ip, #512	; 0x200
    119c:	25000011 	strcs	r0, [r0, #-17]	; 0xffffffef
    11a0:	000017c1 	andeq	r1, r0, r1, asr #15
    11a4:	0000106f 	andeq	r1, r0, pc, rrx
    11a8:	0000106d 	andeq	r1, r0, sp, rrx
    11ac:	0017b525 	andseq	fp, r7, r5, lsr #10
    11b0:	00108400 	andseq	r8, r0, r0, lsl #8
    11b4:	00108200 	andseq	r8, r0, r0, lsl #4
    11b8:	17cb2700 	strbne	r2, [fp, r0, lsl #14]
    11bc:	10990000 	addsne	r0, r9, r0
    11c0:	10970000 	addsne	r0, r7, r0
    11c4:	d52a0000 	strle	r0, [sl, #-0]!
    11c8:	88000017 	stmdahi	r0, {r0, r1, r2, r4}
    11cc:	04000000 	streq	r0, [r0], #-0
    11d0:	27000000 	strcs	r0, [r0, -r0]
    11d4:	000017d6 	ldrdeq	r1, [r0], -r6
    11d8:	000010ae 	andeq	r1, r0, lr, lsr #1
    11dc:	000010ac 	andeq	r1, r0, ip, lsr #1
    11e0:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    11e4:	20000000 	andcs	r0, r0, r0
    11e8:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
    11ec:	77025001 	strvc	r5, [r2, -r1]
    11f0:	51011500 	tstpl	r1, r0, lsl #10
    11f4:	32007806 	andcc	r7, r0, #393216	; 0x60000
    11f8:	001a3125 	andseq	r3, sl, r5, lsr #2
    11fc:	17642800 	strbne	r2, [r4, -r0, lsl #16]!
    1200:	00a00000 	adceq	r0, r0, r0
    1204:	00000000 	andeq	r0, r0, r0
    1208:	000000a0 	andeq	r0, r0, r0, lsr #1
    120c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1210:	c3091901 	movwgt	r1, #39169	; 0x9901
    1214:	25000012 	strcs	r0, [r0, #-18]	; 0xffffffee
    1218:	00001797 	muleq	r0, r7, r7
    121c:	000010c3 	andeq	r1, r0, r3, asr #1
    1220:	000010c1 	andeq	r1, r0, r1, asr #1
    1224:	00178b25 	andseq	r8, r7, r5, lsr #22
    1228:	0010d800 	andseq	sp, r0, r0, lsl #16
    122c:	0010d600 	andseq	sp, r0, r0, lsl #12
    1230:	17812500 	strne	r2, [r1, r0, lsl #10]
    1234:	10f10000 	rscsne	r0, r1, r0
    1238:	10eb0000 	rscne	r0, fp, r0
    123c:	75250000 	strvc	r0, [r5, #-0]!
    1240:	26000017 			; <UNDEFINED> instruction: 0x26000017
    1244:	24000011 	strcs	r0, [r0], #-17	; 0xffffffef
    1248:	28000011 	stmdacs	r0, {r0, r4}
    124c:	000017a4 	andeq	r1, r0, r4, lsr #15
    1250:	000000ac 	andeq	r0, r0, ip, lsr #1
    1254:	00ac0001 	adceq	r0, ip, r1
    1258:	00100000 	andseq	r0, r0, r0
    125c:	1c020000 	stcne	0, cr0, [r2], {-0}
    1260:	0012a80c 	andseq	sl, r2, ip, lsl #16
    1264:	17c12500 	strbne	r2, [r1, r0, lsl #10]
    1268:	113b0000 	teqne	fp, r0
    126c:	11390000 	teqne	r9, r0
    1270:	b5250000 	strlt	r0, [r5, #-0]!
    1274:	50000017 	andpl	r0, r0, r7, lsl r0
    1278:	4e000011 	mcrmi	0, 0, r0, cr0, cr1, {0}
    127c:	27000011 	smladcs	r0, r1, r0, r0
    1280:	000017cb 	andeq	r1, r0, fp, asr #15
    1284:	00001165 	andeq	r1, r0, r5, ror #2
    1288:	00001163 	andeq	r1, r0, r3, ror #2
    128c:	0017d52a 	andseq	sp, r7, sl, lsr #10
    1290:	0000ac00 	andeq	sl, r0, r0, lsl #24
    1294:	00000400 	andeq	r0, r0, r0, lsl #8
    1298:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
    129c:	117a0000 	cmnne	sl, r0
    12a0:	11780000 	cmnne	r8, r0
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	0000ac14 	andeq	sl, r0, r4, lsl ip
    12ac:	00182000 	andseq	r2, r8, r0
    12b0:	50011500 	andpl	r1, r1, r0, lsl #10
    12b4:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
    12b8:	78065101 	stmdavc	r6, {r0, r8, ip, lr}
    12bc:	31253300 			; <UNDEFINED> instruction: 0x31253300
    12c0:	2800001a 	stmdacs	r0, {r1, r3, r4}
    12c4:	00001764 	andeq	r1, r0, r4, ror #14
    12c8:	000000c4 	andeq	r0, r0, r4, asr #1
    12cc:	00c40000 	sbceq	r0, r4, r0
    12d0:	001c0000 	andseq	r0, ip, r0
    12d4:	1a010000 	bne	412dc <sw_uart_read_timeout+0x40d10>
    12d8:	00138909 	andseq	r8, r3, r9, lsl #18
    12dc:	17972500 	ldrne	r2, [r7, r0, lsl #10]
    12e0:	118f0000 	orrne	r0, pc, r0
    12e4:	118d0000 	orrne	r0, sp, r0
    12e8:	8b250000 	blhi	9412f0 <sw_uart_read_timeout+0x940d24>
    12ec:	a4000017 	strge	r0, [r0], #-23	; 0xffffffe9
    12f0:	a2000011 	andge	r0, r0, #17
    12f4:	25000011 	strcs	r0, [r0, #-17]	; 0xffffffef
    12f8:	00001781 	andeq	r1, r0, r1, lsl #15
    12fc:	000011bd 			; <UNDEFINED> instruction: 0x000011bd
    1300:	000011b7 			; <UNDEFINED> instruction: 0x000011b7
    1304:	00177525 	andseq	r7, r7, r5, lsr #10
    1308:	0011f200 	andseq	pc, r1, r0, lsl #4
    130c:	0011f000 	andseq	pc, r1, r0
    1310:	17a42800 	strne	r2, [r4, r0, lsl #16]!
    1314:	00d00000 	sbcseq	r0, r0, r0
    1318:	00010000 	andeq	r0, r1, r0
    131c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1320:	00000010 	andeq	r0, r0, r0, lsl r0
    1324:	6e0c1c02 	cdpvs	12, 0, cr1, cr12, cr2, {0}
    1328:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
    132c:	000017c1 	andeq	r1, r0, r1, asr #15
    1330:	00001207 	andeq	r1, r0, r7, lsl #4
    1334:	00001205 	andeq	r1, r0, r5, lsl #4
    1338:	0017b525 	andseq	fp, r7, r5, lsr #10
    133c:	00121c00 	andseq	r1, r2, r0, lsl #24
    1340:	00121a00 	andseq	r1, r2, r0, lsl #20
    1344:	17cb2700 	strbne	r2, [fp, r0, lsl #14]
    1348:	12310000 	eorsne	r0, r1, #0
    134c:	122f0000 	eorne	r0, pc, #0
    1350:	d52a0000 	strle	r0, [sl, #-0]!
    1354:	d0000017 	andle	r0, r0, r7, lsl r0
    1358:	04000000 	streq	r0, [r0], #-0
    135c:	27000000 	strcs	r0, [r0, -r0]
    1360:	000017d6 	ldrdeq	r1, [r0], -r6
    1364:	00001246 	andeq	r1, r0, r6, asr #4
    1368:	00001244 	andeq	r1, r0, r4, asr #4
    136c:	d0140000 	andsle	r0, r4, r0
    1370:	20000000 	andcs	r0, r0, r0
    1374:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
    1378:	77025001 	strvc	r5, [r2, -r1]
    137c:	51011500 	tstpl	r1, r0, lsl #10
    1380:	34007806 	strcc	r7, [r0], #-2054	; 0xfffff7fa
    1384:	001a3125 	andseq	r3, sl, r5, lsr #2
    1388:	17642800 	strbne	r2, [r4, -r0, lsl #16]!
    138c:	00e80000 	rsceq	r0, r8, r0
    1390:	00000000 	andeq	r0, r0, r0
    1394:	000000e8 	andeq	r0, r0, r8, ror #1
    1398:	0000001c 	andeq	r0, r0, ip, lsl r0
    139c:	4f091b01 	svcmi	0x00091b01
    13a0:	25000014 	strcs	r0, [r0, #-20]	; 0xffffffec
    13a4:	00001797 	muleq	r0, r7, r7
    13a8:	0000125b 	andeq	r1, r0, fp, asr r2
    13ac:	00001259 	andeq	r1, r0, r9, asr r2
    13b0:	00178b25 	andseq	r8, r7, r5, lsr #22
    13b4:	00127000 	andseq	r7, r2, r0
    13b8:	00126e00 	andseq	r6, r2, r0, lsl #28
    13bc:	17812500 	strne	r2, [r1, r0, lsl #10]
    13c0:	12890000 	addne	r0, r9, #0
    13c4:	12830000 	addne	r0, r3, #0
    13c8:	75250000 	strvc	r0, [r5, #-0]!
    13cc:	be000017 	mcrlt	0, 0, r0, cr0, cr7, {0}
    13d0:	bc000012 	stclt	0, cr0, [r0], {18}
    13d4:	28000012 	stmdacs	r0, {r1, r4}
    13d8:	000017a4 	andeq	r1, r0, r4, lsr #15
    13dc:	000000f4 	strdeq	r0, [r0], -r4
    13e0:	00f40001 	rscseq	r0, r4, r1
    13e4:	00100000 	andseq	r0, r0, r0
    13e8:	1c020000 	stcne	0, cr0, [r2], {-0}
    13ec:	0014340c 	andseq	r3, r4, ip, lsl #8
    13f0:	17c12500 	strbne	r2, [r1, r0, lsl #10]
    13f4:	12d30000 	sbcsne	r0, r3, #0
    13f8:	12d10000 	sbcsne	r0, r1, #0
    13fc:	b5250000 	strlt	r0, [r5, #-0]!
    1400:	e8000017 	stmda	r0, {r0, r1, r2, r4}
    1404:	e6000012 			; <UNDEFINED> instruction: 0xe6000012
    1408:	27000012 	smladcs	r0, r2, r0, r0
    140c:	000017cb 	andeq	r1, r0, fp, asr #15
    1410:	000012fd 	strdeq	r1, [r0], -sp
    1414:	000012fb 	strdeq	r1, [r0], -fp
    1418:	0017d52a 	andseq	sp, r7, sl, lsr #10
    141c:	0000f400 	andeq	pc, r0, r0, lsl #8
    1420:	00000400 	andeq	r0, r0, r0, lsl #8
    1424:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
    1428:	13120000 	tstne	r2, #0
    142c:	13100000 	tstne	r0, #0
    1430:	00000000 	andeq	r0, r0, r0
    1434:	0000f414 	andeq	pc, r0, r4, lsl r4	; <UNPREDICTABLE>
    1438:	00182000 	andseq	r2, r8, r0
    143c:	50011500 	andpl	r1, r1, r0, lsl #10
    1440:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
    1444:	78065101 	stmdavc	r6, {r0, r8, ip, lr}
    1448:	31253500 			; <UNDEFINED> instruction: 0x31253500
    144c:	2800001a 	stmdacs	r0, {r1, r3, r4}
    1450:	00001764 	andeq	r1, r0, r4, ror #14
    1454:	0000010c 	andeq	r0, r0, ip, lsl #2
    1458:	010c0000 	mrseq	r0, (UNDEF: 12)
    145c:	001c0000 	andseq	r0, ip, r0
    1460:	1c010000 	stcne	0, cr0, [r1], {-0}
    1464:	00151509 	andseq	r1, r5, r9, lsl #10
    1468:	17972500 	ldrne	r2, [r7, r0, lsl #10]
    146c:	13270000 			; <UNDEFINED> instruction: 0x13270000
    1470:	13250000 			; <UNDEFINED> instruction: 0x13250000
    1474:	8b250000 	blhi	94147c <sw_uart_read_timeout+0x940eb0>
    1478:	3c000017 	stccc	0, cr0, [r0], {23}
    147c:	3a000013 	bcc	14d0 <.debug_info+0x14d0>
    1480:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
    1484:	00001781 	andeq	r1, r0, r1, lsl #15
    1488:	00001355 	andeq	r1, r0, r5, asr r3
    148c:	0000134f 	andeq	r1, r0, pc, asr #6
    1490:	00177525 	andseq	r7, r7, r5, lsr #10
    1494:	00138a00 	andseq	r8, r3, r0, lsl #20
    1498:	00138800 	andseq	r8, r3, r0, lsl #16
    149c:	17a42800 	strne	r2, [r4, r0, lsl #16]!
    14a0:	01180000 	tsteq	r8, r0
    14a4:	00010000 	andeq	r0, r1, r0
    14a8:	00000118 	andeq	r0, r0, r8, lsl r1
    14ac:	00000010 	andeq	r0, r0, r0, lsl r0
    14b0:	fa0c1c02 	blx	3084c0 <sw_uart_read_timeout+0x307ef4>
    14b4:	25000014 	strcs	r0, [r0, #-20]	; 0xffffffec
    14b8:	000017c1 	andeq	r1, r0, r1, asr #15
    14bc:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    14c0:	0000139d 	muleq	r0, sp, r3
    14c4:	0017b525 	andseq	fp, r7, r5, lsr #10
    14c8:	0013b400 	andseq	fp, r3, r0, lsl #8
    14cc:	0013b200 	andseq	fp, r3, r0, lsl #4
    14d0:	17cb2700 	strbne	r2, [fp, r0, lsl #14]
    14d4:	13c90000 	bicne	r0, r9, #0
    14d8:	13c70000 	bicne	r0, r7, #0
    14dc:	d52a0000 	strle	r0, [sl, #-0]!
    14e0:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    14e4:	04000001 	streq	r0, [r0], #-1
    14e8:	27000000 	strcs	r0, [r0, -r0]
    14ec:	000017d6 	ldrdeq	r1, [r0], -r6
    14f0:	000013de 	ldrdeq	r1, [r0], -lr
    14f4:	000013dc 	ldrdeq	r1, [r0], -ip
    14f8:	18140000 	ldmdane	r4, {}	; <UNPREDICTABLE>
    14fc:	20000001 	andcs	r0, r0, r1
    1500:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
    1504:	77025001 	strvc	r5, [r2, -r1]
    1508:	51011500 	tstpl	r1, r0, lsl #10
    150c:	36007806 	strcc	r7, [r0], -r6, lsl #16
    1510:	001a3125 	andseq	r3, sl, r5, lsr #2
    1514:	17642800 	strbne	r2, [r4, -r0, lsl #16]!
    1518:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
    151c:	00010000 	andeq	r0, r1, r0
    1520:	0000012c 	andeq	r0, r0, ip, lsr #2
    1524:	0000001c 	andeq	r0, r0, ip, lsl r0
    1528:	d9091d01 	stmdble	r9, {r0, r8, sl, fp, ip}
    152c:	25000015 	strcs	r0, [r0, #-21]	; 0xffffffeb
    1530:	00001797 	muleq	r0, r7, r7
    1534:	000013f3 	strdeq	r1, [r0], -r3
    1538:	000013f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    153c:	00178b25 	andseq	r8, r7, r5, lsr #22
    1540:	00140800 	andseq	r0, r4, r0, lsl #16
    1544:	00140600 	andseq	r0, r4, r0, lsl #12
    1548:	17812500 	strne	r2, [r1, r0, lsl #10]
    154c:	14210000 	strtne	r0, [r1], #-0
    1550:	141b0000 	ldrne	r0, [fp], #-0
    1554:	75250000 	strvc	r0, [r5, #-0]!
    1558:	54000017 	strpl	r0, [r0], #-23	; 0xffffffe9
    155c:	52000014 	andpl	r0, r0, #20
    1560:	28000014 	stmdacs	r0, {r2, r4}
    1564:	000017a4 	andeq	r1, r0, r4, lsr #15
    1568:	00000138 	andeq	r0, r0, r8, lsr r1
    156c:	01380001 	teqeq	r8, r1
    1570:	00100000 	andseq	r0, r0, r0
    1574:	1c020000 	stcne	0, cr0, [r2], {-0}
    1578:	0015c00c 	andseq	ip, r5, ip
    157c:	17c12500 	strbne	r2, [r1, r0, lsl #10]
    1580:	14690000 	strbtne	r0, [r9], #-0
    1584:	14670000 	strbtne	r0, [r7], #-0
    1588:	b5250000 	strlt	r0, [r5, #-0]!
    158c:	7e000017 	mcrvc	0, 0, r0, cr0, cr7, {0}
    1590:	7c000014 	stcvc	0, cr0, [r0], {20}
    1594:	27000014 	smladcs	r0, r4, r0, r0
    1598:	000017cb 	andeq	r1, r0, fp, asr #15
    159c:	00001493 	muleq	r0, r3, r4
    15a0:	00001491 	muleq	r0, r1, r4
    15a4:	0017d52a 	andseq	sp, r7, sl, lsr #10
    15a8:	00013800 	andeq	r3, r1, r0, lsl #16
    15ac:	00000400 	andeq	r0, r0, r0, lsl #8
    15b0:	17d62700 	ldrbne	r2, [r6, r0, lsl #14]
    15b4:	14a80000 	strtne	r0, [r8], #0
    15b8:	14a60000 	strtne	r0, [r6], #0
    15bc:	00000000 	andeq	r0, r0, r0
    15c0:	00013814 	andeq	r3, r1, r4, lsl r8
    15c4:	00182000 	andseq	r2, r8, r0
    15c8:	50011500 	andpl	r1, r1, r0, lsl #10
    15cc:	15007702 	strne	r7, [r0, #-1794]	; 0xfffff8fe
    15d0:	78045101 	stmdavc	r4, {r0, r8, ip, lr}
    15d4:	00253700 	eoreq	r3, r5, r0, lsl #14
    15d8:	17642c00 	strbne	r2, [r4, -r0, lsl #24]!
    15dc:	014c0000 	mrseq	r0, (UNDEF: 76)
    15e0:	00010000 	andeq	r0, r1, r0
    15e4:	0000014c 	andeq	r0, r0, ip, asr #2
    15e8:	00000020 	andeq	r0, r0, r0, lsr #32
    15ec:	25051f01 	strcs	r1, [r5, #-3841]	; 0xfffff0ff
    15f0:	00001797 	muleq	r0, r7, r7
    15f4:	000014bd 			; <UNDEFINED> instruction: 0x000014bd
    15f8:	000014bb 			; <UNDEFINED> instruction: 0x000014bb
    15fc:	00178b25 	andseq	r8, r7, r5, lsr #22
    1600:	0014d200 	andseq	sp, r4, r0, lsl #4
    1604:	0014d000 	andseq	sp, r4, r0
    1608:	17812d00 	strne	r2, [r1, r0, lsl #26]
    160c:	25010000 	strcs	r0, [r1, #-0]
    1610:	00001775 	andeq	r1, r0, r5, ror r7
    1614:	000014e7 	andeq	r1, r0, r7, ror #9
    1618:	000014e5 	andeq	r1, r0, r5, ror #9
    161c:	0017a428 	andseq	sl, r7, r8, lsr #8
    1620:	00015800 	andeq	r5, r1, r0, lsl #16
    1624:	58000100 	stmdapl	r0, {r8}
    1628:	14000001 	strne	r0, [r0], #-1
    162c:	02000000 	andeq	r0, r0, #0
    1630:	16790c1c 			; <UNDEFINED> instruction: 0x16790c1c
    1634:	c1250000 			; <UNDEFINED> instruction: 0xc1250000
    1638:	fc000017 	stc2	0, cr0, [r0], {23}
    163c:	fa000014 	blx	1694 <.debug_info+0x1694>
    1640:	25000014 	strcs	r0, [r0, #-20]	; 0xffffffec
    1644:	000017b5 			; <UNDEFINED> instruction: 0x000017b5
    1648:	00001511 	andeq	r1, r0, r1, lsl r5
    164c:	0000150f 	andeq	r1, r0, pc, lsl #10
    1650:	0017cb27 	andseq	ip, r7, r7, lsr #22
    1654:	00152600 	andseq	r2, r5, r0, lsl #12
    1658:	00152400 	andseq	r2, r5, r0, lsl #8
    165c:	17d52a00 	ldrbne	r2, [r5, r0, lsl #20]
    1660:	01580000 	cmpeq	r8, r0
    1664:	00040000 	andeq	r0, r4, r0
    1668:	d6270000 	strtle	r0, [r7], -r0
    166c:	3b000017 	blcc	16d0 <.debug_info+0x16d0>
    1670:	39000015 	stmdbcc	r0, {r0, r2, r4}
    1674:	00000015 	andeq	r0, r0, r5, lsl r0
    1678:	01581400 	cmpeq	r8, r0, lsl #8
    167c:	18200000 	stmdane	r0!, {}	; <UNPREDICTABLE>
    1680:	01150000 	tsteq	r5, r0
    1684:	00770250 	rsbseq	r0, r7, r0, asr r2
    1688:	01510115 	cmpeq	r1, r5, lsl r1
    168c:	00000031 	andeq	r0, r0, r1, lsr r0
    1690:	0001ad2e 	andeq	sl, r1, lr, lsr #26
    1694:	13400200 	movtne	r0, #512	; 0x200
    1698:	00000025 	andeq	r0, r0, r5, lsr #32
    169c:	0016d003 	andseq	sp, r6, r3
    16a0:	69702f00 	ldmdbvs	r0!, {r8, r9, sl, fp, sp}^
    16a4:	4002006e 	andmi	r0, r2, lr, rrx
    16a8:	00002527 	andeq	r2, r0, r7, lsr #10
    16ac:	00762f00 	rsbseq	r2, r6, r0, lsl #30
    16b0:	25304002 	ldrcs	r4, [r0, #-2]!
    16b4:	30000000 	andcc	r0, r0, r0
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	2c3c4002 	ldccs	0, cr4, [ip], #-8
    16c0:	31000000 	mrscc	r0, (UNDEF: 0)
    16c4:	000002a2 	andeq	r0, r0, r2, lsr #5
    16c8:	2c0e4302 	stccs	3, cr4, [lr], {2}
    16cc:	00000000 	andeq	r0, r0, r0
    16d0:	0000532e 	andeq	r5, r0, lr, lsr #6
    16d4:	01360200 	teqeq	r6, r0, lsl #4
    16d8:	00000025 	andeq	r0, r0, r5, lsr #32
    16dc:	00171c03 	andseq	r1, r7, r3, lsl #24
    16e0:	69702f00 	ldmdbvs	r0!, {r8, r9, sl, fp, sp}^
    16e4:	3602006e 	strcc	r0, [r2], -lr, rrx
    16e8:	00002c19 	andeq	r2, r0, r9, lsl ip
    16ec:	00762f00 	rsbseq	r2, r6, r0, lsl #30
    16f0:	2c273602 	stccs	6, cr3, [r7], #-8
    16f4:	2f000000 	svccs	0x00000000
    16f8:	36020073 			; <UNDEFINED> instruction: 0x36020073
    16fc:	00002c33 	andeq	r2, r0, r3, lsr ip
    1700:	02503000 	subseq	r3, r0, #0
    1704:	36020000 	strcc	r0, [r2], -r0
    1708:	00002c3f 	andeq	r2, r0, pc, lsr ip
    170c:	4e313200 	cdpmi	2, 3, cr3, cr1, cr0, {0}
    1710:	02000000 	andeq	r0, r0, #0
    1714:	002c0d3a 	eoreq	r0, ip, sl, lsr sp
    1718:	00000000 	andeq	r0, r0, r0
    171c:	0000d42e 	andeq	sp, r0, lr, lsr #8
    1720:	1c2a0200 	sfmne	f0, 4, [sl], #-0
    1724:	0000002c 	andeq	r0, r0, ip, lsr #32
    1728:	00175e03 	andseq	r5, r7, r3, lsl #28
    172c:	69702f00 	ldmdbvs	r0!, {r8, r9, sl, fp, sp}^
    1730:	2a02006e 	bcs	818f0 <sw_uart_read_timeout+0x81324>
    1734:	00002c33 	andeq	r2, r0, r3, lsr ip
    1738:	02853100 	addeq	r3, r5, #0, 2
    173c:	2b020000 	blcs	81744 <sw_uart_read_timeout+0x81178>
    1740:	00002c12 	andeq	r2, r0, r2, lsl ip
    1744:	030c3100 	movweq	r3, #49408	; 0xc100
    1748:	2d020000 	stccs	0, cr0, [r2, #-0]
    174c:	00175e1c 	andseq	r5, r7, ip, lsl lr
    1750:	666f3300 	strbtvs	r3, [pc], -r0, lsl #6
    1754:	2e020066 	cdpcs	0, 0, cr0, cr2, cr6, {3}
    1758:	00002c12 	andeq	r2, r0, r2, lsl ip
    175c:	04060000 	streq	r0, [r6], #-0
    1760:	00000033 	andeq	r0, r0, r3, lsr r0
    1764:	0002c52e 	andeq	ip, r2, lr, lsr #10
    1768:	01190200 	tsteq	r9, r0, lsl #4
    176c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1770:	0017a403 	andseq	sl, r7, r3, lsl #8
    1774:	69702f00 	ldmdbvs	r0!, {r8, r9, sl, fp, sp}^
    1778:	1902006e 	stmdbne	r2, {r1, r2, r3, r5, r6}
    177c:	00002c1a 	andeq	r2, r0, sl, lsl ip
    1780:	00762f00 	rsbseq	r2, r6, r0, lsl #30
    1784:	2c281902 			; <UNDEFINED> instruction: 0x2c281902
    1788:	30000000 	andcc	r0, r0, r0
    178c:	000002a2 	andeq	r0, r0, r2, lsr #5
    1790:	2c341902 			; <UNDEFINED> instruction: 0x2c341902
    1794:	30000000 	andcc	r0, r0, r0
    1798:	00000250 	andeq	r0, r0, r0, asr r2
    179c:	2c441902 	mcrrcs	9, 0, r1, r4, cr2	; <UNPREDICTABLE>
    17a0:	00000000 	andeq	r0, r0, r0
    17a4:	0000ee2e 	andeq	lr, r0, lr, lsr #28
    17a8:	18090200 	stmdane	r9, {r9}
    17ac:	0000002c 	andeq	r0, r0, ip, lsr #32
    17b0:	0017e403 	andseq	lr, r7, r3, lsl #8
    17b4:	02a23000 	adceq	r3, r2, #0
    17b8:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    17bc:	00002c2f 	andeq	r2, r0, pc, lsr #24
    17c0:	006e2f00 	rsbeq	r2, lr, r0, lsl #30
    17c4:	2c3f0902 			; <UNDEFINED> instruction: 0x2c3f0902
    17c8:	33000000 	movwcc	r0, #0
    17cc:	0c020063 	stceq	0, cr0, [r2], {99}	; 0x63
    17d0:	00002c0e 	andeq	r2, r0, lr, lsl #24
    17d4:	4e313200 	cdpmi	2, 3, cr3, cr1, cr0, {0}
    17d8:	02000000 	andeq	r0, r0, #0
    17dc:	002c110d 	eoreq	r1, ip, sp, lsl #2
    17e0:	00000000 	andeq	r0, r0, r0
    17e4:	0002d534 	andeq	sp, r2, r4, lsr r5
    17e8:	0002d500 	andeq	sp, r2, r0, lsl #10
    17ec:	06280600 	strteq	r0, [r8], -r0, lsl #12
    17f0:	00013734 	andeq	r3, r1, r4, lsr r7
    17f4:	00013700 	andeq	r3, r1, r0, lsl #14
    17f8:	066e0600 	strbteq	r0, [lr], -r0, lsl #12
    17fc:	00030234 	andeq	r0, r3, r4, lsr r2
    1800:	00030200 	andeq	r0, r3, r0, lsl #4
    1804:	05020700 	streq	r0, [r2, #-1792]	; 0xfffff900
    1808:	00031634 	andeq	r1, r3, r4, lsr r6
    180c:	00031600 	andeq	r1, r3, r0, lsl #12
    1810:	061c0800 	ldreq	r0, [ip], -r0, lsl #16
    1814:	00006234 	andeq	r6, r0, r4, lsr r2
    1818:	00006200 	andeq	r6, r0, r0, lsl #4
    181c:	061d0800 	ldreq	r0, [sp], -r0, lsl #16
    1820:	00003034 	andeq	r3, r0, r4, lsr r0
    1824:	00003000 	andeq	r3, r0, r0
    1828:	06210800 	strteq	r0, [r1], -r0, lsl #16
    182c:	00003b34 	andeq	r3, r0, r4, lsr fp
    1830:	00003b00 	andeq	r3, r0, r0, lsl #22
    1834:	0a5f0600 	beq	17c303c <sw_uart_read_timeout+0x17c2a70>
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <sw_uart_read_timeout+0x2bfae0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <sw_uart_read_timeout+0x2ce2a8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b0b000f 	bleq	2c0084 <sw_uart_read_timeout+0x2bfab8>
  44:	00001349 	andeq	r1, r0, r9, asr #6
  48:	49002607 	stmdbmi	r0, {r0, r1, r2, r9, sl, sp}
  4c:	08000013 	stmdaeq	r0, {r0, r1, r4}
  50:	0b0b0113 	bleq	2c04a4 <sw_uart_read_timeout+0x2bfed8>
  54:	0b3b0b3a 	bleq	ec2d44 <sw_uart_read_timeout+0xec2778>
  58:	13010b39 	movwne	r0, #6969	; 0x1b39
  5c:	0d090000 	stceq	0, cr0, [r9, #-0]
  60:	3a080300 	bcc	200c68 <sw_uart_read_timeout+0x20069c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  6c:	0a00000b 	beq	a0 <.debug_abbrev+0xa0>
  70:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  74:	0b3b0b3a 	bleq	ec2d64 <sw_uart_read_timeout+0xec2798>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	00000b38 	andeq	r0, r0, r8, lsr fp
  80:	0301130b 	movweq	r1, #4875	; 0x130b
  84:	3a0b0b0e 	bcc	2c2cc4 <sw_uart_read_timeout+0x2c26f8>
  88:	010b3b0b 	tsteq	fp, fp, lsl #22
  8c:	0c000013 	stceq	0, cr0, [r0], {19}
  90:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  94:	0b381349 	bleq	e04dc0 <sw_uart_read_timeout+0xe047f4>
  98:	00001934 	andeq	r1, r0, r4, lsr r9
  9c:	0b000f0d 	bleq	3cd8 <sw_uart_read_timeout+0x370c>
  a0:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
  a4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  a8:	0b3a0e03 	bleq	e838bc <sw_uart_read_timeout+0xe832f0>
  ac:	0b390b3b 	bleq	e42da0 <sw_uart_read_timeout+0xe427d4>
  b0:	13491927 	movtne	r1, #39207	; 0x9927
  b4:	06120111 			; <UNDEFINED> instruction: 0x06120111
  b8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  bc:	00130119 	andseq	r0, r3, r9, lsl r1
  c0:	00050f00 	andeq	r0, r5, r0, lsl #30
  c4:	0b3a0803 	bleq	e820d8 <sw_uart_read_timeout+0xe81b0c>
  c8:	0b390b3b 	bleq	e42dbc <sw_uart_read_timeout+0xe427f0>
  cc:	17021349 	strne	r1, [r2, -r9, asr #6]
  d0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  d4:	00051000 	andeq	r1, r5, r0
  d8:	0b3a0e03 	bleq	e838ec <sw_uart_read_timeout+0xe83320>
  dc:	0b390b3b 	bleq	e42dd0 <sw_uart_read_timeout+0xe42804>
  e0:	17021349 	strne	r1, [r2, -r9, asr #6]
  e4:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  e8:	00341100 	eorseq	r1, r4, r0, lsl #2
  ec:	13490e03 	movtne	r0, #40451	; 0x9e03
  f0:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  f4:	34120000 	ldrcc	r0, [r2], #-0
  f8:	3a080300 	bcc	200d00 <sw_uart_read_timeout+0x200734>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 104:	1742b717 	smlaldne	fp, r2, r7, r7
 108:	0b130000 	bleq	4c0110 <sw_uart_read_timeout+0x4bfb44>
 10c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 110:	00130106 	andseq	r0, r3, r6, lsl #2
 114:	82891400 	addhi	r1, r9, #0, 8
 118:	01110101 	tsteq	r1, r1, lsl #2
 11c:	00001331 	andeq	r1, r0, r1, lsr r3
 120:	01828a15 	orreq	r8, r2, r5, lsl sl
 124:	91180200 	tstls	r8, r0, lsl #4
 128:	00001842 	andeq	r1, r0, r2, asr #16
 12c:	01828916 	orreq	r8, r2, r6, lsl r9
 130:	31011101 	tstcc	r1, r1, lsl #2
 134:	00130113 	andseq	r0, r3, r3, lsl r1
 138:	82891700 	addhi	r1, r9, #0, 14
 13c:	01110001 	tsteq	r1, r1
 140:	00001331 	andeq	r1, r0, r1, lsr r3
 144:	49010118 	stmdbmi	r1, {r3, r4, r8}
 148:	00130113 	andseq	r0, r3, r3, lsl r1
 14c:	00211900 	eoreq	r1, r1, r0, lsl #18
 150:	0b2f1349 	bleq	bc4e7c <sw_uart_read_timeout+0xbc48b0>
 154:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
 158:	03193f01 	tsteq	r9, #1, 30
 15c:	3b0b3a0e 	blcc	2ce99c <sw_uart_read_timeout+0x2ce3d0>
 160:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 164:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 168:	97184006 	ldrls	r4, [r8, -r6]
 16c:	13011942 	movwne	r1, #6466	; 0x1942
 170:	0b1b0000 	bleq	6c0178 <sw_uart_read_timeout+0x6bfbac>
 174:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 178:	1c000006 	stcne	0, cr0, [r0], {6}
 17c:	08030005 	stmdaeq	r3, {r0, r2}
 180:	0b3b0b3a 	bleq	ec2e70 <sw_uart_read_timeout+0xec28a4>
 184:	13490b39 	movtne	r0, #39737	; 0x9b39
 188:	00001802 	andeq	r1, r0, r2, lsl #16
 18c:	0000181d 	andeq	r1, r0, sp, lsl r8
 190:	00341e00 	eorseq	r1, r4, r0, lsl #28
 194:	0b3a0803 	bleq	e821a8 <sw_uart_read_timeout+0xe81bdc>
 198:	0b390b3b 	bleq	e42e8c <sw_uart_read_timeout+0xe428c0>
 19c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 1a0:	341f0000 	ldrcc	r0, [pc], #-0	; 1a8 <.debug_abbrev+0x1a8>
 1a4:	3a0e0300 	bcc	380dac <sw_uart_read_timeout+0x3807e0>
 1a8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1ac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 1b0:	20000018 	andcs	r0, r0, r8, lsl r0
 1b4:	13490021 	movtne	r0, #36897	; 0x9021
 1b8:	0000052f 	andeq	r0, r0, pc, lsr #10
 1bc:	03000521 	movweq	r0, #1313	; 0x521
 1c0:	3b0b3a0e 	blcc	2cea00 <sw_uart_read_timeout+0x2ce434>
 1c4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1c8:	00180213 	andseq	r0, r8, r3, lsl r2
 1cc:	00342200 	eorseq	r2, r4, r0, lsl #4
 1d0:	0b3a0803 	bleq	e821e4 <sw_uart_read_timeout+0xe81c18>
 1d4:	0b390b3b 	bleq	e42ec8 <sw_uart_read_timeout+0xe428fc>
 1d8:	061c1349 	ldreq	r1, [ip], -r9, asr #6
 1dc:	34230000 	strtcc	r0, [r3], #-0
 1e0:	3a0e0300 	bcc	380de8 <sw_uart_read_timeout+0x38081c>
 1e4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1e8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 1ec:	1742b717 	smlaldne	fp, r2, r7, r7
 1f0:	1d240000 	stcne	0, cr0, [r4, #-0]
 1f4:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 1f8:	0542b801 	strbeq	fp, [r2, #-2049]	; 0xfffff7ff
 1fc:	0b581755 	bleq	1605f58 <sw_uart_read_timeout+0x160598c>
 200:	0b570b59 	bleq	15c2f6c <sw_uart_read_timeout+0x15c29a0>
 204:	00001301 	andeq	r1, r0, r1, lsl #6
 208:	31000525 	tstcc	r0, r5, lsr #10
 20c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 210:	00001742 	andeq	r1, r0, r2, asr #14
 214:	55010b26 	strpl	r0, [r1, #-2854]	; 0xfffff4da
 218:	27000017 	smladcs	r0, r7, r0, r0
 21c:	13310034 	teqne	r1, #52	; 0x34
 220:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 224:	28000017 	stmdacs	r0, {r0, r1, r2, r4}
 228:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 22c:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 230:	12011105 	andne	r1, r1, #1073741825	; 0x40000001
 234:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 238:	010b570b 	tsteq	fp, fp, lsl #14
 23c:	29000013 	stmdbcs	r0, {r0, r1, r4}
 240:	13310034 	teqne	r1, #52	; 0x34
 244:	0000061c 	andeq	r0, r0, ip, lsl r6
 248:	31010b2a 	tstcc	r1, sl, lsr #22
 24c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 250:	2b000006 	blcs	270 <.debug_abbrev+0x270>
 254:	13310005 	teqne	r1, #5
 258:	1d2c0000 	stcne	0, cr0, [ip, #-0]
 25c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 260:	0542b801 	strbeq	fp, [r2, #-2049]	; 0xfffff7ff
 264:	06120111 			; <UNDEFINED> instruction: 0x06120111
 268:	0b590b58 	bleq	1642fd0 <sw_uart_read_timeout+0x1642a04>
 26c:	00000b57 	andeq	r0, r0, r7, asr fp
 270:	3100052d 	tstcc	r0, sp, lsr #10
 274:	000b1c13 	andeq	r1, fp, r3, lsl ip
 278:	012e2e00 			; <UNDEFINED> instruction: 0x012e2e00
 27c:	0b3a0e03 	bleq	e83a90 <sw_uart_read_timeout+0xe834c4>
 280:	0b390b3b 	bleq	e42f74 <sw_uart_read_timeout+0xe429a8>
 284:	13491927 	movtne	r1, #39207	; 0x9927
 288:	13010b20 	movwne	r0, #6944	; 0x1b20
 28c:	052f0000 	streq	r0, [pc, #-0]!	; 294 <.debug_abbrev+0x294>
 290:	3a080300 	bcc	200e98 <sw_uart_read_timeout+0x2008cc>
 294:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 298:	0013490b 	andseq	r4, r3, fp, lsl #18
 29c:	00053000 	andeq	r3, r5, r0
 2a0:	0b3a0e03 	bleq	e83ab4 <sw_uart_read_timeout+0xe834e8>
 2a4:	0b390b3b 	bleq	e42f98 <sw_uart_read_timeout+0xe429cc>
 2a8:	00001349 	andeq	r1, r0, r9, asr #6
 2ac:	03003431 	movweq	r3, #1073	; 0x431
 2b0:	3b0b3a0e 	blcc	2ceaf0 <sw_uart_read_timeout+0x2ce524>
 2b4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 2b8:	32000013 	andcc	r0, r0, #19
 2bc:	0000010b 	andeq	r0, r0, fp, lsl #2
 2c0:	03003433 	movweq	r3, #1075	; 0x433
 2c4:	3b0b3a08 	blcc	2ceaec <sw_uart_read_timeout+0x2ce520>
 2c8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 2cc:	34000013 	strcc	r0, [r0], #-19	; 0xffffffed
 2d0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 2d4:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 2d8:	0b3a0e03 	bleq	e83aec <sw_uart_read_timeout+0xe83520>
 2dc:	0b390b3b 	bleq	e42fd0 <sw_uart_read_timeout+0xe42a04>
 2e0:	Address 0x00000000000002e0 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
       c:	000005cc 	andeq	r0, r0, ip, asr #11
      10:	000005ec 	andeq	r0, r0, ip, ror #11
      14:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
      18:	18000005 	stmdane	r0, {r0, r2}
      1c:	01000006 	tsteq	r0, r6
      20:	06185700 	ldreq	r5, [r8], -r0, lsl #14
      24:	06300000 	ldrteq	r0, [r0], -r0
      28:	00010000 	andeq	r0, r1, r0
      2c:	00063050 	andeq	r3, r6, r0, asr r0
      30:	00063800 	andeq	r3, r6, r0, lsl #16
      34:	f3000400 	vshl.u8	d0, d0, d0
      38:	389f5001 	ldmcc	pc, {r0, ip, lr}	; <UNPREDICTABLE>
      3c:	44000006 	strmi	r0, [r0], #-6
      40:	01000006 	tsteq	r0, r6
      44:	06445700 	strbeq	r5, [r4], -r0, lsl #14
      48:	06540000 	ldrbeq	r0, [r4], -r0
      4c:	00040000 	andeq	r0, r4, r0
      50:	9f5001f3 	svcls	0x005001f3
	...
      68:	000005cc 	andeq	r0, r0, ip, asr #11
      6c:	000005ec 	andeq	r0, r0, ip, ror #11
      70:	ec510001 	mrrc	0, 0, r0, r1, cr1
      74:	18000005 	stmdane	r0, {r0, r2}
      78:	01000006 	tsteq	r0, r6
      7c:	06185900 	ldreq	r5, [r8], -r0, lsl #18
      80:	062c0000 	strteq	r0, [ip], -r0
      84:	00010000 	andeq	r0, r1, r0
      88:	00062c51 	andeq	r2, r6, r1, asr ip
      8c:	00063800 	andeq	r3, r6, r0, lsl #16
      90:	f3000400 	vshl.u8	d0, d0, d0
      94:	389f5101 	ldmcc	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
      98:	44000006 	strmi	r0, [r0], #-6
      9c:	01000006 	tsteq	r0, r6
      a0:	06445900 	strbeq	r5, [r4], -r0, lsl #18
      a4:	06540000 	ldrbeq	r0, [r4], -r0
      a8:	00040000 	andeq	r0, r4, r0
      ac:	9f5101f3 	svcls	0x005101f3
	...
      c0:	05cc0000 	strbeq	r0, [ip]
      c4:	05ec0000 	strbeq	r0, [ip, #0]!
      c8:	00010000 	andeq	r0, r1, r0
      cc:	0005ec52 	andeq	lr, r5, r2, asr ip
      d0:	00061800 	andeq	r1, r6, r0, lsl #16
      d4:	56000100 	strpl	r0, [r0], -r0, lsl #2
      d8:	00000618 	andeq	r0, r0, r8, lsl r6
      dc:	00000628 	andeq	r0, r0, r8, lsr #12
      e0:	28520001 	ldmdacs	r2, {r0}^
      e4:	44000006 	strmi	r0, [r0], #-6
      e8:	01000006 	tsteq	r0, r6
      ec:	06445600 	strbeq	r5, [r4], -r0, lsl #12
      f0:	06540000 	ldrbeq	r0, [r4], -r0
      f4:	00040000 	andeq	r0, r4, r0
      f8:	9f5201f3 	svcls	0x005201f3
	...
     110:	000005cc 	andeq	r0, r0, ip, asr #11
     114:	000005ec 	andeq	r0, r0, ip, ror #11
     118:	ec530001 	mrrc	0, 0, r0, r3, cr1
     11c:	18000005 	stmdane	r0, {r0, r2}
     120:	01000006 	tsteq	r0, r6
     124:	06185800 	ldreq	r5, [r8], -r0, lsl #16
     128:	061c0000 	ldreq	r0, [ip], -r0
     12c:	00010000 	andeq	r0, r1, r0
     130:	00061c53 	andeq	r1, r6, r3, asr ip
     134:	00063800 	andeq	r3, r6, r0, lsl #16
     138:	f3000400 	vshl.u8	d0, d0, d0
     13c:	389f5301 	ldmcc	pc, {r0, r8, r9, ip, lr}	; <UNPREDICTABLE>
     140:	44000006 	strmi	r0, [r0], #-6
     144:	01000006 	tsteq	r0, r6
     148:	06445800 	strbeq	r5, [r4], -r0, lsl #16
     14c:	06540000 	ldrbeq	r0, [r4], -r0
     150:	00040000 	andeq	r0, r4, r0
     154:	9f5301f3 	svcls	0x005301f3
	...
     164:	05ec0000 	strbeq	r0, [ip, #0]!
     168:	06180000 	ldreq	r0, [r8], -r0
     16c:	00010000 	andeq	r0, r1, r0
     170:	00063854 	andeq	r3, r6, r4, asr r8
     174:	00064400 	andeq	r4, r6, r0, lsl #8
     178:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     17c:	00000644 	andeq	r0, r0, r4, asr #12
     180:	00000654 	andeq	r0, r0, r4, asr r6
     184:	00500001 	subseq	r0, r0, r1
	...
     190:	00060400 	andeq	r0, r6, r0, lsl #8
     194:	00061800 	andeq	r1, r6, r0, lsl #16
     198:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     1a8:	00000598 	muleq	r0, r8, r5
     1ac:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     1b0:	b0500001 	subslt	r0, r0, r1
     1b4:	cc000005 	stcgt	0, cr0, [r0], {5}
     1b8:	01000005 	tsteq	r0, r5
     1bc:	00005700 	andeq	r5, r0, r0, lsl #14
	...
     1c8:	05980000 	ldreq	r0, [r8]
     1cc:	05b00000 	ldreq	r0, [r0, #0]!
     1d0:	00010000 	andeq	r0, r1, r0
     1d4:	0005b051 	andeq	fp, r5, r1, asr r0
     1d8:	0005cc00 	andeq	ip, r5, r0, lsl #24
     1dc:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     1ec:	00000598 	muleq	r0, r8, r5
     1f0:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     1f4:	b0520001 	subslt	r0, r2, r1
     1f8:	cc000005 	stcgt	0, cr0, [r0], {5}
     1fc:	01000005 	tsteq	r0, r5
     200:	00005500 	andeq	r5, r0, r0, lsl #10
     204:	00000000 	andeq	r0, r0, r0
     208:	00020000 	andeq	r0, r2, r0
     20c:	05a80000 	streq	r0, [r8, #0]!
     210:	05b00000 	ldreq	r0, [r0, #0]!
     214:	00020000 	andeq	r0, r2, r0
     218:	05b09f30 	ldreq	r9, [r0, #3888]!	; 0xf30
     21c:	05cc0000 	strbeq	r0, [ip]
     220:	00010000 	andeq	r0, r1, r0
     224:	00000054 	andeq	r0, r0, r4, asr r0
	...
     230:	00056400 	andeq	r6, r5, r0, lsl #8
     234:	00057c00 	andeq	r7, r5, r0, lsl #24
     238:	50000100 	andpl	r0, r0, r0, lsl #2
     23c:	0000057c 	andeq	r0, r0, ip, ror r5
     240:	00000598 	muleq	r0, r8, r5
     244:	00570001 	subseq	r0, r7, r1
	...
     250:	64000000 	strvs	r0, [r0], #-0
     254:	7c000005 	stcvc	0, cr0, [r0], {5}
     258:	01000005 	tsteq	r0, r5
     25c:	057c5100 	ldrbeq	r5, [ip, #-256]!	; 0xffffff00
     260:	05980000 	ldreq	r0, [r8]
     264:	00010000 	andeq	r0, r1, r0
     268:	00000056 	andeq	r0, r0, r6, asr r0
	...
     274:	00056400 	andeq	r6, r5, r0, lsl #8
     278:	00057c00 	andeq	r7, r5, r0, lsl #24
     27c:	52000100 	andpl	r0, r0, #0, 2
     280:	0000057c 	andeq	r0, r0, ip, ror r5
     284:	00000598 	muleq	r0, r8, r5
     288:	00550001 	subseq	r0, r5, r1
     28c:	00000000 	andeq	r0, r0, r0
     290:	02000000 	andeq	r0, r0, #0
     294:	74000000 	strvc	r0, [r0], #-0
     298:	7c000005 	stcvc	0, cr0, [r0], {5}
     29c:	02000005 	andeq	r0, r0, #5
     2a0:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
     2a4:	98000005 	stmdals	r0, {r0, r2}
     2a8:	01000005 	tsteq	r0, r5
     2ac:	00005400 	andeq	r5, r0, r0, lsl #8
	...
     2bc:	04d80000 	ldrbeq	r0, [r8], #0
     2c0:	04ff0000 	ldrbteq	r0, [pc], #0	; 2c8 <.debug_loc+0x2c8>
     2c4:	00010000 	andeq	r0, r1, r0
     2c8:	0004ff50 	andeq	pc, r4, r0, asr pc	; <UNPREDICTABLE>
     2cc:	00052800 	andeq	r2, r5, r0, lsl #16
     2d0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     2d4:	00000528 	andeq	r0, r0, r8, lsr #10
     2d8:	00000530 	andeq	r0, r0, r0, lsr r5
     2dc:	01f30004 	mvnseq	r0, r4
     2e0:	05309f50 	ldreq	r9, [r0, #-3920]!	; 0xfffff0b0
     2e4:	05640000 	strbeq	r0, [r4, #-0]!
     2e8:	00010000 	andeq	r0, r1, r0
     2ec:	00000055 	andeq	r0, r0, r5, asr r0
	...
     2fc:	18000005 	stmdane	r0, {r0, r2}
     300:	01000005 	tsteq	r0, r5
     304:	05185000 	ldreq	r5, [r8, #-0]
     308:	05280000 	streq	r0, [r8, #-0]!
     30c:	00010000 	andeq	r0, r1, r0
     310:	00052854 	andeq	r2, r5, r4, asr r8
     314:	00054800 	andeq	r4, r5, r0, lsl #16
     318:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     328:	00000480 	andeq	r0, r0, r0, lsl #9
     32c:	00000498 	muleq	r0, r8, r4
     330:	98500001 	ldmdals	r0, {r0}^
     334:	d8000004 	stmdale	r0, {r2}
     338:	01000004 	tsteq	r0, r4
     33c:	00005800 	andeq	r5, r0, r0, lsl #16
	...
     348:	04800000 	streq	r0, [r0], #0
     34c:	04980000 	ldreq	r0, [r8], #0
     350:	00010000 	andeq	r0, r1, r0
     354:	00049851 	andeq	r9, r4, r1, asr r8
     358:	0004d800 	andeq	sp, r4, r0, lsl #16
     35c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     36c:	00000480 	andeq	r0, r0, r0, lsl #9
     370:	00000498 	muleq	r0, r8, r4
     374:	98520001 	ldmdals	r2, {r0}^
     378:	d8000004 	stmdale	r0, {r2}
     37c:	01000004 	tsteq	r0, r4
     380:	00005700 	andeq	r5, r0, r0, lsl #14
     384:	00000000 	andeq	r0, r0, r0
     388:	00010000 	andeq	r0, r1, r0
     38c:	04900000 	ldreq	r0, [r0], #0
     390:	04980000 	ldreq	r0, [r8], #0
     394:	00020000 	andeq	r0, r2, r0
     398:	04989f30 	ldreq	r9, [r8], #3888	; 0xf30
     39c:	04d80000 	ldrbeq	r0, [r8], #0
     3a0:	00010000 	andeq	r0, r1, r0
     3a4:	00000054 	andeq	r0, r0, r4, asr r0
	...
     3b0:	00045400 	andeq	r5, r4, r0, lsl #8
     3b4:	00046400 	andeq	r6, r4, r0, lsl #8
     3b8:	50000100 	andpl	r0, r0, r0, lsl #2
     3bc:	00000464 	andeq	r0, r0, r4, ror #8
     3c0:	00000480 	andeq	r0, r0, r0, lsl #9
     3c4:	00550001 	subseq	r0, r5, r1
	...
     3d0:	54000000 	strpl	r0, [r0], #-0
     3d4:	64000004 	strvs	r0, [r0], #-4
     3d8:	01000004 	tsteq	r0, r4
     3dc:	04645100 	strbteq	r5, [r4], #-256	; 0xffffff00
     3e0:	04800000 	streq	r0, [r0], #0
     3e4:	00010000 	andeq	r0, r1, r0
     3e8:	00000054 	andeq	r0, r0, r4, asr r0
	...
     3f4:	00044400 	andeq	r4, r4, r0, lsl #8
     3f8:	00044f00 	andeq	r4, r4, r0, lsl #30
     3fc:	50000100 	andpl	r0, r0, r0, lsl #2
     400:	0000044f 	andeq	r0, r0, pc, asr #8
     404:	00000454 	andeq	r0, r0, r4, asr r4
     408:	01f30004 	mvnseq	r0, r4
     40c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     418:	03900000 	orrseq	r0, r0, #0
     41c:	03b30000 			; <UNDEFINED> instruction: 0x03b30000
     420:	00010000 	andeq	r0, r1, r0
     424:	0003b351 	andeq	fp, r3, r1, asr r3
     428:	00044400 	andeq	r4, r4, r0, lsl #8
     42c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     43c:	00000390 	muleq	r0, r0, r3
     440:	000003b3 			; <UNDEFINED> instruction: 0x000003b3
     444:	b3520001 	cmplt	r2, #1
     448:	44000003 	strmi	r0, [r0], #-3
     44c:	01000004 	tsteq	r0, r4
     450:	00005700 	andeq	r5, r0, r0, lsl #14
	...
     45c:	03900000 	orrseq	r0, r0, #0
     460:	03b30000 			; <UNDEFINED> instruction: 0x03b30000
     464:	00010000 	andeq	r0, r1, r0
     468:	0003b353 	andeq	fp, r3, r3, asr r3
     46c:	00044400 	andeq	r4, r4, r0, lsl #8
     470:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     480:	000003cc 	andeq	r0, r0, ip, asr #7
     484:	00000420 	andeq	r0, r0, r0, lsr #8
     488:	20520001 	subscs	r0, r2, r1
     48c:	44000004 	strmi	r0, [r0], #-4
     490:	06000004 	streq	r0, [r0], -r4
     494:	78007500 	stmdavc	r0, {r8, sl, ip, sp, lr}
     498:	009f1e00 	addseq	r1, pc, r0, lsl #28
	...
     4a8:	6c000000 	stcvs	0, cr0, [r0], {-0}
     4ac:	97000001 	strls	r0, [r0, -r1]
     4b0:	01000001 	tsteq	r0, r1
     4b4:	01975000 	orrseq	r5, r7, r0
     4b8:	01c80000 	biceq	r0, r8, r0
     4bc:	00010000 	andeq	r0, r1, r0
     4c0:	0001c857 	andeq	ip, r1, r7, asr r8
     4c4:	0001cc00 	andeq	ip, r1, r0, lsl #24
     4c8:	50000100 	andpl	r0, r0, r0, lsl #2
     4cc:	000001cc 	andeq	r0, r0, ip, asr #3
     4d0:	00000390 	muleq	r0, r0, r3
     4d4:	00570001 	subseq	r0, r7, r1
	...
     4e8:	6c000000 	stcvs	0, cr0, [r0], {-0}
     4ec:	97000001 	strls	r0, [r0, -r1]
     4f0:	01000001 	tsteq	r0, r1
     4f4:	01975100 	orrseq	r5, r7, r0, lsl #2
     4f8:	01c80000 	biceq	r0, r8, r0
     4fc:	00010000 	andeq	r0, r1, r0
     500:	0001c855 	andeq	ip, r1, r5, asr r8
     504:	0001cc00 	andeq	ip, r1, r0, lsl #24
     508:	51000100 	mrspl	r0, (UNDEF: 16)
     50c:	000001cc 	andeq	r0, r0, ip, asr #3
     510:	0000037c 	andeq	r0, r0, ip, ror r3
     514:	01f30004 	mvnseq	r0, r4
     518:	037c9f51 	cmneq	ip, #324	; 0x144
     51c:	03840000 	orreq	r0, r4, #0
     520:	00010000 	andeq	r0, r1, r0
     524:	00038455 	andeq	r8, r3, r5, asr r4
     528:	00039000 	andeq	r9, r3, r0
     52c:	f3000400 	vshl.u8	d0, d0, d0
     530:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
     53c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     540:	0c000001 	stceq	0, cr0, [r0], {1}
     544:	01000002 	tsteq	r0, r2
     548:	037c5400 	cmneq	ip, #0, 8
     54c:	03900000 	orrseq	r0, r0, #0
     550:	00010000 	andeq	r0, r1, r0
     554:	00000054 	andeq	r0, r0, r4, asr r0
     558:	00000000 	andeq	r0, r0, r0
     55c:	d8000100 	stmdale	r0, {r8}
     560:	7c000001 	stcvc	0, cr0, [r0], {1}
     564:	01000003 	tsteq	r0, r3
     568:	00005300 	andeq	r5, r0, r0, lsl #6
	...
     574:	01dc0000 	bicseq	r0, ip, r0
     578:	03500000 	cmpeq	r0, #0
     57c:	00010000 	andeq	r0, r1, r0
     580:	0003505c 	andeq	r5, r3, ip, asr r0
     584:	00037c00 	andeq	r7, r3, r0, lsl #24
     588:	77000200 	strvc	r0, [r0, -r0, lsl #4]
     58c:	00000008 	andeq	r0, r0, r8
	...
     598:	0001e000 	andeq	lr, r1, r0
     59c:	00035400 	andeq	r5, r3, r0, lsl #8
     5a0:	5e000100 	adfpls	f0, f0, f0
     5a4:	00000354 	andeq	r0, r0, r4, asr r3
     5a8:	0000037c 	andeq	r0, r0, ip, ror r3
     5ac:	08770006 	ldmdaeq	r7!, {r1, r2}^
     5b0:	9f253106 	svcls	0x00253106
	...
     5bc:	00000001 	andeq	r0, r0, r1
     5c0:	01e00000 	mvneq	r0, r0
     5c4:	02080000 	andeq	r0, r8, #0
     5c8:	00020000 	andeq	r0, r2, r0
     5cc:	02089f30 	andeq	r9, r8, #48, 30	; 0xc0
     5d0:	02340000 	eorseq	r0, r4, #0
     5d4:	00010000 	andeq	r0, r1, r0
     5d8:	00023455 	andeq	r3, r2, r5, asr r4
     5dc:	00037c00 	andeq	r7, r3, r0, lsl #24
     5e0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     5ec:	01d80000 	bicseq	r0, r8, r0
     5f0:	037c0000 	cmneq	ip, #0
     5f4:	00010000 	andeq	r0, r1, r0
     5f8:	00000053 	andeq	r0, r0, r3, asr r0
     5fc:	00000000 	andeq	r0, r0, r0
     600:	00000200 	andeq	r0, r0, r0, lsl #4
     604:	00000000 	andeq	r0, r0, r0
     608:	00017800 	andeq	r7, r1, r0, lsl #16
     60c:	00019700 	andeq	r9, r1, r0, lsl #14
     610:	51000100 	mrspl	r0, (UNDEF: 16)
     614:	00000197 	muleq	r0, r7, r1
     618:	000001c8 	andeq	r0, r0, r8, asr #3
     61c:	c8550001 	ldmdagt	r5, {r0}^
     620:	cc000001 	stcgt	0, cr0, [r0], {1}
     624:	01000001 	tsteq	r0, r1
     628:	037c5100 	cmneq	ip, #0, 2
     62c:	03840000 	orreq	r0, r4, #0
     630:	00010000 	andeq	r0, r1, r0
     634:	00000055 	andeq	r0, r0, r5, asr r0
     638:	00000000 	andeq	r0, r0, r0
     63c:	00000200 	andeq	r0, r0, r0, lsl #4
     640:	00017800 	andeq	r7, r1, r0, lsl #16
     644:	0001cc00 	andeq	ip, r1, r0, lsl #24
     648:	30000200 	andcc	r0, r0, r0, lsl #4
     64c:	00037c9f 	muleq	r3, pc, ip	; <UNPREDICTABLE>
     650:	00038400 	andeq	r8, r3, r0, lsl #8
     654:	30000200 	andcc	r0, r0, r0, lsl #4
     658:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     65c:	00000000 	andeq	r0, r0, r0
     660:	00000200 	andeq	r0, r0, r0, lsl #4
     664:	00017800 	andeq	r7, r1, r0, lsl #16
     668:	0001cc00 	andeq	ip, r1, r0, lsl #24
     66c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     670:	0000037c 	andeq	r0, r0, ip, ror r3
     674:	00000384 	andeq	r0, r0, r4, lsl #7
     678:	00540001 	subseq	r0, r4, r1
	...
     684:	9c000000 	stcls	0, cr0, [r0], {-0}
     688:	c8000001 	stmdagt	r0, {r0}
     68c:	01000001 	tsteq	r0, r1
     690:	037c5800 	cmneq	ip, #0, 16
     694:	03840000 	orreq	r0, r4, #0
     698:	00010000 	andeq	r0, r1, r0
     69c:	00000058 	andeq	r0, r0, r8, asr r0
     6a0:	00000000 	andeq	r0, r0, r0
     6a4:	78000400 	stmdavc	r0, {sl}
     6a8:	88000001 	stmdahi	r0, {r0}
     6ac:	01000001 	tsteq	r0, r1
     6b0:	00005400 	andeq	r5, r0, r0, lsl #8
	...
     6bc:	0000017c 	andeq	r0, r0, ip, ror r1
     6c0:	00000188 	andeq	r0, r0, r8, lsl #3
     6c4:	00560001 	subseq	r0, r6, r1
     6c8:	00000000 	andeq	r0, r0, r0
     6cc:	02000000 	andeq	r0, r0, #0
     6d0:	00019c00 	andeq	r9, r1, r0, lsl #24
     6d4:	0001a800 	andeq	sl, r1, r0, lsl #16
     6d8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     6e4:	00000004 	andeq	r0, r0, r4
     6e8:	0000019c 	muleq	r0, ip, r1
     6ec:	000001c8 	andeq	r0, r0, r8, asr #3
     6f0:	000c0006 	andeq	r0, ip, r6
     6f4:	9f202000 	svcls	0x00202000
     6f8:	0000037c 	andeq	r0, r0, ip, ror r3
     6fc:	00000384 	andeq	r0, r0, r4, lsl #7
     700:	000c0006 	andeq	r0, ip, r6
     704:	9f202000 	svcls	0x00202000
	...
     710:	00000005 	andeq	r0, r0, r5
     714:	0000019c 	muleq	r0, ip, r1
     718:	000001c8 	andeq	r0, r0, r8, asr #3
     71c:	340c0006 	strcc	r0, [ip], #-6
     720:	9f202000 	svcls	0x00202000
     724:	0000037c 	andeq	r0, r0, ip, ror r3
     728:	00000384 	andeq	r0, r0, r4, lsl #7
     72c:	340c0006 	strcc	r0, [ip], #-6
     730:	9f202000 	svcls	0x00202000
	...
     73c:	019c0006 	orrseq	r0, ip, r6
     740:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
     744:	00010000 	andeq	r0, r1, r0
     748:	00000056 	andeq	r0, r0, r6, asr r0
     74c:	00000000 	andeq	r0, r0, r0
     750:	e4010000 	str	r0, [r1], #-0
     754:	f4000001 	vst4.8	{d0-d3}, [r0], r1
     758:	01000001 	tsteq	r0, r1
     75c:	00005100 	andeq	r5, r0, r0, lsl #2
     760:	00000000 	andeq	r0, r0, r0
     764:	01000000 	mrseq	r0, (UNDEF: 0)
     768:	000001e4 	andeq	r0, r0, r4, ror #3
     76c:	000001f4 	strdeq	r0, [r0], -r4
     770:	00530001 	subseq	r0, r3, r1
     774:	00000000 	andeq	r0, r0, r0
     778:	01000000 	mrseq	r0, (UNDEF: 0)
     77c:	0001e800 	andeq	lr, r1, r0, lsl #16
     780:	0001ec00 	andeq	lr, r1, r0, lsl #24
     784:	52000100 	andpl	r0, r0, #0, 2
	...
     790:	01e80000 	mvneq	r0, r0
     794:	01ec0000 	mvneq	r0, r0
     798:	00010000 	andeq	r0, r1, r0
     79c:	00000052 	andeq	r0, r0, r2, asr r0
     7a0:	00000000 	andeq	r0, r0, r0
     7a4:	f4000300 	vst2.8	{d0-d3}, [r0], r0
     7a8:	08000001 	stmdaeq	r0, {r0}
     7ac:	06000002 	streq	r0, [r0], -r2
     7b0:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
     7b4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     7b8:	00000000 	andeq	r0, r0, r0
     7bc:	05000000 	streq	r0, [r0, #-0]
     7c0:	0001f400 	andeq	pc, r1, r0, lsl #8
     7c4:	00037c00 	andeq	r7, r3, r0, lsl #24
     7c8:	0c000600 	stceq	6, cr0, [r0], {-0}
     7cc:	20200000 	eorcs	r0, r0, r0
     7d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     7d4:	00000000 	andeq	r0, r0, r0
     7d8:	f4000600 	vst1.8	{d0-d2}, [r0], r0
     7dc:	7c000001 	stcvc	0, cr0, [r0], {1}
     7e0:	06000003 	streq	r0, [r0], -r3
     7e4:	00340c00 	eorseq	r0, r4, r0, lsl #24
     7e8:	009f2020 	addseq	r2, pc, r0, lsr #32
	...
     7f4:	0001f800 	andeq	pc, r1, r0, lsl #16
     7f8:	00020800 	andeq	r0, r2, r0, lsl #16
     7fc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     808:	020c0100 	andeq	r0, ip, #0, 2
     80c:	021c0000 	andseq	r0, ip, #0
     810:	00010000 	andeq	r0, r1, r0
     814:	00000054 	andeq	r0, r0, r4, asr r0
     818:	00000000 	andeq	r0, r0, r0
     81c:	0c010000 	stceq	0, cr0, [r1], {-0}
     820:	1c000002 	stcne	0, cr0, [r0], {2}
     824:	01000002 	tsteq	r0, r2
     828:	00005300 	andeq	r5, r0, r0, lsl #6
     82c:	00000000 	andeq	r0, r0, r0
     830:	00010000 	andeq	r0, r1, r0
     834:	00000210 	andeq	r0, r0, r0, lsl r2
     838:	00000214 	andeq	r0, r0, r4, lsl r2
     83c:	00520001 	subseq	r0, r2, r1
	...
     848:	00021000 	andeq	r1, r2, r0
     84c:	00021400 	andeq	r1, r2, r0, lsl #8
     850:	52000100 	andpl	r0, r0, #0, 2
	...
     85c:	021c0005 	andseq	r0, ip, #5
     860:	037c0000 	cmneq	ip, #0
     864:	00060000 	andeq	r0, r6, r0
     868:	2000000c 	andcs	r0, r0, ip
     86c:	00009f20 	andeq	r9, r0, r0, lsr #30
     870:	00000000 	andeq	r0, r0, r0
     874:	00060000 	andeq	r0, r6, r0
     878:	0000021c 	andeq	r0, r0, ip, lsl r2
     87c:	0000037c 	andeq	r0, r0, ip, ror r3
     880:	340c0006 	strcc	r0, [ip], #-6
     884:	9f202000 	svcls	0x00202000
	...
     890:	021c0007 	andseq	r0, ip, #7
     894:	02280000 	eoreq	r0, r8, #0
     898:	00010000 	andeq	r0, r1, r0
     89c:	00000051 	andeq	r0, r0, r1, asr r0
     8a0:	00000000 	andeq	r0, r0, r0
     8a4:	3c010000 	stccc	0, cr0, [r1], {-0}
     8a8:	4c000002 	stcmi	0, cr0, [r0], {2}
     8ac:	01000002 	tsteq	r0, r2
     8b0:	00005400 	andeq	r5, r0, r0, lsl #8
     8b4:	00000000 	andeq	r0, r0, r0
     8b8:	01000000 	mrseq	r0, (UNDEF: 0)
     8bc:	0000023c 	andeq	r0, r0, ip, lsr r2
     8c0:	0000024c 	andeq	r0, r0, ip, asr #4
     8c4:	00530001 	subseq	r0, r3, r1
     8c8:	00000000 	andeq	r0, r0, r0
     8cc:	01000000 	mrseq	r0, (UNDEF: 0)
     8d0:	00024000 	andeq	r4, r2, r0
     8d4:	00024400 	andeq	r4, r2, r0, lsl #8
     8d8:	52000100 	andpl	r0, r0, #0, 2
	...
     8e4:	02400000 	subeq	r0, r0, #0
     8e8:	02440000 	subeq	r0, r4, #0
     8ec:	00010000 	andeq	r0, r1, r0
     8f0:	00000052 	andeq	r0, r0, r2, asr r0
     8f4:	00000000 	andeq	r0, r0, r0
     8f8:	4c000500 	cfstr32mi	mvfx0, [r0], {-0}
     8fc:	7c000002 	stcvc	0, cr0, [r0], {2}
     900:	06000003 	streq	r0, [r0], -r3
     904:	00000c00 	andeq	r0, r0, r0, lsl #24
     908:	009f2020 	addseq	r2, pc, r0, lsr #32
     90c:	00000000 	andeq	r0, r0, r0
     910:	06000000 	streq	r0, [r0], -r0
     914:	00024c00 	andeq	r4, r2, r0, lsl #24
     918:	00037c00 	andeq	r7, r3, r0, lsl #24
     91c:	0c000600 	stceq	6, cr0, [r0], {-0}
     920:	20200034 	eorcs	r0, r0, r4, lsr r0
     924:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     928:	00000000 	andeq	r0, r0, r0
     92c:	4c000700 	stcmi	7, cr0, [r0], {-0}
     930:	58000002 	stmdapl	r0, {r1}
     934:	01000002 	tsteq	r0, r2
     938:	00005100 	andeq	r5, r0, r0, lsl #2
     93c:	00000000 	andeq	r0, r0, r0
     940:	01000000 	mrseq	r0, (UNDEF: 0)
     944:	00000268 	andeq	r0, r0, r8, ror #4
     948:	00000278 	andeq	r0, r0, r8, ror r2
     94c:	00540001 	subseq	r0, r4, r1
	...
     958:	00026801 	andeq	r6, r2, r1, lsl #16
     95c:	00027800 	andeq	r7, r2, r0, lsl #16
     960:	53000100 	movwpl	r0, #256	; 0x100
	...
     96c:	026c0001 	rsbeq	r0, ip, #1
     970:	02700000 	rsbseq	r0, r0, #0
     974:	00010000 	andeq	r0, r1, r0
     978:	00000052 	andeq	r0, r0, r2, asr r0
     97c:	00000000 	andeq	r0, r0, r0
     980:	6c000000 	stcvs	0, cr0, [r0], {-0}
     984:	70000002 	andvc	r0, r0, r2
     988:	01000002 	tsteq	r0, r2
     98c:	00005200 	andeq	r5, r0, r0, lsl #4
     990:	00000000 	andeq	r0, r0, r0
     994:	00050000 	andeq	r0, r5, r0
     998:	00000278 	andeq	r0, r0, r8, ror r2
     99c:	0000037c 	andeq	r0, r0, ip, ror r3
     9a0:	000c0006 	andeq	r0, ip, r6
     9a4:	9f202000 	svcls	0x00202000
	...
     9b0:	02780006 	rsbseq	r0, r8, #6
     9b4:	037c0000 	cmneq	ip, #0
     9b8:	00060000 	andeq	r0, r6, r0
     9bc:	2000340c 	andcs	r3, r0, ip, lsl #8
     9c0:	00009f20 	andeq	r9, r0, r0, lsr #30
     9c4:	00000000 	andeq	r0, r0, r0
     9c8:	00070000 	andeq	r0, r7, r0
     9cc:	00000278 	andeq	r0, r0, r8, ror r2
     9d0:	00000284 	andeq	r0, r0, r4, lsl #5
     9d4:	00510001 	subseq	r0, r1, r1
	...
     9e0:	00029801 	andeq	r9, r2, r1, lsl #16
     9e4:	0002a800 	andeq	sl, r2, r0, lsl #16
     9e8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     9f4:	02980100 	addseq	r0, r8, #0, 2
     9f8:	02a80000 	adceq	r0, r8, #0
     9fc:	00010000 	andeq	r0, r1, r0
     a00:	00000053 	andeq	r0, r0, r3, asr r0
     a04:	00000000 	andeq	r0, r0, r0
     a08:	9c000100 	stflss	f0, [r0], {-0}
     a0c:	a0000002 	andge	r0, r0, r2
     a10:	01000002 	tsteq	r0, r2
     a14:	00005200 	andeq	r5, r0, r0, lsl #4
	...
     a20:	0000029c 	muleq	r0, ip, r2
     a24:	000002a0 	andeq	r0, r0, r0, lsr #5
     a28:	00520001 	subseq	r0, r2, r1
     a2c:	00000000 	andeq	r0, r0, r0
     a30:	05000000 	streq	r0, [r0, #-0]
     a34:	0002a800 	andeq	sl, r2, r0, lsl #16
     a38:	00037c00 	andeq	r7, r3, r0, lsl #24
     a3c:	0c000600 	stceq	6, cr0, [r0], {-0}
     a40:	20200000 	eorcs	r0, r0, r0
     a44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a48:	00000000 	andeq	r0, r0, r0
     a4c:	a8000600 	stmdage	r0, {r9, sl}
     a50:	7c000002 	stcvc	0, cr0, [r0], {2}
     a54:	06000003 	streq	r0, [r0], -r3
     a58:	00340c00 	eorseq	r0, r4, r0, lsl #24
     a5c:	009f2020 	addseq	r2, pc, r0, lsr #32
     a60:	00000000 	andeq	r0, r0, r0
     a64:	07000000 	streq	r0, [r0, -r0]
     a68:	0002a800 	andeq	sl, r2, r0, lsl #16
     a6c:	0002b400 	andeq	fp, r2, r0, lsl #8
     a70:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     a7c:	02c80100 	sbceq	r0, r8, #0, 2
     a80:	02d80000 	sbcseq	r0, r8, #0
     a84:	00010000 	andeq	r0, r1, r0
     a88:	00000054 	andeq	r0, r0, r4, asr r0
     a8c:	00000000 	andeq	r0, r0, r0
     a90:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
     a94:	d8000002 	stmdale	r0, {r1}
     a98:	01000002 	tsteq	r0, r2
     a9c:	00005300 	andeq	r5, r0, r0, lsl #6
     aa0:	00000000 	andeq	r0, r0, r0
     aa4:	00010000 	andeq	r0, r1, r0
     aa8:	000002cc 	andeq	r0, r0, ip, asr #5
     aac:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ab0:	00520001 	subseq	r0, r2, r1
	...
     abc:	0002cc00 	andeq	ip, r2, r0, lsl #24
     ac0:	0002d000 	andeq	sp, r2, r0
     ac4:	52000100 	andpl	r0, r0, #0, 2
	...
     ad0:	02d80005 	sbcseq	r0, r8, #5
     ad4:	037c0000 	cmneq	ip, #0
     ad8:	00060000 	andeq	r0, r6, r0
     adc:	2000000c 	andcs	r0, r0, ip
     ae0:	00009f20 	andeq	r9, r0, r0, lsr #30
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	00060000 	andeq	r0, r6, r0
     aec:	000002d8 	ldrdeq	r0, [r0], -r8
     af0:	0000037c 	andeq	r0, r0, ip, ror r3
     af4:	340c0006 	strcc	r0, [ip], #-6
     af8:	9f202000 	svcls	0x00202000
	...
     b04:	02d80007 	sbcseq	r0, r8, #7
     b08:	02e40000 	rsceq	r0, r4, #0
     b0c:	00010000 	andeq	r0, r1, r0
     b10:	00000051 	andeq	r0, r0, r1, asr r0
     b14:	00000000 	andeq	r0, r0, r0
     b18:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
     b1c:	08000002 	stmdaeq	r0, {r1}
     b20:	01000003 	tsteq	r0, r3
     b24:	00005400 	andeq	r5, r0, r0, lsl #8
     b28:	00000000 	andeq	r0, r0, r0
     b2c:	01000000 	mrseq	r0, (UNDEF: 0)
     b30:	000002f8 	strdeq	r0, [r0], -r8
     b34:	00000308 	andeq	r0, r0, r8, lsl #6
     b38:	00530001 	subseq	r0, r3, r1
     b3c:	00000000 	andeq	r0, r0, r0
     b40:	01000000 	mrseq	r0, (UNDEF: 0)
     b44:	0002fc00 	andeq	pc, r2, r0, lsl #24
     b48:	00030000 	andeq	r0, r3, r0
     b4c:	52000100 	andpl	r0, r0, #0, 2
	...
     b58:	02fc0000 	rscseq	r0, ip, #0
     b5c:	03000000 	movweq	r0, #0
     b60:	00010000 	andeq	r0, r1, r0
     b64:	00000052 	andeq	r0, r0, r2, asr r0
     b68:	00000000 	andeq	r0, r0, r0
     b6c:	08000500 	stmdaeq	r0, {r8, sl}
     b70:	7c000003 	stcvc	0, cr0, [r0], {3}
     b74:	06000003 	streq	r0, [r0], -r3
     b78:	00000c00 	andeq	r0, r0, r0, lsl #24
     b7c:	009f2020 	addseq	r2, pc, r0, lsr #32
     b80:	00000000 	andeq	r0, r0, r0
     b84:	06000000 	streq	r0, [r0], -r0
     b88:	00030800 	andeq	r0, r3, r0, lsl #16
     b8c:	00037c00 	andeq	r7, r3, r0, lsl #24
     b90:	0c000600 	stceq	6, cr0, [r0], {-0}
     b94:	20200034 	eorcs	r0, r0, r4, lsr r0
     b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b9c:	00000000 	andeq	r0, r0, r0
     ba0:	08000700 	stmdaeq	r0, {r8, r9, sl}
     ba4:	14000003 	strne	r0, [r0], #-3
     ba8:	01000003 	tsteq	r0, r3
     bac:	00005100 	andeq	r5, r0, r0, lsl #2
     bb0:	00000000 	andeq	r0, r0, r0
     bb4:	01000000 	mrseq	r0, (UNDEF: 0)
     bb8:	00000324 	andeq	r0, r0, r4, lsr #6
     bbc:	00000334 	andeq	r0, r0, r4, lsr r3
     bc0:	00540001 	subseq	r0, r4, r1
	...
     bcc:	00032401 	andeq	r2, r3, r1, lsl #8
     bd0:	00033400 	andeq	r3, r3, r0, lsl #8
     bd4:	53000100 	movwpl	r0, #256	; 0x100
	...
     be0:	03280001 			; <UNDEFINED> instruction: 0x03280001
     be4:	032c0000 			; <UNDEFINED> instruction: 0x032c0000
     be8:	00010000 	andeq	r0, r1, r0
     bec:	00000052 	andeq	r0, r0, r2, asr r0
     bf0:	00000000 	andeq	r0, r0, r0
     bf4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     bf8:	2c000003 	stccs	0, cr0, [r0], {3}
     bfc:	01000003 	tsteq	r0, r3
     c00:	00005200 	andeq	r5, r0, r0, lsl #4
     c04:	00000000 	andeq	r0, r0, r0
     c08:	00050000 	andeq	r0, r5, r0
     c0c:	00000334 	andeq	r0, r0, r4, lsr r3
     c10:	0000037c 	andeq	r0, r0, ip, ror r3
     c14:	000c0006 	andeq	r0, ip, r6
     c18:	9f202000 	svcls	0x00202000
	...
     c24:	03340006 	teqeq	r4, #6
     c28:	037c0000 	cmneq	ip, #0
     c2c:	00060000 	andeq	r0, r6, r0
     c30:	2000340c 	andcs	r3, r0, ip, lsl #8
     c34:	00009f20 	andeq	r9, r0, r0, lsr #30
     c38:	00000000 	andeq	r0, r0, r0
     c3c:	00070000 	andeq	r0, r7, r0
     c40:	00000334 	andeq	r0, r0, r4, lsr r3
     c44:	00000340 	andeq	r0, r0, r0, asr #6
     c48:	00510001 	subseq	r0, r1, r1
	...
     c54:	00035400 	andeq	r5, r3, r0, lsl #8
     c58:	00037c00 	andeq	r7, r3, r0, lsl #24
     c5c:	5e000100 	adfpls	f0, f0, f0
	...
     c68:	03540000 	cmpeq	r4, #0
     c6c:	037c0000 	cmneq	ip, #0
     c70:	00010000 	andeq	r0, r1, r0
     c74:	00000053 	andeq	r0, r0, r3, asr r0
     c78:	00000000 	andeq	r0, r0, r0
     c7c:	54000000 	strpl	r0, [r0], #-0
     c80:	7c000003 	stcvc	0, cr0, [r0], {3}
     c84:	02000003 	andeq	r0, r0, #3
     c88:	009f3100 	addseq	r3, pc, r0, lsl #2
     c8c:	00000000 	andeq	r0, r0, r0
     c90:	05000000 	streq	r0, [r0, #-0]
     c94:	00035400 	andeq	r5, r3, r0, lsl #8
     c98:	00037c00 	andeq	r7, r3, r0, lsl #24
     c9c:	0c000600 	stceq	6, cr0, [r0], {-0}
     ca0:	20200000 	eorcs	r0, r0, r0
     ca4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ca8:	00000000 	andeq	r0, r0, r0
     cac:	54000600 	strpl	r0, [r0], #-1536	; 0xfffffa00
     cb0:	7c000003 	stcvc	0, cr0, [r0], {3}
     cb4:	06000003 	streq	r0, [r0], -r3
     cb8:	00340c00 	eorseq	r0, r4, r0, lsl #24
     cbc:	009f2020 	addseq	r2, pc, r0, lsr #32
     cc0:	00000000 	andeq	r0, r0, r0
     cc4:	07000000 	streq	r0, [r0, -r0]
     cc8:	00035400 	andeq	r5, r3, r0, lsl #8
     ccc:	00036000 	andeq	r6, r3, r0
     cd0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     cdc:	036c0000 	cmneq	ip, #0
     ce0:	03700000 	cmneq	r0, #0
     ce4:	00010000 	andeq	r0, r1, r0
     ce8:	00000052 	andeq	r0, r0, r2, asr r0
	...
     cf8:	00001c00 	andeq	r1, r0, r0, lsl #24
     cfc:	50000100 	andpl	r0, r0, r0, lsl #2
     d00:	0000001c 	andeq	r0, r0, ip, lsl r0
     d04:	0000016c 	andeq	r0, r0, ip, ror #2
     d08:	01f30004 	mvnseq	r0, r4
     d0c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     d1c:	00180000 	andseq	r0, r8, r0
     d20:	00010000 	andeq	r0, r1, r0
     d24:	00001851 	andeq	r1, r0, r1, asr r8
     d28:	00016c00 	andeq	r6, r1, r0, lsl #24
     d2c:	f3000400 	vshl.u8	d0, d0, d0
     d30:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
     d3c:	00000c00 	andeq	r0, r0, r0, lsl #24
     d40:	00016c00 	andeq	r6, r1, r0, lsl #24
     d44:	77000600 	strvc	r0, [r0, -r0, lsl #12]
     d48:	1aff0800 	bne	fffc2d50 <sw_uart_read_timeout+0xfffc2784>
     d4c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d50:	00000000 	andeq	r0, r0, r0
     d54:	10000000 	andne	r0, r0, r0
     d58:	6c000000 	stcvs	0, cr0, [r0], {-0}
     d5c:	01000001 	tsteq	r0, r1
     d60:	00005600 	andeq	r5, r0, r0, lsl #12
	...
     d6c:	00100000 	andseq	r0, r0, r0
     d70:	00340000 	eorseq	r0, r4, r0
     d74:	00010000 	andeq	r0, r1, r0
     d78:	00003456 	andeq	r3, r0, r6, asr r4
     d7c:	00016c00 	andeq	r6, r1, r0, lsl #24
     d80:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     d8c:	00140001 	andseq	r0, r4, r1
     d90:	016c0000 	cmneq	ip, r0
     d94:	00010000 	andeq	r0, r1, r0
     d98:	00000054 	andeq	r0, r0, r4, asr r0
     d9c:	00000000 	andeq	r0, r0, r0
     da0:	14000000 	strne	r0, [r0], #-0
     da4:	6c000000 	stcvs	0, cr0, [r0], {-0}
     da8:	01000001 	tsteq	r0, r1
     dac:	00005400 	andeq	r5, r0, r0, lsl #8
     db0:	00000000 	andeq	r0, r0, r0
     db4:	01030000 	mrseq	r0, (UNDEF: 3)
     db8:	00000014 	andeq	r0, r0, r4, lsl r0
     dbc:	00000030 	andeq	r0, r0, r0, lsr r0
     dc0:	00560001 	subseq	r0, r6, r1
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	03000000 	movweq	r0, #0
     dcc:	00001401 	andeq	r1, r0, r1, lsl #8
     dd0:	00003000 	andeq	r3, r0, r0
     dd4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     de0:	00140103 	andseq	r0, r4, r3, lsl #2
     de4:	00300000 	eorseq	r0, r0, r0
     de8:	00020000 	andeq	r0, r2, r0
     dec:	00009f30 	andeq	r9, r0, r0, lsr pc
     df0:	00000000 	andeq	r0, r0, r0
     df4:	01030000 	mrseq	r0, (UNDEF: 3)
     df8:	00000014 	andeq	r0, r0, r4, lsl r0
     dfc:	00000030 	andeq	r0, r0, r0, lsr r0
     e00:	00570001 	subseq	r0, r7, r1
     e04:	00000000 	andeq	r0, r0, r0
     e08:	01000000 	mrseq	r0, (UNDEF: 0)
     e0c:	00002001 	andeq	r2, r0, r1
     e10:	00003000 	andeq	r3, r0, r0
     e14:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     e20:	00200101 	eoreq	r0, r0, r1, lsl #2
     e24:	00300000 	eorseq	r0, r0, r0
     e28:	00010000 	andeq	r0, r1, r0
     e2c:	00000054 	andeq	r0, r0, r4, asr r0
     e30:	00000000 	andeq	r0, r0, r0
     e34:	24000100 	strcs	r0, [r0], #-256	; 0xffffff00
     e38:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     e3c:	01000000 	mrseq	r0, (UNDEF: 0)
     e40:	00005300 	andeq	r5, r0, r0, lsl #6
	...
     e4c:	00000024 	andeq	r0, r0, r4, lsr #32
     e50:	00000028 	andeq	r0, r0, r8, lsr #32
     e54:	00530001 	subseq	r0, r3, r1
     e58:	00000000 	andeq	r0, r0, r0
     e5c:	01000000 	mrseq	r0, (UNDEF: 0)
     e60:	00003401 	andeq	r3, r0, r1, lsl #8
     e64:	00005000 	andeq	r5, r0, r0
     e68:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     e74:	00340101 	eorseq	r0, r4, r1, lsl #2
     e78:	00500000 	subseq	r0, r0, r0
     e7c:	00010000 	andeq	r0, r1, r0
     e80:	00000054 	andeq	r0, r0, r4, asr r0
     e84:	00000000 	andeq	r0, r0, r0
     e88:	00000100 	andeq	r0, r0, r0, lsl #2
     e8c:	34010000 	strcc	r0, [r1], #-0
     e90:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
     e94:	05000000 	streq	r0, [r0, #-0]
     e98:	31007800 	tstcc	r0, r0, lsl #16
     e9c:	00389f1a 	eorseq	r9, r8, sl, lsl pc
     ea0:	003f0000 	eorseq	r0, pc, r0
     ea4:	00010000 	andeq	r0, r1, r0
     ea8:	00003f51 	andeq	r3, r0, r1, asr pc
     eac:	00005000 	andeq	r5, r0, r0
     eb0:	78000500 	stmdavc	r0, {r8, sl}
     eb4:	9f1a3100 	svcls	0x001a3100
	...
     ec0:	00340101 	eorseq	r0, r4, r1, lsl #2
     ec4:	00500000 	subseq	r0, r0, r0
     ec8:	00010000 	andeq	r0, r1, r0
     ecc:	00000057 	andeq	r0, r0, r7, asr r0
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	40010100 	andmi	r0, r1, r0, lsl #2
     ed8:	50000000 	andpl	r0, r0, r0
     edc:	01000000 	mrseq	r0, (UNDEF: 0)
     ee0:	00005500 	andeq	r5, r0, r0, lsl #10
     ee4:	00000000 	andeq	r0, r0, r0
     ee8:	01010000 	mrseq	r0, (UNDEF: 1)
     eec:	00000040 	andeq	r0, r0, r0, asr #32
     ef0:	00000050 	andeq	r0, r0, r0, asr r0
     ef4:	00540001 	subseq	r0, r4, r1
     ef8:	00000000 	andeq	r0, r0, r0
     efc:	01000000 	mrseq	r0, (UNDEF: 0)
     f00:	00004400 	andeq	r4, r0, r0, lsl #8
     f04:	00004800 	andeq	r4, r0, r0, lsl #16
     f08:	53000100 	movwpl	r0, #256	; 0x100
	...
     f14:	00440000 	subeq	r0, r4, r0
     f18:	00480000 	subeq	r0, r8, r0
     f1c:	00010000 	andeq	r0, r1, r0
     f20:	00000053 	andeq	r0, r0, r3, asr r0
     f24:	00000000 	andeq	r0, r0, r0
     f28:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
     f2c:	74000000 	strvc	r0, [r0], #-0
     f30:	01000000 	mrseq	r0, (UNDEF: 0)
     f34:	00005500 	andeq	r5, r0, r0, lsl #10
     f38:	00000000 	andeq	r0, r0, r0
     f3c:	01000000 	mrseq	r0, (UNDEF: 0)
     f40:	00000058 	andeq	r0, r0, r8, asr r0
     f44:	00000074 	andeq	r0, r0, r4, ror r0
     f48:	00540001 	subseq	r0, r4, r1
	...
     f58:	00005801 	andeq	r5, r0, r1, lsl #16
     f5c:	00005c00 	andeq	r5, r0, r0, lsl #24
     f60:	71000500 	tstvc	r0, r0, lsl #10
     f64:	9f1a3100 	svcls	0x001a3100
     f68:	0000005c 	andeq	r0, r0, ip, asr r0
     f6c:	00000063 	andeq	r0, r0, r3, rrx
     f70:	63510001 	cmpvs	r1, #1
     f74:	74000000 	strvc	r0, [r0], #-0
     f78:	07000000 	streq	r0, [r0, -r0]
     f7c:	31007800 	tstcc	r0, r0, lsl #16
     f80:	9f1a3125 	svcls	0x001a3125
	...
     f8c:	00580100 	subseq	r0, r8, r0, lsl #2
     f90:	00740000 	rsbseq	r0, r4, r0
     f94:	00010000 	andeq	r0, r1, r0
     f98:	00000057 	andeq	r0, r0, r7, asr r0
     f9c:	00000000 	andeq	r0, r0, r0
     fa0:	64010100 	strvs	r0, [r1], #-256	; 0xffffff00
     fa4:	74000000 	strvc	r0, [r0], #-0
     fa8:	01000000 	mrseq	r0, (UNDEF: 0)
     fac:	00005500 	andeq	r5, r0, r0, lsl #10
     fb0:	00000000 	andeq	r0, r0, r0
     fb4:	01010000 	mrseq	r0, (UNDEF: 1)
     fb8:	00000064 	andeq	r0, r0, r4, rrx
     fbc:	00000074 	andeq	r0, r0, r4, ror r0
     fc0:	00540001 	subseq	r0, r4, r1
     fc4:	00000000 	andeq	r0, r0, r0
     fc8:	01000000 	mrseq	r0, (UNDEF: 0)
     fcc:	00006800 	andeq	r6, r0, r0, lsl #16
     fd0:	00006c00 	andeq	r6, r0, r0, lsl #24
     fd4:	53000100 	movwpl	r0, #256	; 0x100
	...
     fe0:	00680000 	rsbeq	r0, r8, r0
     fe4:	006c0000 	rsbeq	r0, ip, r0
     fe8:	00010000 	andeq	r0, r1, r0
     fec:	00000053 	andeq	r0, r0, r3, asr r0
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	7c010000 	stcvc	0, cr0, [r1], {-0}
     ff8:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     ffc:	01000000 	mrseq	r0, (UNDEF: 0)
    1000:	00005500 	andeq	r5, r0, r0, lsl #10
    1004:	00000000 	andeq	r0, r0, r0
    1008:	01000000 	mrseq	r0, (UNDEF: 0)
    100c:	0000007c 	andeq	r0, r0, ip, ror r0
    1010:	00000098 	muleq	r0, r8, r0
    1014:	00540001 	subseq	r0, r4, r1
	...
    1024:	00007c01 	andeq	r7, r0, r1, lsl #24
    1028:	00008000 	andeq	r8, r0, r0
    102c:	71000500 	tstvc	r0, r0, lsl #10
    1030:	9f1a3100 	svcls	0x001a3100
    1034:	00000080 	andeq	r0, r0, r0, lsl #1
    1038:	00000087 	andeq	r0, r0, r7, lsl #1
    103c:	87510001 	ldrbhi	r0, [r1, -r1]
    1040:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    1044:	07000000 	streq	r0, [r0, -r0]
    1048:	32007800 	andcc	r7, r0, #0, 16
    104c:	9f1a3125 	svcls	0x001a3125
	...
    1058:	007c0100 	rsbseq	r0, ip, r0, lsl #2
    105c:	00980000 	addseq	r0, r8, r0
    1060:	00010000 	andeq	r0, r1, r0
    1064:	00000057 	andeq	r0, r0, r7, asr r0
    1068:	00000000 	andeq	r0, r0, r0
    106c:	88010100 	stmdahi	r1, {r8}
    1070:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    1074:	01000000 	mrseq	r0, (UNDEF: 0)
    1078:	00005500 	andeq	r5, r0, r0, lsl #10
    107c:	00000000 	andeq	r0, r0, r0
    1080:	01010000 	mrseq	r0, (UNDEF: 1)
    1084:	00000088 	andeq	r0, r0, r8, lsl #1
    1088:	00000098 	muleq	r0, r8, r0
    108c:	00540001 	subseq	r0, r4, r1
    1090:	00000000 	andeq	r0, r0, r0
    1094:	01000000 	mrseq	r0, (UNDEF: 0)
    1098:	00008c00 	andeq	r8, r0, r0, lsl #24
    109c:	00009000 	andeq	r9, r0, r0
    10a0:	53000100 	movwpl	r0, #256	; 0x100
	...
    10ac:	008c0000 	addeq	r0, ip, r0
    10b0:	00900000 	addseq	r0, r0, r0
    10b4:	00010000 	andeq	r0, r1, r0
    10b8:	00000053 	andeq	r0, r0, r3, asr r0
    10bc:	00000000 	andeq	r0, r0, r0
    10c0:	a0010000 	andge	r0, r1, r0
    10c4:	bc000000 	stclt	0, cr0, [r0], {-0}
    10c8:	01000000 	mrseq	r0, (UNDEF: 0)
    10cc:	00005500 	andeq	r5, r0, r0, lsl #10
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	01000000 	mrseq	r0, (UNDEF: 0)
    10d8:	000000a0 	andeq	r0, r0, r0, lsr #1
    10dc:	000000bc 	strheq	r0, [r0], -ip
    10e0:	00540001 	subseq	r0, r4, r1
	...
    10f0:	0000a001 	andeq	sl, r0, r1
    10f4:	0000a400 	andeq	sl, r0, r0, lsl #8
    10f8:	71000500 	tstvc	r0, r0, lsl #10
    10fc:	9f1a3100 	svcls	0x001a3100
    1100:	000000a4 	andeq	r0, r0, r4, lsr #1
    1104:	000000ab 	andeq	r0, r0, fp, lsr #1
    1108:	ab510001 	blge	1441114 <sw_uart_read_timeout+0x1440b48>
    110c:	bc000000 	stclt	0, cr0, [r0], {-0}
    1110:	07000000 	streq	r0, [r0, -r0]
    1114:	33007800 	movwcc	r7, #2048	; 0x800
    1118:	9f1a3125 	svcls	0x001a3125
	...
    1124:	00a00100 	adceq	r0, r0, r0, lsl #2
    1128:	00bc0000 	adcseq	r0, ip, r0
    112c:	00010000 	andeq	r0, r1, r0
    1130:	00000057 	andeq	r0, r0, r7, asr r0
    1134:	00000000 	andeq	r0, r0, r0
    1138:	ac010100 	stfges	f0, [r1], {-0}
    113c:	bc000000 	stclt	0, cr0, [r0], {-0}
    1140:	01000000 	mrseq	r0, (UNDEF: 0)
    1144:	00005500 	andeq	r5, r0, r0, lsl #10
    1148:	00000000 	andeq	r0, r0, r0
    114c:	01010000 	mrseq	r0, (UNDEF: 1)
    1150:	000000ac 	andeq	r0, r0, ip, lsr #1
    1154:	000000bc 	strheq	r0, [r0], -ip
    1158:	00540001 	subseq	r0, r4, r1
    115c:	00000000 	andeq	r0, r0, r0
    1160:	01000000 	mrseq	r0, (UNDEF: 0)
    1164:	0000b000 	andeq	fp, r0, r0
    1168:	0000b400 	andeq	fp, r0, r0, lsl #8
    116c:	53000100 	movwpl	r0, #256	; 0x100
	...
    1178:	00b00000 	adcseq	r0, r0, r0
    117c:	00b40000 	adcseq	r0, r4, r0
    1180:	00010000 	andeq	r0, r1, r0
    1184:	00000053 	andeq	r0, r0, r3, asr r0
    1188:	00000000 	andeq	r0, r0, r0
    118c:	c4010000 	strgt	r0, [r1], #-0
    1190:	e0000000 	and	r0, r0, r0
    1194:	01000000 	mrseq	r0, (UNDEF: 0)
    1198:	00005500 	andeq	r5, r0, r0, lsl #10
    119c:	00000000 	andeq	r0, r0, r0
    11a0:	01000000 	mrseq	r0, (UNDEF: 0)
    11a4:	000000c4 	andeq	r0, r0, r4, asr #1
    11a8:	000000e0 	andeq	r0, r0, r0, ror #1
    11ac:	00540001 	subseq	r0, r4, r1
	...
    11bc:	0000c401 	andeq	ip, r0, r1, lsl #8
    11c0:	0000c800 	andeq	ip, r0, r0, lsl #16
    11c4:	71000500 	tstvc	r0, r0, lsl #10
    11c8:	9f1a3100 	svcls	0x001a3100
    11cc:	000000c8 	andeq	r0, r0, r8, asr #1
    11d0:	000000cf 	andeq	r0, r0, pc, asr #1
    11d4:	cf510001 	svcgt	0x00510001
    11d8:	e0000000 	and	r0, r0, r0
    11dc:	07000000 	streq	r0, [r0, -r0]
    11e0:	34007800 	strcc	r7, [r0], #-2048	; 0xfffff800
    11e4:	9f1a3125 	svcls	0x001a3125
	...
    11f0:	00c40100 	sbceq	r0, r4, r0, lsl #2
    11f4:	00e00000 	rsceq	r0, r0, r0
    11f8:	00010000 	andeq	r0, r1, r0
    11fc:	00000057 	andeq	r0, r0, r7, asr r0
    1200:	00000000 	andeq	r0, r0, r0
    1204:	d0010100 	andle	r0, r1, r0, lsl #2
    1208:	e0000000 	and	r0, r0, r0
    120c:	01000000 	mrseq	r0, (UNDEF: 0)
    1210:	00005500 	andeq	r5, r0, r0, lsl #10
    1214:	00000000 	andeq	r0, r0, r0
    1218:	01010000 	mrseq	r0, (UNDEF: 1)
    121c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1220:	000000e0 	andeq	r0, r0, r0, ror #1
    1224:	00540001 	subseq	r0, r4, r1
    1228:	00000000 	andeq	r0, r0, r0
    122c:	01000000 	mrseq	r0, (UNDEF: 0)
    1230:	0000d400 	andeq	sp, r0, r0, lsl #8
    1234:	0000d800 	andeq	sp, r0, r0, lsl #16
    1238:	53000100 	movwpl	r0, #256	; 0x100
	...
    1244:	00d40000 	sbcseq	r0, r4, r0
    1248:	00d80000 	sbcseq	r0, r8, r0
    124c:	00010000 	andeq	r0, r1, r0
    1250:	00000053 	andeq	r0, r0, r3, asr r0
    1254:	00000000 	andeq	r0, r0, r0
    1258:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    125c:	04000000 	streq	r0, [r0], #-0
    1260:	01000001 	tsteq	r0, r1
    1264:	00005500 	andeq	r5, r0, r0, lsl #10
    1268:	00000000 	andeq	r0, r0, r0
    126c:	01000000 	mrseq	r0, (UNDEF: 0)
    1270:	000000e8 	andeq	r0, r0, r8, ror #1
    1274:	00000104 	andeq	r0, r0, r4, lsl #2
    1278:	00540001 	subseq	r0, r4, r1
	...
    1288:	0000e801 	andeq	lr, r0, r1, lsl #16
    128c:	0000ec00 	andeq	lr, r0, r0, lsl #24
    1290:	71000500 	tstvc	r0, r0, lsl #10
    1294:	9f1a3100 	svcls	0x001a3100
    1298:	000000ec 	andeq	r0, r0, ip, ror #1
    129c:	000000f3 	strdeq	r0, [r0], -r3
    12a0:	f3510001 	vhadd.u16	d16, d1, d1
    12a4:	04000000 	streq	r0, [r0], #-0
    12a8:	07000001 	streq	r0, [r0, -r1]
    12ac:	35007800 	strcc	r7, [r0, #-2048]	; 0xfffff800
    12b0:	9f1a3125 	svcls	0x001a3125
	...
    12bc:	00e80100 	rsceq	r0, r8, r0, lsl #2
    12c0:	01040000 	mrseq	r0, (UNDEF: 4)
    12c4:	00010000 	andeq	r0, r1, r0
    12c8:	00000057 	andeq	r0, r0, r7, asr r0
    12cc:	00000000 	andeq	r0, r0, r0
    12d0:	f4010100 	vst4.8	{d0,d2,d4,d6}, [r1], r0
    12d4:	04000000 	streq	r0, [r0], #-0
    12d8:	01000001 	tsteq	r0, r1
    12dc:	00005500 	andeq	r5, r0, r0, lsl #10
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	01010000 	mrseq	r0, (UNDEF: 1)
    12e8:	000000f4 	strdeq	r0, [r0], -r4
    12ec:	00000104 	andeq	r0, r0, r4, lsl #2
    12f0:	00540001 	subseq	r0, r4, r1
    12f4:	00000000 	andeq	r0, r0, r0
    12f8:	01000000 	mrseq	r0, (UNDEF: 0)
    12fc:	0000f800 	andeq	pc, r0, r0, lsl #16
    1300:	0000fc00 	andeq	pc, r0, r0, lsl #24
    1304:	53000100 	movwpl	r0, #256	; 0x100
	...
    1310:	00f80000 	rscseq	r0, r8, r0
    1314:	00fc0000 	rscseq	r0, ip, r0
    1318:	00010000 	andeq	r0, r1, r0
    131c:	00000053 	andeq	r0, r0, r3, asr r0
    1320:	00000000 	andeq	r0, r0, r0
    1324:	0c010000 	stceq	0, cr0, [r1], {-0}
    1328:	28000001 	stmdacs	r0, {r0}
    132c:	01000001 	tsteq	r0, r1
    1330:	00005500 	andeq	r5, r0, r0, lsl #10
    1334:	00000000 	andeq	r0, r0, r0
    1338:	01000000 	mrseq	r0, (UNDEF: 0)
    133c:	0000010c 	andeq	r0, r0, ip, lsl #2
    1340:	00000128 	andeq	r0, r0, r8, lsr #2
    1344:	00540001 	subseq	r0, r4, r1
	...
    1354:	00010c01 	andeq	r0, r1, r1, lsl #24
    1358:	00011000 	andeq	r1, r1, r0
    135c:	71000500 	tstvc	r0, r0, lsl #10
    1360:	9f1a3100 	svcls	0x001a3100
    1364:	00000110 	andeq	r0, r0, r0, lsl r1
    1368:	00000117 	andeq	r0, r0, r7, lsl r1
    136c:	17510001 	ldrbne	r0, [r1, -r1]
    1370:	28000001 	stmdacs	r0, {r0}
    1374:	07000001 	streq	r0, [r0, -r1]
    1378:	36007800 	strcc	r7, [r0], -r0, lsl #16
    137c:	9f1a3125 	svcls	0x001a3125
	...
    1388:	010c0100 	mrseq	r0, (UNDEF: 28)
    138c:	01280000 			; <UNDEFINED> instruction: 0x01280000
    1390:	00010000 	andeq	r0, r1, r0
    1394:	00000057 	andeq	r0, r0, r7, asr r0
    1398:	00000000 	andeq	r0, r0, r0
    139c:	18010100 	stmdane	r1, {r8}
    13a0:	28000001 	stmdacs	r0, {r0}
    13a4:	01000001 	tsteq	r0, r1
    13a8:	00005500 	andeq	r5, r0, r0, lsl #10
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	01010000 	mrseq	r0, (UNDEF: 1)
    13b4:	00000118 	andeq	r0, r0, r8, lsl r1
    13b8:	00000128 	andeq	r0, r0, r8, lsr #2
    13bc:	00540001 	subseq	r0, r4, r1
    13c0:	00000000 	andeq	r0, r0, r0
    13c4:	01000000 	mrseq	r0, (UNDEF: 0)
    13c8:	00011c00 	andeq	r1, r1, r0, lsl #24
    13cc:	00012000 	andeq	r2, r1, r0
    13d0:	53000100 	movwpl	r0, #256	; 0x100
	...
    13dc:	011c0000 	tsteq	ip, r0
    13e0:	01200000 			; <UNDEFINED> instruction: 0x01200000
    13e4:	00010000 	andeq	r0, r1, r0
    13e8:	00000053 	andeq	r0, r0, r3, asr r0
    13ec:	00000000 	andeq	r0, r0, r0
    13f0:	2c010100 	stfcss	f0, [r1], {-0}
    13f4:	48000001 	stmdami	r0, {r0}
    13f8:	01000001 	tsteq	r0, r1
    13fc:	00005500 	andeq	r5, r0, r0, lsl #10
    1400:	00000000 	andeq	r0, r0, r0
    1404:	01010000 	mrseq	r0, (UNDEF: 1)
    1408:	0000012c 	andeq	r0, r0, ip, lsr #2
    140c:	00000148 	andeq	r0, r0, r8, asr #2
    1410:	00540001 	subseq	r0, r4, r1
    1414:	00000000 	andeq	r0, r0, r0
    1418:	01000000 	mrseq	r0, (UNDEF: 0)
    141c:	00000000 	andeq	r0, r0, r0
    1420:	00012c01 	andeq	r2, r1, r1, lsl #24
    1424:	00013000 	andeq	r3, r1, r0
    1428:	78000500 	stmdavc	r0, {r8, sl}
    142c:	9f253700 	svcls	0x00253700
    1430:	00000130 	andeq	r0, r0, r0, lsr r1
    1434:	00000137 	andeq	r0, r0, r7, lsr r1
    1438:	37510001 	ldrbcc	r0, [r1, -r1]
    143c:	48000001 	stmdami	r0, {r0}
    1440:	05000001 	streq	r0, [r0, #-1]
    1444:	37007800 	strcc	r7, [r0, -r0, lsl #16]
    1448:	00009f25 	andeq	r9, r0, r5, lsr #30
    144c:	00000000 	andeq	r0, r0, r0
    1450:	01010000 	mrseq	r0, (UNDEF: 1)
    1454:	0000012c 	andeq	r0, r0, ip, lsr #2
    1458:	00000148 	andeq	r0, r0, r8, asr #2
    145c:	00570001 	subseq	r0, r7, r1
    1460:	00000000 	andeq	r0, r0, r0
    1464:	01000000 	mrseq	r0, (UNDEF: 0)
    1468:	00013801 	andeq	r3, r1, r1, lsl #16
    146c:	00014800 	andeq	r4, r1, r0, lsl #16
    1470:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    147c:	01380101 	teqeq	r8, r1, lsl #2
    1480:	01480000 	mrseq	r0, (UNDEF: 72)
    1484:	00010000 	andeq	r0, r1, r0
    1488:	00000054 	andeq	r0, r0, r4, asr r0
    148c:	00000000 	andeq	r0, r0, r0
    1490:	3c000100 	stfccs	f0, [r0], {-0}
    1494:	40000001 	andmi	r0, r0, r1
    1498:	01000001 	tsteq	r0, r1
    149c:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    14a8:	0000013c 	andeq	r0, r0, ip, lsr r1
    14ac:	00000140 	andeq	r0, r0, r0, asr #2
    14b0:	00530001 	subseq	r0, r3, r1
    14b4:	00000000 	andeq	r0, r0, r0
    14b8:	01000000 	mrseq	r0, (UNDEF: 0)
    14bc:	00014c00 	andeq	r4, r1, r0, lsl #24
    14c0:	00016c00 	andeq	r6, r1, r0, lsl #24
    14c4:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    14d0:	014c0001 	cmpeq	ip, r1
    14d4:	016c0000 	cmneq	ip, r0
    14d8:	00010000 	andeq	r0, r1, r0
    14dc:	00000054 	andeq	r0, r0, r4, asr r0
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	4c000100 	stfmis	f0, [r0], {-0}
    14e8:	6c000001 	stcvs	0, cr0, [r0], {1}
    14ec:	01000001 	tsteq	r0, r1
    14f0:	00005700 	andeq	r5, r0, r0, lsl #14
    14f4:	00000000 	andeq	r0, r0, r0
    14f8:	00010000 	andeq	r0, r1, r0
    14fc:	00000158 	andeq	r0, r0, r8, asr r1
    1500:	0000016c 	andeq	r0, r0, ip, ror #2
    1504:	00550001 	subseq	r0, r5, r1
    1508:	00000000 	andeq	r0, r0, r0
    150c:	01000000 	mrseq	r0, (UNDEF: 0)
    1510:	00015800 	andeq	r5, r1, r0, lsl #16
    1514:	00016c00 	andeq	r6, r1, r0, lsl #24
    1518:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    1524:	015c0001 	cmpeq	ip, r1
    1528:	01600000 	cmneq	r0, r0
    152c:	00010000 	andeq	r0, r1, r0
    1530:	00000053 	andeq	r0, r0, r3, asr r0
    1534:	00000000 	andeq	r0, r0, r0
    1538:	5c000000 	stcpl	0, cr0, [r0], {-0}
    153c:	60000001 	andvs	r0, r0, r1
    1540:	01000001 	tsteq	r0, r1
    1544:	00005300 	andeq	r5, r0, r0, lsl #6
    1548:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000654 	andeq	r0, r0, r4, asr r6
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000178 	andeq	r0, r0, r8, ror r1
   4:	000001cc 	andeq	r0, r0, ip, asr #3
   8:	0000037c 	andeq	r0, r0, ip, ror r3
   c:	00000384 	andeq	r0, r0, r4, lsl #7
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000975 	andeq	r0, r0, r5, ror r9
   4:	01330003 	teqeq	r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <sw_uart_read_timeout+0xfffffa1f>
  4c:	732f7273 			; <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  98:	6f682f00 	svcvs	0x00682f00
  9c:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffb37 <sw_uart_read_timeout+0xfffff56b>
  a0:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
  a4:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
  a8:	2f737361 	svccs	0x00737361
  ac:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  b0:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  b4:	6e697732 	mcrvs	7, 3, r7, cr9, cr2, {1}
  b8:	696c2f2f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  bc:	2f697062 	svccs	0x00697062
  c0:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  c4:	77730000 	ldrbvc	r0, [r3, -r0]!
  c8:	7261752d 	rsbvc	r7, r1, #188743680	; 0xb400000
  cc:	00632e74 	rsbeq	r2, r3, r4, ror lr
  d0:	63000000 	movwvs	r0, #0
  d4:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
  d8:	6974752d 	ldmdbvs	r4!, {r0, r2, r3, r5, r8, sl, ip, sp, lr}^
  dc:	00682e6c 	rsbeq	r2, r8, ip, ror #28
  e0:	73000001 	movwvc	r0, #1
  e4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  e8:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  ec:	00682e63 	rsbeq	r2, r8, r3, ror #28
  f0:	73000002 	movwvc	r0, #2
  f4:	61752d77 	cmnvs	r5, r7, ror sp
  f8:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
  fc:	00000100 	andeq	r0, r0, r0, lsl #2
 100:	61647473 	smcvs	18243	; 0x4743
 104:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
 108:	00000200 	andeq	r0, r0, r0, lsl #4
 10c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
 110:	00010068 	andeq	r0, r1, r8, rrx
 114:	2d617600 	stclcs	6, cr7, [r1, #-0]
 118:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 11c:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
 120:	00000300 	andeq	r0, r0, r0, lsl #6
 124:	6f697067 	svcvs	0x00697067
 128:	0100682e 	tsteq	r0, lr, lsr #16
 12c:	623c0000 	eorsvs	r0, ip, #0
 130:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 134:	3e6e692d 	vmulcc.f16	s13, s28, s27	; <UNPREDICTABLE>
 138:	00000000 	andeq	r0, r0, r0
 13c:	002f0500 	eoreq	r0, pc, r0, lsl #10
 140:	00000205 	andeq	r0, r0, r5, lsl #4
 144:	0b030000 	bleq	c014c <sw_uart_read_timeout+0xbfb80>
 148:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 14c:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
 150:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 154:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb57 <sw_uart_read_timeout+0xfffff58b>
 158:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 15c:	01300612 	teqeq	r0, r2, lsl r6
 160:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 164:	04150605 	ldreq	r0, [r5], #-1541	; 0xfffff9fb
 168:	17010502 	strne	r0, [r1, -r2, lsl #10]
 16c:	06140505 	ldreq	r0, [r4], -r5, lsl #10
 170:	2f062e2e 	svccs	0x00062e2e
 174:	6d031805 	stcvs	8, cr1, [r3, #-20]	; 0xffffffec
 178:	15050501 	strne	r0, [r5, #-1281]	; 0xfffffaff
 17c:	13090513 	movwne	r0, #38163	; 0x9513
 180:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 184:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 188:	23050106 	movwcs	r0, #20742	; 0x5106
 18c:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 190:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 194:	01040106 	tsteq	r4, r6, lsl #2
 198:	17062805 	strne	r2, [r6, -r5, lsl #16]
 19c:	01062905 	tsteq	r6, r5, lsl #18
 1a0:	30060905 	andcc	r0, r6, r5, lsl #18
 1a4:	01050204 	tsteq	r5, r4, lsl #4
 1a8:	14050515 	strne	r0, [r5], #-1301	; 0xfffffaeb
 1ac:	4b062e06 	blmi	18b9cc <sw_uart_read_timeout+0x18b400>
 1b0:	6d031805 	stcvs	8, cr1, [r3, #-20]	; 0xffffffec
 1b4:	15050501 	strne	r0, [r5, #-1281]	; 0xfffffaff
 1b8:	13090513 	movwne	r0, #38163	; 0x9513
 1bc:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 1c0:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 1c4:	23050106 	movwcs	r0, #20742	; 0x5106
 1c8:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 1cc:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 1d0:	01040106 	tsteq	r4, r6, lsl #2
 1d4:	19063105 	stmdbne	r6, {r0, r2, r8, ip, sp}
 1d8:	01063305 	tsteq	r6, r5, lsl #6
 1dc:	2f060905 	svccs	0x00060905
 1e0:	01062405 	tsteq	r6, r5, lsl #8
 1e4:	01050204 	tsteq	r5, r4, lsl #4
 1e8:	05053006 	streq	r3, [r5, #-6]
 1ec:	062e0614 			; <UNDEFINED> instruction: 0x062e0614
 1f0:	0318054b 	tsteq	r8, #314572800	; 0x12c00000
 1f4:	0505016d 	streq	r0, [r5, #-365]	; 0xfffffe93
 1f8:	09051315 	stmdbeq	r5, {r0, r2, r4, r8, r9, ip}
 1fc:	110a0513 	tstne	sl, r3, lsl r5
 200:	01011105 	tsteq	r1, r5, lsl #2
 204:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 208:	0a050123 	beq	14069c <sw_uart_read_timeout+0x1400d0>
 20c:	0605052e 	streq	r0, [r5], -lr, lsr #10
 210:	0401064c 	streq	r0, [r1], #-1612	; 0xfffff9b4
 214:	06310501 	ldrteq	r0, [r1], -r1, lsl #10
 218:	0633051a 			; <UNDEFINED> instruction: 0x0633051a
 21c:	06090501 	streq	r0, [r9], -r1, lsl #10
 220:	0624052f 	strteq	r0, [r4], -pc, lsr #10
 224:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 228:	052f0601 	streq	r0, [pc, #-1537]!	; fffffc2f <sw_uart_read_timeout+0xfffff663>
 22c:	2e061405 	cdpcs	4, 0, cr1, cr6, cr5, {0}
 230:	18054b06 	stmdane	r5, {r1, r2, r8, r9, fp, lr}
 234:	05016d03 	streq	r6, [r1, #-3331]	; 0xfffff2fd
 238:	05131505 	ldreq	r1, [r3, #-1285]	; 0xfffffafb
 23c:	0a051309 	beq	144e68 <sw_uart_read_timeout+0x14489c>
 240:	01110511 	tsteq	r1, r1, lsl r5
 244:	01062e01 	tsteq	r6, r1, lsl #28
 248:	05012305 	streq	r2, [r1, #-773]	; 0xfffffcfb
 24c:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 250:	01064c06 	tsteq	r6, r6, lsl #24
 254:	31050104 	tstcc	r5, r4, lsl #2
 258:	01090306 	tsteq	r9, r6, lsl #6
 25c:	01063305 	tsteq	r6, r5, lsl #6
 260:	2f060905 	svccs	0x00060905
 264:	01062405 	tsteq	r6, r5, lsl #8
 268:	01050204 	tsteq	r5, r4, lsl #4
 26c:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
 270:	062e0614 			; <UNDEFINED> instruction: 0x062e0614
 274:	0318054b 	tsteq	r8, #314572800	; 0x12c00000
 278:	0505016d 	streq	r0, [r5, #-365]	; 0xfffffe93
 27c:	09051315 	stmdbeq	r5, {r0, r2, r4, r8, r9, ip}
 280:	110a0513 	tstne	sl, r3, lsl r5
 284:	01011105 	tsteq	r1, r5, lsl #2
 288:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 28c:	0a050123 	beq	140720 <sw_uart_read_timeout+0x140154>
 290:	0605052e 	streq	r0, [r5], -lr, lsr #10
 294:	0401064c 	streq	r0, [r1], #-1612	; 0xfffff9b4
 298:	06310501 	ldrteq	r0, [r1], -r1, lsl #10
 29c:	05010a03 	streq	r0, [r1, #-2563]	; 0xfffff5fd
 2a0:	05010633 	streq	r0, [r1, #-1587]	; 0xfffff9cd
 2a4:	052f0609 	streq	r0, [pc, #-1545]!	; fffffca3 <sw_uart_read_timeout+0xfffff6d7>
 2a8:	04010624 	streq	r0, [r1], #-1572	; 0xfffff9dc
 2ac:	06010502 	streq	r0, [r1], -r2, lsl #10
 2b0:	1405052d 	strne	r0, [r5], #-1325	; 0xfffffad3
 2b4:	4b062e06 	blmi	18bad4 <sw_uart_read_timeout+0x18b508>
 2b8:	6d031805 	stcvs	8, cr1, [r3, #-20]	; 0xffffffec
 2bc:	15050501 	strne	r0, [r5, #-1281]	; 0xfffffaff
 2c0:	13090513 	movwne	r0, #38163	; 0x9513
 2c4:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 2c8:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 2cc:	23050106 	movwcs	r0, #20742	; 0x5106
 2d0:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 2d4:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 2d8:	01040106 	tsteq	r4, r6, lsl #2
 2dc:	03063105 	movweq	r3, #24837	; 0x6105
 2e0:	3305010b 	movwcc	r0, #20747	; 0x510b
 2e4:	09050106 	stmdbeq	r5, {r1, r2, r8}
 2e8:	24052f06 	strcs	r2, [r5], #-3846	; 0xfffff0fa
 2ec:	02040106 	andeq	r0, r4, #-2147483647	; 0x80000001
 2f0:	2c060105 	stfcss	f0, [r6], {5}
 2f4:	06140505 	ldreq	r0, [r4], -r5, lsl #10
 2f8:	054b062e 	strbeq	r0, [fp, #-1582]	; 0xfffff9d2
 2fc:	016d0318 	cmneq	sp, r8, lsl r3
 300:	13150505 	tstne	r5, #20971520	; 0x1400000
 304:	05130905 	ldreq	r0, [r3, #-2309]	; 0xfffff6fb
 308:	1105110a 	tstne	r5, sl, lsl #2
 30c:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 310:	01230501 			; <UNDEFINED> instruction: 0x01230501
 314:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 318:	064c0605 	strbeq	r0, [ip], -r5, lsl #12
 31c:	05010401 	streq	r0, [r1, #-1025]	; 0xfffffbff
 320:	0c030631 	stceq	6, cr0, [r3], {49}	; 0x31
 324:	06330501 	ldrteq	r0, [r3], -r1, lsl #10
 328:	06090501 	streq	r0, [r9], -r1, lsl #10
 32c:	0624052f 	strteq	r0, [r4], -pc, lsr #10
 330:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 334:	052b0601 	streq	r0, [fp, #-1537]!	; 0xfffff9ff
 338:	2e061405 	cdpcs	4, 0, cr1, cr6, cr5, {0}
 33c:	18054b06 	stmdane	r5, {r1, r2, r8, r9, fp, lr}
 340:	05016d03 	streq	r6, [r1, #-3331]	; 0xfffff2fd
 344:	05131505 	ldreq	r1, [r3, #-1285]	; 0xfffffafb
 348:	0a051309 	beq	144f74 <sw_uart_read_timeout+0x1449a8>
 34c:	01110511 	tsteq	r1, r1, lsl r5
 350:	01062e01 	tsteq	r6, r1, lsl #28
 354:	05012305 	streq	r2, [r1, #-773]	; 0xfffffcfb
 358:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 35c:	01064c06 	tsteq	r6, r6, lsl #24
 360:	31050104 	tstcc	r5, r4, lsl #2
 364:	010d0306 	tsteq	sp, r6, lsl #6
 368:	01063305 	tsteq	r6, r5, lsl #6
 36c:	2f060905 	svccs	0x00060905
 370:	01050204 	tsteq	r5, r4, lsl #4
 374:	1405050e 	strne	r0, [r5], #-1294	; 0xfffffaf2
 378:	4b062e06 	blmi	18bb98 <sw_uart_read_timeout+0x18b5cc>
 37c:	6d031805 	stcvs	8, cr1, [r3, #-20]	; 0xffffffec
 380:	15050501 	strne	r0, [r5, #-1281]	; 0xfffffaff
 384:	13090513 	movwne	r0, #38163	; 0x9513
 388:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 38c:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 390:	23050106 	movwcs	r0, #20742	; 0x5106
 394:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 398:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 39c:	01040106 	tsteq	r4, r6, lsl #2
 3a0:	03063105 	movweq	r3, #24837	; 0x6105
 3a4:	3305010e 	movwcc	r0, #20750	; 0x510e
 3a8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 3ac:	02043006 	andeq	r3, r4, #6
 3b0:	7a030105 	bvc	c07cc <sw_uart_read_timeout+0xc0200>
 3b4:	14050501 	strne	r0, [r5], #-1281	; 0xfffffaff
 3b8:	03180567 	tsteq	r8, #432013312	; 0x19c00000
 3bc:	0505016d 	streq	r0, [r5, #-365]	; 0xfffffe93
 3c0:	09051315 	stmdbeq	r5, {r0, r2, r4, r8, r9, ip}
 3c4:	110a0513 	tstne	sl, r3, lsl r5
 3c8:	01011105 	tsteq	r1, r5, lsl #2
 3cc:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 3d0:	0a050123 	beq	140864 <sw_uart_read_timeout+0x140298>
 3d4:	0501042e 	streq	r0, [r1, #-1070]	; 0xfffffbd2
 3d8:	18030642 	stmdane	r3, {r1, r6, r9, sl}
 3dc:	05010666 	streq	r0, [r1, #-1638]	; 0xfffff99a
 3e0:	054b0604 	strbeq	r0, [fp, #-1540]	; 0xfffff9fc
 3e4:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 3e8:	05320605 	ldreq	r0, [r2, #-1541]!	; 0xfffff9fb
 3ec:	0204010a 	andeq	r0, r4, #-2147483646	; 0x80000002
 3f0:	16031305 	strne	r1, [r3], -r5, lsl #6
 3f4:	13050501 	movwne	r0, #21761	; 0x5501
 3f8:	69031c05 	stmdbvs	r3, {r0, r2, sl, fp, ip}
 3fc:	13090501 	movwne	r0, #38145	; 0x9501
 400:	12051314 	andne	r1, r5, #20, 6	; 0x50000000
 404:	09050106 	stmdbeq	r5, {r1, r2, r8}
 408:	11053006 	tstne	r5, r6
 40c:	1c050106 	stfnes	f0, [r5], {6}
 410:	07052e4a 	streq	r2, [r5, -sl, asr #28]
 414:	05011103 	streq	r1, [r1, #-259]	; 0xfffffefd
 418:	05680605 	strbeq	r0, [r8, #-1541]!	; 0xfffff9fb
 41c:	2e010616 	mcrcs	6, 0, r0, cr1, cr6, {0}
 420:	2f060505 	svccs	0x00060505
 424:	05140905 	ldreq	r0, [r4, #-2309]	; 0xfffff6fb
 428:	0164031c 	cmneq	r4, ip, lsl r3
 42c:	14130905 	ldrne	r0, [r3], #-2309	; 0xfffff6fb
 430:	11051413 	tstne	r5, r3, lsl r4
 434:	1c050106 	stfnes	f0, [r5], {6}
 438:	0b052e4a 	bleq	14bd68 <sw_uart_read_timeout+0x14b79c>
 43c:	05011603 	streq	r1, [r1, #-1539]	; 0xfffff9fd
 440:	054c0609 	strbeq	r0, [ip, #-1545]	; 0xfffff9f7
 444:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 448:	0b052e22 	bleq	14bcd8 <sw_uart_read_timeout+0x14b70c>
 44c:	4b14052e 	blmi	50190c <sw_uart_read_timeout+0x501340>
 450:	79031005 	stmdbvc	r3, {r0, r2, ip}
 454:	01042e4a 	tsteq	r4, sl, asr #28
 458:	68030a05 	stmdavs	r3, {r0, r2, r9, fp}
 45c:	06050501 	streq	r0, [r5], -r1, lsl #10
 460:	0112054d 	tsteq	r2, sp, asr #10
 464:	01062e01 	tsteq	r6, r1, lsl #28
 468:	14060505 	strne	r0, [r6], #-1285	; 0xfffffafb
 46c:	01060e05 	tsteq	r6, r5, lsl #28
 470:	2f060505 	svccs	0x00060505
 474:	01060e05 	tsteq	r6, r5, lsl #28
 478:	2f060505 	svccs	0x00060505
 47c:	06180515 			; <UNDEFINED> instruction: 0x06180515
 480:	06020401 	streq	r0, [r2], -r1, lsl #8
 484:	052e5503 	streq	r5, [lr, #-1283]!	; 0xfffffafd
 488:	05131505 	ldreq	r1, [r3, #-1285]	; 0xfffffafb
 48c:	0a051309 	beq	1450b8 <sw_uart_read_timeout+0x144aec>
 490:	01110511 	tsteq	r1, r1, lsl r5
 494:	01062e01 	tsteq	r6, r1, lsl #28
 498:	05012305 	streq	r2, [r1, #-773]	; 0xfffffcfb
 49c:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 4a0:	01064c06 	tsteq	r6, r6, lsl #24
 4a4:	03060104 	movweq	r0, #24836	; 0x6104
 4a8:	02040126 	andeq	r0, r4, #-2147483639	; 0x80000009
 4ac:	75031c05 	strvc	r1, [r3, #-3077]	; 0xfffff3fb
 4b0:	13090501 	movwne	r0, #38145	; 0x9501
 4b4:	12051314 	andne	r1, r5, #20, 6	; 0x50000000
 4b8:	09050106 	stmdbeq	r5, {r1, r2, r8}
 4bc:	11053006 	tstne	r5, r6
 4c0:	1c050106 	stfnes	f0, [r5], {6}
 4c4:	2e24054a 	cfsh64cs	mvdx0, mvdx4, #42
 4c8:	0501042e 	streq	r0, [r1, #-1070]	; 0xfffffbd2
 4cc:	05180605 	ldreq	r0, [r8, #-1541]	; 0xfffff9fb
 4d0:	04010618 	streq	r0, [r1], #-1560	; 0xfffff9e8
 4d4:	53030602 	movwpl	r0, #13826	; 0x3602
 4d8:	1709052e 	strne	r0, [r9, -lr, lsr #10]
 4dc:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 4e0:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 4e4:	23050106 	movwcs	r0, #20742	; 0x5106
 4e8:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 4ec:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 4f0:	01040106 	tsteq	r4, r6, lsl #2
 4f4:	01280306 			; <UNDEFINED> instruction: 0x01280306
 4f8:	1c050204 	sfmne	f0, 4, [r5], {4}
 4fc:	05017303 	streq	r7, [r1, #-771]	; 0xfffffcfd
 500:	13141309 	tstne	r4, #603979776	; 0x24000000
 504:	06110514 			; <UNDEFINED> instruction: 0x06110514
 508:	4a1c0501 	bmi	701914 <sw_uart_read_timeout+0x701348>
 50c:	1901042e 	stmdbne	r1, {r1, r2, r3, r5, sl}
 510:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 514:	052f0605 	streq	r0, [pc, #-1541]!	; ffffff17 <sw_uart_read_timeout+0xfffff94b>
 518:	0501061b 	streq	r0, [r1, #-1563]	; 0xfffff9e5
 51c:	02042e18 	andeq	r2, r4, #24, 28	; 0x180
 520:	2e510306 	cdpcs	3, 5, cr0, cr1, cr6, {0}
 524:	05170905 	ldreq	r0, [r7, #-2309]	; 0xfffff6fb
 528:	1105110a 	tstne	r5, sl, lsl #2
 52c:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 530:	01230501 			; <UNDEFINED> instruction: 0x01230501
 534:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 538:	064c0605 	strbeq	r0, [ip], -r5, lsl #12
 53c:	06010401 	streq	r0, [r1], -r1, lsl #8
 540:	04012a03 	streq	r2, [r1], #-2563	; 0xfffff5fd
 544:	031c0502 	tsteq	ip, #8388608	; 0x800000
 548:	09050171 	stmdbeq	r5, {r0, r4, r5, r6, r8}
 54c:	14131413 	ldrne	r1, [r3], #-1043	; 0xfffffbed
 550:	01061105 	tsteq	r6, r5, lsl #2
 554:	2e4a1c05 	cdpcs	12, 4, cr1, cr10, cr5, {0}
 558:	09030104 	stmdbeq	r3, {r2, r8}
 55c:	4a070501 	bmi	1c1968 <sw_uart_read_timeout+0x1c139c>
 560:	2f060505 	svccs	0x00060505
 564:	01061805 	tsteq	r6, r5, lsl #16
 568:	03060204 	movweq	r0, #25092	; 0x6204
 56c:	09052e4f 	stmdbeq	r5, {r0, r1, r2, r3, r6, r9, sl, fp, sp}
 570:	110a0517 	tstne	sl, r7, lsl r5
 574:	01011105 	tsteq	r1, r5, lsl #2
 578:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 57c:	0a050123 	beq	140a10 <sw_uart_read_timeout+0x140444>
 580:	0605052e 	streq	r0, [r5], -lr, lsr #10
 584:	0401064c 	streq	r0, [r1], #-1612	; 0xfffff9b4
 588:	2c030601 	stccs	6, cr0, [r3], {1}
 58c:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 590:	016f031c 	cmneq	pc, ip, lsl r3	; <UNPREDICTABLE>
 594:	14130905 	ldrne	r0, [r3], #-2309	; 0xfffff6fb
 598:	11051413 	tstne	r5, r3, lsl r4
 59c:	1c050106 	stfnes	f0, [r5], {6}
 5a0:	01042e4a 	tsteq	r4, sl, asr #28
 5a4:	05010b03 	streq	r0, [r1, #-2819]	; 0xfffff4fd
 5a8:	05054a07 	streq	r4, [r5, #-2567]	; 0xfffff5f9
 5ac:	1b052f06 	blne	14c1cc <sw_uart_read_timeout+0x14bc00>
 5b0:	18050106 	stmdane	r5, {r1, r2, r8}
 5b4:	0602042e 	streq	r0, [r2], -lr, lsr #8
 5b8:	052e4d03 	streq	r4, [lr, #-3331]!	; 0xfffff2fd
 5bc:	0a051709 	beq	1461e8 <sw_uart_read_timeout+0x145c1c>
 5c0:	01110511 	tsteq	r1, r1, lsl r5
 5c4:	01062e01 	tsteq	r6, r1, lsl #28
 5c8:	05012305 	streq	r2, [r1, #-773]	; 0xfffffcfb
 5cc:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 5d0:	01064c06 	tsteq	r6, r6, lsl #24
 5d4:	03060104 	movweq	r0, #24836	; 0x6104
 5d8:	0204012e 	andeq	r0, r4, #-2147483637	; 0x8000000b
 5dc:	6d031c05 	stcvs	12, cr1, [r3, #-20]	; 0xffffffec
 5e0:	13090501 	movwne	r0, #38145	; 0x9501
 5e4:	05141314 	ldreq	r1, [r4, #-788]	; 0xfffffcec
 5e8:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 5ec:	042e4a1c 	strteq	r4, [lr], #-2588	; 0xfffff5e4
 5f0:	010d0301 	tsteq	sp, r1, lsl #6
 5f4:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 5f8:	052f0605 	streq	r0, [pc, #-1541]!	; fffffffb <sw_uart_read_timeout+0xfffffa2f>
 5fc:	0501061b 	streq	r0, [r1, #-1563]	; 0xfffff9e5
 600:	02042e18 	andeq	r2, r4, #24, 28	; 0x180
 604:	2e4b0306 	cdpcs	3, 4, cr0, cr11, cr6, {0}
 608:	05170905 	ldreq	r0, [r7, #-2309]	; 0xfffff6fb
 60c:	1105110a 	tstne	r5, sl, lsl #2
 610:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 614:	01230501 			; <UNDEFINED> instruction: 0x01230501
 618:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 61c:	064c0605 	strbeq	r0, [ip], -r5, lsl #12
 620:	06010401 	streq	r0, [r1], -r1, lsl #8
 624:	04013003 	streq	r3, [r1], #-3
 628:	031c0502 	tsteq	ip, #8388608	; 0x800000
 62c:	0905016b 	stmdbeq	r5, {r0, r1, r3, r5, r6, r8}
 630:	14131413 	ldrne	r1, [r3], #-1043	; 0xfffffbed
 634:	01061105 	tsteq	r6, r5, lsl #2
 638:	2e4a1c05 	cdpcs	12, 4, cr1, cr10, cr5, {0}
 63c:	0f030104 	svceq	0x00030104
 640:	4a070501 	bmi	1c1a4c <sw_uart_read_timeout+0x1c1480>
 644:	2f060505 	svccs	0x00060505
 648:	01061b05 	tsteq	r6, r5, lsl #22
 64c:	042e1805 	strteq	r1, [lr], #-2053	; 0xfffff7fb
 650:	49030602 	stmdbmi	r3, {r1, r9, sl}
 654:	1709052e 	strne	r0, [r9, -lr, lsr #10]
 658:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 65c:	2e010111 	mcrcs	1, 0, r0, cr1, cr1, {0}
 660:	23050106 	movwcs	r0, #20742	; 0x5106
 664:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 668:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 66c:	01040106 	tsteq	r4, r6, lsl #2
 670:	01320306 	teqeq	r2, r6, lsl #6
 674:	1c050204 	sfmne	f0, 4, [r5], {4}
 678:	05016903 	streq	r6, [r1, #-2307]	; 0xfffff6fd
 67c:	13141309 	tstne	r4, #603979776	; 0x24000000
 680:	06110514 			; <UNDEFINED> instruction: 0x06110514
 684:	4a1c0501 	bmi	701a90 <sw_uart_read_timeout+0x7014c4>
 688:	0301042e 	movweq	r0, #5166	; 0x142e
 68c:	07050111 	smladeq	r5, r1, r1, r0
 690:	0605054a 	streq	r0, [r5], -sl, asr #10
 694:	0618052f 	ldreq	r0, [r8], -pc, lsr #10
 698:	06020401 	streq	r0, [r2], -r1, lsl #8
 69c:	052e4703 	streq	r4, [lr, #-1795]!	; 0xfffff8fd
 6a0:	0a051709 	beq	1462cc <sw_uart_read_timeout+0x145d00>
 6a4:	01110511 	tsteq	r1, r1, lsl r5
 6a8:	01062e01 	tsteq	r6, r1, lsl #28
 6ac:	05012305 	streq	r2, [r1, #-773]	; 0xfffffcfb
 6b0:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 6b4:	01064c06 	tsteq	r6, r6, lsl #24
 6b8:	03060104 	movweq	r0, #24836	; 0x6104
 6bc:	02040134 	andeq	r0, r4, #52, 2
 6c0:	67031c05 	strvs	r1, [r3, -r5, lsl #24]
 6c4:	13090501 	movwne	r0, #38145	; 0x9501
 6c8:	05141314 	ldreq	r1, [r4, #-788]	; 0xfffffcec
 6cc:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 6d0:	042e4a1c 	strteq	r4, [lr], #-2588	; 0xfffff5e4
 6d4:	01130301 	tsteq	r3, r1, lsl #6
 6d8:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 6dc:	05320605 	ldreq	r0, [r2, #-1541]!	; 0xfffff9fb
 6e0:	05010621 	streq	r0, [r1, #-1569]	; 0xfffff9df
 6e4:	02042e1f 	andeq	r2, r4, #496	; 0x1f0
 6e8:	03060105 	movweq	r0, #24837	; 0x6105
 6ec:	05052e6f 	streq	r2, [r5, #-3695]	; 0xfffff191
 6f0:	13090513 	movwne	r0, #38163	; 0x9513
 6f4:	72031c05 	andvc	r1, r3, #1280	; 0x500
 6f8:	13090501 	movwne	r0, #38145	; 0x9501
 6fc:	05141314 	ldreq	r1, [r4, #-788]	; 0xfffffcec
 700:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 704:	052e4a1c 	streq	r4, [lr, #-2588]!	; 0xfffff5e4
 708:	09051a0b 	stmdbeq	r5, {r0, r1, r3, r9, fp, ip}
 70c:	0d054c06 	stceq	12, cr4, [r5, #-24]	; 0xffffffe8
 710:	052e0101 	streq	r0, [lr, #-257]!	; 0xfffffeff
 714:	0501061e 	streq	r0, [r1, #-1566]	; 0xfffff9e2
 718:	05662e0b 	strbeq	r2, [r6, #-3595]!	; 0xfffff1f5
 71c:	010d0314 	tsteq	sp, r4, lsl r3
 720:	0501044a 	streq	r0, [r1, #-1098]	; 0xfffffbb6
 724:	01640310 	cmneq	r4, r0, lsl r3
 728:	1e030105 	adfnes	f0, f3, f5
 72c:	0620052e 	strteq	r0, [r0], -lr, lsr #10
 730:	05010650 	streq	r0, [r1, #-1616]	; 0xfffff9b0
 734:	06d80605 	ldrbeq	r0, [r8], r5, lsl #12
 738:	4c2f062e 	stcmi	6, cr0, [pc], #-184	; 688 <.debug_line+0x688>
 73c:	0e051369 	cdpeq	3, 0, cr1, cr5, cr9, {3}
 740:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 744:	00012f06 	andeq	r2, r1, r6, lsl #30
 748:	06010402 	streq	r0, [r1], -r2, lsl #8
 74c:	01820682 	orreq	r0, r2, r2, lsl #13
 750:	060c0515 			; <UNDEFINED> instruction: 0x060c0515
 754:	c1010501 	tstgt	r1, r1, lsl #10
 758:	03060505 	movweq	r0, #25861	; 0x6505
 75c:	06016676 			; <UNDEFINED> instruction: 0x06016676
 760:	05660682 	strbeq	r0, [r6, #-1666]!	; 0xfffff97e
 764:	ba150323 	blt	5413f8 <sw_uart_read_timeout+0x540e2c>
 768:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 76c:	0c052f06 	stceq	15, cr2, [r5], {6}
 770:	01050106 	tsteq	r5, r6, lsl #2
 774:	0635054b 	ldrteq	r0, [r5], -fp, asr #10
 778:	05010631 	streq	r0, [r1, #-1585]	; 0xfffff9cf
 77c:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
 780:	04020009 	streq	r0, [r2], #-9
 784:	11052f02 	tstne	r5, r2, lsl #30
 788:	02040200 	andeq	r0, r4, #0, 4
 78c:	00140549 	andseq	r0, r4, r9, asr #10
 790:	06020402 	streq	r0, [r2], -r2, lsl #8
 794:	000b0501 	andeq	r0, fp, r1, lsl #10
 798:	06010402 	streq	r0, [r1], -r2, lsl #8
 79c:	0005052e 	andeq	r0, r5, lr, lsr #10
 7a0:	06010402 	streq	r0, [r1], -r2, lsl #8
 7a4:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 7a8:	3e054a01 	vmlacc.f32	s8, s10, s2
 7ac:	01063306 	tsteq	r6, r6, lsl #6
 7b0:	83060505 	movwhi	r0, #25861	; 0x6505
 7b4:	06090513 			; <UNDEFINED> instruction: 0x06090513
 7b8:	2f050511 	svccs	0x00050511
 7bc:	2e061905 	vmlacs.f16	s2, s12, s10	; <UNPREDICTABLE>
 7c0:	01061a05 	tsteq	r6, r5, lsl #20
 7c4:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 7c8:	2e060104 	adfcss	f0, f6, f4
 7cc:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 7d0:	01060104 	tsteq	r6, r4, lsl #2
 7d4:	02000d05 	andeq	r0, r0, #320	; 0x140
 7d8:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 7dc:	04020005 	streq	r0, [r2], #-5
 7e0:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
 7e4:	11054b06 	tstne	r5, r6, lsl #22
 7e8:	0f050106 	svceq	0x00050106
 7ec:	0609054a 	streq	r0, [r9], -sl, asr #10
 7f0:	060b054b 	streq	r0, [fp], -fp, asr #10
 7f4:	06050501 	streq	r0, [r5], -r1, lsl #10
 7f8:	0607054d 	streq	r0, [r7], -sp, asr #10
 7fc:	2e0d0501 	cfsh32cs	mvfx0, mvfx13, #1
 800:	4b060505 	blmi	181c1c <sw_uart_read_timeout+0x181650>
 804:	13060105 	movwne	r0, #24837	; 0x6105
 808:	51063b05 	tstpl	r6, r5, lsl #22
 80c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 810:	13148306 	tstne	r4, #402653184	; 0x18000000
 814:	054b0905 	strbeq	r0, [fp, #-2309]	; 0xfffff6fb
 818:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 81c:	13830605 	orrne	r0, r3, #5242880	; 0x500000
 820:	04020001 	streq	r0, [r2], #-1
 824:	02008202 	andeq	r8, r0, #536870912	; 0x20000000
 828:	00010204 	andeq	r0, r1, r4, lsl #4
 82c:	13020402 	movwne	r0, #9218	; 0x2402
 830:	02040200 	andeq	r0, r4, #0, 4
 834:	02004a06 	andeq	r4, r0, #24576	; 0x6000
 838:	2f060204 	svccs	0x00060204
 83c:	02000105 	andeq	r0, r0, #1073741825	; 0x40000001
 840:	13060204 	movwne	r0, #25092	; 0x6204
 844:	02040200 	andeq	r0, r4, #0, 4
 848:	00050566 	andeq	r0, r5, r6, ror #10
 84c:	06010402 	streq	r0, [r1], -r2, lsl #8
 850:	04020047 	streq	r0, [r2], #-71	; 0xffffffb9
 854:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 858:	ba060104 	blt	180c70 <sw_uart_read_timeout+0x1806a4>
 85c:	01040200 	mrseq	r0, R12_usr
 860:	44052e06 	strmi	r2, [r5], #-3590	; 0xfffff1fa
 864:	050106bf 	streq	r0, [r1, #-1727]	; 0xfffff941
 868:	05830605 	streq	r0, [r3, #1541]	; 0x605
 86c:	12050109 	andne	r0, r5, #1073741826	; 0x40000002
 870:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 874:	0009052e 	andeq	r0, r9, lr, lsr #10
 878:	06030402 	streq	r0, [r3], -r2, lsl #8
 87c:	0025052f 	eoreq	r0, r5, pc, lsr #10
 880:	65030402 	strvs	r0, [r3, #-1026]	; 0xfffffbfe
 884:	02002605 	andeq	r2, r0, #5242880	; 0x500000
 888:	01060304 	tsteq	r6, r4, lsl #6
 88c:	02001905 	andeq	r1, r0, #81920	; 0x14000
 890:	2e060104 	adfcss	f0, f6, f4
 894:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 898:	01060104 	tsteq	r6, r4, lsl #2
 89c:	6b064305 	blvs	1914b8 <sw_uart_read_timeout+0x190eec>
 8a0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 8a4:	09058306 	stmdbeq	r5, {r1, r2, r8, r9, pc}
 8a8:	06120501 	ldreq	r0, [r2], -r1, lsl #10
 8ac:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
 8b0:	02000905 	andeq	r0, r0, #81920	; 0x14000
 8b4:	2f060304 	svccs	0x00060304
 8b8:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 8bc:	01060304 	tsteq	r6, r4, lsl #6
 8c0:	02001005 	andeq	r1, r0, #5
 8c4:	054a0304 	strbeq	r0, [sl, #-772]	; 0xfffffcfc
 8c8:	04020025 	streq	r0, [r2], #-37	; 0xffffffdb
 8cc:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
 8d0:	04020026 	streq	r0, [r2], #-38	; 0xffffffda
 8d4:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
 8d8:	04020019 	streq	r0, [r2], #-25	; 0xffffffe7
 8dc:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 8e0:	04020005 	streq	r0, [r2], #-5
 8e4:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 8e8:	0903063d 	stmdbeq	r3, {r0, r2, r3, r4, r5, r9, sl}
 8ec:	05010666 	streq	r0, [r1, #-1638]	; 0xfffff99a
 8f0:	014b0605 	cmpeq	fp, r5, lsl #12
 8f4:	a0060b05 	andge	r0, r6, r5, lsl #22
 8f8:	02001005 	andeq	r1, r0, #5
 8fc:	2e060104 	adfcss	f0, f6, f4
 900:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 904:	01060104 	tsteq	r6, r4, lsl #2
 908:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 90c:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 910:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 914:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 918:	05680609 	strbeq	r0, [r8, #-1545]!	; 0xfffff9f7
 91c:	2e01060b 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx11
 920:	02000905 	andeq	r0, r0, #81920	; 0x14000
 924:	30060204 	andcc	r0, r6, r4, lsl #4
 928:	02001005 	andeq	r1, r0, #5
 92c:	01060204 	tsteq	r6, r4, lsl #4
 930:	02001c05 	andeq	r1, r0, #1280	; 0x500
 934:	29060204 	stmdbcs	r6, {r2, r9}
 938:	02001d05 	andeq	r1, r0, #320	; 0x140
 93c:	01060204 	tsteq	r6, r4, lsl #4
 940:	02040200 	andeq	r0, r4, #0, 4
 944:	0005052e 	andeq	r0, r5, lr, lsr #10
 948:	06010402 	streq	r0, [r1], -r2, lsl #8
 94c:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
 950:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 954:	2e060104 	adfcss	f0, f6, f4
 958:	01040200 	mrseq	r0, R12_usr
 95c:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
 960:	02002e01 	andeq	r2, r0, #1, 28
 964:	002e0104 	eoreq	r0, lr, r4, lsl #2
 968:	06010402 	streq	r0, [r1], -r2, lsl #8
 96c:	0601052e 	streq	r0, [r1], -lr, lsr #10
 970:	662e0a03 	strtvs	r0, [lr], -r3, lsl #20
 974:	01000802 	tsteq	r0, r2, lsl #16
 978:	Address 0x0000000000000978 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
   4:	5f74756f 	svcpl	0x0074756f
   8:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
   c:	2d777300 	ldclcs	3, cr7, [r7, #-0]
  10:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  14:	7300632e 	movwvc	r6, #814	; 0x32e
  18:	61755f77 	cmnvs	r5, r7, ror pc
  1c:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
  20:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  24:	6873006b 	ldmdavs	r3!, {r0, r1, r3, r5, r6}^
  28:	2074726f 	rsbscs	r7, r4, pc, ror #4
  2c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  30:	6f697067 	svcvs	0x00697067
  34:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  38:	74006574 	strvc	r6, [r0], #-1396	; 0xfffffa8c
  3c:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  40:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
  44:	6573755f 	ldrbvs	r7, [r3, #-1375]!	; 0xfffffaa1
  48:	61725f63 	cmnvs	r2, r3, ror #30
  4c:	6f5f0077 	svcvs	0x005f0077
  50:	77007475 	smlsdxvc	r0, r5, r4, r7
  54:	5f746961 	svcpl	0x00746961
  58:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	79635f6c 	stmdbvc	r3!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
  60:	70670063 	rsbvc	r0, r7, r3, rrx
  64:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  68:	6f5f7465 	svcvs	0x005f7465
  6c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
  70:	77730074 			; <UNDEFINED> instruction: 0x77730074
  74:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
  78:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  7c:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
  80:	00747261 	rsbseq	r7, r4, r1, ror #4
  84:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  88:	00747369 	rsbseq	r7, r4, r9, ror #6
  8c:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffff921 <sw_uart_read_timeout+0xfffff355>
  90:	5f747261 	svcpl	0x00747261
  94:	685f6b6d 	ldmdavs	pc, {r0, r2, r3, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
  98:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  9c:	79630072 	stmdbvc	r3!, {r1, r4, r5, r6}^
  a0:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
  a4:	69625f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  a8:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  ac:	5f38746e 	svcpl	0x0038746e
  b0:	73750074 	cmnvc	r5, #116	; 0x74
  b4:	705f6365 	subsvc	r6, pc, r5, ror #6
  b8:	625f7265 	subsvs	r7, pc, #1342177286	; 0x50000006
  bc:	73007469 	movwvc	r7, #1129	; 0x469
  c0:	61755f77 	cmnvs	r5, r7, ror pc
  c4:	725f7472 	subsvc	r7, pc, #1912602624	; 0x72000000
  c8:	5f646165 	svcpl	0x00646165
  cc:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  d0:	0074756f 	rsbseq	r7, r4, pc, ror #10
  d4:	4f495047 	svcmi	0x00495047
  d8:	4145525f 	cmpmi	r5, pc, asr r2
  dc:	41525f44 	cmpmi	r2, r4, asr #30
  e0:	69730057 	ldmdbvs	r3!, {r0, r1, r2, r4, r6}^
  e4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  e8:	61686320 	cmnvs	r8, r0, lsr #6
  ec:	65640072 	strbvs	r0, [r4, #-114]!	; 0xffffff8e
  f0:	5f79616c 	svcpl	0x0079616c
  f4:	6379636e 	cmnvs	r9, #-1207959551	; 0xb8000001
  f8:	0073656c 	rsbseq	r6, r3, ip, ror #10
  fc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 100:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 104:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 108:	5f5f0074 	svcpl	0x005f0074
 10c:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 110:	00747369 	rsbseq	r7, r4, r9, ror #6
 114:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 118:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 11c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 120:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 124:	5f4e4f49 	svcpl	0x004e4f49
 128:	7773005f 			; <UNDEFINED> instruction: 0x7773005f
 12c:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 130:	65725f74 	ldrbvs	r5, [r2, #-3956]!	; 0xfffff08c
 134:	63006461 	movwvs	r6, #1121	; 0x461
 138:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 13c:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
 140:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 144:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffff9d9 <sw_uart_read_timeout+0xfffff40d>
 148:	5f747261 	svcpl	0x00747261
 14c:	38746567 	ldmdacc	r4!, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
 150:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 154:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xfffff09b
 158:	75616200 	strbvc	r6, [r1, #-512]!	; 0xfffffe00
 15c:	77730064 	ldrbvc	r0, [r3, -r4, rrx]!
 160:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
 164:	65675f74 	strbvs	r5, [r7, #-3956]!	; 0xfffff08c
 168:	2f003874 	svccs	0x00003874
 16c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
 170:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
 174:	2f72656c 	svccs	0x0072656c
 178:	73616c63 	cmnvc	r1, #25344	; 0x6300
 17c:	73632f73 	cmnvc	r3, #460	; 0x1cc
 180:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
 184:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
 188:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; ffffffec <sw_uart_read_timeout+0xfffffa20>
 18c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 190:	6174732f 	cmnvs	r4, pc, lsr #6
 194:	702d6666 	eorvc	r6, sp, r6, ror #12
 198:	61766972 	cmnvs	r6, r2, ror r9
 19c:	75006574 	strvc	r6, [r0, #-1396]	; 0xfffffa8c
 1a0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1ac:	69617700 	stmdbvs	r1!, {r8, r9, sl, ip, sp, lr}^
 1b0:	6e755f74 	mrcvs	15, 3, r5, cr5, cr4, {3}
 1b4:	5f6c6974 	svcpl	0x006c6974
 1b8:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
 1bc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 1c0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 1c4:	2e303120 	rsfcssp	f3, f0, f0
 1c8:	20312e33 	eorscs	r2, r1, r3, lsr lr
 1cc:	31323032 	teqcc	r2, r2, lsr r0
 1d0:	34323830 	ldrtcc	r3, [r2], #-2096	; 0xfffff7d0
 1d4:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 1d8:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 1dc:	2d202965 			; <UNDEFINED> instruction: 0x2d202965
 1e0:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 1e4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1e8:	36373131 			; <UNDEFINED> instruction: 0x36373131
 1ec:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 1f0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 1f4:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 1f8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1fc:	36373131 			; <UNDEFINED> instruction: 0x36373131
 200:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 204:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 208:	616f6c66 	cmnvs	pc, r6, ror #24
 20c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 210:	6f733d69 	svcvs	0x00733d69
 214:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 218:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 21c:	616d2d20 	cmnvs	sp, r0, lsr #26
 220:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 224:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 228:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 22c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 230:	4f2d2062 	svcmi	0x002d2062
 234:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 238:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 23c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 240:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 244:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 248:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 24c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 250:	6379636e 	cmnvs	r9, #-1207959551	; 0xb8000001
 254:	0073656c 	rsbseq	r6, r3, ip, ror #10
 258:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 25c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 260:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 264:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 268:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 26c:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 270:	33746e69 	cmncc	r4, #1680	; 0x690
 274:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 278:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 27c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 280:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 284:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 288:	41425f4f 	cmpmi	r2, pc, asr #30
 28c:	61004553 	tstvs	r0, r3, asr r5
 290:	00736772 	rsbseq	r6, r3, r2, ror r7
 294:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
 298:	65705f65 	ldrbvs	r5, [r0, #-3941]!	; 0xfffff09b
 29c:	69625f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 2a0:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
 2a4:	00747261 	rsbseq	r7, r4, r1, ror #4
 2a8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 2ac:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 2b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 2b8:	5f00746e 	svcpl	0x0000746e
 2bc:	0070615f 	rsbseq	r6, r0, pc, asr r1
 2c0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 2c4:	69727700 	ldmdbvs	r2!, {r8, r9, sl, ip, sp, lr}^
 2c8:	635f6574 	cmpvs	pc, #116, 10	; 0x1d000000
 2cc:	755f6379 	ldrbvc	r6, [pc, #-889]	; ffffff5b <sw_uart_read_timeout+0xfffff98f>
 2d0:	6c69746e 	cfstrdvs	mvd7, [r9], #-440	; 0xfffffe48
 2d4:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 2d8:	006b746e 	rsbeq	r7, fp, lr, ror #8
 2dc:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffffb71 <sw_uart_read_timeout+0xfffff5a5>
 2e0:	5f747261 	svcpl	0x00747261
 2e4:	73746567 	cmnvc	r4, #432013312	; 0x19c00000
 2e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 2ec:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 2f0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2f4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 2f8:	6e00746e 	cdpvs	4, 0, cr7, cr0, cr14, {3}
 2fc:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 300:	61760073 	cmnvs	r6, r3, ror r0
 304:	6972705f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
 308:	006b746e 	rsbeq	r7, fp, lr, ror #8
 30c:	6f697067 	svcvs	0x00697067
 310:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
 314:	70670030 	rsbvc	r0, r7, r0, lsr r0
 318:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 31c:	695f7465 	ldmdbvs	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 320:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0xffffff92
 324:	5f777300 	svcpl	0x00777300
 328:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 32c:	5f00745f 	svcpl	0x0000745f
 330:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 334:	61765f63 	cmnvs	r6, r3, ror #30
 338:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 33c:	73750074 	cmnvc	r5, #116	; 0x74
 340:	745f6365 	ldrbvc	r6, [pc], #-869	; 348 <.debug_str+0x348>
 344:	6f656d69 	svcvs	0x00656d69
 348:	73007475 	movwvc	r7, #1141	; 0x475
 34c:	61755f77 	cmnvs	r5, r7, ror pc
 350:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
 354:	00387475 	eorseq	r7, r8, r5, ror r4
 358:	755f7773 	ldrbvc	r7, [pc, #-1907]	; fffffbed <sw_uart_read_timeout+0xfffff621>
 35c:	5f747261 	svcpl	0x00747261
 360:	74697277 	strbtvc	r7, [r9], #-631	; 0xfffffd89
 364:	65640065 	strbvs	r0, [r4, #-101]!	; 0xffffff9b
 368:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
 36c:	Address 0x000000000000036c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <sw_uart_read_timeout+0xfffff904>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	0000016c 	andeq	r0, r0, ip, ror #2
  20:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  24:	86058506 	strhi	r8, [r5], -r6, lsl #10
  28:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  2c:	00018e02 	andeq	r8, r1, r2, lsl #28
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	0000016c 	andeq	r0, r0, ip, ror #2
  3c:	00000224 	andeq	r0, r0, r4, lsr #4
  40:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  44:	86058506 	strhi	r8, [r5], -r6, lsl #10
  48:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  4c:	00018e02 	andeq	r8, r1, r2, lsl #28
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	00000000 	andeq	r0, r0, r0
  58:	00000390 	muleq	r0, r0, r3
  5c:	000000b4 	strheq	r0, [r0], -r4
  60:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  64:	86058506 	strhi	r8, [r5], -r6, lsl #10
  68:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  6c:	42018e02 	andmi	r8, r1, #2, 28
  70:	0a7a200e 	beq	1e880b0 <sw_uart_read_timeout+0x1e87ae4>
  74:	0b42180e 	bleq	10860b4 <sw_uart_read_timeout+0x1085ae8>
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000444 	andeq	r0, r0, r4, asr #8
  84:	00000010 	andeq	r0, r0, r0, lsl r0
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000018 	andeq	r0, r0, r8, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	00000454 	andeq	r0, r0, r4, asr r4
  9c:	0000002c 	andeq	r0, r0, ip, lsr #32
  a0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  a4:	86038504 	strhi	r8, [r3], -r4, lsl #10
  a8:	00018e02 	andeq	r8, r1, r2, lsl #28
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000480 	andeq	r0, r0, r0, lsl #9
  b8:	00000058 	andeq	r0, r0, r8, asr r0
  bc:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  c0:	86058506 	strhi	r8, [r5], -r6, lsl #10
  c4:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  c8:	00018e02 	andeq	r8, r1, r2, lsl #28
  cc:	00000034 	andeq	r0, r0, r4, lsr r0
  d0:	00000000 	andeq	r0, r0, r0
  d4:	000004d8 	ldrdeq	r0, [r0], -r8
  d8:	0000008c 	andeq	r0, r0, ip, lsl #1
  dc:	810c0e42 	tsthi	ip, r2, asr #28
  e0:	83028203 	movwhi	r8, #8707	; 0x2203
  e4:	180e4201 	stmdane	lr, {r0, r9, lr}
  e8:	05850684 	streq	r0, [r5, #1668]	; 0x684
  ec:	0e42048e 	cdpeq	4, 4, cr0, cr2, cr14, {4}
  f0:	0a6003f0 	beq	18010b8 <sw_uart_read_timeout+0x1800aec>
  f4:	ce42180e 	cdpgt	8, 4, cr1, cr2, cr14, {0}
  f8:	0c0ec4c5 	cfstrseq	mvf12, [lr], {197}	; 0xc5
  fc:	c1c2c342 	bicgt	ip, r2, r2, asr #6
 100:	0b42000e 	bleq	1080140 <sw_uart_read_timeout+0x107fb74>
 104:	0000001c 	andeq	r0, r0, ip, lsl r0
 108:	00000000 	andeq	r0, r0, r0
 10c:	00000564 	andeq	r0, r0, r4, ror #10
 110:	00000034 	andeq	r0, r0, r4, lsr r0
 114:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
 118:	86058506 	strhi	r8, [r5], -r6, lsl #10
 11c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
 120:	00018e02 	andeq	r8, r1, r2, lsl #28
 124:	0000001c 	andeq	r0, r0, ip, lsl r0
 128:	00000000 	andeq	r0, r0, r0
 12c:	00000598 	muleq	r0, r8, r5
 130:	00000034 	andeq	r0, r0, r4, lsr r0
 134:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
 138:	86058506 	strhi	r8, [r5], -r6, lsl #10
 13c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
 140:	00018e02 	andeq	r8, r1, r2, lsl #28
 144:	00000024 	andeq	r0, r0, r4, lsr #32
 148:	00000000 	andeq	r0, r0, r0
 14c:	000005cc 	andeq	r0, r0, ip, asr #11
 150:	00000088 	andeq	r0, r0, r8, lsl #1
 154:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
 158:	86068507 	strhi	r8, [r6], -r7, lsl #10
 15c:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
 160:	8e028903 	vmlahi.f16	s16, s4, s6	; <UNPREDICTABLE>
 164:	280e4201 	stmdacs	lr, {r0, r9, lr}
 168:	001c0e76 	andseq	r0, ip, r6, ror lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <sw_uart_read_timeout+0x12cd260>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <sw_uart_read_timeout+0x45e64>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


kmalloc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <kmalloc_heap_end>:
   0:	e59f3004 	ldr	r3, [pc, #4]	; c <kmalloc_heap_end+0xc>
   4:	e5930000 	ldr	r0, [r3]
   8:	e12fff1e 	bx	lr
   c:	00000000 	andeq	r0, r0, r0

00000010 <kmalloc_heap_start>:
  10:	e59f3004 	ldr	r3, [pc, #4]	; 1c <kmalloc_heap_start+0xc>
  14:	e5930004 	ldr	r0, [r3, #4]
  18:	e12fff1e 	bx	lr
  1c:	00000000 	andeq	r0, r0, r0

00000020 <kmalloc_heap_ptr>:
  20:	e59f3004 	ldr	r3, [pc, #4]	; 2c <kmalloc_heap_ptr+0xc>
  24:	e5930000 	ldr	r0, [r3]
  28:	e12fff1e 	bx	lr
  2c:	00000000 	andeq	r0, r0, r0

00000030 <kmalloc_init_set_start>:
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12
  38:	e3510000 	cmp	r1, #0
  3c:	0a00000a 	beq	6c <kmalloc_init_set_start+0x3c>
  40:	e59f306c 	ldr	r3, [pc, #108]	; b4 <kmalloc_init_set_start+0x84>
  44:	e5933000 	ldr	r3, [r3]
  48:	e1530000 	cmp	r3, r0
  4c:	8a00000e 	bhi	8c <kmalloc_init_set_start+0x5c>
  50:	e59f305c 	ldr	r3, [pc, #92]	; b4 <kmalloc_init_set_start+0x84>
  54:	e5830000 	str	r0, [r3]
  58:	e5830004 	str	r0, [r3, #4]
  5c:	e0800001 	add	r0, r0, r1
  60:	e5830008 	str	r0, [r3, #8]
  64:	e28dd00c 	add	sp, sp, #12
  68:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  6c:	e59f3044 	ldr	r3, [pc, #68]	; b8 <kmalloc_init_set_start+0x88>
  70:	e58d3000 	str	r3, [sp]
  74:	e3a03030 	mov	r3, #48	; 0x30
  78:	e59f203c 	ldr	r2, [pc, #60]	; bc <kmalloc_init_set_start+0x8c>
  7c:	e59f103c 	ldr	r1, [pc, #60]	; c0 <kmalloc_init_set_start+0x90>
  80:	e59f003c 	ldr	r0, [pc, #60]	; c4 <kmalloc_init_set_start+0x94>
  84:	ebfffffe 	bl	0 <printk>
  88:	ebfffffe 	bl	0 <clean_reboot>
  8c:	e59f3020 	ldr	r3, [pc, #32]	; b4 <kmalloc_init_set_start+0x84>
  90:	e5933008 	ldr	r3, [r3, #8]
  94:	e58d3004 	str	r3, [sp, #4]
  98:	e58d0000 	str	r0, [sp]
  9c:	e3a03034 	mov	r3, #52	; 0x34
  a0:	e59f2014 	ldr	r2, [pc, #20]	; bc <kmalloc_init_set_start+0x8c>
  a4:	e59f1014 	ldr	r1, [pc, #20]	; c0 <kmalloc_init_set_start+0x90>
  a8:	e59f0018 	ldr	r0, [pc, #24]	; c8 <kmalloc_init_set_start+0x98>
  ac:	ebfffffe 	bl	0 <printk>
  b0:	ebfffffe 	bl	0 <clean_reboot>
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  c4:	0000000c 	andeq	r0, r0, ip
  c8:	0000002c 	andeq	r0, r0, ip, lsr #32

000000cc <kmalloc_init>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e59f303c 	ldr	r3, [pc, #60]	; 114 <kmalloc_init+0x48>
  d4:	e5933000 	ldr	r3, [r3]
  d8:	e3530000 	cmp	r3, #0
  dc:	1a000006 	bne	fc <kmalloc_init+0x30>
  e0:	e59f302c 	ldr	r3, [pc, #44]	; 114 <kmalloc_init+0x48>
  e4:	e3a02001 	mov	r2, #1
  e8:	e5832000 	str	r2, [r3]
  ec:	e3a01201 	mov	r1, #268435456	; 0x10000000
  f0:	e3a00601 	mov	r0, #1048576	; 0x100000
  f4:	ebfffffe 	bl	30 <kmalloc_init_set_start>
  f8:	e8bd8010 	pop	{r4, pc}
  fc:	e3a03040 	mov	r3, #64	; 0x40
 100:	e59f2010 	ldr	r2, [pc, #16]	; 118 <kmalloc_init+0x4c>
 104:	e59f1010 	ldr	r1, [pc, #16]	; 11c <kmalloc_init+0x50>
 108:	e59f0010 	ldr	r0, [pc, #16]	; 120 <kmalloc_init+0x54>
 10c:	ebfffffe 	bl	0 <printk>
 110:	ebfffffe 	bl	0 <clean_reboot>
 114:	00000000 	andeq	r0, r0, r0
 118:	00000018 	andeq	r0, r0, r8, lsl r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	00000070 	andeq	r0, r0, r0, ror r0

00000124 <kmalloc_notzero>:
 124:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 128:	e24dd00c 	sub	sp, sp, #12
 12c:	e3500000 	cmp	r0, #0
 130:	0a00000a 	beq	160 <kmalloc_notzero+0x3c>
 134:	e2800007 	add	r0, r0, #7
 138:	e3c03007 	bic	r3, r0, #7
 13c:	e59f2060 	ldr	r2, [pc, #96]	; 1a4 <kmalloc_notzero+0x80>
 140:	e5920000 	ldr	r0, [r2]
 144:	e0801003 	add	r1, r0, r3
 148:	e5821000 	str	r1, [r2]
 14c:	e5922008 	ldr	r2, [r2, #8]
 150:	e1510002 	cmp	r1, r2
 154:	8a000009 	bhi	180 <kmalloc_notzero+0x5c>
 158:	e28dd00c 	add	sp, sp, #12
 15c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 160:	e59f3040 	ldr	r3, [pc, #64]	; 1a8 <kmalloc_notzero+0x84>
 164:	e58d3000 	str	r3, [sp]
 168:	e3a03048 	mov	r3, #72	; 0x48
 16c:	e59f2038 	ldr	r2, [pc, #56]	; 1ac <kmalloc_notzero+0x88>
 170:	e59f1038 	ldr	r1, [pc, #56]	; 1b0 <kmalloc_notzero+0x8c>
 174:	e59f0038 	ldr	r0, [pc, #56]	; 1b4 <kmalloc_notzero+0x90>
 178:	ebfffffe 	bl	0 <printk>
 17c:	ebfffffe 	bl	0 <clean_reboot>
 180:	e0422000 	sub	r2, r2, r0
 184:	e58d2004 	str	r2, [sp, #4]
 188:	e58d3000 	str	r3, [sp]
 18c:	e3a0304e 	mov	r3, #78	; 0x4e
 190:	e59f2014 	ldr	r2, [pc, #20]	; 1ac <kmalloc_notzero+0x88>
 194:	e59f1014 	ldr	r1, [pc, #20]	; 1b0 <kmalloc_notzero+0x8c>
 198:	e59f0018 	ldr	r0, [pc, #24]	; 1b8 <kmalloc_notzero+0x94>
 19c:	ebfffffe 	bl	0 <printk>
 1a0:	ebfffffe 	bl	0 <clean_reboot>
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	000000a0 	andeq	r0, r0, r0, lsr #1
 1ac:	00000028 	andeq	r0, r0, r8, lsr #32
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	0000000c 	andeq	r0, r0, ip
 1b8:	000000a8 	andeq	r0, r0, r8, lsr #1

000001bc <kmalloc>:
 1bc:	e92d4030 	push	{r4, r5, lr}
 1c0:	e24dd00c 	sub	sp, sp, #12
 1c4:	e2504000 	subs	r4, r0, #0
 1c8:	0a000008 	beq	1f0 <kmalloc+0x34>
 1cc:	e1a00004 	mov	r0, r4
 1d0:	ebfffffe 	bl	124 <kmalloc_notzero>
 1d4:	e1a05000 	mov	r5, r0
 1d8:	e1a02004 	mov	r2, r4
 1dc:	e3a01000 	mov	r1, #0
 1e0:	ebfffffe 	bl	0 <memset>
 1e4:	e1a00005 	mov	r0, r5
 1e8:	e28dd00c 	add	sp, sp, #12
 1ec:	e8bd8030 	pop	{r4, r5, pc}
 1f0:	e59f3018 	ldr	r3, [pc, #24]	; 210 <kmalloc+0x54>
 1f4:	e58d3000 	str	r3, [sp]
 1f8:	e3a03054 	mov	r3, #84	; 0x54
 1fc:	e59f2010 	ldr	r2, [pc, #16]	; 214 <kmalloc+0x58>
 200:	e59f1010 	ldr	r1, [pc, #16]	; 218 <kmalloc+0x5c>
 204:	e59f0010 	ldr	r0, [pc, #16]	; 21c <kmalloc+0x60>
 208:	ebfffffe 	bl	0 <printk>
 20c:	ebfffffe 	bl	0 <clean_reboot>
 210:	000000a0 	andeq	r0, r0, r0, lsr #1
 214:	00000038 	andeq	r0, r0, r8, lsr r0
 218:	00000000 	andeq	r0, r0, r0
 21c:	0000000c 	andeq	r0, r0, ip

00000220 <kmalloc_aligned>:
 220:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 224:	e24dd00c 	sub	sp, sp, #12
 228:	e3500000 	cmp	r0, #0
 22c:	0a000014 	beq	284 <kmalloc_aligned+0x64>
 230:	e2613000 	rsb	r3, r1, #0
 234:	e1d13003 	bics	r3, r1, r3
 238:	1a000019 	bne	2a4 <kmalloc_aligned+0x84>
 23c:	e3510008 	cmp	r1, #8
 240:	33a01008 	movcc	r1, #8
 244:	e59f30c0 	ldr	r3, [pc, #192]	; 30c <kmalloc_aligned+0xec>
 248:	e5932000 	ldr	r2, [r3]
 24c:	e2613000 	rsb	r3, r1, #0
 250:	e1d1c003 	bics	ip, r1, r3
 254:	1a00001b 	bne	2c8 <kmalloc_aligned+0xa8>
 258:	e0822001 	add	r2, r2, r1
 25c:	e2422001 	sub	r2, r2, #1
 260:	e0033002 	and	r3, r3, r2
 264:	e2411001 	sub	r1, r1, #1
 268:	e1110003 	tst	r1, r3
 26c:	1a00001d 	bne	2e8 <kmalloc_aligned+0xc8>
 270:	e59f2094 	ldr	r2, [pc, #148]	; 30c <kmalloc_aligned+0xec>
 274:	e5823000 	str	r3, [r2]
 278:	ebfffffe 	bl	1bc <kmalloc>
 27c:	e28dd00c 	add	sp, sp, #12
 280:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 284:	e59f3084 	ldr	r3, [pc, #132]	; 310 <kmalloc_aligned+0xf0>
 288:	e58d3000 	str	r3, [sp]
 28c:	e3a0305f 	mov	r3, #95	; 0x5f
 290:	e59f207c 	ldr	r2, [pc, #124]	; 314 <kmalloc_aligned+0xf4>
 294:	e59f107c 	ldr	r1, [pc, #124]	; 318 <kmalloc_aligned+0xf8>
 298:	e59f007c 	ldr	r0, [pc, #124]	; 31c <kmalloc_aligned+0xfc>
 29c:	ebfffffe 	bl	0 <printk>
 2a0:	ebfffffe 	bl	0 <clean_reboot>
 2a4:	ebfffffe 	bl	0 <rpi_reset_putc>
 2a8:	e59f3070 	ldr	r3, [pc, #112]	; 320 <kmalloc_aligned+0x100>
 2ac:	e58d3000 	str	r3, [sp]
 2b0:	e3a03060 	mov	r3, #96	; 0x60
 2b4:	e59f2058 	ldr	r2, [pc, #88]	; 314 <kmalloc_aligned+0xf4>
 2b8:	e59f1058 	ldr	r1, [pc, #88]	; 318 <kmalloc_aligned+0xf8>
 2bc:	e59f0060 	ldr	r0, [pc, #96]	; 324 <kmalloc_aligned+0x104>
 2c0:	ebfffffe 	bl	0 <printk>
 2c4:	ebfffffe 	bl	0 <clean_reboot>
 2c8:	e59f3058 	ldr	r3, [pc, #88]	; 328 <kmalloc_aligned+0x108>
 2cc:	e58d3000 	str	r3, [sp]
 2d0:	e3a03011 	mov	r3, #17
 2d4:	e59f2050 	ldr	r2, [pc, #80]	; 32c <kmalloc_aligned+0x10c>
 2d8:	e59f1038 	ldr	r1, [pc, #56]	; 318 <kmalloc_aligned+0xf8>
 2dc:	e59f0038 	ldr	r0, [pc, #56]	; 31c <kmalloc_aligned+0xfc>
 2e0:	ebfffffe 	bl	0 <printk>
 2e4:	ebfffffe 	bl	0 <clean_reboot>
 2e8:	ebfffffe 	bl	0 <rpi_reset_putc>
 2ec:	e59f303c 	ldr	r3, [pc, #60]	; 330 <kmalloc_aligned+0x110>
 2f0:	e58d3000 	str	r3, [sp]
 2f4:	e3a03068 	mov	r3, #104	; 0x68
 2f8:	e59f2014 	ldr	r2, [pc, #20]	; 314 <kmalloc_aligned+0xf4>
 2fc:	e59f1014 	ldr	r1, [pc, #20]	; 318 <kmalloc_aligned+0xf8>
 300:	e59f002c 	ldr	r0, [pc, #44]	; 334 <kmalloc_aligned+0x114>
 304:	ebfffffe 	bl	0 <printk>
 308:	ebfffffe 	bl	0 <clean_reboot>
 30c:	00000000 	andeq	r0, r0, r0
 310:	000000a0 	andeq	r0, r0, r0, lsr #1
 314:	00000040 	andeq	r0, r0, r0, asr #32
 318:	00000000 	andeq	r0, r0, r0
 31c:	0000000c 	andeq	r0, r0, ip
 320:	0000011c 	andeq	r0, r0, ip, lsl r1
 324:	000000e8 	andeq	r0, r0, r8, ror #1
 328:	00000130 	andeq	r0, r0, r0, lsr r1
 32c:	00000050 	andeq	r0, r0, r0, asr r0
 330:	00000168 	andeq	r0, r0, r8, ror #2
 334:	0000013c 	andeq	r0, r0, ip, lsr r1

00000338 <kfree>:
 338:	e12fff1e 	bx	lr

0000033c <kfree_all>:
 33c:	e59f3008 	ldr	r3, [pc, #8]	; 34c <kfree_all+0x10>
 340:	e5932004 	ldr	r2, [r3, #4]
 344:	e5832000 	str	r2, [r3]
 348:	e12fff1e 	bx	lr
 34c:	00000000 	andeq	r0, r0, r0

00000350 <kfree_pop>:
 350:	e59f3048 	ldr	r3, [pc, #72]	; 3a0 <kfree_pop+0x50>
 354:	e5933004 	ldr	r3, [r3, #4]
 358:	e1530000 	cmp	r3, r0
 35c:	8a000006 	bhi	37c <kfree_pop+0x2c>
 360:	e59f3038 	ldr	r3, [pc, #56]	; 3a0 <kfree_pop+0x50>
 364:	e5933008 	ldr	r3, [r3, #8]
 368:	e1530000 	cmp	r3, r0
 36c:	3a000002 	bcc	37c <kfree_pop+0x2c>
 370:	e59f3028 	ldr	r3, [pc, #40]	; 3a0 <kfree_pop+0x50>
 374:	e5830000 	str	r0, [r3]
 378:	e12fff1e 	bx	lr
 37c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 380:	e24dd00c 	sub	sp, sp, #12
 384:	e58d0000 	str	r0, [sp]
 388:	e3a03077 	mov	r3, #119	; 0x77
 38c:	e59f2010 	ldr	r2, [pc, #16]	; 3a4 <kfree_pop+0x54>
 390:	e59f1010 	ldr	r1, [pc, #16]	; 3a8 <kfree_pop+0x58>
 394:	e59f0010 	ldr	r0, [pc, #16]	; 3ac <kfree_pop+0x5c>
 398:	ebfffffe 	bl	0 <printk>
 39c:	ebfffffe 	bl	0 <clean_reboot>
 3a0:	00000000 	andeq	r0, r0, r0
 3a4:	00000058 	andeq	r0, r0, r8, asr r0
 3a8:	00000000 	andeq	r0, r0, r0
 3ac:	00000184 	andeq	r0, r0, r4, lsl #3

Disassembly of section .data:

00000000 <heap>:
   0:	00000000 	andeq	r0, r0, r0

00000004 <heap_start>:
   4:	00000000 	andeq	r0, r0, r0

00000008 <heap_end>:
   8:	00200000 	eoreq	r0, r0, r0

Disassembly of section .bss:

00000000 <init_p.6>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	2e636f6c 	cdpcs	15, 6, cr6, cr3, cr12, {3}
   8:	00000063 	andeq	r0, r0, r3, rrx
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <kfree_pop+0x1cc91b4>
  18:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  1c:	00000a73 	andeq	r0, r0, r3, ror sl
  20:	5f78616d 	svcpl	0x0078616d
  24:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  28:	00007365 	andeq	r7, r0, r5, ror #6
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <kfree_pop+0x1cc91d4>
  38:	733a6425 	teqvc	sl, #620756992	; 0x25000000
  3c:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  40:	6820676e 	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  44:	20706165 	rsbscs	r6, r0, r5, ror #2
  48:	25206f74 	strcs	r6, [r0, #-3956]!	; 0xfffff08c
  4c:	77203a70 			; <UNDEFINED> instruction: 0x77203a70
  50:	206c6c69 	rsbcs	r6, ip, r9, ror #24
  54:	20746968 	rsbscs	r6, r4, r8, ror #18
  58:	20656874 	rsbcs	r6, r5, r4, ror r8
  5c:	20646c6f 	rsbcs	r6, r4, pc, ror #24
  60:	70616568 	rsbvc	r6, r1, r8, ror #10
  64:	20746120 	rsbscs	r6, r4, r0, lsr #2
  68:	0a0a7025 	beq	29c104 <kfree_pop+0x29bdb4>
  6c:	00000000 	andeq	r0, r0, r0
  70:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  74:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  78:	3a73253a 	bcc	1cc9568 <kfree_pop+0x1cc9218>
  7c:	613a6425 	teqvs	sl, r5, lsr #8
  80:	6165726c 	cmnvs	r5, ip, ror #4
  84:	63207964 			; <UNDEFINED> instruction: 0x63207964
  88:	656c6c61 	strbvs	r6, [ip, #-3169]!	; 0xfffff39f
  8c:	6d6b2064 	stclvs	0, cr2, [fp, #-400]!	; 0xfffffe70
  90:	6f6c6c61 	svcvs	0x006c6c61
  94:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
  98:	0a0a7469 	beq	29d244 <kfree_pop+0x29cef4>
  9c:	00000000 	andeq	r0, r0, r0
  a0:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  a4:	00007365 	andeq	r7, r0, r5, ror #6
  a8:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  ac:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  b0:	3a73253a 	bcc	1cc95a0 <kfree_pop+0x1cc9250>
  b4:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  b8:	626e2064 	rsbvs	r2, lr, #100	; 0x64
  bc:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
  c0:	63786520 	cmnvs	r8, #32, 10	; 0x8000000
  c4:	65646565 	strbvs	r6, [r4, #-1381]!	; 0xfffffa9b
  c8:	69732064 	ldmdbvs	r3!, {r2, r5, r6, sp}^
  cc:	6f20657a 	svcvs	0x0020657a
  d0:	65682066 	strbvs	r2, [r8, #-102]!	; 0xffffff9a
  d4:	62207061 	eorvs	r7, r0, #97	; 0x61
  d8:	75252079 	strvc	r2, [r5, #-121]!	; 0xffffff87
  dc:	79626e20 	stmdbvc	r2!, {r5, r9, sl, fp, sp, lr}^
  e0:	0a736574 	beq	1cd96b8 <kfree_pop+0x1cd9368>
  e4:	0000000a 	andeq	r0, r0, sl
  e8:	4f525245 	svcmi	0x00525245
  ec:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  f0:	3a73253a 	bcc	1cc95e0 <kfree_pop+0x1cc9290>
  f4:	203a6425 	eorscs	r6, sl, r5, lsr #8
  f8:	534c4146 	movtpl	r4, #49478	; 0xc146
  fc:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 100:	3a293e73 	bcc	a4fad4 <kfree_pop+0xa4f784>
 104:	73736120 	cmnvc	r3, #32, 2
 108:	6e696d75 	mcrvs	13, 3, r6, cr9, cr5, {3}
 10c:	6f702067 	svcvs	0x00702067
 110:	20726577 	rsbscs	r6, r2, r7, ror r5
 114:	7420666f 	strtvc	r6, [r0], #-1647	; 0xfffff991
 118:	000a6f77 	andeq	r6, sl, r7, ror pc
 11c:	705f7369 	subsvc	r7, pc, r9, ror #6
 120:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 124:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 128:	6e656d6e 	cdpvs	13, 6, cr6, cr5, cr14, {3}
 12c:	00002974 	andeq	r2, r0, r4, ror r9
 130:	705f7369 	subsvc	r7, pc, r9, ror #6
 134:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 138:	0000296e 	andeq	r2, r0, lr, ror #18
 13c:	4f525245 	svcmi	0x00525245
 140:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
 144:	3a73253a 	bcc	1cc9634 <kfree_pop+0x1cc92e4>
 148:	203a6425 	eorscs	r6, sl, r5, lsr #8
 14c:	534c4146 	movtpl	r4, #49478	; 0xc146
 150:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 154:	3a293e73 	bcc	a4fb28 <kfree_pop+0xa4f7d8>
 158:	706d6920 	rsbvc	r6, sp, r0, lsr #18
 15c:	6973736f 	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
 160:	0a656c62 	beq	195b2f0 <kfree_pop+0x195afa0>
 164:	00000000 	andeq	r0, r0, r0
 168:	615f7369 	cmpvs	pc, r9, ror #6
 16c:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
 170:	68286465 	stmdavs	r8!, {r0, r2, r5, r6, sl, sp, lr}
 174:	6c61202c 	stclvs	0, cr2, [r1], #-176	; 0xffffff50
 178:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	; 0xfffffe5c
 17c:	29746e65 	ldmdbcs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 180:	00000000 	andeq	r0, r0, r0
 184:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 188:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 18c:	3a73253a 	bcc	1cc967c <kfree_pop+0x1cc932c>
 190:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 194:	746e696f 	strbtvc	r6, [lr], #-2415	; 0xfffff691
 198:	25207265 	strcs	r7, [r0, #-613]!	; 0xfffffd9b
 19c:	61772070 	cmnvs	r7, r0, ror r0
 1a0:	656e2073 	strbvs	r2, [lr, #-115]!	; 0xffffff8d
 1a4:	20726576 	rsbscs	r6, r2, r6, ror r5
 1a8:	6f6c6c61 	svcvs	0x006c6c61
 1ac:	65746163 	ldrbvs	r6, [r4, #-355]!	; 0xfffffe9d
 1b0:	000a0a64 	andeq	r0, sl, r4, ror #20

Disassembly of section .rodata:

00000000 <__FUNCTION__.7>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	5f636f6c 	svcpl	0x00636f6c
   8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   c:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  10:	6174735f 	cmnvs	r4, pc, asr r3
  14:	00007472 	andeq	r7, r0, r2, ror r4

00000018 <__FUNCTION__.5>:
  18:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  1c:	5f636f6c 	svcpl	0x00636f6c
  20:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  24:	00000000 	andeq	r0, r0, r0

00000028 <__FUNCTION__.4>:
  28:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  2c:	5f636f6c 	svcpl	0x00636f6c
  30:	7a746f6e 	bvc	1d1bdf0 <kfree_pop+0x1d1baa0>
  34:	006f7265 	rsbeq	r7, pc, r5, ror #4

00000038 <__FUNCTION__.2>:
  38:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  3c:	00636f6c 	rsbeq	r6, r3, ip, ror #30

00000040 <__FUNCTION__.1>:
  40:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  44:	5f636f6c 	svcpl	0x00636f6c
  48:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  4c:	0064656e 	rsbeq	r6, r4, lr, ror #10

00000050 <__FUNCTION__.3>:
  50:	6e756f72 	mrcvs	15, 3, r6, cr5, cr2, {3}
  54:	00707564 	rsbseq	r7, r0, r4, ror #10

00000058 <__FUNCTION__.0>:
  58:	6572666b 	ldrbvs	r6, [r2, #-1643]!	; 0xfffff995
  5c:	6f705f65 	svcvs	0x00705f65
  60:	Address 0x0000000000000060 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000008e9 	andeq	r0, r0, r9, ror #17
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000143 	andeq	r0, r0, r3, asr #2
  10:	00023c0c 	andeq	r3, r2, ip, lsl #24
  14:	0000e200 	andeq	lr, r0, r0, lsl #4
  18:	00000000 	andeq	r0, r0, r0
  1c:	0003b000 	andeq	fp, r3, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	ff070403 			; <UNDEFINED> instruction: 0xff070403
  30:	03000001 	movweq	r0, #1
  34:	00700601 	rsbseq	r0, r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00002405 	andeq	r2, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000a2 	andeq	r0, r0, r2, lsr #1
  48:	8d050803 	stchi	8, cr0, [r5, #-12]
  4c:	03000000 	movweq	r0, #0
  50:	01160801 	tsteq	r6, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0
  58:	00020c07 	andeq	r0, r2, r7, lsl #24
  5c:	01f60400 	mvnseq	r0, r0, lsl #8
  60:	34030000 	strcc	r0, [r3], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000265 	andeq	r0, r0, r5, ror #4
  70:	df070803 	svcle	0x00070803
  74:	03000001 	movweq	r0, #1
  78:	021f0801 	andseq	r0, pc, #65536	; 0x10000
  7c:	77050000 	strvc	r0, [r5, -r0]
  80:	03000000 	movweq	r0, #0
  84:	02770408 	rsbseq	r0, r7, #8, 8	; 0x8000000
  88:	04060000 	streq	r0, [r6], #-0
  8c:	2c040707 	stccs	7, cr0, [r4], {7}
  90:	01000000 	mrseq	r0, (UNDEF: 0)
  94:	00a4061f 	adceq	r0, r4, pc, lsl r6
  98:	3f080000 	svccc	0x00080000
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00002000 	andeq	r2, r0, r0
  a4:	00012409 	andeq	r2, r1, r9, lsl #8
  a8:	0d220100 	stfeqs	f0, [r2, #-0]
  ac:	00000077 	andeq	r0, r0, r7, ror r0
  b0:	00006b0a 	andeq	r6, r0, sl, lsl #22
  b4:	0e230100 	sufeqs	f0, f3, f0
  b8:	000000c2 	andeq	r0, r0, r2, asr #1
  bc:	00000305 	andeq	r0, r0, r5, lsl #6
  c0:	040b0000 	streq	r0, [fp], #-0
  c4:	00000077 	andeq	r0, r0, r7, ror r0
  c8:	00002e0a 	andeq	r2, r0, sl, lsl #28
  cc:	0e240100 	sufeqs	f0, f4, f0
  d0:	000000c2 	andeq	r0, r0, r2, asr #1
  d4:	00040305 	andeq	r0, r4, r5, lsl #6
  d8:	d60a0000 	strle	r0, [sl], -r0
  dc:	01000001 	tsteq	r0, r1
  e0:	00c20e25 	sbceq	r0, r2, r5, lsr #28
  e4:	03050000 	movweq	r0, #20480	; 0x5000
  e8:	00000008 	andeq	r0, r0, r8
  ec:	0000830c 	andeq	r8, r0, ip, lsl #6
  f0:	06750100 	ldrbteq	r0, [r5], -r0, lsl #2
  f4:	00000350 	andeq	r0, r0, r0, asr r3
  f8:	00000060 	andeq	r0, r0, r0, rrx
  fc:	01649c01 	cmneq	r4, r1, lsl #24
 100:	700d0000 	andvc	r0, sp, r0
 104:	16750100 	ldrbtne	r0, [r5], -r0, lsl #2
 108:	0000008a 	andeq	r0, r0, sl, lsl #1
 10c:	00000006 	andeq	r0, r0, r6
 110:	00000000 	andeq	r0, r0, r0
 114:	0000b00e 	andeq	fp, r0, lr
 118:	00017400 	andeq	r7, r1, r0, lsl #8
 11c:	58030500 	stmdapl	r3, {r8, sl}
 120:	0f000000 	svceq	0x00000000
 124:	0000039c 	muleq	r0, ip, r3
 128:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 12c:	0000015a 	andeq	r0, r0, sl, asr r1
 130:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 134:	00018403 	andeq	r8, r1, r3, lsl #8
 138:	51011000 	mrspl	r1, (UNDEF: 1)
 13c:	00000305 	andeq	r0, r0, r5, lsl #6
 140:	01100000 	tsteq	r0, r0
 144:	58030552 	stmdapl	r3, {r1, r4, r6, r8, sl}
 148:	10000000 	andne	r0, r0, r0
 14c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 150:	7d021077 	stcvc	0, cr1, [r2, #-476]	; 0xfffffe24
 154:	01f30300 	mvnseq	r0, r0, lsl #6
 158:	a0110050 	andsge	r0, r1, r0, asr r0
 15c:	c8000003 	stmdagt	r0, {r0, r1}
 160:	00000008 	andeq	r0, r0, r8
 164:	00007e12 	andeq	r7, r0, r2, lsl lr
 168:	00017400 	andeq	r7, r1, r0, lsl #8
 16c:	002c1300 	eoreq	r1, ip, r0, lsl #6
 170:	00090000 	andeq	r0, r9, r0
 174:	00016405 	andeq	r6, r1, r5, lsl #8
 178:	00481400 	subeq	r1, r8, r0, lsl #8
 17c:	72010000 	andvc	r0, r1, #0
 180:	00033c06 	andeq	r3, r3, r6, lsl #24
 184:	00001400 	andeq	r1, r0, r0, lsl #8
 188:	0c9c0100 	ldfeqs	f0, [ip], {0}
 18c:	00000039 	andeq	r0, r0, r9, lsr r0
 190:	38066f01 	stmdacc	r6, {r0, r8, r9, sl, fp, sp, lr}
 194:	04000003 	streq	r0, [r0], #-3
 198:	01000000 	mrseq	r0, (UNDEF: 0)
 19c:	0001ae9c 	muleq	r1, ip, lr
 1a0:	00701500 	rsbseq	r1, r0, r0, lsl #10
 1a4:	8a126f01 	bhi	49bdb0 <kfree_pop+0x49ba60>
 1a8:	01000000 	mrseq	r0, (UNDEF: 0)
 1ac:	24160050 	ldrcs	r0, [r6], #-80	; 0xffffffb0
 1b0:	01000002 	tsteq	r0, r2
 1b4:	008a075e 	addeq	r0, sl, lr, asr r7
 1b8:	02200000 	eoreq	r0, r0, #0
 1bc:	01180000 	tsteq	r8, r0
 1c0:	9c010000 	stcls	0, cr0, [r1], {-0}
 1c4:	0000042c 	andeq	r0, r0, ip, lsr #8
 1c8:	00027e17 	andeq	r7, r2, r7, lsl lr
 1cc:	205e0100 	subscs	r0, lr, r0, lsl #2
 1d0:	0000002c 	andeq	r0, r0, ip, lsr #32
 1d4:	00000047 	andeq	r0, r0, r7, asr #32
 1d8:	00000033 	andeq	r0, r0, r3, lsr r0
 1dc:	0000ca17 	andeq	ip, r0, r7, lsl sl
 1e0:	315e0100 	cmpcc	lr, r0, lsl #2
 1e4:	0000002c 	andeq	r0, r0, ip, lsr #32
 1e8:	000000e0 	andeq	r0, r0, r0, ror #1
 1ec:	000000cc 	andeq	r0, r0, ip, asr #1
 1f0:	0000b00e 	andeq	fp, r0, lr
 1f4:	00043c00 	andeq	r3, r4, r0, lsl #24
 1f8:	40030500 	andmi	r0, r3, r0, lsl #10
 1fc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 200:	66010068 	strvs	r0, [r1], -r8, rrx
 204:	00002c0e 	andeq	r2, r0, lr, lsl #24
 208:	00019600 	andeq	r9, r1, r0, lsl #12
 20c:	00018a00 	andeq	r8, r1, r0, lsl #20
 210:	08541900 	ldmdaeq	r4, {r8, fp, ip}^
 214:	02300000 	eorseq	r0, r0, #0
 218:	30040000 	andcc	r0, r4, r0
 21c:	04000002 	streq	r0, [r0], #-2
 220:	01000000 	mrseq	r0, (UNDEF: 0)
 224:	02380560 	eorseq	r0, r8, #96, 10	; 0x18000000
 228:	651a0000 	ldrvs	r0, [sl, #-0]
 22c:	ea000008 	b	254 <.debug_info+0x254>
 230:	e8000001 	stmda	r0, {r0}
 234:	00000001 	andeq	r0, r0, r1
 238:	00089619 	andeq	r9, r8, r9, lsl r6
 23c:	00023c00 	andeq	r3, r2, r0, lsl #24
 240:	023c0200 	eorseq	r0, ip, #0, 4
 244:	00080000 	andeq	r0, r8, r0
 248:	61010000 	mrsvs	r0, (UNDEF: 1)
 24c:	00026c11 	andeq	r6, r2, r1, lsl ip
 250:	08b11a00 	ldmeq	r1!, {r9, fp, ip}
 254:	01ff0000 	mvnseq	r0, r0
 258:	01fd0000 	mvnseq	r0, r0
 25c:	a71a0000 	ldrge	r0, [sl, -r0]
 260:	15000008 	strne	r0, [r0, #-8]
 264:	13000002 	movwne	r0, #2
 268:	00000002 	andeq	r0, r0, r2
 26c:	00081f1b 	andeq	r1, r8, fp, lsl pc
 270:	00024c00 	andeq	r4, r2, r0, lsl #24
 274:	00180100 	andseq	r0, r8, r0, lsl #2
 278:	67010000 	strvs	r0, [r1, -r0]
 27c:	00030a09 	andeq	r0, r3, r9, lsl #20
 280:	083a1a00 	ldmdaeq	sl!, {r9, fp, ip}
 284:	022e0000 	eoreq	r0, lr, #0
 288:	02280000 	eoreq	r0, r8, #0
 28c:	301a0000 	andscc	r0, sl, r0
 290:	75000008 	strvc	r0, [r0, #-8]
 294:	6d000002 	stcvs	0, cr0, [r0, #-8]
 298:	1c000002 	stcne	0, cr0, [r0], {2}
 29c:	00000018 	andeq	r0, r0, r8, lsl r0
 2a0:	00085419 	andeq	r5, r8, r9, lsl r4
 2a4:	00024c00 	andeq	r4, r2, r0, lsl #24
 2a8:	024c0400 	subeq	r0, ip, #0, 8
 2ac:	00040000 	andeq	r0, r4, r0
 2b0:	11010000 	mrsne	r0, (UNDEF: 1)
 2b4:	0002c705 	andeq	ip, r2, r5, lsl #14
 2b8:	08651a00 	stmdaeq	r5!, {r9, fp, ip}^
 2bc:	02b30000 	adcseq	r0, r3, #0
 2c0:	02b10000 	adcseq	r0, r1, #0
 2c4:	0f000000 	svceq	0x00000000
 2c8:	000002e4 	andeq	r0, r0, r4, ror #5
 2cc:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 2d0:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 2d4:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 2d8:	00000c03 	andeq	r0, r0, r3, lsl #24
 2dc:	51011000 	mrspl	r1, (UNDEF: 1)
 2e0:	00000305 	andeq	r0, r0, r5, lsl #6
 2e4:	01100000 	tsteq	r0, r0
 2e8:	50030552 	andpl	r0, r3, r2, asr r5
 2ec:	10000000 	andne	r0, r0, r0
 2f0:	41015301 	tstmi	r1, r1, lsl #6
 2f4:	007d0210 	rsbseq	r0, sp, r0, lsl r2
 2f8:	01300305 	teqeq	r0, r5, lsl #6
 2fc:	11000000 	mrsne	r0, (UNDEF: 0)
 300:	000002e8 	andeq	r0, r0, r8, ror #5
 304:	000008c8 	andeq	r0, r0, r8, asr #17
 308:	70190000 	andsvc	r0, r9, r0
 30c:	64000008 	strvs	r0, [r0], #-8
 310:	03000002 	movweq	r0, #2
 314:	00000264 	andeq	r0, r0, r4, ror #4
 318:	00000004 	andeq	r0, r0, r4
 31c:	3e056801 	cdpcc	8, 0, cr6, cr5, cr1, {0}
 320:	1a000003 	bne	334 <.debug_info+0x334>
 324:	0000088b 	andeq	r0, r0, fp, lsl #17
 328:	000002c8 	andeq	r0, r0, r8, asr #5
 32c:	000002c6 	andeq	r0, r0, r6, asr #5
 330:	0008811a 	andeq	r8, r8, sl, lsl r1
 334:	0002dd00 	andeq	sp, r2, r0, lsl #26
 338:	0002db00 	andeq	sp, r2, r0, lsl #22
 33c:	7c0f0000 	stcvc	0, cr0, [pc], {-0}
 340:	41000002 	tstmi	r0, r2
 344:	53000004 	movwpl	r0, #4
 348:	10000003 	andne	r0, r0, r3
 34c:	f3035001 	vhadd.u8	d5, d3, d1
 350:	0f005001 	svceq	0x00005001
 354:	000002a0 	andeq	r0, r0, r0, lsr #5
 358:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 35c:	0000038c 	andeq	r0, r0, ip, lsl #7
 360:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 364:	00000c03 	andeq	r0, r0, r3, lsl #24
 368:	51011000 	mrspl	r1, (UNDEF: 1)
 36c:	00000305 	andeq	r0, r0, r5, lsl #6
 370:	01100000 	tsteq	r0, r0
 374:	40030552 	andmi	r0, r3, r2, asr r5
 378:	10000000 	andne	r0, r0, r0
 37c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 380:	7d02105f 	stcvc	0, cr1, [r2, #-380]	; 0xfffffe84
 384:	a0030500 	andge	r0, r3, r0, lsl #10
 388:	00000000 	andeq	r0, r0, r0
 38c:	0002a411 	andeq	sl, r2, r1, lsl r4
 390:	0008c800 	andeq	ip, r8, r0, lsl #16
 394:	02a81100 	adceq	r1, r8, #0, 2
 398:	08d40000 	ldmeq	r4, {}^	; <UNPREDICTABLE>
 39c:	c40f0000 	strgt	r0, [pc], #-0	; 3a4 <.debug_info+0x3a4>
 3a0:	bc000002 	stclt	0, cr0, [r0], {2}
 3a4:	d7000008 	strle	r0, [r0, -r8]
 3a8:	10000003 	andne	r0, r0, r3
 3ac:	03055001 	movweq	r5, #20481	; 0x5001
 3b0:	000000e8 	andeq	r0, r0, r8, ror #1
 3b4:	05510110 	ldrbeq	r0, [r1, #-272]	; 0xfffffef0
 3b8:	00000003 	andeq	r0, r0, r3
 3bc:	52011000 	andpl	r1, r1, #0
 3c0:	00400305 	subeq	r0, r0, r5, lsl #6
 3c4:	01100000 	tsteq	r0, r0
 3c8:	60080253 	andvs	r0, r8, r3, asr r2
 3cc:	007d0210 	rsbseq	r0, sp, r0, lsl r2
 3d0:	011c0305 	tsteq	ip, r5, lsl #6
 3d4:	11000000 	mrsne	r0, (UNDEF: 0)
 3d8:	000002c8 	andeq	r0, r0, r8, asr #5
 3dc:	000008c8 	andeq	r0, r0, r8, asr #17
 3e0:	0002ec11 	andeq	lr, r2, r1, lsl ip
 3e4:	0008d400 	andeq	sp, r8, r0, lsl #8
 3e8:	03080f00 	movweq	r0, #36608	; 0x8f00
 3ec:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 3f0:	04220000 	strteq	r0, [r2], #-0
 3f4:	01100000 	tsteq	r0, r0
 3f8:	3c030550 	cfstr32cc	mvfx0, [r3], {80}	; 0x50
 3fc:	10000001 	andne	r0, r0, r1
 400:	03055101 	movweq	r5, #20737	; 0x5101
 404:	00000000 	andeq	r0, r0, r0
 408:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 40c:	00004003 	andeq	r4, r0, r3
 410:	53011000 	movwpl	r1, #4096	; 0x1000
 414:	10680802 	rsbne	r0, r8, r2, lsl #16
 418:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 41c:	00016803 	andeq	r6, r1, r3, lsl #16
 420:	0c110000 	ldceq	0, cr0, [r1], {-0}
 424:	c8000003 	stmdagt	r0, {r0, r1}
 428:	00000008 	andeq	r0, r0, r8
 42c:	00007e12 	andeq	r7, r0, r2, lsl lr
 430:	00043c00 	andeq	r3, r4, r0, lsl #24
 434:	002c1300 	eoreq	r1, ip, r0, lsl #6
 438:	000f0000 	andeq	r0, pc, r0
 43c:	00042c05 	andeq	r2, r4, r5, lsl #24
 440:	02961600 	addseq	r1, r6, #0, 12
 444:	53010000 	movwpl	r0, #4096	; 0x1000
 448:	00008a07 	andeq	r8, r0, r7, lsl #20
 44c:	0001bc00 	andeq	fp, r1, r0, lsl #24
 450:	00006400 	andeq	r6, r0, r0, lsl #8
 454:	089c0100 	ldmeq	ip, {r8}
 458:	17000005 	strne	r0, [r0, -r5]
 45c:	0000027e 	andeq	r0, r0, lr, ror r2
 460:	2c185301 	ldccs	3, cr5, [r8], {1}
 464:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 468:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
 46c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 470:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 474:	00000518 	andeq	r0, r0, r8, lsl r5
 478:	00380305 	eorseq	r0, r8, r5, lsl #6
 47c:	ab1d0000 	blge	740484 <kfree_pop+0x740134>
 480:	01000000 	mrseq	r0, (UNDEF: 0)
 484:	008a0b55 	addeq	r0, sl, r5, asr fp
 488:	03300000 	teqeq	r0, #0
 48c:	032c0000 			; <UNDEFINED> instruction: 0x032c0000
 490:	d40f0000 	strle	r0, [pc], #-0	; 498 <.debug_info+0x498>
 494:	1d000001 	stcne	0, cr0, [r0, #-4]
 498:	a6000005 	strge	r0, [r0], -r5
 49c:	10000004 	andne	r0, r0, r4
 4a0:	74025001 	strvc	r5, [r2], #-1
 4a4:	e40f0000 	str	r0, [pc], #-0	; 4ac <.debug_info+0x4ac>
 4a8:	e0000001 	and	r0, r0, r1
 4ac:	c5000008 	strgt	r0, [r0, #-8]
 4b0:	10000004 	andne	r0, r0, r4
 4b4:	75025001 	strvc	r5, [r2, #-1]
 4b8:	51011000 	mrspl	r1, (UNDEF: 1)
 4bc:	01103001 	tsteq	r0, r1
 4c0:	00740252 	rsbseq	r0, r4, r2, asr r2
 4c4:	020c0f00 	andeq	r0, ip, #0, 30
 4c8:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 4cc:	04fe0000 	ldrbteq	r0, [lr], #0
 4d0:	01100000 	tsteq	r0, r0
 4d4:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
 4d8:	10000000 	andne	r0, r0, r0
 4dc:	03055101 	movweq	r5, #20737	; 0x5101
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 4e8:	00003803 	andeq	r3, r0, r3, lsl #16
 4ec:	53011000 	movwpl	r1, #4096	; 0x1000
 4f0:	10540802 	subsne	r0, r4, r2, lsl #16
 4f4:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 4f8:	0000a003 	andeq	sl, r0, r3
 4fc:	10110000 	andsne	r0, r1, r0
 500:	c8000002 	stmdagt	r0, {r1}
 504:	00000008 	andeq	r0, r0, r8
 508:	00007e12 	andeq	r7, r0, r2, lsl lr
 50c:	00051800 	andeq	r1, r5, r0, lsl #16
 510:	002c1300 	eoreq	r1, ip, r0, lsl #6
 514:	00070000 	andeq	r0, r7, r0
 518:	00050805 	andeq	r0, r5, r5, lsl #16
 51c:	01331600 	teqeq	r3, r0, lsl #12
 520:	47010000 	strmi	r0, [r1, -r0]
 524:	00008a07 	andeq	r8, r0, r7, lsl #20
 528:	00012400 	andeq	r2, r1, r0, lsl #8
 52c:	00009800 	andeq	r9, r0, r0, lsl #16
 530:	2b9c0100 	blcs	fe700938 <kfree_pop+0xfe7005e8>
 534:	17000006 	strne	r0, [r0, -r6]
 538:	0000027e 	andeq	r0, r0, lr, ror r2
 53c:	2c204701 	stccs	7, cr4, [r0], #-4
 540:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
 544:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
 548:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 54c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 550:	0000043c 	andeq	r0, r0, ip, lsr r4
 554:	00280305 	eoreq	r0, r8, r5, lsl #6
 558:	ab1d0000 	blge	740560 <kfree_pop+0x740210>
 55c:	01000000 	mrseq	r0, (UNDEF: 0)
 560:	008a0b4b 	addeq	r0, sl, fp, asr #22
 564:	03d00000 	bicseq	r0, r0, #0
 568:	03cc0000 	biceq	r0, ip, #0
 56c:	1f1b0000 	svcne	0x001b0000
 570:	34000008 	strcc	r0, [r0], #-8
 574:	03000001 	movweq	r0, #1
 578:	00000000 	andeq	r0, r0, r0
 57c:	a30e4901 	movwge	r4, #59649	; 0xe901
 580:	1a000005 	bne	59c <.debug_info+0x59c>
 584:	0000083a 	andeq	r0, r0, sl, lsr r8
 588:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 58c:	000003ee 	andeq	r0, r0, lr, ror #7
 590:	0008301a 	andeq	r3, r8, sl, lsl r0
 594:	00040800 	andeq	r0, r4, r0, lsl #16
 598:	00040400 	andeq	r0, r4, r0, lsl #8
 59c:	00001e00 	andeq	r1, r0, r0, lsl #28
 5a0:	0f000000 	svceq	0x00000000
 5a4:	0000017c 	andeq	r0, r0, ip, ror r1
 5a8:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 5ac:	000005dc 	ldrdeq	r0, [r0], -ip
 5b0:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 5b4:	00000c03 	andeq	r0, r0, r3, lsl #24
 5b8:	51011000 	mrspl	r1, (UNDEF: 1)
 5bc:	00000305 	andeq	r0, r0, r5, lsl #6
 5c0:	01100000 	tsteq	r0, r0
 5c4:	28030552 	stmdacs	r3, {r1, r4, r6, r8, sl}
 5c8:	10000000 	andne	r0, r0, r0
 5cc:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 5d0:	7d021048 	stcvc	0, cr1, [r2, #-288]	; 0xfffffee0
 5d4:	a0030500 	andge	r0, r3, r0, lsl #10
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	00018011 	andeq	r8, r1, r1, lsl r0
 5e0:	0008c800 	andeq	ip, r8, r0, lsl #16
 5e4:	01a00f00 	lsleq	r0, r0, #30
 5e8:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 5ec:	06210000 	strteq	r0, [r1], -r0
 5f0:	01100000 	tsteq	r0, r0
 5f4:	a8030550 	stmdage	r3, {r4, r6, r8, sl}
 5f8:	10000000 	andne	r0, r0, r0
 5fc:	03055101 	movweq	r5, #20737	; 0x5101
 600:	00000000 	andeq	r0, r0, r0
 604:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 608:	00002803 	andeq	r2, r0, r3, lsl #16
 60c:	53011000 	movwpl	r1, #4096	; 0x1000
 610:	104e0802 	subne	r0, lr, r2, lsl #16
 614:	08007d02 	stmdaeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 618:	235001f3 	cmpcs	r0, #-1073741764	; 0xc000003c
 61c:	1af80907 	bne	ffe02a40 <kfree_pop+0xffe026f0>
 620:	01a41100 			; <UNDEFINED> instruction: 0x01a41100
 624:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
 628:	0c000000 	stceq	0, cr0, [r0], {-0}
 62c:	0000024d 	andeq	r0, r0, sp, asr #4
 630:	cc063c01 	stcgt	12, cr3, [r6], {1}
 634:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 638:	01000000 	mrseq	r0, (UNDEF: 0)
 63c:	0006cf9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
 640:	007c0a00 	rsbseq	r0, ip, r0, lsl #20
 644:	3d010000 	stccc	0, cr0, [r1, #-0]
 648:	00002510 	andeq	r2, r0, r0, lsl r5
 64c:	00030500 	andeq	r0, r3, r0, lsl #10
 650:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 654:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 658:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 65c:	00180305 	andseq	r0, r8, r5, lsl #6
 660:	07070000 	streq	r0, [r7, -r0]
 664:	00002c04 	andeq	r2, r0, r4, lsl #24
 668:	0a420100 	beq	1080a70 <kfree_pop+0x1080720>
 66c:	0000067a 	andeq	r0, r0, sl, ror r6
 670:	0000dc08 	andeq	sp, r0, r8, lsl #24
 674:	10000000 	andne	r0, r0, r0
 678:	f80f0000 			; <UNDEFINED> instruction: 0xf80f0000
 67c:	e4000000 	str	r0, [r0], #-0
 680:	96000006 	strls	r0, [r0], -r6
 684:	10000006 	andne	r0, r0, r6
 688:	40035001 	andmi	r5, r3, r1
 68c:	01102440 	tsteq	r0, r0, asr #8
 690:	48400351 	stmdami	r0, {r0, r4, r6, r8, r9}^
 694:	100f0024 	andne	r0, pc, r4, lsr #32
 698:	bc000001 	stclt	0, cr0, [r0], {1}
 69c:	c5000008 	strgt	r0, [r0, #-8]
 6a0:	10000006 	andne	r0, r0, r6
 6a4:	03055001 	movweq	r5, #20481	; 0x5001
 6a8:	00000070 	andeq	r0, r0, r0, ror r0
 6ac:	05510110 	ldrbeq	r0, [r1, #-272]	; 0xfffffef0
 6b0:	00000003 	andeq	r0, r0, r3
 6b4:	52011000 	andpl	r1, r1, #0
 6b8:	00180305 	andseq	r0, r8, r5, lsl #6
 6bc:	01100000 	tsteq	r0, r0
 6c0:	40080253 	andmi	r0, r8, r3, asr r2
 6c4:	01141100 	tsteq	r4, r0, lsl #2
 6c8:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
 6cc:	12000000 	andne	r0, r0, #0
 6d0:	0000007e 	andeq	r0, r0, lr, ror r0
 6d4:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 6d8:	00002c13 	andeq	r2, r0, r3, lsl ip
 6dc:	05000c00 	streq	r0, [r0, #-3072]	; 0xfffff400
 6e0:	000006cf 	andeq	r0, r0, pc, asr #13
 6e4:	00029e0c 	andeq	r9, r2, ip, lsl #28
 6e8:	062d0100 	strteq	r0, [sp], -r0, lsl #2
 6ec:	00000030 	andeq	r0, r0, r0, lsr r0
 6f0:	0000009c 	muleq	r0, ip, r0
 6f4:	07c89c01 	strbeq	r9, [r8, r1, lsl #24]
 6f8:	1e170000 	cdpne	0, 1, cr0, cr7, cr0, {0}
 6fc:	01000000 	mrseq	r0, (UNDEF: 0)
 700:	002c262d 	eoreq	r2, ip, sp, lsr #12
 704:	04360000 	ldrteq	r0, [r6], #-0
 708:	04280000 	strteq	r0, [r8], #-0
 70c:	13170000 	tstne	r7, #0
 710:	01000000 	mrseq	r0, (UNDEF: 0)
 714:	002c362d 	eoreq	r3, ip, sp, lsr #12
 718:	049e0000 	ldreq	r0, [lr], #0
 71c:	04960000 	ldreq	r0, [r6], #0
 720:	ab1d0000 	blge	740728 <kfree_pop+0x7403d8>
 724:	01000000 	mrseq	r0, (UNDEF: 0)
 728:	00c20b2e 	sbceq	r0, r2, lr, lsr #22
 72c:	04e60000 	strbteq	r0, [r6], #0
 730:	04d80000 	ldrbeq	r0, [r8], #0
 734:	b00e0000 	andlt	r0, lr, r0
 738:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 73c:	05000007 	streq	r0, [r0, #-7]
 740:	00000003 	andeq	r0, r0, r3
 744:	00880f00 	addeq	r0, r8, r0, lsl #30
 748:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 74c:	077e0000 	ldrbeq	r0, [lr, -r0]!
 750:	01100000 	tsteq	r0, r0
 754:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
 758:	10000000 	andne	r0, r0, r0
 75c:	03055101 	movweq	r5, #20737	; 0x5101
 760:	00000000 	andeq	r0, r0, r0
 764:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 768:	00000003 	andeq	r0, r0, r3
 76c:	53011000 	movwpl	r1, #4096	; 0x1000
 770:	10300802 	eorsne	r0, r0, r2, lsl #16
 774:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 778:	00002003 	andeq	r2, r0, r3
 77c:	8c110000 	ldchi	0, cr0, [r1], {-0}
 780:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 784:	0f000008 	svceq	0x00000008
 788:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 78c:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 790:	000007be 			; <UNDEFINED> instruction: 0x000007be
 794:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 798:	00002c03 	andeq	r2, r0, r3, lsl #24
 79c:	51011000 	mrspl	r1, (UNDEF: 1)
 7a0:	00000305 	andeq	r0, r0, r5, lsl #6
 7a4:	01100000 	tsteq	r0, r0
 7a8:	00030552 	andeq	r0, r3, r2, asr r5
 7ac:	10000000 	andne	r0, r0, r0
 7b0:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 7b4:	7d021034 	stcvc	0, cr1, [r2, #-208]	; 0xffffff30
 7b8:	01f30300 	mvnseq	r0, r0, lsl #6
 7bc:	b4110050 	ldrlt	r0, [r1], #-80	; 0xffffffb0
 7c0:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 7c4:	00000008 	andeq	r0, r0, r8
 7c8:	00007e12 	andeq	r7, r0, r2, lsl lr
 7cc:	0007d800 	andeq	sp, r7, r0, lsl #16
 7d0:	002c1300 	eoreq	r1, ip, r0, lsl #6
 7d4:	00160000 	andseq	r0, r6, r0
 7d8:	0007c805 	andeq	ip, r7, r5, lsl #16
 7dc:	02851f00 	addeq	r1, r5, #0, 30
 7e0:	2a010000 	bcs	407e8 <kfree_pop+0x40498>
 7e4:	00008a07 	andeq	r8, r0, r7, lsl #20
 7e8:	00002000 	andeq	r2, r0, r0
 7ec:	00001000 	andeq	r1, r0, r0
 7f0:	1f9c0100 	svcne	0x009c0100
 7f4:	00000000 	andeq	r0, r0, r0
 7f8:	8a072901 	bhi	1cac04 <kfree_pop+0x1ca8b4>
 7fc:	10000000 	andne	r0, r0, r0
 800:	10000000 	andne	r0, r0, r0
 804:	01000000 	mrseq	r0, (UNDEF: 0)
 808:	005a1f9c 			; <UNDEFINED> instruction: 0x005a1f9c
 80c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 810:	00008a07 	andeq	r8, r0, r7, lsl #20
 814:	00000000 	andeq	r0, r0, r0
 818:	00001000 	andeq	r1, r0, r0
 81c:	209c0100 	addscs	r0, ip, r0, lsl #2
 820:	00000052 	andeq	r0, r0, r2, asr r0
 824:	2c181001 	ldccs	0, cr1, [r8], {1}
 828:	03000000 	movweq	r0, #0
 82c:	00000854 	andeq	r0, r0, r4, asr r8
 830:	01007821 	tsteq	r0, r1, lsr #16
 834:	002c2910 	eoreq	r2, ip, r0, lsl r9
 838:	6e210000 	cdpvs	0, 2, cr0, cr1, cr0, {0}
 83c:	35100100 	ldrcc	r0, [r0, #-256]	; 0xffffff00
 840:	0000002c 	andeq	r0, r0, ip, lsr #32
 844:	0000b00e 	andeq	fp, r0, lr
 848:	00051800 	andeq	r1, r5, r0, lsl #16
 84c:	50030500 	andpl	r0, r3, r0, lsl #10
 850:	00000000 	andeq	r0, r0, r0
 854:	00023420 	andeq	r3, r2, r0, lsr #8
 858:	180d0100 	stmdane	sp, {r8}
 85c:	0000002c 	andeq	r0, r0, ip, lsr #32
 860:	00087003 	andeq	r7, r8, r3
 864:	00782100 	rsbseq	r2, r8, r0, lsl #2
 868:	2c290d01 	stccs	13, cr0, [r9], #-4
 86c:	00000000 	andeq	r0, r0, r0
 870:	00025a20 	andeq	r5, r2, r0, lsr #20
 874:	18070100 	stmdane	r7, {r8}
 878:	0000002c 	andeq	r0, r0, ip, lsr #32
 87c:	00089603 	andeq	r9, r8, r3, lsl #12
 880:	00782100 	rsbseq	r2, r8, r0, lsl #2
 884:	2c2c0701 	stccs	7, cr0, [ip], #-4
 888:	21000000 	mrscs	r0, (UNDEF: 0)
 88c:	0701006e 	streq	r0, [r1, -lr, rrx]
 890:	00002c38 	andeq	r2, r0, r8, lsr ip
 894:	d4200000 	strtle	r0, [r0], #-0
 898:	01000000 	mrseq	r0, (UNDEF: 0)
 89c:	005d1804 	subseq	r1, sp, r4, lsl #16
 8a0:	bc030000 	stclt	0, cr0, [r3], {-0}
 8a4:	21000008 	tstcs	r0, r8
 8a8:	04010078 	streq	r0, [r1], #-120	; 0xffffff88
 8ac:	00005d29 	andeq	r5, r0, r9, lsr #26
 8b0:	00792100 	rsbseq	r2, r9, r0, lsl #2
 8b4:	5d350401 	cfldrspl	mvf0, [r5, #-4]!
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00024622 	andeq	r4, r2, r2, lsr #12
 8c0:	00024600 	andeq	r4, r2, r0, lsl #12
 8c4:	06280200 	strteq	r0, [r8], -r0, lsl #4
 8c8:	0000bd22 	andeq	fp, r0, r2, lsr #26
 8cc:	0000bd00 	andeq	fp, r0, r0, lsl #26
 8d0:	066e0200 	strbteq	r0, [lr], -r0, lsl #4
 8d4:	0002b522 	andeq	fp, r2, r2, lsr #10
 8d8:	0002b500 	andeq	fp, r2, r0, lsl #10
 8dc:	061d0200 	ldreq	r0, [sp], -r0, lsl #4
 8e0:	00009b22 	andeq	r9, r0, r2, lsr #22
 8e4:	00009b00 	andeq	r9, r0, r0, lsl #22
 8e8:	07f20200 	ldrbeq	r0, [r2, r0, lsl #4]!
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <kfree_pop+0x2bfd5c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <kfree_pop+0xe834f0>
  30:	0b390b3b 	bleq	e42d24 <kfree_pop+0xe429d4>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b0b000f 	bleq	2c0084 <kfree_pop+0x2bfd34>
  44:	04070000 	streq	r0, [r7], #-0
  48:	0b0b3e01 	bleq	2cf854 <kfree_pop+0x2cf504>
  4c:	3a13490b 	bcc	4d2480 <kfree_pop+0x4d2130>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	0013010b 	andseq	r0, r3, fp, lsl #2
  58:	00280800 	eoreq	r0, r8, r0, lsl #16
  5c:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  60:	34090000 	strcc	r0, [r9], #-0
  64:	3a0e0300 	bcc	380c6c <kfree_pop+0x38091c>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	3f13490b 	svccc	0x0013490b
  70:	00193c19 	andseq	r3, r9, r9, lsl ip
  74:	00340a00 	eorseq	r0, r4, r0, lsl #20
  78:	0b3a0e03 	bleq	e8388c <kfree_pop+0xe8353c>
  7c:	0b390b3b 	bleq	e42d70 <kfree_pop+0xe42a20>
  80:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  84:	0f0b0000 	svceq	0x000b0000
  88:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  8c:	0c000013 	stceq	0, cr0, [r0], {19}
  90:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  94:	0b3a0e03 	bleq	e838a8 <kfree_pop+0xe83558>
  98:	0b390b3b 	bleq	e42d8c <kfree_pop+0xe42a3c>
  9c:	01111927 	tsteq	r1, r7, lsr #18
  a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
  a8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  ac:	08030005 	stmdaeq	r3, {r0, r2}
  b0:	0b3b0b3a 	bleq	ec2da0 <kfree_pop+0xec2a50>
  b4:	13490b39 	movtne	r0, #39737	; 0x9b39
  b8:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  bc:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  c0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  c4:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  c8:	00001802 	andeq	r1, r0, r2, lsl #16
  cc:	0182890f 	orreq	r8, r2, pc, lsl #18
  d0:	31011101 	tstcc	r1, r1, lsl #2
  d4:	00130113 	andseq	r0, r3, r3, lsl r1
  d8:	828a1000 	addhi	r1, sl, #0
  dc:	18020001 	stmdane	r2, {r0}
  e0:	00184291 	mulseq	r8, r1, r2
  e4:	82891100 	addhi	r1, r9, #0, 2
  e8:	01110001 	tsteq	r1, r1
  ec:	00001331 	andeq	r1, r0, r1, lsr r3
  f0:	49010112 	stmdbmi	r1, {r1, r4, r8}
  f4:	00130113 	andseq	r0, r3, r3, lsl r1
  f8:	00211300 	eoreq	r1, r1, r0, lsl #6
  fc:	0b2f1349 	bleq	bc4e28 <kfree_pop+0xbc4ad8>
 100:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
 104:	03193f00 	tsteq	r9, #0, 30
 108:	3b0b3a0e 	blcc	2ce948 <kfree_pop+0x2ce5f8>
 10c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 110:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 114:	97184006 	ldrls	r4, [r8, -r6]
 118:	00001942 	andeq	r1, r0, r2, asr #18
 11c:	03000515 	movweq	r0, #1301	; 0x515
 120:	3b0b3a08 	blcc	2ce948 <kfree_pop+0x2ce5f8>
 124:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 128:	00180213 	andseq	r0, r8, r3, lsl r2
 12c:	012e1600 			; <UNDEFINED> instruction: 0x012e1600
 130:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 134:	0b3b0b3a 	bleq	ec2e24 <kfree_pop+0xec2ad4>
 138:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 13c:	01111349 	tsteq	r1, r9, asr #6
 140:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 144:	01194297 			; <UNDEFINED> instruction: 0x01194297
 148:	17000013 	smladne	r0, r3, r0, r0
 14c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 150:	0b3b0b3a 	bleq	ec2e40 <kfree_pop+0xec2af0>
 154:	13490b39 	movtne	r0, #39737	; 0x9b39
 158:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 15c:	18000017 	stmdane	r0, {r0, r1, r2, r4}
 160:	08030034 	stmdaeq	r3, {r2, r4, r5}
 164:	0b3b0b3a 	bleq	ec2e54 <kfree_pop+0xec2b04>
 168:	13490b39 	movtne	r0, #39737	; 0x9b39
 16c:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 170:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 174:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 178:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 17c:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 180:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 184:	010b570b 	tsteq	fp, fp, lsl #14
 188:	1a000013 	bne	1dc <.debug_abbrev+0x1dc>
 18c:	13310005 	teqne	r1, #5
 190:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 194:	1b000017 	blne	1f8 <.debug_abbrev+0x1f8>
 198:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 19c:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 1a0:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
 1a4:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 1a8:	0013010b 	andseq	r0, r3, fp, lsl #2
 1ac:	010b1c00 	tsteq	fp, r0, lsl #24
 1b0:	00001755 	andeq	r1, r0, r5, asr r7
 1b4:	0300341d 	movweq	r3, #1053	; 0x41d
 1b8:	3b0b3a0e 	blcc	2ce9f8 <kfree_pop+0x2ce6a8>
 1bc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1c0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1c4:	00001742 	andeq	r1, r0, r2, asr #14
 1c8:	55000b1e 	strpl	r0, [r0, #-2846]	; 0xfffff4e2
 1cc:	1f000017 	svcne	0x00000017
 1d0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 1d4:	0b3a0e03 	bleq	e839e8 <kfree_pop+0xe83698>
 1d8:	0b390b3b 	bleq	e42ecc <kfree_pop+0xe42b7c>
 1dc:	13491927 	movtne	r1, #39207	; 0x9927
 1e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1e8:	20000019 	andcs	r0, r0, r9, lsl r0
 1ec:	0e03012e 	adfeqsp	f0, f3, #0.5
 1f0:	0b3b0b3a 	bleq	ec2ee0 <kfree_pop+0xec2b90>
 1f4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1f8:	0b201349 	bleq	804f24 <kfree_pop+0x804bd4>
 1fc:	00001301 	andeq	r1, r0, r1, lsl #6
 200:	03000521 	movweq	r0, #1313	; 0x521
 204:	3b0b3a08 	blcc	2cea2c <kfree_pop+0x2ce6dc>
 208:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 20c:	22000013 	andcs	r0, r0, #19
 210:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 214:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 218:	0b3a0e03 	bleq	e83a2c <kfree_pop+0xe836dc>
 21c:	0b390b3b 	bleq	e42f10 <kfree_pop+0xe42bc0>
 220:	Address 0x0000000000000220 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	03500000 	cmpeq	r0, #0
   8:	03980000 	orrseq	r0, r8, #0
   c:	00010000 	andeq	r0, r1, r0
  10:	00039850 	andeq	r9, r3, r0, asr r8
  14:	00039b00 	andeq	r9, r3, r0, lsl #22
  18:	91000200 	mrsls	r0, R8_usr
  1c:	00039b68 	andeq	r9, r3, r8, ror #22
  20:	0003b000 	andeq	fp, r3, r0
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  44:	20000000 	andcs	r0, r0, r0
  48:	7b000002 	blvc	58 <.debug_loc+0x58>
  4c:	01000002 	tsteq	r0, r2
  50:	027b5000 	rsbseq	r5, fp, #0
  54:	02840000 	addeq	r0, r4, #0
  58:	00040000 	andeq	r0, r4, r0
  5c:	9f5001f3 	svcls	0x005001f3
  60:	00000284 	andeq	r0, r0, r4, lsl #5
  64:	0000029c 	muleq	r0, ip, r2
  68:	9c500001 	mrrcls	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  6c:	a4000002 	strge	r0, [r0], #-2
  70:	04000002 	streq	r0, [r0], #-2
  74:	5001f300 	andpl	pc, r1, r0, lsl #6
  78:	0002a49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
  7c:	0002a700 	andeq	sl, r2, r0, lsl #14
  80:	50000100 	andpl	r0, r0, r0, lsl #2
  84:	000002a7 	andeq	r0, r0, r7, lsr #5
  88:	000002c8 	andeq	r0, r0, r8, asr #5
  8c:	01f30004 	mvnseq	r0, r4
  90:	02c89f50 	sbceq	r9, r8, #80, 30	; 0x140
  94:	02e00000 	rsceq	r0, r0, #0
  98:	00010000 	andeq	r0, r1, r0
  9c:	0002e050 	andeq	lr, r2, r0, asr r0
  a0:	0002e800 	andeq	lr, r2, r0, lsl #16
  a4:	f3000400 	vshl.u8	d0, d0, d0
  a8:	e89f5001 	ldm	pc, {r0, ip, lr}	; <UNPREDICTABLE>
  ac:	eb000002 	bl	bc <.debug_loc+0xbc>
  b0:	01000002 	tsteq	r0, r2
  b4:	02eb5000 	rsceq	r5, fp, #0
  b8:	03380000 	teqeq	r8, #0
  bc:	00040000 	andeq	r0, r4, r0
  c0:	9f5001f3 	svcls	0x005001f3
	...
  e0:	00000220 	andeq	r0, r0, r0, lsr #4
  e4:	00000244 	andeq	r0, r0, r4, asr #4
  e8:	44510001 	ldrbmi	r0, [r1], #-1
  ec:	68000002 	stmdavs	r0, {r1}
  f0:	01000002 	tsteq	r0, r2
  f4:	02685100 	rsbeq	r5, r8, #0, 2
  f8:	027b0000 	rsbseq	r0, fp, #0
  fc:	00030000 	andeq	r0, r3, r0
 100:	7b9f0171 	blvc	fe7c06cc <kfree_pop+0xfe7c037c>
 104:	84000002 	strhi	r0, [r0], #-2
 108:	17000002 	strne	r0, [r0, -r2]
 10c:	01f33800 	mvnseq	r3, r0, lsl #16
 110:	5101f351 	tstpl	r1, r1, asr r3	; <UNPREDICTABLE>
 114:	22244b40 	eorcs	r4, r4, #64, 22	; 0x10000
 118:	0000080c 	andeq	r0, r0, ip, lsl #16
 11c:	01282d80 	smlawbeq	r8, r0, sp, r2
 120:	9f131600 	svcls	0x00131600
 124:	00000284 	andeq	r0, r0, r4, lsl #5
 128:	00000298 	muleq	r0, r8, r2
 12c:	98510001 	ldmdals	r1, {r0}^
 130:	a4000002 	strge	r0, [r0], #-2
 134:	04000002 	streq	r0, [r0], #-2
 138:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 13c:	0002a49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
 140:	0002a700 	andeq	sl, r2, r0, lsl #14
 144:	51000100 	mrspl	r0, (UNDEF: 16)
 148:	000002a7 	andeq	r0, r0, r7, lsr #5
 14c:	000002c8 	andeq	r0, r0, r8, asr #5
 150:	01f30004 	mvnseq	r0, r4
 154:	02c89f51 	sbceq	r9, r8, #324	; 0x144
 158:	02dc0000 	sbcseq	r0, ip, #0
 15c:	00010000 	andeq	r0, r1, r0
 160:	0002dc51 	andeq	sp, r2, r1, asr ip
 164:	00033800 	andeq	r3, r3, r0, lsl #16
 168:	38001700 	stmdacc	r0, {r8, r9, sl, ip}
 16c:	f35101f3 	vbsl	q8, <illegal reg q8.5>, <illegal reg q9.5>
 170:	4b405101 	blmi	101457c <kfree_pop+0x101422c>
 174:	080c2224 	stmdaeq	ip, {r2, r5, r9, sp}
 178:	2d800000 	stccs	0, cr0, [r0]
 17c:	16000128 	strne	r0, [r0], -r8, lsr #2
 180:	00009f13 	andeq	r9, r0, r3, lsl pc
	...
 194:	024c0000 	subeq	r0, ip, #0
 198:	025c0000 	subseq	r0, ip, #0
 19c:	00010000 	andeq	r0, r1, r0
 1a0:	00025c52 	andeq	r5, r2, r2, asr ip
 1a4:	00026400 	andeq	r6, r2, r0, lsl #8
 1a8:	03000500 	movweq	r0, #1280	; 0x500
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	00000264 	andeq	r0, r0, r4, ror #4
 1b4:	0000027b 	andeq	r0, r0, fp, ror r2
 1b8:	c8530001 	ldmdagt	r3, {r0}^
 1bc:	d8000002 	stmdale	r0, {r1}
 1c0:	01000002 	tsteq	r0, r2
 1c4:	02d85200 	sbcseq	r5, r8, #0, 4
 1c8:	02e30000 	rsceq	r0, r3, #0
 1cc:	00050000 	andeq	r0, r5, r0
 1d0:	00000003 	andeq	r0, r0, r3
 1d4:	0002e800 	andeq	lr, r2, r0, lsl #16
 1d8:	0002eb00 	andeq	lr, r2, r0, lsl #22
 1dc:	53000100 	movwpl	r0, #256	; 0x100
	...
 1e8:	02300004 	eorseq	r0, r0, #4
 1ec:	02340000 	eorseq	r0, r4, #0
 1f0:	00010000 	andeq	r0, r1, r0
 1f4:	00000051 	andeq	r0, r0, r1, asr r0
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	3c000200 	sfmcc	f0, 4, [r0], {-0}
 200:	44000002 	strmi	r0, [r0], #-2
 204:	02000002 	andeq	r0, r0, #2
 208:	009f3800 	addseq	r3, pc, r0, lsl #16
 20c:	00000000 	andeq	r0, r0, r0
 210:	02000000 	andeq	r0, r0, #0
 214:	00023c00 	andeq	r3, r2, r0, lsl #24
 218:	00024400 	andeq	r4, r2, r0, lsl #8
 21c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 228:	00000001 	andeq	r0, r0, r1
 22c:	024c0000 	subeq	r0, ip, #0
 230:	02640000 	rsbeq	r0, r4, #0
 234:	00010000 	andeq	r0, r1, r0
 238:	0002c851 	andeq	ip, r2, r1, asr r8
 23c:	0002dc00 	andeq	sp, r2, r0, lsl #24
 240:	51000100 	mrspl	r0, (UNDEF: 16)
 244:	000002dc 	ldrdeq	r0, [r0], -ip
 248:	000002e8 	andeq	r0, r0, r8, ror #5
 24c:	f3380017 	vqadd.u64	d0, d8, d7
 250:	01f35101 	mvnseq	r5, r1, lsl #2
 254:	244b4051 	strbcs	r4, [fp], #-81	; 0xffffffaf
 258:	00080c22 	andeq	r0, r8, r2, lsr #24
 25c:	282d8000 	stmdacs	sp!, {pc}
 260:	13160001 	tstne	r6, #1
 264:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 268:	00000000 	andeq	r0, r0, r0
 26c:	00000100 	andeq	r0, r0, r0, lsl #2
 270:	00000000 	andeq	r0, r0, r0
 274:	00024c00 	andeq	r4, r2, r0, lsl #24
 278:	00025c00 	andeq	r5, r2, r0, lsl #24
 27c:	52000100 	andpl	r0, r0, #0, 2
 280:	0000025c 	andeq	r0, r0, ip, asr r2
 284:	00000264 	andeq	r0, r0, r4, ror #4
 288:	00030005 	andeq	r0, r3, r5
 28c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 290:	d8000002 	stmdale	r0, {r1}
 294:	01000002 	tsteq	r0, r2
 298:	02d85200 	sbcseq	r5, r8, #0, 4
 29c:	02e30000 	rsceq	r0, r3, #0
 2a0:	00050000 	andeq	r0, r5, r0
 2a4:	00000003 	andeq	r0, r0, r3
	...
 2b0:	4c000400 	cfstrsmi	mvf0, [r0], {-0}
 2b4:	50000002 	andpl	r0, r0, r2
 2b8:	01000002 	tsteq	r0, r2
 2bc:	00005100 	andeq	r5, r0, r0, lsl #2
 2c0:	00000000 	andeq	r0, r0, r0
 2c4:	00030000 	andeq	r0, r3, r0
 2c8:	00000264 	andeq	r0, r0, r4, ror #4
 2cc:	00000268 	andeq	r0, r0, r8, ror #4
 2d0:	00510001 	subseq	r0, r1, r1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	03000000 	movweq	r0, #0
 2dc:	00026400 	andeq	r6, r2, r0, lsl #8
 2e0:	00026800 	andeq	r6, r2, r0, lsl #16
 2e4:	53000100 	movwpl	r0, #256	; 0x100
	...
 2f8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 2fc:	000001d3 	ldrdeq	r0, [r0], -r3
 300:	d3500001 	cmple	r0, #1
 304:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
 308:	01000001 	tsteq	r0, r1
 30c:	01f05400 	mvnseq	r5, r0, lsl #8
 310:	02080000 	andeq	r0, r8, #0
 314:	00010000 	andeq	r0, r1, r0
 318:	00020850 	andeq	r0, r2, r0, asr r8
 31c:	00022000 	andeq	r2, r2, r0
 320:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 330:	000001d8 	ldrdeq	r0, [r0], -r8
 334:	000001e3 	andeq	r0, r0, r3, ror #3
 338:	e3500001 	cmp	r0, #1
 33c:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
 340:	01000001 	tsteq	r0, r1
 344:	00005500 	andeq	r5, r0, r0, lsl #10
	...
 35c:	01240000 			; <UNDEFINED> instruction: 0x01240000
 360:	01380000 	teqeq	r8, r0
 364:	00010000 	andeq	r0, r1, r0
 368:	00013850 	andeq	r3, r1, r0, asr r8
 36c:	00013c00 	andeq	r3, r1, r0, lsl #24
 370:	70000300 	andvc	r0, r0, r0, lsl #6
 374:	013c9f79 	teqeq	ip, r9, ror pc
 378:	01600000 	cmneq	r0, r0
 37c:	00010000 	andeq	r0, r1, r0
 380:	00016053 	andeq	r6, r1, r3, asr r0
 384:	00017800 	andeq	r7, r1, r0, lsl #16
 388:	50000100 	andpl	r0, r0, r0, lsl #2
 38c:	00000178 	andeq	r0, r0, r8, ror r1
 390:	00000180 	andeq	r0, r0, r0, lsl #3
 394:	01f30004 	mvnseq	r0, r4
 398:	01809f50 	orreq	r9, r0, r0, asr pc
 39c:	01900000 	orrseq	r0, r0, r0
 3a0:	00010000 	andeq	r0, r1, r0
 3a4:	00019053 	andeq	r9, r1, r3, asr r0
 3a8:	00019f00 	andeq	r9, r1, r0, lsl #30
 3ac:	91000200 	mrsls	r0, R8_usr
 3b0:	00019f68 	andeq	r9, r1, r8, ror #30
 3b4:	0001bc00 	andeq	fp, r1, r0, lsl #24
 3b8:	f3000900 	vmls.i8	d0, d0, d0
 3bc:	07235001 	streq	r5, [r3, -r1]!
 3c0:	9f1af809 	svcls	0x001af809
	...
 3d0:	00000144 	andeq	r0, r0, r4, asr #2
 3d4:	00000160 	andeq	r0, r0, r0, ror #2
 3d8:	80500001 	subshi	r0, r0, r1
 3dc:	9c000001 	stcls	0, cr0, [r0], {1}
 3e0:	01000001 	tsteq	r0, r1
 3e4:	00005000 	andeq	r5, r0, r0
 3e8:	00000000 	andeq	r0, r0, r0
 3ec:	00030000 	andeq	r0, r3, r0
 3f0:	00000134 	andeq	r0, r0, r4, lsr r1
 3f4:	0000013c 	andeq	r0, r0, ip, lsr r1
 3f8:	9f380002 	svcls	0x00380002
	...
 404:	00000003 	andeq	r0, r0, r3
 408:	00000134 	andeq	r0, r0, r4, lsr r1
 40c:	00000138 	andeq	r0, r0, r8, lsr r1
 410:	38500001 	ldmdacc	r0, {r0}^
 414:	3c000001 	stccc	0, cr0, [r0], {1}
 418:	03000001 	movweq	r0, #1
 41c:	9f797000 	svcls	0x00797000
	...
 434:	00300000 	eorseq	r0, r0, r0
 438:	00600000 	rsbeq	r0, r0, r0
 43c:	00010000 	andeq	r0, r1, r0
 440:	00006050 	andeq	r6, r0, r0, asr r0
 444:	00006c00 	andeq	r6, r0, r0, lsl #24
 448:	03000500 	movweq	r0, #1280	; 0x500
 44c:	00000000 	andeq	r0, r0, r0
 450:	0000006c 	andeq	r0, r0, ip, rrx
 454:	00000084 	andeq	r0, r0, r4, lsl #1
 458:	84500001 	ldrbhi	r0, [r0], #-1
 45c:	8c000000 	stchi	0, cr0, [r0], {-0}
 460:	04000000 	streq	r0, [r0], #-0
 464:	5001f300 	andpl	pc, r1, r0, lsl #6
 468:	00008c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 46c:	0000ac00 	andeq	sl, r0, r0, lsl #24
 470:	50000100 	andpl	r0, r0, r0, lsl #2
 474:	000000ac 	andeq	r0, r0, ip, lsr #1
 478:	000000af 	andeq	r0, r0, pc, lsr #1
 47c:	68910002 	ldmvs	r1, {r1}
 480:	000000af 	andeq	r0, r0, pc, lsr #1
 484:	000000cc 	andeq	r0, r0, ip, asr #1
 488:	01f30004 	mvnseq	r0, r4
 48c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 49c:	00300000 	eorseq	r0, r0, r0
 4a0:	00800000 	addeq	r0, r0, r0
 4a4:	00010000 	andeq	r0, r1, r0
 4a8:	00008051 	andeq	r8, r0, r1, asr r0
 4ac:	00008c00 	andeq	r8, r0, r0, lsl #24
 4b0:	f3000400 	vshl.u8	d0, d0, d0
 4b4:	8c9f5101 	ldfhis	f5, [pc], {1}
 4b8:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 4bc:	01000000 	mrseq	r0, (UNDEF: 0)
 4c0:	00a85100 	adceq	r5, r8, r0, lsl #2
 4c4:	00cc0000 	sbceq	r0, ip, r0
 4c8:	00040000 	andeq	r0, r4, r0
 4cc:	9f5101f3 	svcls	0x005101f3
	...
 4d8:	00000001 	andeq	r0, r0, r1
	...
 4e4:	00380000 	eorseq	r0, r8, r0
 4e8:	00600000 	rsbeq	r0, r0, r0
 4ec:	00010000 	andeq	r0, r1, r0
 4f0:	00006050 	andeq	r6, r0, r0, asr r0
 4f4:	00006c00 	andeq	r6, r0, r0, lsl #24
 4f8:	03000500 	movweq	r0, #1280	; 0x500
 4fc:	00000000 	andeq	r0, r0, r0
 500:	0000006c 	andeq	r0, r0, ip, rrx
 504:	00000084 	andeq	r0, r0, r4, lsl #1
 508:	84500001 	ldrbhi	r0, [r0], #-1
 50c:	8c000000 	stchi	0, cr0, [r0], {-0}
 510:	04000000 	streq	r0, [r0], #-0
 514:	5001f300 	andpl	pc, r1, r0, lsl #6
 518:	00008c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 51c:	0000ac00 	andeq	sl, r0, r0, lsl #24
 520:	50000100 	andpl	r0, r0, r0, lsl #2
 524:	000000ac 	andeq	r0, r0, ip, lsr #1
 528:	000000af 	andeq	r0, r0, pc, lsr #1
 52c:	68910002 	ldmvs	r1, {r1}
 530:	000000af 	andeq	r0, r0, pc, lsr #1
 534:	000000cc 	andeq	r0, r0, ip, asr #1
 538:	01f30004 	mvnseq	r0, r4
 53c:	00009f50 	andeq	r9, r0, r0, asr pc
 540:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000134 	andeq	r0, r0, r4, lsr r1
   4:	00000134 	andeq	r0, r0, r4, lsr r1
   8:	00000134 	andeq	r0, r0, r4, lsr r1
   c:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
  18:	0000024c 	andeq	r0, r0, ip, asr #4
  1c:	00000264 	andeq	r0, r0, r4, ror #4
  20:	000002c8 	andeq	r0, r0, r8, asr #5
  24:	000002e8 	andeq	r0, r0, r8, ror #5
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000392 	muleq	r0, r2, r3
   4:	00b70003 	adcseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <kfree_pop+0xfffffc9b>
  4c:	732f7273 			; <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  98:	6d6b0000 	stclvs	0, cr0, [fp, #-0]
  9c:	6f6c6c61 	svcvs	0x006c6c61
  a0:	00632e63 	rsbeq	r2, r3, r3, ror #28
  a4:	72000000 	andvc	r0, r0, #0
  a8:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  ac:	00000100 	andeq	r0, r0, r0, lsl #2
  b0:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  b4:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  b8:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  bc:	00000200 	andeq	r0, r0, r0, lsl #4
  c0:	001e0500 	andseq	r0, lr, r0, lsl #10
  c4:	00000205 	andeq	r0, r0, r5, lsl #4
  c8:	27030000 	strcs	r0, [r3, -r0]
  cc:	01200501 			; <UNDEFINED> instruction: 0x01200501
  d0:	01062d05 	tsteq	r6, r5, lsl #26
  d4:	83062005 	movwhi	r2, #24581	; 0x6005
  d8:	05012205 	streq	r2, [r1, #-517]	; 0xfffffdfb
  dc:	05010635 	streq	r0, [r1, #-1589]	; 0xfffff9cb
  e0:	0583061e 	streq	r0, [r3, #1566]	; 0x61e
  e4:	2d050120 	stfcss	f0, [r5, #-128]	; 0xffffff80
  e8:	42050106 	andmi	r0, r5, #-2147483647	; 0x80000001
  ec:	01068506 	tsteq	r6, r6, lsl #10
  f0:	4b060505 	blmi	18150c <kfree_pop+0x1811bc>
  f4:	2e060114 	mcrcs	1, 0, r0, cr6, cr4, {0}
  f8:	02040200 	andeq	r0, r4, #0, 4
  fc:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
 100:	00010204 	andeq	r0, r1, r4, lsl #4
 104:	15020402 	strne	r0, [r2, #-1026]	; 0xfffffbfe
 108:	02000d05 	andeq	r0, r0, #320	; 0x140
 10c:	01060204 	tsteq	r6, r4, lsl #4
 110:	02000705 	andeq	r0, r0, #1310720	; 0x140000
 114:	054a0204 	strbeq	r0, [sl, #-516]	; 0xfffffdfc
 118:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 11c:	17051505 	strne	r1, [r5, -r5, lsl #10]
 120:	10050106 	andne	r0, r5, r6, lsl #2
 124:	0605054a 	streq	r0, [r5], -sl, asr #10
 128:	061b052f 	ldreq	r0, [fp], -pc, lsr #10
 12c:	2e0e0501 	cfsh32cs	mvfx0, mvfx14, #1
 130:	052f0105 	streq	r0, [pc, #-261]!	; 33 <.debug_line+0x33>
 134:	04020005 	streq	r0, [r2], #-5
 138:	77030601 	strvc	r0, [r3, -r1, lsl #12]
 13c:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
 140:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 144:	9e060104 	adflss	f0, f6, f4
 148:	01040200 	mrseq	r0, R12_usr
 14c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 150:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 154:	06013209 	streq	r3, [r1], -r9, lsl #4
 158:	2e062ed6 	mcrcs	14, 0, r2, cr6, cr6, {6}
 15c:	05de1905 	ldrbeq	r1, [lr, #2309]	; 0x905
 160:	05142f05 	ldreq	r2, [r4, #-3845]	; 0xfffff0fb
 164:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 168:	09054a07 	stmdbeq	r5, {r0, r1, r2, r9, fp, lr}
 16c:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 170:	060c0513 			; <UNDEFINED> instruction: 0x060c0513
 174:	06050501 	streq	r0, [r5], -r1, lsl #10
 178:	01051367 	tsteq	r5, r7, ror #6
 17c:	09056706 	stmdbeq	r5, {r1, r2, r8, r9, sl, sp, lr}
 180:	9e012a06 	vmlals.f32	s4, s2, s12
 184:	06a52805 	strteq	r2, [r5], r5, lsl #16
 188:	06050501 	streq	r0, [r5], -r1, lsl #10
 18c:	2e06014b 	adfcssm	f0, f6, #3.0
 190:	13012e06 	movwne	r2, #7686	; 0x1e06
 194:	47031805 	strmi	r1, [r3, -r5, lsl #16]
 198:	13050501 	movwne	r0, #21761	; 0x5501
 19c:	06010601 	streq	r0, [r1], -r1, lsl #12
 1a0:	1301150f 	movwne	r1, #5391	; 0x150f
 1a4:	01060e05 	tsteq	r6, r5, lsl #28
 1a8:	2e2e1605 	cfmadda32cs	mvax0, mvax1, mvfx14, mvfx5
 1ac:	03060505 	movweq	r0, #25861	; 0x6505
 1b0:	0b050139 	bleq	14069c <kfree_pop+0x14034c>
 1b4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1b8:	0a054b06 	beq	152dd8 <kfree_pop+0x152a88>
 1bc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1c0:	0d054b06 	vstreq	d4, [r5, #-24]	; 0xffffffe8
 1c4:	07050106 	streq	r0, [r5, -r6, lsl #2]
 1c8:	4d01052e 	cfstr32mi	mvfx0, [r1, #-184]	; 0xffffff48
 1cc:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 1d0:	03060104 	movweq	r0, #24836	; 0x6104
 1d4:	02004a78 	andeq	r4, r0, #120, 20	; 0x78000
 1d8:	00010104 	andeq	r0, r1, r4, lsl #2
 1dc:	06010402 	streq	r0, [r1], -r2, lsl #8
 1e0:	040200ba 	streq	r0, [r2], #-186	; 0xffffff46
 1e4:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 1e8:	06013409 	streq	r3, [r1], -r9, lsl #8
 1ec:	2e066682 	cfmadd32cs	mvax4, mvfx6, mvfx6, mvfx2
 1f0:	06db2005 	ldrbeq	r2, [fp], r5
 1f4:	06050501 	streq	r0, [r5], -r1, lsl #10
 1f8:	0200014b 	andeq	r0, r0, #-1073741806	; 0xc0000012
 1fc:	004a0204 	subeq	r0, sl, r4, lsl #4
 200:	01020402 	tsteq	r2, r2, lsl #8
 204:	02040200 	andeq	r0, r4, #0, 4
 208:	00120513 	andseq	r0, r2, r3, lsl r5
 20c:	06020402 	streq	r0, [r2], -r2, lsl #8
 210:	04020001 	streq	r0, [r2], #-1
 214:	02002e02 	andeq	r2, r0, #2, 28
 218:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 21c:	04020005 	streq	r0, [r2], #-5
 220:	002f0602 	eoreq	r0, pc, r2, lsl #12
 224:	67020402 	strvs	r0, [r2, -r2, lsl #8]
 228:	02000105 	andeq	r0, r0, #1073741825	; 0x40000001
 22c:	13060204 	movwne	r0, #25092	; 0x6204
 230:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 234:	62060104 	andvs	r0, r6, #4, 2
 238:	01040200 	mrseq	r0, R12_usr
 23c:	04020001 	streq	r0, [r2], #-1
 240:	00ba0601 	adcseq	r0, sl, r1, lsl #12
 244:	06010402 	streq	r0, [r1], -r2, lsl #8
 248:	033c052e 	teqeq	ip, #192937984	; 0xb800000
 24c:	01069e0a 	tsteq	r6, sl, lsl #28
 250:	4b060505 	blmi	18166c <kfree_pop+0x18131c>
 254:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 258:	0113012e 	tsteq	r3, lr, lsr #2
 25c:	ad031805 	stcge	8, cr1, [r3, #-20]	; 0xffffffec
 260:	0505017f 	streq	r0, [r5, #-383]	; 0xfffffe81
 264:	06110513 			; <UNDEFINED> instruction: 0x06110513
 268:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 26c:	0100d203 	tsteq	r0, r3, lsl #4
 270:	05134a06 	ldreq	r4, [r3, #-2566]	; 0xfffff5fa
 274:	7fa30318 	svcvc	0x00a30318
 278:	13050501 	movwne	r0, #21761	; 0x5501
 27c:	01061605 	tsteq	r6, r5, lsl #12
 280:	0605054a 	streq	r0, [r5], -sl, asr #10
 284:	0100e103 	tsteq	r0, r3, lsl #2
 288:	01061205 	tsteq	r6, r5, lsl #4
 28c:	4b060505 	blmi	1816a8 <kfree_pop+0x181358>
 290:	a9031805 	stmdbge	r3, {r0, r2, fp, ip}
 294:	0505017f 	streq	r0, [r5, #-383]	; 0xfffffe81
 298:	18050113 	stmdane	r5, {r0, r1, r4, r8}
 29c:	1305050e 	movwne	r0, #21774	; 0x550e
 2a0:	01061105 	tsteq	r6, r5, lsl #2
 2a4:	1505052e 	strne	r0, [r5, #-1326]	; 0xfffffad2
 2a8:	13014a06 	movwne	r4, #6662	; 0x1a06
 2ac:	01060e05 	tsteq	r6, r5, lsl #28
 2b0:	2e16052e 	cfmul64cs	mvdx0, mvdx6, mvdx14
 2b4:	0605052e 	streq	r0, [r5], -lr, lsr #10
 2b8:	0100d603 	tsteq	r0, r3, lsl #12
 2bc:	03180501 	tsteq	r8, #4194304	; 0x400000
 2c0:	05017f9f 	streq	r7, [r1, #-3999]	; 0xfffff061
 2c4:	19051305 	stmdbne	r5, {r0, r2, r8, r9, ip}
 2c8:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 2cc:	00e00305 	rsceq	r0, r0, r5, lsl #6
 2d0:	04020001 	streq	r0, [r2], #-1
 2d4:	004a0602 	subeq	r0, sl, r2, lsl #12
 2d8:	14020402 	strne	r0, [r2], #-1026	; 0xfffffbfe
 2dc:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 2e0:	01060204 	tsteq	r6, r4, lsl #4
 2e4:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 2e8:	4b060204 	blmi	180b00 <kfree_pop+0x1807b0>
 2ec:	02000c05 	andeq	r0, r0, #1280	; 0x500
 2f0:	01060204 	tsteq	r6, r4, lsl #4
 2f4:	02000105 	andeq	r0, r0, #1073741825	; 0x40000001
 2f8:	052f0204 	streq	r0, [pc, #-516]!	; fc <.debug_line+0xfc>
 2fc:	04020005 	streq	r0, [r2], #-5
 300:	73030601 	movwvc	r0, #13825	; 0x3601
 304:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
 308:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 30c:	9e060104 	adflss	f0, f6, f4
 310:	01040200 	mrseq	r0, R12_usr
 314:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 318:	002e0601 	eoreq	r0, lr, r1, lsl #12
 31c:	2f010402 	svccs	0x00010402
 320:	01040200 	mrseq	r0, R12_usr
 324:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 328:	b103d601 	tstlt	r3, r1, lsl #12
 32c:	06012e7f 			; <UNDEFINED> instruction: 0x06012e7f
 330:	062e2e82 	strteq	r2, [lr], -r2, lsl #29
 334:	002e062e 	eoreq	r0, lr, lr, lsr #12
 338:	06010402 	streq	r0, [r1], -r2, lsl #8
 33c:	0100d703 	tsteq	r0, r3, lsl #14
 340:	01040200 	mrseq	r0, R12_usr
 344:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 348:	1505d601 	strne	sp, [r5, #-1537]	; 0xfffff9ff
 34c:	17057b08 	strne	r7, [r5, -r8, lsl #22]
 350:	31160501 	tstcc	r6, r1, lsl #10
 354:	05011805 	streq	r1, [r1, #-2053]	; 0xfffff7fb
 358:	0501061d 	streq	r0, [r1, #-1565]	; 0xfffff9e3
 35c:	1905662b 	stmdbne	r5, {r0, r1, r3, r5, r9, sl, sp, lr}
 360:	05054d06 	streq	r4, [r5, #-3334]	; 0xfffff2fa
 364:	060c0513 			; <UNDEFINED> instruction: 0x060c0513
 368:	4a070501 	bmi	1c1774 <kfree_pop+0x1c1424>
 36c:	02002505 	andeq	r2, r0, #20971520	; 0x1400000
 370:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 374:	0402001e 	streq	r0, [r2], #-30	; 0xffffffe2
 378:	09054a01 	stmdbeq	r5, {r0, r9, fp, lr}
 37c:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 380:	060a0513 			; <UNDEFINED> instruction: 0x060a0513
 384:	63190501 	tstvs	r9, #4194304	; 0x400000
 388:	4c060905 			; <UNDEFINED> instruction: 0x4c060905
 38c:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 390:	000a022e 	andeq	r0, sl, lr, lsr #4
 394:	Address 0x0000000000000394 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	5f636f6c 	svcpl	0x00636f6c
   8:	70616568 	rsbvc	r6, r1, r8, ror #10
   c:	6174735f 	cmnvs	r4, pc, asr r3
  10:	6d007472 	cfstrsvs	mvf7, [r0, #-456]	; 0xfffffe38
  14:	6e5f7861 	cdpvs	8, 5, cr7, cr15, cr1, {3}
  18:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
  1c:	615f0073 	cmpvs	pc, r3, ror r0	; <UNPREDICTABLE>
  20:	00726464 	rsbseq	r6, r2, r4, ror #8
  24:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  28:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  2c:	65680074 	strbvs	r0, [r8, #-116]!	; 0xffffff8c
  30:	735f7061 	cmpvc	pc, #97	; 0x61
  34:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  38:	72666b00 	rsbvc	r6, r6, #0, 22
  3c:	68006565 	stmdavs	r0, {r0, r2, r5, r6, r8, sl, sp, lr}
  40:	5f706165 	svcpl	0x00706165
  44:	0078616d 	rsbseq	r6, r8, sp, ror #2
  48:	6572666b 	ldrbvs	r6, [r2, #-1643]!	; 0xfffff995
  4c:	6c615f65 	stclvs	15, cr5, [r1], #-404	; 0xfffffe6c
  50:	6f72006c 	svcvs	0x0072006c
  54:	75646e75 	strbvc	r6, [r4, #-3701]!	; 0xfffff18b
  58:	6d6b0070 	stclvs	0, cr0, [fp, #-448]!	; 0xfffffe40
  5c:	6f6c6c61 	svcvs	0x006c6c61
  60:	65685f63 	strbvs	r5, [r8, #-3939]!	; 0xfffff09d
  64:	655f7061 	ldrbvs	r7, [pc, #-97]	; b <.debug_str+0xb>
  68:	6800646e 	stmdavs	r0, {r1, r2, r3, r5, r6, sl, sp, lr}
  6c:	00706165 	rsbseq	r6, r0, r5, ror #2
  70:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  74:	63206465 			; <UNDEFINED> instruction: 0x63206465
  78:	00726168 	rsbseq	r6, r2, r8, ror #2
  7c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  80:	6b00705f 	blvs	1c204 <kfree_pop+0x1beb4>
  84:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
  88:	706f705f 	rsbvc	r7, pc, pc, asr r0	; <UNPREDICTABLE>
  8c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  90:	6f6c2067 	svcvs	0x006c2067
  94:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  98:	6d00746e 	cfstrsvs	mvf7, [r0, #-440]	; 0xfffffe48
  9c:	65736d65 	ldrbvs	r6, [r3, #-3429]!	; 0xfffff29b
  a0:	6f6c0074 	svcvs	0x006c0074
  a4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a8:	6100746e 	tstvs	r0, lr, ror #8
  ac:	00726464 	rsbseq	r6, r2, r4, ror #8
  b0:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  b4:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  b8:	5f5f4e4f 	svcpl	0x005f4e4f
  bc:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  c0:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  c4:	6f6f6265 	svcvs	0x006f6265
  c8:	6c610074 	stclvs	0, cr0, [r1], #-464	; 0xfffffe30
  cc:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	; 0xfffffe5c
  d0:	00746e65 	rsbseq	r6, r4, r5, ror #28
  d4:	5f78616d 	svcpl	0x0078616d
  d8:	00323375 	eorseq	r3, r2, r5, ror r3
  dc:	4d656e4f 	stclmi	14, cr6, [r5, #-316]!	; 0xfffffec4
  e0:	682f0042 	stmdavs	pc!, {r1, r6}	; <UNPREDICTABLE>
  e4:	2f656d6f 	svccs	0x00656d6f
  e8:	6c676e65 	stclvs	14, cr6, [r7], #-404	; 0xfffffe6c
  ec:	632f7265 			; <UNDEFINED> instruction: 0x632f7265
  f0:	7373616c 	cmnvc	r3, #108, 2
  f4:	3173632f 	cmncc	r3, pc, lsr #6
  f8:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  fc:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
 100:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 104:	2f697062 	svccs	0x00697062
 108:	66617473 			; <UNDEFINED> instruction: 0x66617473
 10c:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 110:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 114:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
 118:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 11c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 120:	00726168 	rsbseq	r6, r2, r8, ror #2
 124:	65685f5f 	strbvs	r5, [r8, #-3935]!	; 0xfffff0a1
 128:	735f7061 	cmpvc	pc, #97	; 0x61
 12c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 130:	6b005f5f 	blvs	17eb4 <kfree_pop+0x17b64>
 134:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
 138:	6e5f636f 	cdpvs	3, 5, cr6, cr15, cr15, {3}
 13c:	657a746f 	ldrbvs	r7, [sl, #-1135]!	; 0xfffffb91
 140:	47006f72 	smlsdxmi	r0, r2, pc, r6	; <UNPREDICTABLE>
 144:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 148:	31203939 			; <UNDEFINED> instruction: 0x31203939
 14c:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 150:	30322031 	eorscc	r2, r2, r1, lsr r0
 154:	38303132 	ldmdacc	r0!, {r1, r4, r5, r8, ip, sp}
 158:	28203432 	stmdacs	r0!, {r1, r4, r5, sl, ip, sp}
 15c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 160:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 164:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 168:	613d7570 	teqvs	sp, r0, ror r5
 16c:	31316d72 	teqcc	r1, r2, ror sp
 170:	7a6a3637 	bvc	1a8da54 <kfree_pop+0x1a8d704>
 174:	20732d66 	rsbscs	r2, r3, r6, ror #26
 178:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 17c:	613d656e 	teqvs	sp, lr, ror #10
 180:	31316d72 	teqcc	r1, r2, ror sp
 184:	7a6a3637 	bvc	1a8da68 <kfree_pop+0x1a8d718>
 188:	20732d66 	rsbscs	r2, r3, r6, ror #26
 18c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 190:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 194:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 198:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 19c:	616d2d20 	cmnvs	sp, r0, lsr #26
 1a0:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1a4:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1a8:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1ac:	6b36766d 	blvs	d9db68 <kfree_pop+0xd9d818>
 1b0:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1b4:	20626467 	rsbcs	r6, r2, r7, ror #8
 1b8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1bc:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1c0:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1c4:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1c8:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1cc:	61747365 	cmnvs	r4, r5, ror #6
 1d0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1d4:	65680067 	strbvs	r0, [r8, #-103]!	; 0xffffff99
 1d8:	655f7061 	ldrbvs	r7, [pc, #-97]	; 17f <.debug_str+0x17f>
 1dc:	6c00646e 	cfstrsvs	mvf6, [r0], {110}	; 0x6e
 1e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1e8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1ec:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1f0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1f4:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 1f8:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1fc:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
 200:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 204:	2064656e 	rsbcs	r6, r4, lr, ror #10
 208:	00746e69 	rsbseq	r6, r4, r9, ror #28
 20c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 210:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 214:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 218:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 21c:	6300746e 	movwvs	r7, #1134	; 0x46e
 220:	00726168 	rsbseq	r6, r2, r8, ror #2
 224:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
 228:	5f636f6c 	svcpl	0x00636f6c
 22c:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 230:	0064656e 	rsbeq	r6, r4, lr, ror #10
 234:	705f7369 	subsvc	r7, pc, r9, ror #6
 238:	0032776f 	eorseq	r7, r2, pc, ror #14
 23c:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
 240:	2e636f6c 	cdpcs	15, 6, cr6, cr3, cr12, {3}
 244:	72700063 	rsbsvc	r0, r0, #99	; 0x63
 248:	6b746e69 	blvs	1d1bbf4 <kfree_pop+0x1d1b8a4>
 24c:	616d6b00 	cmnvs	sp, r0, lsl #22
 250:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
 254:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
 258:	73690074 	cmnvc	r9, #116	; 0x74
 25c:	696c615f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
 260:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 264:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 268:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 26c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 270:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 274:	6400746e 	strvs	r7, [r0], #-1134	; 0xfffffb92
 278:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
 27c:	626e0065 	rsbvs	r0, lr, #101	; 0x65
 280:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
 284:	616d6b00 	cmnvs	sp, r0, lsl #22
 288:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
 28c:	6165685f 	cmnvs	r5, pc, asr r8
 290:	74705f70 	ldrbtvc	r5, [r0], #-3952	; 0xfffff090
 294:	6d6b0072 	stclvs	0, cr0, [fp, #-456]!	; 0xfffffe38
 298:	6f6c6c61 	svcvs	0x006c6c61
 29c:	6d6b0063 	stclvs	0, cr0, [fp, #-396]!	; 0xfffffe74
 2a0:	6f6c6c61 	svcvs	0x006c6c61
 2a4:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
 2a8:	735f7469 	cmpvc	pc, #1761607680	; 0x69000000
 2ac:	735f7465 	cmpvc	pc, #1694498816	; 0x65000000
 2b0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 2b4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 2b8:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
 2bc:	705f7465 	subsvc	r7, pc, r5, ror #8
 2c0:	00637475 	rsbeq	r7, r3, r5, ror r4

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <kfree_pop+0xfffffb80>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	0000009c 	muleq	r0, ip, r0
  50:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  54:	100e4201 	andne	r4, lr, r1, lsl #4
  58:	040e0a58 	streq	r0, [lr], #-2648	; 0xfffff5a8
  5c:	00000b42 	andeq	r0, r0, r2, asr #22
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000cc 	andeq	r0, r0, ip, asr #1
  6c:	00000058 	andeq	r0, r0, r8, asr r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	0000001c 	andeq	r0, r0, ip, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000124 	andeq	r0, r0, r4, lsr #2
  84:	00000098 	muleq	r0, r8, r0
  88:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  8c:	100e4201 	andne	r4, lr, r1, lsl #4
  90:	040e0a58 	streq	r0, [lr], #-2648	; 0xfffff5a8
  94:	00000b42 	andeq	r0, r0, r2, asr #22
  98:	00000020 	andeq	r0, r0, r0, lsr #32
  9c:	00000000 	andeq	r0, r0, r0
  a0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  a4:	00000064 	andeq	r0, r0, r4, rrx
  a8:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  ac:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  b0:	180e4201 	stmdane	lr, {r0, r9, lr}
  b4:	0c0e0a54 			; <UNDEFINED> instruction: 0x0c0e0a54
  b8:	00000b42 	andeq	r0, r0, r2, asr #22
  bc:	0000001c 	andeq	r0, r0, ip, lsl r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00000220 	andeq	r0, r0, r0, lsr #4
  c8:	00000118 	andeq	r0, r0, r8, lsl r1
  cc:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  d0:	100e4201 	andne	r4, lr, r1, lsl #4
  d4:	040e0a6c 	streq	r0, [lr], #-2668	; 0xfffff594
  d8:	00000b42 	andeq	r0, r0, r2, asr #22
  dc:	0000000c 	andeq	r0, r0, ip
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00000338 	andeq	r0, r0, r8, lsr r3
  e8:	00000004 	andeq	r0, r0, r4
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000033c 	andeq	r0, r0, ip, lsr r3
  f8:	00000014 	andeq	r0, r0, r4, lsl r0
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	00000000 	andeq	r0, r0, r0
 104:	00000350 	andeq	r0, r0, r0, asr r3
 108:	00000060 	andeq	r0, r0, r0, rrx
 10c:	8e040e58 	mcrhi	14, 0, r0, cr4, cr8, {2}
 110:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <kfree_pop+0x12cd4dc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <kfree_pop+0x460e0>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


sw-spi.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <sw_spi_init>:
   0:	e24dd010 	sub	sp, sp, #16
   4:	e92d4070 	push	{r4, r5, r6, lr}
   8:	e1a05000 	mov	r5, r0
   c:	e28d4014 	add	r4, sp, #20
  10:	e884000e 	stm	r4, {r1, r2, r3}
  14:	e1a00003 	mov	r0, r3
  18:	ebfffffe 	bl	0 <gpio_set_output>
  1c:	e59d0020 	ldr	r0, [sp, #32]
  20:	ebfffffe 	bl	0 <gpio_set_input>
  24:	e59d0024 	ldr	r0, [sp, #36]	; 0x24
  28:	ebfffffe 	bl	0 <gpio_set_output>
  2c:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
  30:	e1a00006 	mov	r0, r6
  34:	ebfffffe 	bl	0 <gpio_set_output>
  38:	e3a01001 	mov	r1, #1
  3c:	e1a00006 	mov	r0, r6
  40:	ebfffffe 	bl	0 <gpio_write>
  44:	e1a0e005 	mov	lr, r5
  48:	e1a0c004 	mov	ip, r4
  4c:	e8bc000f 	ldm	ip!, {r0, r1, r2, r3}
  50:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
  54:	e89c0003 	ldm	ip, {r0, r1}
  58:	e88e0003 	stm	lr, {r0, r1}
  5c:	e1a00005 	mov	r0, r5
  60:	e8bd4070 	pop	{r4, r5, r6, lr}
  64:	e28dd010 	add	sp, sp, #16
  68:	e12fff1e 	bx	lr

0000006c <spi_n_init>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e24dd028 	sub	sp, sp, #40	; 0x28
  74:	e1a04000 	mov	r4, r0
  78:	e3510000 	cmp	r1, #0
  7c:	0a000015 	beq	d8 <spi_n_init+0x6c>
  80:	e3510001 	cmp	r1, #1
  84:	1a000027 	bne	128 <spi_n_init+0xbc>
  88:	e58d1010 	str	r1, [sp, #16]
  8c:	e58d2014 	str	r2, [sp, #20]
  90:	e3a0300a 	mov	r3, #10
  94:	e58d3018 	str	r3, [sp, #24]
  98:	e3a03009 	mov	r3, #9
  9c:	e58d301c 	str	r3, [sp, #28]
  a0:	e3a0300b 	mov	r3, #11
  a4:	e58d3020 	str	r3, [sp, #32]
  a8:	e3a03007 	mov	r3, #7
  ac:	e58d3024 	str	r3, [sp, #36]	; 0x24
  b0:	e28d3028 	add	r3, sp, #40	; 0x28
  b4:	e9130007 	ldmdb	r3, {r0, r1, r2}
  b8:	e88d0007 	stm	sp, {r0, r1, r2}
  bc:	e28d3010 	add	r3, sp, #16
  c0:	e893000e 	ldm	r3, {r1, r2, r3}
  c4:	e1a00004 	mov	r0, r4
  c8:	ebfffffe 	bl	0 <sw_spi_init>
  cc:	e1a00004 	mov	r0, r4
  d0:	e28dd028 	add	sp, sp, #40	; 0x28
  d4:	e8bd8010 	pop	{r4, pc}
  d8:	1a00000a 	bne	108 <spi_n_init+0x9c>
  dc:	e58d1010 	str	r1, [sp, #16]
  e0:	e58d2014 	str	r2, [sp, #20]
  e4:	e3a03013 	mov	r3, #19
  e8:	e58d3018 	str	r3, [sp, #24]
  ec:	e3a0301a 	mov	r3, #26
  f0:	e58d301c 	str	r3, [sp, #28]
  f4:	e3a0300d 	mov	r3, #13
  f8:	e58d3020 	str	r3, [sp, #32]
  fc:	e3a03006 	mov	r3, #6
 100:	e58d3024 	str	r3, [sp, #36]	; 0x24
 104:	eaffffe9 	b	b0 <spi_n_init+0x44>
 108:	e59f3034 	ldr	r3, [pc, #52]	; 144 <spi_n_init+0xd8>
 10c:	e58d3000 	str	r3, [sp]
 110:	e3a03032 	mov	r3, #50	; 0x32
 114:	e59f202c 	ldr	r2, [pc, #44]	; 148 <spi_n_init+0xdc>
 118:	e59f102c 	ldr	r1, [pc, #44]	; 14c <spi_n_init+0xe0>
 11c:	e59f002c 	ldr	r0, [pc, #44]	; 150 <spi_n_init+0xe4>
 120:	ebfffffe 	bl	0 <printk>
 124:	ebfffffe 	bl	0 <clean_reboot>
 128:	e58d1000 	str	r1, [sp]
 12c:	e3a03058 	mov	r3, #88	; 0x58
 130:	e59f201c 	ldr	r2, [pc, #28]	; 154 <spi_n_init+0xe8>
 134:	e59f1010 	ldr	r1, [pc, #16]	; 14c <spi_n_init+0xe0>
 138:	e59f0018 	ldr	r0, [pc, #24]	; 158 <spi_n_init+0xec>
 13c:	ebfffffe 	bl	0 <printk>
 140:	ebfffffe 	bl	0 <clean_reboot>
 144:	0000004c 	andeq	r0, r0, ip, asr #32
	...
 150:	00000038 	andeq	r0, r0, r8, lsr r0
 154:	0000000c 	andeq	r0, r0, ip
 158:	00000060 	andeq	r0, r0, r0, rrx

0000015c <spi_n_transfer>:
 15c:	e24dd010 	sub	sp, sp, #16
 160:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 164:	e24dd024 	sub	sp, sp, #36	; 0x24
 168:	e28dc044 	add	ip, sp, #68	; 0x44
 16c:	e98c000f 	stmib	ip, {r0, r1, r2, r3}
 170:	e59db060 	ldr	fp, [sp, #96]	; 0x60
 174:	e59da068 	ldr	sl, [sp, #104]	; 0x68
 178:	e59d305c 	ldr	r3, [sp, #92]	; 0x5c
 17c:	e58d3004 	str	r3, [sp, #4]
 180:	e3a01000 	mov	r1, #0
 184:	e1a00003 	mov	r0, r3
 188:	ebfffffe 	bl	0 <gpio_write>
 18c:	e3a08000 	mov	r8, #0
 190:	ea00001d 	b	20c <spi_n_transfer+0xb0>
 194:	e1a01457 	asr	r1, r7, r4
 198:	e2011001 	and	r1, r1, #1
 19c:	e59d0010 	ldr	r0, [sp, #16]
 1a0:	ebfffffe 	bl	0 <gpio_write>
 1a4:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 1a8:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 1ac:	e0433002 	sub	r3, r3, r2
 1b0:	e35300c7 	cmp	r3, #199	; 0xc7
 1b4:	9afffffb 	bls	1a8 <spi_n_transfer+0x4c>
 1b8:	e59d5018 	ldr	r5, [sp, #24]
 1bc:	e3a01001 	mov	r1, #1
 1c0:	e1a00005 	mov	r0, r5
 1c4:	ebfffffe 	bl	0 <gpio_write>
 1c8:	e59d0014 	ldr	r0, [sp, #20]
 1cc:	ebfffffe 	bl	0 <gpio_read>
 1d0:	e1866410 	orr	r6, r6, r0, lsl r4
 1d4:	e6ef6076 	uxtb	r6, r6
 1d8:	ee1f2f3c 	mrc	15, 0, r2, cr15, cr12, {1}
 1dc:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
 1e0:	e0433002 	sub	r3, r3, r2
 1e4:	e35300c7 	cmp	r3, #199	; 0xc7
 1e8:	9afffffb 	bls	1dc <spi_n_transfer+0x80>
 1ec:	e3a01000 	mov	r1, #0
 1f0:	e1a00005 	mov	r0, r5
 1f4:	ebfffffe 	bl	0 <gpio_write>
 1f8:	e2444001 	sub	r4, r4, #1
 1fc:	e3540000 	cmp	r4, #0
 200:	aaffffe3 	bge	194 <spi_n_transfer+0x38>
 204:	e5c96000 	strb	r6, [r9]
 208:	e2888001 	add	r8, r8, #1
 20c:	e158000a 	cmp	r8, sl
 210:	2a00000b 	bcs	244 <spi_n_transfer+0xe8>
 214:	e59d3064 	ldr	r3, [sp, #100]	; 0x64
 218:	e7d37008 	ldrb	r7, [r3, r8]
 21c:	e08b9008 	add	r9, fp, r8
 220:	e28dc008 	add	ip, sp, #8
 224:	e28de048 	add	lr, sp, #72	; 0x48
 228:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
 22c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
 230:	e89e0003 	ldm	lr, {r0, r1}
 234:	e88c0003 	stm	ip, {r0, r1}
 238:	e3a04007 	mov	r4, #7
 23c:	e3a06000 	mov	r6, #0
 240:	eaffffed 	b	1fc <spi_n_transfer+0xa0>
 244:	e3a01001 	mov	r1, #1
 248:	e59d0004 	ldr	r0, [sp, #4]
 24c:	ebfffffe 	bl	0 <gpio_write>
 250:	e3a00001 	mov	r0, #1
 254:	e28dd024 	add	sp, sp, #36	; 0x24
 258:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 25c:	e28dd010 	add	sp, sp, #16
 260:	e12fff1e 	bx	lr

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <spi_n_transfer+0xfffffdf0>
   4:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
   8:	72656c67 	rsbvc	r6, r5, #26368	; 0x6700
   c:	616c632f 	cmnvs	ip, pc, lsr #6
  10:	632f7373 			; <UNDEFINED> instruction: 0x632f7373
  14:	30343173 	eorscc	r3, r4, r3, ror r1
  18:	32322d65 	eorscc	r2, r2, #6464	; 0x1940
  1c:	2f6e6977 	svccs	0x006e6977
  20:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  24:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  28:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  2c:	732f6564 			; <UNDEFINED> instruction: 0x732f6564
  30:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  34:	00000000 	andeq	r0, r0, r0
  38:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  3c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  40:	3a73253a 	bcc	1cc9530 <spi_n_transfer+0x1cc93d4>
  44:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  48:	00000a73 	andeq	r0, r0, r3, ror sl
  4c:	70696863 	rsbvc	r6, r9, r3, ror #16
  50:	6c65735f 	stclvs	3, cr7, [r5], #-380	; 0xfffffe84
  54:	20746365 	rsbscs	r6, r4, r5, ror #6
  58:	30203d3d 	eorcc	r3, r0, sp, lsr sp
  5c:	00000000 	andeq	r0, r0, r0
  60:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  64:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  68:	3a73253a 	bcc	1cc9558 <spi_n_transfer+0x1cc93fc>
  6c:	623a6425 	eorsvs	r6, sl, #620756992	; 0x25000000
  70:	63206461 			; <UNDEFINED> instruction: 0x63206461
  74:	20706968 	rsbscs	r6, r0, r8, ror #18
  78:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0xfffffa8d
  7c:	203a7463 	eorscs	r7, sl, r3, ror #8
  80:	0a0a6425 	beq	29911c <spi_n_transfer+0x298fc0>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	735f7773 	cmpvc	pc, #30146560	; 0x1cc0000
   4:	6d5f6970 	vldrvs.16	s13, [pc, #-224]	; ffffff2c <spi_n_transfer+0xfffffdd0>	; <UNPREDICTABLE>
   8:	0000006b 	andeq	r0, r0, fp, rrx

0000000c <__FUNCTION__.1>:
   c:	5f697073 	svcpl	0x00697073
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000007c5 	andeq	r0, r0, r5, asr #15
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000014a 	andeq	r0, r0, sl, asr #2
  10:	0000b50c 	andeq	fp, r0, ip, lsl #10
  14:	0000fe00 	andeq	pc, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00026400 	andeq	r6, r2, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	0c070403 	cfstrseq	mvf0, [r7], {3}
  30:	03000002 	movweq	r0, #2
  34:	009b0601 	addseq	r0, fp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0
  3c:	00001d05 	andeq	r1, r0, r5, lsl #26
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000c4 	andeq	r0, r0, r4, asr #1
  48:	40050803 	andmi	r0, r5, r3, lsl #16
  4c:	04000000 	streq	r0, [r0], #-0
  50:	00000060 	andeq	r0, r0, r0, rrx
  54:	60182e04 	andsvs	r2, r8, r4, lsl #28
  58:	05000000 	streq	r0, [r0, #-0]
  5c:	0000004f 	andeq	r0, r0, pc, asr #32
  60:	32080103 	andcc	r0, r8, #-1073741824	; 0xc0000000
  64:	03000001 	movweq	r0, #1
  68:	02310702 	eorseq	r0, r1, #524288	; 0x80000
  6c:	fc040000 	stc2	0, cr0, [r4], {-0}
  70:	04000001 	streq	r0, [r0], #-1
  74:	007a1934 	rsbseq	r1, sl, r4, lsr r9
  78:	04030000 	streq	r0, [r3], #-0
  7c:	00027d07 	andeq	r7, r2, r7, lsl #26
  80:	07080300 	streq	r0, [r8, -r0, lsl #6]
  84:	000001e5 	andeq	r0, r0, r5, ror #3
  88:	44080103 	strmi	r0, [r8], #-259	; 0xfffffefd
  8c:	05000002 	streq	r0, [r0, #-2]
  90:	00000088 	andeq	r0, r0, r8, lsl #1
  94:	18021806 	stmdane	r2, {r1, r2, fp, ip}
  98:	0000eb09 	andeq	lr, r0, r9, lsl #22
  9c:	028f0700 	addeq	r0, pc, #0, 14
  a0:	19020000 	stmdbne	r2, {}	; <UNPREDICTABLE>
  a4:	00002c0e 	andeq	r2, r0, lr, lsl #24
  a8:	64080000 	strvs	r0, [r8], #-0
  ac:	02007669 	andeq	r7, r0, #110100480	; 0x6900000
  b0:	002c0e1a 	eoreq	r0, ip, sl, lsl lr
  b4:	07040000 	streq	r0, [r4, -r0]
  b8:	0000005b 	andeq	r0, r0, fp, asr r0
  bc:	2c0e1c02 	stccs	12, cr1, [lr], {2}
  c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  c4:	0002c607 	andeq	ip, r2, r7, lsl #12
  c8:	131c0200 	tstne	ip, #0, 4
  cc:	0000002c 	andeq	r0, r0, ip, lsr #32
  d0:	6c63080c 	stclvs	8, cr0, [r3], #-48	; 0xffffffd0
  d4:	1c02006b 	stcne	0, cr0, [r2], {107}	; 0x6b
  d8:	00002c18 	andeq	r2, r0, r8, lsl ip
  dc:	63081000 	movwvs	r1, #32768	; 0x8000
  e0:	1c020065 	stcne	0, cr0, [r2], {101}	; 0x65
  e4:	00002c1c 	andeq	r2, r0, ip, lsl ip
  e8:	04001400 	streq	r1, [r0], #-1024	; 0xfffffc00
  ec:	00000220 	andeq	r0, r0, r0, lsr #4
  f0:	94031d02 	strls	r1, [r3], #-3330	; 0xfffff2fe
  f4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  f8:	00600107 	rsbeq	r0, r0, r7, lsl #2
  fc:	05010000 	streq	r0, [r1, #-0]
 100:	00014206 	andeq	r4, r1, r6, lsl #4
 104:	02550a00 	subseq	r0, r5, #0, 20
 108:	0a0a0000 	beq	280110 <spi_n_transfer+0x27ffb4>
 10c:	000000cd 	andeq	r0, r0, sp, asr #1
 110:	02680a09 	rsbeq	r0, r8, #36864	; 0x9000
 114:	0a0b0000 	beq	2c011c <spi_n_transfer+0x2bffc0>
 118:	00000273 	andeq	r0, r0, r3, ror r2
 11c:	02490a08 	subeq	r0, r9, #8, 20	; 0x8000
 120:	0a0a0000 	beq	280128 <spi_n_transfer+0x27ffcc>
 124:	000002aa 	andeq	r0, r0, sl, lsr #5
 128:	00000a09 	andeq	r0, r0, r9, lsl #20
 12c:	0a0b0000 	beq	2c0134 <spi_n_transfer+0x2bffd8>
 130:	000002ee 	andeq	r0, r0, lr, ror #5
 134:	00680a07 	rsbeq	r0, r8, r7, lsl #20
 138:	0ac80000 	beq	ff200140 <spi_n_transfer+0xff1fffe4>
 13c:	000000eb 	andeq	r0, r0, fp, ror #1
 140:	810b00c8 	smlabthi	fp, r8, r0, r0
 144:	01000000 	mrseq	r0, (UNDEF: 0)
 148:	00250560 	eoreq	r0, r5, r0, ror #10
 14c:	015c0000 	cmpeq	ip, r0
 150:	01080000 	mrseq	r0, (UNDEF: 8)
 154:	9c010000 	stcls	0, cr0, [r1], {-0}
 158:	000003f3 	strdeq	r0, [r0], -r3
 15c:	0100730c 	tsteq	r0, ip, lsl #6
 160:	00eb1a60 	rsceq	r1, fp, r0, ror #20
 164:	91020000 	mrsls	r0, (UNDEF: 2)
 168:	78720c70 	ldmdavc	r2!, {r4, r5, r6, sl, fp}^
 16c:	25600100 	strbcs	r0, [r0, #-256]!	; 0xffffff00
 170:	000003f3 	strdeq	r0, [r0], -r3
 174:	0c089102 	stfeqd	f1, [r8], {2}
 178:	01007874 	tsteq	r0, r4, ror r8
 17c:	03f93960 	mvnseq	r3, #96, 18	; 0x180000
 180:	91020000 	mrsls	r0, (UNDEF: 2)
 184:	02940d0c 	addseq	r0, r4, #12, 26	; 0x300
 188:	60010000 	andvs	r0, r1, r0
 18c:	00002c48 	andeq	r2, r0, r8, asr #24
 190:	10910200 	addsne	r0, r1, r0, lsl #4
 194:	00018c0e 	andeq	r8, r1, lr, lsl #24
 198:	0000b800 	andeq	fp, r0, r0, lsl #16
 19c:	0003c100 	andeq	ip, r3, r0, lsl #2
 1a0:	00690f00 	rsbeq	r0, r9, r0, lsl #30
 1a4:	2c126201 	lfmcs	f6, 4, [r2], {1}
 1a8:	04000000 	streq	r0, [r0], #-0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	10000000 	andne	r0, r0, r0
 1b4:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 1b8:	00000238 	andeq	r0, r0, r8, lsr r2
 1bc:	00001800 	andeq	r1, r0, r0, lsl #16
 1c0:	11630100 	cmnne	r3, r0, lsl #2
 1c4:	00041a11 	andeq	r1, r4, r1, lsl sl
 1c8:	00002700 	andeq	r2, r0, r0, lsl #14
 1cc:	00002300 	andeq	r2, r0, r0, lsl #6
 1d0:	04101200 	ldreq	r1, [r0], #-512	; 0xfffffe00
 1d4:	91030000 	mrsls	r0, (UNDEF: 3)
 1d8:	18137fb0 	ldmdane	r3, {r4, r5, r7, r8, r9, sl, fp, ip, sp, lr}
 1dc:	14000000 	strne	r0, [r0], #-0
 1e0:	00000424 	andeq	r0, r0, r4, lsr #8
 1e4:	0000004b 	andeq	r0, r0, fp, asr #32
 1e8:	00000045 	andeq	r0, r0, r5, asr #32
 1ec:	00043015 	andeq	r3, r4, r5, lsl r0
 1f0:	00003000 	andeq	r3, r0, r0
 1f4:	04311400 	ldrteq	r1, [r1], #-1024	; 0xfffffc00
 1f8:	00790000 	rsbseq	r0, r9, r0
 1fc:	00750000 	rsbseq	r0, r5, r0
 200:	3d160000 	ldccc	0, cr0, [r6, #-0]
 204:	a4000004 	strge	r0, [r0], #-4
 208:	01000001 	tsteq	r0, r1
 20c:	000001a4 	andeq	r0, r0, r4, lsr #3
 210:	00000014 	andeq	r0, r0, r4, lsl r0
 214:	ad095201 	sfmge	f5, 4, [r9, #-4]
 218:	11000002 	tstne	r0, r2
 21c:	0000044a 	andeq	r0, r0, sl, asr #8
 220:	0000009a 	muleq	r0, sl, r0
 224:	00000098 	muleq	r0, r8, r0
 228:	00045414 	andeq	r5, r4, r4, lsl r4
 22c:	0000b100 	andeq	fp, r0, r0, lsl #2
 230:	0000af00 	andeq	sl, r0, r0, lsl #30
 234:	045e1700 	ldrbeq	r1, [lr], #-1792	; 0xfffff900
 238:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
 23c:	00040000 	andeq	r0, r4, r0
 240:	02540000 	subseq	r0, r4, #0
 244:	5f140000 	svcpl	0x00140000
 248:	c6000004 	strgt	r0, [r0], -r4
 24c:	c4000000 	strgt	r0, [r0], #-0
 250:	00000000 	andeq	r0, r0, r0
 254:	00064918 	andeq	r4, r6, r8, lsl r9
 258:	0001a800 	andeq	sl, r1, r0, lsl #16
 25c:	01a80300 			; <UNDEFINED> instruction: 0x01a80300
 260:	00100000 	andseq	r0, r0, r0
 264:	4a010000 	bmi	4026c <spi_n_transfer+0x40110>
 268:	06661105 	strbteq	r1, [r6], -r5, lsl #2
 26c:	00db0000 	sbcseq	r0, fp, r0
 270:	00d90000 	sbcseq	r0, r9, r0
 274:	5a110000 	bpl	44027c <spi_n_transfer+0x440120>
 278:	f2000006 	vhadd.s8	d0, d0, d6
 27c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 280:	14000000 	strne	r0, [r0], #-0
 284:	00000670 	andeq	r0, r0, r0, ror r6
 288:	00000107 	andeq	r0, r0, r7, lsl #2
 28c:	00000105 	andeq	r0, r0, r5, lsl #2
 290:	00067a19 	andeq	r7, r6, r9, lsl sl
 294:	0001a800 	andeq	sl, r1, r0, lsl #16
 298:	00000400 	andeq	r0, r0, r0, lsl #8
 29c:	067b1400 	ldrbteq	r1, [fp], -r0, lsl #8
 2a0:	011c0000 	tsteq	ip, r0
 2a4:	011a0000 	tsteq	sl, r0
 2a8:	00000000 	andeq	r0, r0, r0
 2ac:	043d1600 	ldrteq	r1, [sp], #-1536	; 0xfffffa00
 2b0:	01d80000 	bicseq	r0, r8, r0
 2b4:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
 2b8:	14000001 	strne	r0, [r0], #-1
 2bc:	01000000 	mrseq	r0, (UNDEF: 0)
 2c0:	03580959 	cmpeq	r8, #1458176	; 0x164000
 2c4:	4a110000 	bmi	4402cc <spi_n_transfer+0x440170>
 2c8:	31000004 	tstcc	r0, r4
 2cc:	2f000001 	svccs	0x00000001
 2d0:	14000001 	strne	r0, [r0], #-1
 2d4:	00000454 	andeq	r0, r0, r4, asr r4
 2d8:	00000148 	andeq	r0, r0, r8, asr #2
 2dc:	00000146 	andeq	r0, r0, r6, asr #2
 2e0:	00045e17 	andeq	r5, r4, r7, lsl lr
 2e4:	0001d800 	andeq	sp, r1, r0, lsl #16
 2e8:	00000400 	andeq	r0, r0, r0, lsl #8
 2ec:	0002ff00 	andeq	pc, r2, r0, lsl #30
 2f0:	045f1400 	ldrbeq	r1, [pc], #-1024	; 2f8 <.debug_info+0x2f8>
 2f4:	015d0000 	cmpeq	sp, r0
 2f8:	015b0000 	cmpeq	fp, r0
 2fc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 300:	00000649 	andeq	r0, r0, r9, asr #12
 304:	000001dc 	ldrdeq	r0, [r0], -ip
 308:	0001dc03 	andeq	sp, r1, r3, lsl #24
 30c:	00001000 	andeq	r1, r0, r0
 310:	054a0100 	strbeq	r0, [sl, #-256]	; 0xffffff00
 314:	00066611 	andeq	r6, r6, r1, lsl r6
 318:	00017200 	andeq	r7, r1, r0, lsl #4
 31c:	00017000 	andeq	r7, r1, r0
 320:	065a1100 	ldrbeq	r1, [sl], -r0, lsl #2
 324:	01890000 	orreq	r0, r9, r0
 328:	01870000 	orreq	r0, r7, r0
 32c:	70140000 	andsvc	r0, r4, r0
 330:	9e000006 	cdpls	0, 0, cr0, cr0, cr6, {0}
 334:	9c000001 	stcls	0, cr0, [r0], {1}
 338:	19000001 	stmdbne	r0, {r0}
 33c:	0000067a 	andeq	r0, r0, sl, ror r6
 340:	000001dc 	ldrdeq	r0, [r0], -ip
 344:	00000004 	andeq	r0, r0, r4
 348:	00067b14 	andeq	r7, r6, r4, lsl fp
 34c:	0001b300 	andeq	fp, r1, r0, lsl #6
 350:	0001b100 	andeq	fp, r1, r0, lsl #2
 354:	00000000 	andeq	r0, r0, r0
 358:	0001a41a 	andeq	sl, r1, sl, lsl r4
 35c:	00078000 	andeq	r8, r7, r0
 360:	00037900 	andeq	r7, r3, r0, lsl #18
 364:	50011b00 	andpl	r1, r1, r0, lsl #22
 368:	7f909104 	svcvc	0x00909104
 36c:	51011b06 	tstpl	r1, r6, lsl #22
 370:	74007707 	strvc	r7, [r0], #-1799	; 0xfffff8f9
 374:	1a312600 	bne	c49b7c <spi_n_transfer+0xc49a20>
 378:	01c81a00 	biceq	r1, r8, r0, lsl #20
 37c:	07800000 	streq	r0, [r0, r0]
 380:	03920000 	orrseq	r0, r2, #0
 384:	011b0000 	tsteq	fp, r0
 388:	00750250 	rsbseq	r0, r5, r0, asr r2
 38c:	0151011b 	cmpeq	r1, fp, lsl r1
 390:	d01a0031 	andsle	r0, sl, r1, lsr r0
 394:	8c000001 	stchi	0, cr0, [r0], {1}
 398:	a8000007 	stmdage	r0, {r0, r1, r2}
 39c:	1b000003 	blne	3b0 <.debug_info+0x3b0>
 3a0:	91045001 	tstls	r4, r1
 3a4:	00067f94 	muleq	r6, r4, pc	; <UNPREDICTABLE>
 3a8:	0001f81c 	andeq	pc, r1, ip, lsl r8	; <UNPREDICTABLE>
 3ac:	00078000 	andeq	r8, r7, r0
 3b0:	50011b00 	andpl	r1, r1, r0, lsl #22
 3b4:	1b007502 	blne	1d7c4 <spi_n_transfer+0x1d668>
 3b8:	30015101 	andcc	r5, r1, r1, lsl #2
 3bc:	00000000 	andeq	r0, r0, r0
 3c0:	018c1a00 	orreq	r1, ip, r0, lsl #20
 3c4:	07800000 	streq	r0, [r0, r0]
 3c8:	03db0000 	bicseq	r0, fp, #0
 3cc:	011b0000 	tsteq	fp, r0
 3d0:	5c910350 	ldcpl	3, cr0, [r1], {80}	; 0x50
 3d4:	51011b06 	tstpl	r1, r6, lsl #22
 3d8:	1c003001 	stcne	0, cr3, [r0], {1}
 3dc:	00000250 	andeq	r0, r0, r0, asr r2
 3e0:	00000780 	andeq	r0, r0, r0, lsl #15
 3e4:	0450011b 	ldrbeq	r0, [r0], #-283	; 0xfffffee5
 3e8:	067f8491 			; <UNDEFINED> instruction: 0x067f8491
 3ec:	0151011b 	cmpeq	r1, fp, lsl r1
 3f0:	1d000031 	stcne	0, cr0, [r0, #-196]	; 0xffffff3c
 3f4:	00004f04 	andeq	r4, r0, r4, lsl #30
 3f8:	5b041d00 	blpl	107800 <spi_n_transfer+0x1076a4>
 3fc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 400:	00000013 	andeq	r0, r0, r3, lsl r0
 404:	4f174c01 	svcmi	0x00174c01
 408:	03000000 	movweq	r0, #0
 40c:	0000043d 	andeq	r0, r0, sp, lsr r4
 410:	0100731f 	tsteq	r0, pc, lsl r3
 414:	00eb274c 	rsceq	r2, fp, ip, asr #14
 418:	621f0000 	andsvs	r0, pc, #0
 41c:	324c0100 	subcc	r0, ip, #0, 2
 420:	0000004f 	andeq	r0, r0, pc, asr #32
 424:	0000e620 	andeq	lr, r0, r0, lsr #12
 428:	0d4d0100 	stfeqe	f0, [sp, #-0]
 42c:	0000004f 	andeq	r0, r0, pc, asr #32
 430:	00692221 	rsbeq	r2, r9, r1, lsr #4
 434:	250d4f01 	strcs	r4, [sp, #-3841]	; 0xfffff0ff
 438:	00000000 	andeq	r0, r0, r0
 43c:	02e12300 	rsceq	r2, r1, #0, 6
 440:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
 444:	046d0314 	strbteq	r0, [sp], #-788	; 0xfffffcec
 448:	6e1f0000 	cdpvs	0, 1, cr0, cr15, cr0, {0}
 44c:	2a480100 	bcs	1200854 <spi_n_transfer+0x12006f8>
 450:	0000006e 	andeq	r0, r0, lr, rrx
 454:	01007322 	tsteq	r0, r2, lsr #6
 458:	006e0e49 	rsbeq	r0, lr, r9, asr #28
 45c:	20210000 	eorcs	r0, r1, r0
 460:	0000003b 	andeq	r0, r0, fp, lsr r0
 464:	2c124901 			; <UNDEFINED> instruction: 0x2c124901
 468:	00000000 	andeq	r0, r0, r0
 46c:	02260b00 	eoreq	r0, r6, #0, 22
 470:	43010000 	movwmi	r0, #4096	; 0x1000
 474:	0000eb07 	andeq	lr, r0, r7, lsl #22
 478:	00006c00 	andeq	r6, r0, r0, lsl #24
 47c:	0000f000 	andeq	pc, r0, r0
 480:	b99c0100 	ldmiblt	ip, {r8}
 484:	24000005 	strcs	r0, [r0], #-5
 488:	000002d5 	ldrdeq	r0, [r0], -r5
 48c:	2c1b4301 	ldccs	3, cr4, [fp], {1}
 490:	d4000000 	strle	r0, [r0], #-0
 494:	c6000001 	strgt	r0, [r0], -r1
 498:	24000001 	strcs	r0, [r0], #-1
 49c:	0000000b 	andeq	r0, r0, fp
 4a0:	2c314301 	ldccs	3, cr4, [r1], #-4
 4a4:	3d000000 	stccc	0, cr0, [r0, #-0]
 4a8:	31000002 	tstcc	r0, r2
 4ac:	25000002 	strcs	r0, [r0, #-2]
 4b0:	00000689 	andeq	r0, r0, r9, lsl #13
 4b4:	00000078 	andeq	r0, r0, r8, ror r0
 4b8:	00000001 	andeq	r0, r0, r1
 4bc:	0c440100 	stfeqe	f0, [r4], {-0}
 4c0:	000005a8 	andeq	r0, r0, r8, lsr #11
 4c4:	0006a611 	andeq	sl, r6, r1, lsl r6
 4c8:	00029800 	andeq	r9, r2, r0, lsl #16
 4cc:	00028e00 	andeq	r8, r2, r0, lsl #28
 4d0:	069a1100 	ldreq	r1, [sl], r0, lsl #2
 4d4:	02e90000 	rsceq	r0, r9, #0
 4d8:	02dd0000 	sbcseq	r0, sp, #0
 4dc:	00130000 	andseq	r0, r3, r0
 4e0:	14000000 	strne	r0, [r0], #-0
 4e4:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 4e8:	0000033e 	andeq	r0, r0, lr, lsr r3
 4ec:	0000033a 	andeq	r0, r0, sl, lsr r3
 4f0:	00070f16 	andeq	r0, r7, r6, lsl pc
 4f4:	0000d800 	andeq	sp, r0, r0, lsl #16
 4f8:	00d80200 	sbcseq	r0, r8, r0, lsl #4
 4fc:	00500000 	subseq	r0, r0, r0
 500:	54020000 	strpl	r0, [r2], #-0
 504:	00056610 	andeq	r6, r5, r0, lsl r6
 508:	072c1100 	streq	r1, [ip, -r0, lsl #2]!
 50c:	03620000 	cmneq	r2, #0
 510:	035e0000 	cmpeq	lr, #0
 514:	20110000 	andscs	r0, r1, r0
 518:	87000007 	strhi	r0, [r0, -r7]
 51c:	83000003 	movwhi	r0, #3
 520:	1a000003 	bne	534 <.debug_info+0x534>
 524:	00000124 	andeq	r0, r0, r4, lsr #2
 528:	00000798 	muleq	r0, r8, r7
 52c:	0000055c 	andeq	r0, r0, ip, asr r5
 530:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0xfffffee5
 534:	00003803 	andeq	r3, r0, r3, lsl #16
 538:	51011b00 	tstpl	r1, r0, lsl #22
 53c:	00000305 	andeq	r0, r0, r5, lsl #6
 540:	011b0000 	tsteq	fp, r0
 544:	00030552 	andeq	r0, r3, r2, asr r5
 548:	1b000000 	blne	550 <.debug_info+0x550>
 54c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 550:	7d021b32 	vstrvc	d1, [r2, #-200]	; 0xffffff38
 554:	4c030500 	cfstr32mi	mvfx0, [r3], {-0}
 558:	00000000 	andeq	r0, r0, r0
 55c:	00012826 	andeq	r2, r1, r6, lsr #16
 560:	0007a400 	andeq	sl, r7, r0, lsl #8
 564:	401a0000 	andsmi	r0, sl, r0
 568:	98000001 	stmdals	r0, {r0}
 56c:	9d000007 	stcls	0, cr0, [r0, #-28]	; 0xffffffe4
 570:	1b000005 	blne	58c <.debug_info+0x58c>
 574:	03055001 	movweq	r5, #20481	; 0x5001
 578:	00000060 	andeq	r0, r0, r0, rrx
 57c:	0551011b 	ldrbeq	r0, [r1, #-283]	; 0xfffffee5
 580:	00000003 	andeq	r0, r0, r3
 584:	52011b00 	andpl	r1, r1, #0, 22
 588:	000c0305 	andeq	r0, ip, r5, lsl #6
 58c:	011b0000 	tsteq	fp, r0
 590:	58080253 	stmdapl	r8, {r0, r1, r4, r6, r9}
 594:	007d021b 	rsbseq	r0, sp, fp, lsl r2
 598:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
 59c:	01442600 	cmpeq	r4, r0, lsl #12
 5a0:	07a40000 	streq	r0, [r4, r0]!
 5a4:	00000000 	andeq	r0, r0, r0
 5a8:	0000cc1c 	andeq	ip, r0, ip, lsl ip
 5ac:	0005b900 	andeq	fp, r5, r0, lsl #18
 5b0:	50011b00 	andpl	r1, r1, r0, lsl #22
 5b4:	00007402 	andeq	r7, r0, r2, lsl #8
 5b8:	002f0b00 	eoreq	r0, pc, r0, lsl #22
 5bc:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
 5c0:	0000eb07 	andeq	lr, r0, r7, lsl #22
 5c4:	00000000 	andeq	r0, r0, r0
 5c8:	00006c00 	andeq	r6, r0, r0, lsl #24
 5cc:	499c0100 	ldmibmi	ip, {r8}
 5d0:	0c000006 	stceq	0, cr0, [r0], {6}
 5d4:	39010073 	stmdbcc	r1, {r0, r1, r4, r5, r6}
 5d8:	0000eb19 	andeq	lr, r0, r9, lsl fp
 5dc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 5e0:	00001c1a 	andeq	r1, r0, sl, lsl ip
 5e4:	0007b000 	andeq	fp, r7, r0
 5e8:	0005f500 	andeq	pc, r5, r0, lsl #10
 5ec:	50011b00 	andpl	r1, r1, r0, lsl #22
 5f0:	06549103 	ldrbeq	r9, [r4], -r3, lsl #2
 5f4:	00241a00 	eoreq	r1, r4, r0, lsl #20
 5f8:	07bc0000 	ldreq	r0, [ip, r0]!
 5fc:	060a0000 	streq	r0, [sl], -r0
 600:	011b0000 	tsteq	fp, r0
 604:	58910350 	ldmpl	r1, {r4, r6, r8, r9}
 608:	2c1a0006 	ldccs	0, cr0, [sl], {6}
 60c:	b0000000 	andlt	r0, r0, r0
 610:	1f000007 	svcne	0x00000007
 614:	1b000006 	blne	634 <.debug_info+0x634>
 618:	91035001 	tstls	r3, r1
 61c:	1a00065c 	bne	1f94 <spi_n_transfer+0x1e38>
 620:	00000038 	andeq	r0, r0, r8, lsr r0
 624:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 628:	00000633 	andeq	r0, r0, r3, lsr r6
 62c:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
 630:	1c000076 	stcne	0, cr0, [r0], {118}	; 0x76
 634:	00000044 	andeq	r0, r0, r4, asr #32
 638:	00000780 	andeq	r0, r0, r0, lsl #15
 63c:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
 640:	011b0076 	tsteq	fp, r6, ror r0
 644:	00310151 	eorseq	r0, r1, r1, asr r1
 648:	00a71e00 	adceq	r1, r7, r0, lsl #28
 64c:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
 650:	00002c18 	andeq	r2, r0, r8, lsl ip
 654:	06890300 	streq	r0, [r9], r0, lsl #6
 658:	be270000 	cdplt	0, 2, cr0, cr7, cr0, {0}
 65c:	03000000 	movweq	r0, #0
 660:	002c2f09 	eoreq	r2, ip, r9, lsl #30
 664:	6e1f0000 	cdpvs	0, 1, cr0, cr15, cr0, {0}
 668:	3f090300 	svccc	0x00090300
 66c:	0000002c 	andeq	r0, r0, ip, lsr #32
 670:	03006322 	movweq	r6, #802	; 0x322
 674:	002c0e0c 	eoreq	r0, ip, ip, lsl #28
 678:	20210000 	eorcs	r0, r1, r0
 67c:	0000003b 	andeq	r0, r0, fp, lsr r0
 680:	2c110d03 	ldccs	13, cr0, [r1], {3}
 684:	00000000 	andeq	r0, r0, r0
 688:	02051e00 	andeq	r1, r5, #0, 28
 68c:	47020000 	strmi	r0, [r2, -r0]
 690:	0000eb01 	andeq	lr, r0, r1, lsl #22
 694:	06fa0300 	ldrbteq	r0, [sl], r0, lsl #6
 698:	d5270000 	strle	r0, [r7, #-0]!
 69c:	02000002 	andeq	r0, r0, #2
 6a0:	002c1147 	eoreq	r1, ip, r7, asr #2
 6a4:	0b270000 	bleq	9c06ac <spi_n_transfer+0x9c0550>
 6a8:	02000000 	andeq	r0, r0, #0
 6ac:	002c2747 	eoreq	r2, ip, r7, asr #14
 6b0:	07090000 	streq	r0, [r9, -r0]
 6b4:	00006001 	andeq	r6, r0, r1
 6b8:	0a480200 	beq	1200ec0 <spi_n_transfer+0x1200d64>
 6bc:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 6c0:	00005b0a 	andeq	r5, r0, sl, lsl #22
 6c4:	c60a0a00 	strgt	r0, [sl], -r0, lsl #20
 6c8:	09000002 	stmdbeq	r0, {r1}
 6cc:	6b6c6328 	blvs	1b19374 <spi_n_transfer+0x1b19218>
 6d0:	730a0b00 	movwvc	r0, #43776	; 0xab00
 6d4:	08000002 	stmdaeq	r0, {r1}
 6d8:	0002ee0a 	andeq	lr, r2, sl, lsl #28
 6dc:	22000700 	andcs	r0, r0, #0, 14
 6e0:	02006563 	andeq	r6, r0, #415236096	; 0x18c00000
 6e4:	002c0e51 	eoreq	r0, ip, r1, asr lr
 6e8:	d9290000 	stmdble	r9!, {}	; <UNPREDICTABLE>
 6ec:	0a000000 	beq	6f4 <.debug_info+0x6f4>
 6f0:	05000007 	streq	r0, [r0, #-7]
 6f4:	00000c03 	andeq	r0, r0, r3, lsl #24
 6f8:	8f2a0000 	svchi	0x002a0000
 6fc:	0a000000 	beq	704 <.debug_info+0x704>
 700:	2b000007 	blcs	724 <.debug_info+0x724>
 704:	0000002c 	andeq	r0, r0, ip, lsr #32
 708:	fa050006 	blx	140728 <spi_n_transfer+0x1405cc>
 70c:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
 710:	000002cb 	andeq	r0, r0, fp, asr #5
 714:	eb152c02 	bl	54b724 <spi_n_transfer+0x54b5c8>
 718:	03000000 	movweq	r0, #0
 71c:	0000076b 	andeq	r0, r0, fp, ror #14
 720:	0002d527 	andeq	sp, r2, r7, lsr #10
 724:	282c0200 	stmdacs	ip!, {r9}
 728:	0000002c 	andeq	r0, r0, ip, lsr #32
 72c:	00000b27 	andeq	r0, r0, r7, lsr #22
 730:	3e2c0200 	cdpcc	2, 2, cr0, cr12, cr0, {0}
 734:	0000002c 	andeq	r0, r0, ip, lsr #32
 738:	0000d929 	andeq	sp, r0, r9, lsr #18
 73c:	00077b00 	andeq	r7, r7, r0, lsl #22
 740:	00030500 	andeq	r0, r3, r0, lsl #10
 744:	2c000000 	stccs	0, cr0, [r0], {-0}
 748:	00600107 	rsbeq	r0, r0, r7, lsl #2
 74c:	35020000 	strcc	r0, [r2, #-0]
 750:	00270a0a 	eoreq	r0, r7, sl, lsl #20
 754:	0a1a0000 	beq	68075c <spi_n_transfer+0x680600>
 758:	000001dd 	ldrdeq	r0, [r0], -sp
 75c:	02610a13 	rsbeq	r0, r1, #77824	; 0x13000
 760:	0a0d0000 	beq	340768 <spi_n_transfer+0x34060c>
 764:	00000219 	andeq	r0, r0, r9, lsl r2
 768:	2a000006 	bcs	788 <.debug_info+0x788>
 76c:	0000008f 	andeq	r0, r0, pc, lsl #1
 770:	0000077b 	andeq	r0, r0, fp, ror r7
 774:	00002c2b 	andeq	r2, r0, fp, lsr #24
 778:	05000900 	streq	r0, [r0, #-2304]	; 0xfffff700
 77c:	0000076b 	andeq	r0, r0, fp, ror #14
 780:	0000902d 	andeq	r9, r0, sp, lsr #32
 784:	00009000 	andeq	r9, r0, r0
 788:	06210500 	strteq	r0, [r1], -r0, lsl #10
 78c:	0001402d 	andeq	r4, r1, sp, lsr #32
 790:	00014000 	andeq	r4, r1, r0
 794:	05240500 	streq	r0, [r4, #-1280]!	; 0xfffffb00
 798:	00007a2d 	andeq	r7, r0, sp, lsr #20
 79c:	00007a00 	andeq	r7, r0, r0, lsl #20
 7a0:	06280600 	strteq	r0, [r8], -r0, lsl #12
 7a4:	00004e2d 	andeq	r4, r0, sp, lsr #28
 7a8:	00004e00 	andeq	r4, r0, r0, lsl #28
 7ac:	066e0600 	strbteq	r0, [lr], -r0, lsl #12
 7b0:	0002b62d 	andeq	fp, r2, sp, lsr #12
 7b4:	0002b600 	andeq	fp, r2, r0, lsl #12
 7b8:	061d0500 	ldreq	r0, [sp], -r0, lsl #10
 7bc:	00029b2d 	andeq	r9, r2, sp, lsr #22
 7c0:	00029b00 	andeq	r9, r2, r0, lsl #22
 7c4:	061c0500 	ldreq	r0, [ip], -r0, lsl #10
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <spi_n_transfer+0x2bff50>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <spi_n_transfer+0xe836e4>
  30:	0b390b3b 	bleq	e42d24 <spi_n_transfer+0xe42bc8>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b0b0113 	bleq	2c0494 <spi_n_transfer+0x2c0338>
  44:	0b3b0b3a 	bleq	ec2d34 <spi_n_transfer+0xec2bd8>
  48:	13010b39 	movwne	r0, #6969	; 0x1b39
  4c:	0d070000 	stceq	0, cr0, [r7, #-0]
  50:	3a0e0300 	bcc	380c58 <spi_n_transfer+0x380afc>
  54:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  58:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  5c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  60:	0803000d 	stmdaeq	r3, {r0, r2, r3}
  64:	0b3b0b3a 	bleq	ec2d54 <spi_n_transfer+0xec2bf8>
  68:	13490b39 	movtne	r0, #39737	; 0x9b39
  6c:	00000b38 	andeq	r0, r0, r8, lsr fp
  70:	3e010409 	cdpcc	4, 0, cr0, cr1, cr9, {0}
  74:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  78:	3b0b3a13 	blcc	2ce8cc <spi_n_transfer+0x2ce770>
  7c:	010b390b 	tsteq	fp, fp, lsl #18
  80:	0a000013 	beq	d4 <.debug_abbrev+0xd4>
  84:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  88:	00000b1c 	andeq	r0, r0, ip, lsl fp
  8c:	3f012e0b 	svccc	0x00012e0b
  90:	3a0e0319 	bcc	380cfc <spi_n_transfer+0x380ba0>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  9c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a0:	97184006 	ldrls	r4, [r8, -r6]
  a4:	13011942 	movwne	r1, #6466	; 0x1942
  a8:	050c0000 	streq	r0, [ip, #-0]
  ac:	3a080300 	bcc	200cb4 <spi_n_transfer+0x200b58>
  b0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  b8:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  bc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  c0:	0b3b0b3a 	bleq	ec2db0 <spi_n_transfer+0xec2c54>
  c4:	13490b39 	movtne	r0, #39737	; 0x9b39
  c8:	00001802 	andeq	r1, r0, r2, lsl #16
  cc:	11010b0e 	tstne	r1, lr, lsl #22
  d0:	01061201 	tsteq	r6, r1, lsl #4
  d4:	0f000013 	svceq	0x00000013
  d8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  dc:	0b3b0b3a 	bleq	ec2dcc <spi_n_transfer+0xec2c70>
  e0:	13490b39 	movtne	r0, #39737	; 0x9b39
  e4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  e8:	10000017 	andne	r0, r0, r7, lsl r0
  ec:	1331011d 	teqne	r1, #1073741831	; 0x40000007
  f0:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
  f4:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
  f8:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  fc:	1100000b 	tstne	r0, fp
 100:	13310005 	teqne	r1, #5
 104:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 108:	12000017 	andne	r0, r0, #23
 10c:	13310005 	teqne	r1, #5
 110:	00001802 	andeq	r1, r0, r2, lsl #16
 114:	55010b13 	strpl	r0, [r1, #-2835]	; 0xfffff4ed
 118:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
 11c:	13310034 	teqne	r1, #52	; 0x34
 120:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 124:	15000017 	strne	r0, [r0, #-23]	; 0xffffffe9
 128:	1331010b 	teqne	r1, #-1073741822	; 0xc0000002
 12c:	00001755 	andeq	r1, r0, r5, asr r7
 130:	31011d16 	tstcc	r1, r6, lsl sp
 134:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 138:	01110b42 	tsteq	r1, r2, asr #22
 13c:	0b580612 	bleq	160198c <spi_n_transfer+0x1601830>
 140:	0b570b59 	bleq	15c2eac <spi_n_transfer+0x15c2d50>
 144:	00001301 	andeq	r1, r0, r1, lsl #6
 148:	31010b17 	tstcc	r1, r7, lsl fp
 14c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 150:	00130106 	andseq	r0, r3, r6, lsl #2
 154:	011d1800 	tsteq	sp, r0, lsl #16
 158:	01521331 	cmpeq	r2, r1, lsr r3
 15c:	110b42b8 			; <UNDEFINED> instruction: 0x110b42b8
 160:	58061201 	stmdapl	r6, {r0, r9, ip}
 164:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 168:	1900000b 	stmdbne	r0, {r0, r1, r3}
 16c:	1331010b 	teqne	r1, #-1073741822	; 0xc0000002
 170:	06120111 			; <UNDEFINED> instruction: 0x06120111
 174:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
 178:	11010182 	smlabbne	r1, r2, r1, r0
 17c:	01133101 	tsteq	r3, r1, lsl #2
 180:	1b000013 	blne	1d4 <.debug_abbrev+0x1d4>
 184:	0001828a 	andeq	r8, r1, sl, lsl #5
 188:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 18c:	1c000018 	stcne	0, cr0, [r0], {24}
 190:	01018289 	smlabbeq	r1, r9, r2, r8
 194:	13310111 	teqne	r1, #1073741828	; 0x40000004
 198:	0f1d0000 	svceq	0x001d0000
 19c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 1a0:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
 1a4:	0e03012e 	adfeqsp	f0, f3, #0.5
 1a8:	0b3b0b3a 	bleq	ec2e98 <spi_n_transfer+0xec2d3c>
 1ac:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1b0:	0b201349 	bleq	804edc <spi_n_transfer+0x804d80>
 1b4:	00001301 	andeq	r1, r0, r1, lsl #6
 1b8:	0300051f 	movweq	r0, #1311	; 0x51f
 1bc:	3b0b3a08 	blcc	2ce9e4 <spi_n_transfer+0x2ce888>
 1c0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1c4:	20000013 	andcs	r0, r0, r3, lsl r0
 1c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 1cc:	0b3b0b3a 	bleq	ec2ebc <spi_n_transfer+0xec2d60>
 1d0:	13490b39 	movtne	r0, #39737	; 0x9b39
 1d4:	0b210000 	bleq	8401dc <spi_n_transfer+0x840080>
 1d8:	22000001 	andcs	r0, r0, #1
 1dc:	08030034 	stmdaeq	r3, {r2, r4, r5}
 1e0:	0b3b0b3a 	bleq	ec2ed0 <spi_n_transfer+0xec2d74>
 1e4:	13490b39 	movtne	r0, #39737	; 0x9b39
 1e8:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
 1ec:	3a0e0301 	bcc	380df8 <spi_n_transfer+0x380c9c>
 1f0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1f4:	2019270b 	andscs	r2, r9, fp, lsl #14
 1f8:	0013010b 	andseq	r0, r3, fp, lsl #2
 1fc:	00052400 	andeq	r2, r5, r0, lsl #8
 200:	0b3a0e03 	bleq	e83a14 <spi_n_transfer+0xe838b8>
 204:	0b390b3b 	bleq	e42ef8 <spi_n_transfer+0xe42d9c>
 208:	17021349 	strne	r1, [r2, -r9, asr #6]
 20c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 210:	011d2500 	tsteq	sp, r0, lsl #10
 214:	01521331 	cmpeq	r2, r1, lsr r3
 218:	550b42b8 	strpl	r4, [fp, #-696]	; 0xfffffd48
 21c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 220:	010b570b 	tsteq	fp, fp, lsl #14
 224:	26000013 			; <UNDEFINED> instruction: 0x26000013
 228:	00018289 	andeq	r8, r1, r9, lsl #5
 22c:	13310111 	teqne	r1, #1073741828	; 0x40000004
 230:	05270000 	streq	r0, [r7, #-0]!
 234:	3a0e0300 	bcc	380e3c <spi_n_transfer+0x380ce0>
 238:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 23c:	0013490b 	andseq	r4, r3, fp, lsl #18
 240:	00282800 	eoreq	r2, r8, r0, lsl #16
 244:	0b1c0803 	bleq	702258 <spi_n_transfer+0x7020fc>
 248:	34290000 	strtcc	r0, [r9], #-0
 24c:	490e0300 	stmdbmi	lr, {r8, r9}
 250:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
 254:	2a000018 	bcs	2bc <spi_n_transfer+0x160>
 258:	13490101 	movtne	r0, #37121	; 0x9101
 25c:	00001301 	andeq	r1, r0, r1, lsl #6
 260:	4900212b 	stmdbmi	r0, {r0, r1, r3, r5, r8, sp}
 264:	000b2f13 	andeq	r2, fp, r3, lsl pc
 268:	01042c00 	tsteq	r4, r0, lsl #24
 26c:	0b0b0b3e 	bleq	2c2f6c <spi_n_transfer+0x2c2e10>
 270:	0b3a1349 	bleq	e84f9c <spi_n_transfer+0xe84e40>
 274:	0b390b3b 	bleq	e42f68 <spi_n_transfer+0xe42e0c>
 278:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
 27c:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 280:	030e6e19 	movweq	r6, #60953	; 0xee19
 284:	3b0b3a0e 	blcc	2ceac4 <spi_n_transfer+0x2ce968>
 288:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000002 	andeq	r0, r0, r2
   4:	0000018c 	andeq	r0, r0, ip, lsl #3
   8:	00000194 	muleq	r0, r4, r1
   c:	9f300002 	svcls	0x00300002
  10:	00000194 	muleq	r0, r4, r1
  14:	0000025c 	andeq	r0, r0, ip, asr r2
  18:	00580001 	subseq	r0, r8, r1
	...
  24:	94000001 	strls	r0, [r0], #-1
  28:	04000001 	streq	r0, [r0], #-1
  2c:	01000002 	tsteq	r0, r2
  30:	02385700 	eorseq	r5, r8, #0, 14
  34:	02440000 	subeq	r0, r4, #0
  38:	00010000 	andeq	r0, r1, r0
  3c:	00000057 	andeq	r0, r0, r7, asr r0
	...
  48:	94000201 	strls	r0, [r0], #-513	; 0xfffffdff
  4c:	d4000001 	strle	r0, [r0], #-1
  50:	01000001 	tsteq	r0, r1
  54:	01d85600 	bicseq	r5, r8, r0, lsl #12
  58:	02040000 	andeq	r0, r4, #0
  5c:	00010000 	andeq	r0, r1, r0
  60:	00023856 	andeq	r3, r2, r6, asr r8
  64:	00024400 	andeq	r4, r2, r0, lsl #8
  68:	30000200 	andcc	r0, r0, r0, lsl #4
  6c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  70:	00000000 	andeq	r0, r0, r0
  74:	04010000 	streq	r0, [r1], #-0
  78:	00019400 	andeq	r9, r1, r0, lsl #8
  7c:	00020400 	andeq	r0, r2, r0, lsl #8
  80:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  84:	00000238 	andeq	r0, r0, r8, lsr r2
  88:	00000244 	andeq	r0, r0, r4, asr #4
  8c:	9f370002 	svcls	0x00370002
	...
  98:	01a40101 			; <UNDEFINED> instruction: 0x01a40101
  9c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
  a0:	00030000 	andeq	r0, r3, r0
  a4:	009fc808 	addseq	ip, pc, r8, lsl #16
  a8:	00000000 	andeq	r0, r0, r0
  ac:	01000000 	mrseq	r0, (UNDEF: 0)
  b0:	0001a800 	andeq	sl, r1, r0, lsl #16
  b4:	0001c700 	andeq	ip, r1, r0, lsl #14
  b8:	52000100 	andpl	r0, r0, #0, 2
	...
  c4:	01a80100 			; <UNDEFINED> instruction: 0x01a80100
  c8:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
  cc:	00010000 	andeq	r0, r1, r0
  d0:	00000052 	andeq	r0, r0, r2, asr r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	a8010300 	stmdage	r1, {r8, r9}
  dc:	b8000001 	stmdalt	r0, {r0}
  e0:	03000001 	movweq	r0, #1
  e4:	9fc80800 	svcls	0x00c80800
	...
  f0:	01a80103 			; <UNDEFINED> instruction: 0x01a80103
  f4:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
  f8:	00010000 	andeq	r0, r1, r0
  fc:	00000052 	andeq	r0, r0, r2, asr r0
 100:	00000000 	andeq	r0, r0, r0
 104:	ac000100 	stfges	f0, [r0], {-0}
 108:	b0000001 	andlt	r0, r0, r1
 10c:	01000001 	tsteq	r0, r1
 110:	00005300 	andeq	r5, r0, r0, lsl #6
	...
 11c:	000001ac 	andeq	r0, r0, ip, lsr #3
 120:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 124:	00530001 	subseq	r0, r3, r1
 128:	00000000 	andeq	r0, r0, r0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001d801 	andeq	sp, r1, r1, lsl #16
 134:	0001ec00 	andeq	lr, r1, r0, lsl #24
 138:	08000300 	stmdaeq	r0, {r8, r9}
 13c:	00009fc8 	andeq	r9, r0, r8, asr #31
 140:	00000000 	andeq	r0, r0, r0
 144:	00010000 	andeq	r0, r1, r0
 148:	000001dc 	ldrdeq	r0, [r0], -ip
 14c:	000001f7 	strdeq	r0, [r0], -r7
 150:	00520001 	subseq	r0, r2, r1
	...
 15c:	0001dc01 	andeq	sp, r1, r1, lsl #24
 160:	0001ec00 	andeq	lr, r1, r0, lsl #24
 164:	52000100 	andpl	r0, r0, #0, 2
	...
 170:	01dc0103 	bicseq	r0, ip, r3, lsl #2
 174:	01ec0000 	mvneq	r0, r0
 178:	00030000 	andeq	r0, r3, r0
 17c:	009fc808 	addseq	ip, pc, r8, lsl #16
 180:	00000000 	andeq	r0, r0, r0
 184:	03000000 	movweq	r0, #0
 188:	0001dc01 	andeq	sp, r1, r1, lsl #24
 18c:	0001ec00 	andeq	lr, r1, r0, lsl #24
 190:	52000100 	andpl	r0, r0, #0, 2
	...
 19c:	01e00001 	mvneq	r0, r1
 1a0:	01e40000 	mvneq	r0, r0
 1a4:	00010000 	andeq	r0, r1, r0
 1a8:	00000053 	andeq	r0, r0, r3, asr r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	e0000000 	and	r0, r0, r0
 1b4:	e4000001 	str	r0, [r0], #-1
 1b8:	01000001 	tsteq	r0, r1
 1bc:	00005300 	andeq	r5, r0, r0, lsl #6
	...
 1d4:	0000006c 	andeq	r0, r0, ip, rrx
 1d8:	000000b8 	strheq	r0, [r0], -r8
 1dc:	b8510001 	ldmdalt	r1, {r0}^
 1e0:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 1e4:	02000000 	andeq	r0, r0, #0
 1e8:	d8589100 	ldmdale	r8, {r8, ip, pc}^
 1ec:	1c000000 	stcne	0, cr0, [r0], {-0}
 1f0:	01000001 	tsteq	r0, r1
 1f4:	011c5100 	tsteq	ip, r0, lsl #2
 1f8:	01280000 			; <UNDEFINED> instruction: 0x01280000
 1fc:	00040000 	andeq	r0, r4, r0
 200:	9f5101f3 	svcls	0x005101f3
 204:	00000128 	andeq	r0, r0, r8, lsr #2
 208:	00000138 	andeq	r0, r0, r8, lsr r1
 20c:	38510001 	ldmdacc	r1, {r0}^
 210:	3f000001 	svccc	0x00000001
 214:	02000001 	andeq	r0, r0, #1
 218:	3f489100 	svccc	0x00489100
 21c:	5c000001 	stcpl	0, cr0, [r0], {1}
 220:	04000001 	streq	r0, [r0], #-1
 224:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 228:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 23c:	00006c00 	andeq	r6, r0, r0, lsl #24
 240:	0000b800 	andeq	fp, r0, r0, lsl #16
 244:	52000100 	andpl	r0, r0, #0, 2
 248:	000000b8 	strheq	r0, [r0], -r8
 24c:	000000d8 	ldrdeq	r0, [r0], -r8
 250:	5c910002 	ldcpl	0, cr0, [r1], {2}
 254:	000000d8 	ldrdeq	r0, [r0], -r8
 258:	00000118 	andeq	r0, r0, r8, lsl r1
 25c:	18520001 	ldmdane	r2, {r0}^
 260:	28000001 	stmdacs	r0, {r0}
 264:	04000001 	streq	r0, [r0], #-1
 268:	5201f300 	andpl	pc, r1, #0, 6
 26c:	0001289f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 270:	00013400 	andeq	r3, r1, r0, lsl #8
 274:	52000100 	andpl	r0, r0, #0, 2
 278:	00000134 	andeq	r0, r0, r4, lsr r1
 27c:	0000015c 	andeq	r0, r0, ip, asr r1
 280:	01f30004 	mvnseq	r0, r4
 284:	00009f52 	andeq	r9, r0, r2, asr pc
 288:	00000000 	andeq	r0, r0, r0
 28c:	00010000 	andeq	r0, r1, r0
	...
 298:	00000078 	andeq	r0, r0, r8, ror r0
 29c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 2a0:	d8520001 	ldmdale	r2, {r0}^
 2a4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 2a8:	01000001 	tsteq	r0, r1
 2ac:	01185200 	tsteq	r8, r0, lsl #4
 2b0:	01280000 			; <UNDEFINED> instruction: 0x01280000
 2b4:	00040000 	andeq	r0, r4, r0
 2b8:	9f5201f3 	svcls	0x005201f3
 2bc:	00000128 	andeq	r0, r0, r8, lsr #2
 2c0:	00000134 	andeq	r0, r0, r4, lsr r1
 2c4:	34520001 	ldrbcc	r0, [r2], #-1
 2c8:	5c000001 	stcpl	0, cr0, [r0], {1}
 2cc:	04000001 	streq	r0, [r0], #-1
 2d0:	5201f300 	andpl	pc, r1, #0, 6
 2d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 2d8:	00000000 	andeq	r0, r0, r0
 2dc:	00000100 	andeq	r0, r0, r0, lsl #2
	...
 2e8:	00007800 	andeq	r7, r0, r0, lsl #16
 2ec:	0000b000 	andeq	fp, r0, r0
 2f0:	51000100 	mrspl	r0, (UNDEF: 16)
 2f4:	000000d8 	ldrdeq	r0, [r0], -r8
 2f8:	0000011c 	andeq	r0, r0, ip, lsl r1
 2fc:	1c510001 	mrrcne	0, 0, r0, r1, cr1
 300:	28000001 	stmdacs	r0, {r0}
 304:	04000001 	streq	r0, [r0], #-1
 308:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 30c:	0001289f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 310:	00013800 	andeq	r3, r1, r0, lsl #16
 314:	51000100 	mrspl	r0, (UNDEF: 16)
 318:	00000138 	andeq	r0, r0, r8, lsr r1
 31c:	0000013f 	andeq	r0, r0, pc, lsr r1
 320:	48910002 	ldmmi	r1, {r1}
 324:	0000013f 	andeq	r0, r0, pc, lsr r1
 328:	0000015c 	andeq	r0, r0, ip, asr r1
 32c:	01f30004 	mvnseq	r0, r4
 330:	00009f51 	andeq	r9, r0, r1, asr pc
 334:	00000000 	andeq	r0, r0, r0
 338:	00010000 	andeq	r0, r1, r0
 33c:	00880001 	addeq	r0, r8, r1
 340:	00b00000 	adcseq	r0, r0, r0
 344:	00020000 	andeq	r0, r2, r0
 348:	00d89f37 	sbcseq	r9, r8, r7, lsr pc
 34c:	01280000 			; <UNDEFINED> instruction: 0x01280000
 350:	00020000 	andeq	r0, r2, r0
 354:	00009f38 	andeq	r9, r0, r8, lsr pc
 358:	00000000 	andeq	r0, r0, r0
 35c:	00020000 	andeq	r0, r2, r0
 360:	00d80000 	sbcseq	r0, r8, r0
 364:	01180000 	tsteq	r8, r0
 368:	00010000 	andeq	r0, r1, r0
 36c:	00011852 	andeq	r1, r1, r2, asr r8
 370:	00012800 	andeq	r2, r1, r0, lsl #16
 374:	f3000400 	vshl.u8	d0, d0, d0
 378:	009f5201 	addseq	r5, pc, r1, lsl #4
 37c:	00000000 	andeq	r0, r0, r0
 380:	02000000 	andeq	r0, r0, #0
 384:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 388:	1c000000 	stcne	0, cr0, [r0], {-0}
 38c:	01000001 	tsteq	r0, r1
 390:	011c5100 	tsteq	ip, r0, lsl #2
 394:	01280000 			; <UNDEFINED> instruction: 0x01280000
 398:	00040000 	andeq	r0, r4, r0
 39c:	9f5101f3 	svcls	0x005101f3
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000264 	andeq	r0, r0, r4, ror #4
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000078 	andeq	r0, r0, r8, ror r0
   4:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   8:	000000d8 	ldrdeq	r0, [r0], -r8
   c:	0000015c 	andeq	r0, r0, ip, asr r1
	...
  18:	00000194 	muleq	r0, r4, r1
  1c:	00000204 	andeq	r0, r0, r4, lsl #4
  20:	00000238 	andeq	r0, r0, r8, lsr r2
  24:	00000244 	andeq	r0, r0, r4, asr #4
	...
  30:	00000194 	muleq	r0, r4, r1
  34:	00000204 	andeq	r0, r0, r4, lsl #4
  38:	00000238 	andeq	r0, r0, r8, lsr r2
  3c:	0000023c 	andeq	r0, r0, ip, lsr r2
  40:	00000240 	andeq	r0, r0, r0, asr #4
  44:	00000244 	andeq	r0, r0, r4, asr #4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
   4:	00d90003 	sbcseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7732322d 	ldrvc	r3, [r2, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <spi_n_transfer+0xfffffe8f>
  4c:	732f7273 			; <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  98:	77730000 	ldrbvc	r0, [r3, -r0]!
  9c:	6970732d 	ldmdbvs	r0!, {r0, r2, r3, r5, r8, r9, ip, sp, lr}^
  a0:	0000632e 	andeq	r6, r0, lr, lsr #6
  a4:	70730000 	rsbsvc	r0, r3, r0
  a8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  ac:	63000001 	movwvs	r0, #1
  b0:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
  b4:	6974752d 	ldmdbvs	r4!, {r0, r2, r3, r5, r8, sl, ip, sp, lr}^
  b8:	00682e6c 	rsbeq	r2, r8, ip, ror #28
  bc:	73000001 	movwvc	r0, #1
  c0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  c4:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  c8:	00682e63 	rsbeq	r2, r8, r3, ror #28
  cc:	67000002 	strvs	r0, [r0, -r2]
  d0:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  d4:	00010068 	andeq	r0, r1, r8, rrx
  d8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  dc:	0100682e 	tsteq	r0, lr, lsr #16
  e0:	05000000 	streq	r0, [r0, #-0]
  e4:	0205001c 	andeq	r0, r5, #28
  e8:	00000000 	andeq	r0, r0, r0
  ec:	06013803 	streq	r3, [r1], -r3, lsl #16
  f0:	06050501 	streq	r0, [r5], -r1, lsl #10
  f4:	062e069f 			; <UNDEFINED> instruction: 0x062e069f
  f8:	674b4b2f 	strbvs	r4, [fp, -pc, lsr #22]
  fc:	060c0567 	streq	r0, [ip], -r7, ror #10
 100:	bb010501 	bllt	4150c <spi_n_transfer+0x413b0>
 104:	063a054a 	ldrteq	r0, [sl], -sl, asr #10
 108:	0501064d 	streq	r0, [r1, #-1613]	; 0xfffff9b3
 10c:	04670605 	strbteq	r0, [r7], #-1541	; 0xfffff9fb
 110:	15010502 	strne	r0, [r1, #-1282]	; 0xfffffafe
 114:	03130505 	tsteq	r3, #20971520	; 0x1400000
 118:	05130109 	ldreq	r0, [r3, #-265]	; 0xfffffef7
 11c:	2e010607 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx7
 120:	31060c05 	tstcc	r6, r5, lsl #24
 124:	01060e05 	tsteq	r6, r5, lsl #28
 128:	4b060905 	blmi	182544 <spi_n_transfer+0x1823e8>
 12c:	14050514 	strne	r0, [r5], #-1300	; 0xfffffaec
 130:	01060c05 	tsteq	r6, r5, lsl #24
 134:	01043c08 	tsteq	r4, r8, lsl #24
 138:	4a016a03 	bmi	5a94c <spi_n_transfer+0x5a7f0>
 13c:	049f0105 	ldreq	r0, [pc], #261	; 144 <.debug_line+0x144>
 140:	06090502 	streq	r0, [r9], -r2, lsl #10
 144:	13660e03 	cmnne	r6, #3, 28	; 0x30
 148:	58031505 	stmdapl	r3, {r0, r2, r8, sl, ip}
 14c:	18050501 	stmdane	r5, {r0, r8, sl}
 150:	15012e01 	strne	r2, [r1, #-3585]	; 0xfffff1ff
 154:	060c0519 			; <UNDEFINED> instruction: 0x060c0519
 158:	06050501 	streq	r0, [r5], -r1, lsl #10
 15c:	58087603 	stmdapl	r8, {r0, r1, r9, sl, ip, sp, lr}
 160:	2e820601 	cdpcs	6, 8, cr0, cr2, cr1, {0}
 164:	062e062e 	strteq	r0, [lr], -lr, lsr #12
 168:	0609052e 	streq	r0, [r9], -lr, lsr #10
 16c:	01012603 	tsteq	r1, r3, lsl #12
 170:	2e2e6606 	cfmadda32cs	mvax0, mvax6, mvfx14, mvfx6
 174:	01042e06 	tsteq	r4, r6, lsl #28
 178:	06de5005 	ldrbeq	r5, [lr], r5
 17c:	06050501 	streq	r0, [r5], -r1, lsl #10
 180:	09059fd7 	stmdbeq	r5, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, pc}
 184:	06120501 	ldreq	r0, [r2], -r1, lsl #10
 188:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
 18c:	03060905 	movweq	r0, #26885	; 0x6905
 190:	1f052e6e 	svcne	0x00052e6e
 194:	09050106 	stmdbeq	r5, {r1, r2, r8}
 198:	0568062e 	strbeq	r0, [r8, #-1582]!	; 0xfffff9d2
 19c:	01760314 	cmneq	r6, r4, lsl r3
 1a0:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 1a4:	2e010112 	mcrcs	1, 0, r0, cr1, cr2, {0}
 1a8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1ac:	03041306 	movweq	r1, #17158	; 0x4306
 1b0:	bf031805 	svclt	0x00031805
 1b4:	0505017f 	streq	r0, [r5, #-383]	; 0xfffffe81
 1b8:	09051315 	stmdbeq	r5, {r0, r2, r4, r8, r9, ip}
 1bc:	110a0513 	tstne	sl, r3, lsl r5
 1c0:	01011105 	tsteq	r1, r5, lsl #2
 1c4:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 1c8:	0a050123 	beq	14065c <spi_n_transfer+0x140500>
 1cc:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1d0:	0401064c 	streq	r0, [r1], #-1612	; 0xfffff9b4
 1d4:	06090501 	streq	r0, [r9], -r1, lsl #10
 1d8:	0100c503 	tsteq	r0, r3, lsl #10
 1dc:	06110585 	ldreq	r0, [r1], -r5, lsl #11
 1e0:	4a0e0501 	bmi	3815ec <spi_n_transfer+0x381490>
 1e4:	0609052e 	streq	r0, [r9], -lr, lsr #10
 1e8:	03140530 	tsteq	r4, #48, 10	; 0xc000000
 1ec:	0505016f 	streq	r0, [r5, #-367]	; 0xfffffe91
 1f0:	01120513 	tsteq	r2, r3, lsl r5
 1f4:	01062e01 	tsteq	r6, r1, lsl #28
 1f8:	13060505 	movwne	r0, #25861	; 0x6505
 1fc:	18050304 	stmdane	r5, {r2, r8, r9}
 200:	017fbf03 	cmneq	pc, r3, lsl #30
 204:	13150505 	tstne	r5, #20971520	; 0x1400000
 208:	05130905 	ldreq	r0, [r3, #-2309]	; 0xfffff6fb
 20c:	1105110a 	tstne	r5, sl, lsl #2
 210:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 214:	01230501 			; <UNDEFINED> instruction: 0x01230501
 218:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 21c:	064c0605 	strbeq	r0, [ip], -r5, lsl #12
 220:	05010401 	streq	r0, [r1, #-1025]	; 0xfffffbff
 224:	cc030609 	stcgt	6, cr0, [r3], {9}
 228:	1c050100 	stfnes	f0, [r5], {-0}
 22c:	05667403 	strbeq	r7, [r6, #-1027]!	; 0xfffffbfd
 230:	0501061d 	streq	r0, [r1, #-1565]	; 0xfffff9e3
 234:	052e0614 	streq	r0, [lr, #-1556]!	; 0xfffff9ec
 238:	06010605 	streq	r0, [r1], -r5, lsl #12
 23c:	064a0e03 	strbeq	r0, [sl], -r3, lsl #28
 240:	180f0501 	stmdane	pc, {r0, r8, sl}	; <UNPREDICTABLE>
 244:	2d062505 	cfstr32cs	mvfx2, [r6, #-20]	; 0xffffffec
 248:	01062605 	tsteq	r6, r5, lsl #12
 24c:	02001905 	andeq	r1, r0, #81920	; 0x14000
 250:	2e060104 	adfcss	f0, f6, f4
 254:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 258:	01060104 	tsteq	r6, r4, lsl #2
 25c:	02000905 	andeq	r0, r0, #81920	; 0x14000
 260:	4b060304 	blmi	180e78 <spi_n_transfer+0x180d1c>
 264:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 268:	01060304 	tsteq	r6, r4, lsl #6
 26c:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 270:	054a0304 	strbeq	r0, [sl, #-772]	; 0xfffffcfc
 274:	04020017 	streq	r0, [r2], #-23	; 0xffffffe9
 278:	69030603 	stmdbvs	r3, {r0, r1, r9, sl}
 27c:	000505d6 	ldrdeq	r0, [r5], -r6
 280:	13030402 	movwne	r0, #13314	; 0x3402
 284:	03040200 	movweq	r0, #16896	; 0x4200
 288:	00090514 	andeq	r0, r9, r4, lsl r5
 28c:	01030402 	tsteq	r3, r2, lsl #8
 290:	02000d05 	andeq	r0, r0, #320	; 0x140
 294:	01060304 	tsteq	r6, r4, lsl #6
 298:	03040200 	movweq	r0, #16896	; 0x4200
 29c:	0005052c 	andeq	r0, r5, ip, lsr #10
 2a0:	30030402 	andcc	r0, r3, r2, lsl #8
 2a4:	03040200 	movweq	r0, #16896	; 0x4200
 2a8:	1503062e 	strne	r0, [r3, #-1582]	; 0xfffff9d2
 2ac:	01056701 	tsteq	r5, r1, lsl #14
 2b0:	02661306 	rsbeq	r1, r6, #402653184	; 0x18000000
 2b4:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	70696863 	rsbvc	r6, r9, r3, ror #16
   4:	635f315f 	cmpvs	pc, #-1073741801	; 0xc0000017
   8:	63006b6c 	movwvs	r6, #2924	; 0xb6c
   c:	645f6b6c 	ldrbvs	r6, [pc], #-2924	; 14 <.debug_str+0x14>
  10:	78007669 	stmdavc	r0, {r0, r3, r5, r6, r9, sl, ip, sp, lr}
  14:	5f726566 	svcpl	0x00726566
  18:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
  1c:	6f687300 	svcvs	0x00687300
  20:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	696d5f77 	stmdbvs	sp!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  2c:	73006f73 	movwvc	r6, #3955	; 0xf73
  30:	70735f77 	rsbsvc	r5, r3, r7, ror pc
  34:	6e695f69 	cdpvs	15, 6, cr5, cr9, cr9, {3}
  38:	5f007469 	svcpl	0x00007469
  3c:	0074756f 	rsbseq	r7, r4, pc, ror #10
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  48:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  4c:	6c630074 	stclvs	0, cr0, [r3], #-464	; 0xfffffe30
  50:	5f6e6165 	svcpl	0x006e6165
  54:	6f626572 	svcvs	0x00626572
  58:	6d00746f 	cfstrsvs	mvf7, [r0, #-444]	; 0xfffffe44
  5c:	0069736f 	rsbeq	r7, r9, pc, ror #6
  60:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
  64:	00745f38 	rsbseq	r5, r4, r8, lsr pc
  68:	5f495053 	svcpl	0x00495053
  6c:	4b4c4353 	blmi	1310dc0 <spi_n_transfer+0x1310c64>
  70:	574f4c5f 	smlsldpl	r4, pc, pc, ip	; <UNPREDICTABLE>
  74:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
  78:	72700045 	rsbsvc	r0, r0, #69	; 0x45
  7c:	6b746e69 	blvs	1d1ba28 <spi_n_transfer+0x1d1b8cc>
  80:	69707300 	ldmdbvs	r0!, {r8, r9, ip, sp, lr}^
  84:	745f6e5f 	ldrbvc	r6, [pc], #-3679	; 8c <.debug_str+0x8c>
  88:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
  8c:	00726566 	rsbseq	r6, r2, r6, ror #10
  90:	6f697067 	svcvs	0x00697067
  94:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  98:	73006574 	movwvc	r6, #1396	; 0x574
  9c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  a4:	64007261 	strvs	r7, [r0], #-609	; 0xfffffd9f
  a8:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  ac:	79636e5f 	stmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
  b0:	73656c63 	cmnvc	r5, #25344	; 0x6300
  b4:	2d777300 	ldclcs	3, cr7, [r7, #-0]
  b8:	2e697073 	mcrcs	0, 3, r7, cr9, cr3, {3}
  bc:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
  c0:	00747261 	rsbseq	r7, r4, r1, ror #4
  c4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  cc:	69686300 	stmdbvs	r8!, {r8, r9, sp, lr}^
  d0:	5f305f70 	svcpl	0x00305f70
  d4:	6f73696d 	svcvs	0x0073696d
  d8:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  dc:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  e0:	5f4e4f49 	svcpl	0x004e4f49
  e4:	7962005f 	stmdbvc	r2!, {r0, r1, r2, r3, r4, r6}^
  e8:	53006574 	movwpl	r6, #1396	; 0x574
  ec:	535f4950 	cmppl	pc, #80, 18	; 0x140000
  f0:	5f4b4c43 	svcpl	0x004b4c43
  f4:	48474948 	stmdami	r7, {r3, r6, r8, fp, lr}^
  f8:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
  fc:	682f0045 	stmdavs	pc!, {r0, r2, r6}	; <UNPREDICTABLE>
 100:	2f656d6f 	svccs	0x00656d6f
 104:	6c676e65 	stclvs	14, cr6, [r7], #-404	; 0xfffffe6c
 108:	632f7265 			; <UNDEFINED> instruction: 0x632f7265
 10c:	7373616c 	cmnvc	r3, #108, 2
 110:	3173632f 	cmncc	r3, pc, lsr #6
 114:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
 118:	69773232 	ldmdbvs	r7!, {r1, r4, r5, r9, ip, sp}^
 11c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
 120:	2f697062 	svccs	0x00697062
 124:	66617473 			; <UNDEFINED> instruction: 0x66617473
 128:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 12c:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 130:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
 134:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 138:	63206465 			; <UNDEFINED> instruction: 0x63206465
 13c:	00726168 	rsbseq	r6, r2, r8, ror #2
 140:	6f697067 	svcvs	0x00697067
 144:	6165725f 	cmnvs	r5, pc, asr r2
 148:	4e470064 	cdpmi	0, 4, cr0, cr7, cr4, {3}
 14c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 150:	30312039 	eorscc	r2, r1, r9, lsr r0
 154:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 158:	32303220 	eorscc	r3, r0, #32, 4
 15c:	32383031 	eorscc	r3, r8, #49	; 0x31
 160:	72282034 	eorvc	r2, r8, #52	; 0x34
 164:	61656c65 	cmnvs	r5, r5, ror #24
 168:	20296573 	eorcs	r6, r9, r3, ror r5
 16c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 170:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 174:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 178:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 17c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 180:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 184:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 188:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 18c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 190:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 194:	6f6c666d 	svcvs	0x006c666d
 198:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 19c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1a0:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1a4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1a8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1ac:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1b0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1b4:	7a6b3676 	bvc	1acdb94 <spi_n_transfer+0x1acda38>
 1b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1c0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1c4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1c8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1cc:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1d0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1d4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1d8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1dc:	5f777300 	svcpl	0x00777300
 1e0:	69736f6d 	ldmdbvs	r3!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 1e4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1e8:	6f6c2067 	svcvs	0x006c2067
 1ec:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 1f0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1f4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1fc:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 200:	745f3233 	ldrbvc	r3, [pc], #-563	; 208 <.debug_str+0x208>
 204:	69707300 	ldmdbvs	r0!, {r8, r9, ip, sp, lr}^
 208:	006b6d5f 	rsbeq	r6, fp, pc, asr sp
 20c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 210:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 214:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 218:	5f777300 	svcpl	0x00777300
 21c:	006e7363 	rsbeq	r7, lr, r3, ror #6
 220:	5f697073 	svcpl	0x00697073
 224:	70730074 	rsbsvc	r0, r3, r4, ror r0
 228:	5f6e5f69 	svcpl	0x006e5f69
 22c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 230:	6f687300 	svcvs	0x00687300
 234:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 238:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 23c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 240:	00746e69 	rsbseq	r6, r4, r9, ror #28
 244:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 248:	69686300 	stmdbvs	r8!, {r8, r9, sp, lr}^
 24c:	5f315f70 	svcpl	0x00315f70
 250:	69736f6d 	ldmdbvs	r3!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 254:	69686300 	stmdbvs	r8!, {r8, r9, sp, lr}^
 258:	5f305f70 	svcpl	0x00305f70
 25c:	69736f6d 	ldmdbvs	r3!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 260:	5f777300 	svcpl	0x00777300
 264:	006b6c63 	rsbeq	r6, fp, r3, ror #24
 268:	70696863 	rsbvc	r6, r9, r3, ror #16
 26c:	635f305f 	cmpvs	pc, #95	; 0x5f
 270:	63006b6c 	movwvs	r6, #2924	; 0xb6c
 274:	5f706968 	svcpl	0x00706968
 278:	65635f30 	strbvs	r5, [r3, #-3888]!	; 0xfffff0d0
 27c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 280:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 284:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 288:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 28c:	6300746e 	movwvs	r7, #1134	; 0x46e
 290:	00706968 	rsbseq	r6, r0, r8, ror #18
 294:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
 298:	67007365 	strvs	r7, [r0, -r5, ror #6]
 29c:	5f6f6970 	svcpl	0x006f6970
 2a0:	5f746573 	svcpl	0x00746573
 2a4:	75706e69 	ldrbvc	r6, [r0, #-3689]!	; 0xfffff197
 2a8:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 2ac:	315f7069 	cmpcc	pc, r9, rrx
 2b0:	73696d5f 	cmnvc	r9, #6080	; 0x17c0
 2b4:	7067006f 	rsbvc	r0, r7, pc, rrx
 2b8:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 2bc:	6f5f7465 	svcvs	0x005f7465
 2c0:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
 2c4:	696d0074 	stmdbvs	sp!, {r2, r4, r5, r6}^
 2c8:	73006f73 	movwvc	r6, #3955	; 0xf73
 2cc:	70735f77 	rsbsvc	r5, r3, r7, ror pc
 2d0:	6b6d5f69 	blvs	1b5807c <spi_n_transfer+0x1b57f20>
 2d4:	69686300 	stmdbvs	r8!, {r8, r9, sp, lr}^
 2d8:	65735f70 	ldrbvs	r5, [r3, #-3952]!	; 0xfffff090
 2dc:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
 2e0:	69617700 	stmdbvs	r1!, {r8, r9, sl, ip, sp, lr}^
 2e4:	636e5f74 	cmnvs	lr, #116, 30	; 0x1d0
 2e8:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
 2ec:	68630073 	stmdavs	r3!, {r0, r1, r4, r5, r6}^
 2f0:	315f7069 	cmpcc	pc, r9, rrx
 2f4:	0065635f 	rsbeq	r6, r5, pc, asr r3

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <spi_n_transfer+0xfffffd74>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
	...
  1c:	0000006c 	andeq	r0, r0, ip, rrx
  20:	42100e42 	andsmi	r0, r0, #1056	; 0x420
  24:	0884200e 	stmeq	r4, {r1, r2, r3, sp}
  28:	06860785 	streq	r0, [r6], r5, lsl #15
  2c:	ce6e058e 	cdpgt	5, 6, cr0, cr14, cr14, {4}
  30:	0ec4c5c6 	cdpeq	5, 12, cr12, cr4, cr6, {6}
  34:	000e4210 	andeq	r4, lr, r0, lsl r2
  38:	0000001c 	andeq	r0, r0, ip, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	0000006c 	andeq	r0, r0, ip, rrx
  44:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  48:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  4c:	42018e02 	andmi	r8, r1, #2, 28
  50:	0a70300e 	beq	1c0c090 <spi_n_transfer+0x1c0bf34>
  54:	0b42080e 	bleq	1082094 <spi_n_transfer+0x1081f38>
  58:	0000003c 	andeq	r0, r0, ip, lsr r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	0000015c 	andeq	r0, r0, ip, asr r1
  64:	00000108 	andeq	r0, r0, r8, lsl #2
  68:	42100e42 	andsmi	r0, r0, #1056	; 0x420
  6c:	0d84340e 	cfstrseq	mvf3, [r4, #56]	; 0x38
  70:	0b860c85 	bleq	fe18328c <spi_n_transfer+0xfe183130>
  74:	09880a87 	stmibeq	r8, {r0, r1, r2, r7, r9, fp}
  78:	078a0889 	streq	r0, [sl, r9, lsl #17]
  7c:	058e068b 	streq	r0, [lr, #1675]	; 0x68b
  80:	02580e42 	subseq	r0, r8, #1056	; 0x420
  84:	42340e78 	eorsmi	r0, r4, #120, 28	; 0x780
  88:	c9cacbce 	stmibgt	sl, {r1, r2, r3, r6, r7, r8, r9, fp, lr, pc}^
  8c:	c5c6c7c8 	strbgt	ip, [r6, #1992]	; 0x7c8
  90:	42100ec4 	andsmi	r0, r0, #196, 28	; 0xc40
  94:	0000000e 	andeq	r0, r0, lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <spi_n_transfer+0x12cd6d0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <spi_n_transfer+0x462d4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.

