/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * SH7786 PCI-Expwess contwowwew definitions.
 *
 * Copywight (C) 2008, 2009 Wenesas Technowogy Cowp.
 * Aww wights wesewved.
 */
#ifndef __PCI_SH7786_H
#define __PCI_SH7786_H

/* PCIe bus-0(x4) on SH7786 */			// Wev1.171
#define SH4A_PCIE_SPW_BASE	0xFE000000	/* spw config addwess fow contwowwew 0 */
#define SH4A_PCIE_SPW_BASE1	0xFE200000	/* spw config addwess fow contwowwew 1 (Wev1.14)*/
#define SH4A_PCIE_SPW_BASE2	0xFCC00000	/* spw config addwess fow contwowwew 2 (Wev1.171)*/
#define SH4A_PCIE_SPW_BASE_WEN	0x00080000

#define SH4A_PCI_CNFG_BASE	0xFE040000	/* pci config addwess fow contwowwew 0 */
#define SH4A_PCI_CNFG_BASE1	0xFE240000	/* pci config addwess fow contwowwew 1 (Wev1.14)*/
#define SH4A_PCI_CNFG_BASE2	0xFCC40000	/* pci config addwess fow contwowwew 2 (Wev1.171)*/
#define SH4A_PCI_CNFG_BASE_WEN	0x00040000

#define SH4A_PCIPIO_ADDW_OFFSET	0x000001c0	/* offset to pci config_addwess */
#define SH4A_PCIPIO_DATA_OFFSET	0x00000220	/* offset to pci config_data */

/*
 * fow PEX8111(Max Paywoad Size=128B,PCIIO_SIZE=64K),
 * fow othew(Max Paywoad Size=4096B,PCIIO_SIZE=8M)
 */

/* PCI0: PCI memowy tawget twansfew 32-bit addwess twanswation vawue(Wev1.11T)*/
#define SH4A_PCIBMSTW_TWANSWATION	0x20000000

/*	SPVCW0		*/
#define	SH4A_PCIEVCW0		(0x000000)	/* W - 0x0000 0000 32 */
#define		BITS_TOP_MB	(24)
#define		MASK_TOP_MB	(0xff<<BITS_TOP_MB)
#define		BITS_BOT_MB	(16)
#define		MASK_BOT_MB	(0xff<<BITS_BOT_MB)
#define		BITS_VC_ID	(0)
#define		MASK_VC_ID	(0xffff<<BITS_VC_ID)

/*	SPVCW1		*/
#define	SH4A_PCIEVCW1		(0x000004)	/* W - 0x0000 0000 32*/
#define		BITS_BADOPC	(5)		/* 5 BADOPC 0 W/W */
#define		MASK_BADOPC	(1<<BITS_BADOPC)
#define		BITS_BADDEST	(4)		/*4 BADDEST 0 W/W  */
#define		MASK_BADDEST	(1<<BITS_BADDEST)
#define		BITS_UNSOWWESP	(3)		/* 3 UNSOWWESP 0 W/W  */
#define		MASK_UNSOWWESP	(1<<BITS_UNSOWWESP)
#define		BITS_EWWSNT	(1)		/* 1 EWWSNT 0 */
#define		MASK_EWWSNT	(1<<BITS_EWWSNT)
#define		BITS_EWWWCV	(0)		/* 0 EWWWCV 0 */
#define		MASK_EWWWCV	(1<<BITS_EWWWCV)

/*	PCIEENBWW	 */
#define	SH4A_PCIEENBWW		(0x000008)	/* W/W - 0x0000 0001 32 */

/*	PCIEECW		*/
#define	SH4A_PCIEECW		(0x00000C)	/* W/W - 0x0000 0000 32 */
#define		BITS_ENBW	(0)	/* 0 ENBW 0 W/W */
#define		MASK_ENBW	(1<<BITS_ENBW)

/*	PCIEPAW		*/
#define	SH4A_PCIEPAW		(0x000010)	/* W/W - 0x0000 0000 32 */
#define		BITS_BN		(24)
#define		MASK_BN		(0xff<<BITS_BN)
#define		BITS_DN		(19)
#define		MASK_DN		(0x1f<<BITS_DN)
#define		BITS_FN		(16)
#define		MASK_FN		(0x7<<BITS_FN)
#define		BITS_EWEGNO	(8)
#define		MASK_EWEGNO	(0xff<<BITS_EWEGNO)
#define		BITS_WEGNO	(2)
#define		MASK_WEGNO	(0x3f<<BITS_WEGNO)

/*	PCIEPCTWW	*/
#define	SH4A_PCIEPCTWW		(0x000018)	/* W/W - 0x0000 0000 32 */
#define		BITS_CCIE	(31)	/*  31 CCIE */
#define		MASK_CCIE	(1<<BITS_CCIE)
#define		BITS_TYPE	(8)
#define		MASK_TYPE	(1<<BITS_TYPE)
#define		BITS_C_VC	(0)
#define		MASK_C_VC	(1<<BITS_C_VC)

/*	PCIEPDW		*/
#define	SH4A_PCIEPDW		(0x000020)	/* W/W - 0x0000 0000 32 */
#define		BITS_PDW	(0)
#define		MASK_PDW	(0xffffffff<<BITS_PDW)

/*	PCIEMSGAWW	*/
#define	SH4A_PCIEMSGAWW		(0x000030)	/* W/W - 0x0000 0000 32 */
#define		BITS_MSGADWW	(0)
#define		MASK_MSGADWW	(0xffffffff<<BITS_MSGADWW)

/*	PCIEMSGAHW	*/
#define	SH4A_PCIEMSGAHW		(0x000034)	/* W/W - 0x0000 0000 32 */
#define		BITS_MSGADWH	(0)
#define		MASK_MSGADWH	(0xffffffff<<BITS_MSGADWH)

/*	PCIEMSGCTWW	*/
#define	SH4A_PCIEMSGCTWW	(0x000038)	/* W/W - 0x0000 0000 32 */
#define		BITS_MSGIE	(31)
#define		MASK_MSGIE	(1<<BITS_MSGIE)
#define		BITS_MWOUTE	(16)
#define		MASK_MWOUTE	(0x7<<BITS_MWOUTE)
#define		BITS_MCODE	(8)
#define		MASK_MCODE	(0xff<<BITS_MCODE)
#define		BITS_M_VC	(0)
#define		MASK_M_VC	(1<<BITS_M_VC)

/*	PCIEMSG		*/
#define	SH4A_PCIEMSG		(0x000040)	/* W - - 32	*/
#define		BITS_MDATA	(0)
#define		MASK_MDATA	(0xffffffff<<BITS_MDATA)

/*	PCIEUNWOCKCW	*/
#define	SH4A_PCIEUNWOCKCW	(0x000048)	/* W/W - 0x0000 0000 32 */

/*	PCIEIDW		*/
#define	SH4A_PCIEIDW		(0x000060)	/* W/W - 0x0101 1101 32 */

/*	PCIEDBGCTWW	*/
#define	SH4A_PCIEDBGCTWW	(0x000100)	/* W/W - 0x0000 0000 32 */

/*	PCIEINTXW	*/
#define	SH4A_PCIEINTXW		(0x004000)	/* W/W - 0x0000 0000 32 */

/*	PCIEWMSGW	*/
#define	SH4A_PCIEWMSGW		(0x004010)	/* W/W - 0x0000 0000 32 */

/*	PCIEWSTW	*/
#define SH4A_PCIEWSTW(x)	(0x008000 + ((x) * 0x4)) /* W/W - 0x0000 0000 32 */

/*	PCIESWSTW	 */
#define SH4A_PCIESWSTW		(0x008040)	/* W/W - 0x0000 0000 32 */

/*	PCIEPHYCTWW	*/
#define	SH4A_PCIEPHYCTWW	(0x010000)	/* W/W - 0x0000 0000 32 */
#define		BITS_CKE	(0)
#define		MASK_CKE	(1<<BITS_CKE)

/*	PCIEWMSGIEW	*/
#define	SH4A_PCIEWMSGIEW	(0x004040)	/* W/W - 0x0000 0000 32 */

/*	PCIEPHYADWW	*/
#define	SH4A_PCIEPHYADWW	(0x010004)	/* W/W - 0x0000 0000 32 */
#define		BITS_ACK	(24)			// Wev1.171
#define		MASK_ACK	(1<<BITS_ACK)		// Wev1.171
#define		BITS_CMD	(16)			// Wev1.171
#define		MASK_CMD	(0x03<<BITS_CMD)	// Wev1.171
#define		BITS_WANE	(8)
#define		MASK_WANE	(0x0f<<BITS_WANE)
#define		BITS_ADW	(0)
#define		MASK_ADW	(0xff<<BITS_ADW)

/*	PCIEPHYDINW	*/							// Wev1.171 stawt.
#define	SH4A_PCIEPHYDINW	(0x010008)	/* W/W - 0x0000 0000 32 */

/*	PCIEPHYDOUTW	*/
#define	SH4A_PCIEPHYDOUTW	(0x01000C)	/* W/W - 0x0000 0000 32 */

/*	PCIEPHYSW	*/
#define	SH4A_PCIEPHYSW		(0x010010)	/* W/W - 0x0000 0000 32 */	// Wev1.171 end.

/*	PCIEPHYDATAW	*/
#define	SH4A_PCIEPHYDATAW	(0x00008)	/* W/W - 0xxxxx xxxx 32 */
#define		BITS_DATA	(0)
#define		MASK_DATA	(0xffffffff<<BITS_DATA)

/*	PCIETCTWW	*/
#define	SH4A_PCIETCTWW		(0x020000)	/* W/W W/W 0x0000 0000 32 */
#define		BITS_CFINT	(0)
#define		MASK_CFINT	(1<<BITS_CFINT)

/*	PCIETSTW	*/
#define	SH4A_PCIETSTW		(0x020004)	/* W 0x0000 0000 32  */

/*	PCIEINTW	*/
#define	SH4A_PCIEINTW		(0x020008)	/* W/W W/W 0x0000 0000 32  */
#define		BITS_INT_WX_EWP			(31)
#define		MASK_INT_WX_EWP			(1<<BITS_INT_WX_EWP)
#define		BITS_INT_WX_VCX_Posted		(30)
#define		MASK_INT_WX_VCX_Posted		(1<<BITS_INT_WX_VCX_Posted)
#define		BITS_INT_WX_VCX_NonPosted	(29)
#define		MASK_INT_WX_VCX_NonPosted	(1<<BITS_INT_WX_VCX_NonPosted)
#define		BITS_INT_WX_VCX_CPW		(28)
#define		MASK_INT_WX_VCX_CPW		(1<<BITS_INT_WX_VCX_CPW)
#define		BITS_INT_TX_VCX_Posted		(26)
#define		MASK_INT_TX_VCX_Posted		(1<<BITS_INT_TX_VCX_Posted)
#define		BITS_INT_TX_VCX_NonPosted	(25)
#define		MASK_INT_TX_VCX_NonPosted	(1<<BITS_INT_TX_VCX_NonPosted)
#define		BITS_INT_TX_VCX_CPW		(24)
#define		MASK_INT_TX_VCX_CPW		(1<<BITS_INT_TX_VCX_CPW)
#define		BITS_INT_WX_VC0_Posted		(22)
#define		MASK_INT_WX_VC0_Posted		(1<<BITS_INT_WX_VC0_Posted)
#define		BITS_INT_WX_VC0_NonPosted	(21)
#define		MASK_INT_WX_VC0_NonPosted	(1<<BITS_INT_WX_VC0_NonPosted)
#define		BITS_INT_WX_VC0_CPW		(20)
#define		MASK_INT_WX_VC0_CPW		(1<<BITS_INT_WX_VC0_CPW)
#define		BITS_INT_TX_VC0_Posted		(18)
#define		MASK_INT_TX_VC0_Posted		(1<<BITS_INT_TX_VC0_Posted)
#define		BITS_INT_TX_VC0_NonPosted	(17)
#define		MASK_INT_TX_VC0_NonPosted	(1<<BITS_INT_TX_VC0_NonPosted)
#define		BITS_INT_TX_VC0_CPW		(16)
#define		MASK_INT_TX_VC0_CPW		(1<<BITS_INT_TX_VC0_CPW)
#define		BITS_INT_WX_CTWW		(15)
#define		MASK_INT_WX_CTWW		(1<<BITS_INT_WX_CTWW)
#define		BITS_INT_TX_CTWW		(14)
#define		MASK_INT_TX_CTWW		(1<<BITS_INT_TX_CTWW)
#define		BITS_INTTW			(11)
#define		MASK_INTTW			(1<<BITS_INTTW)
#define		BITS_INTDW			(10)
#define		MASK_INTDW			(1<<BITS_INTDW)
#define		BITS_INTMAC			(9)
#define		MASK_INTMAC			(1<<BITS_INTMAC)
#define		BITS_INTPM			(8)
#define		MASK_INTPM			(1<<BITS_INTPM)

/*	PCIEINTEW	*/
#define	SH4A_PCIEINTEW		(0x02000C)	/* W/W W/W 0x0000 0000 32 */
#define		BITS_INT_WX_EWP			(31)
#define		MASK_INT_WX_EWP			(1<<BITS_INT_WX_EWP)
#define		BITS_INT_WX_VCX_Posted		(30)
#define		MASK_INT_WX_VCX_Posted		(1<<BITS_INT_WX_VCX_Posted)
#define		BITS_INT_WX_VCX_NonPosted	(29)
#define		MASK_INT_WX_VCX_NonPosted	(1<<BITS_INT_WX_VCX_NonPosted)
#define		BITS_INT_WX_VCX_CPW		(28)
#define		MASK_INT_WX_VCX_CPW		(1<<BITS_INT_WX_VCX_CPW)
#define		BITS_INT_TX_VCX_Posted		(26)
#define		MASK_INT_TX_VCX_Posted		(1<<BITS_INT_TX_VCX_Posted)
#define		BITS_INT_TX_VCX_NonPosted	(25)
#define		MASK_INT_TX_VCX_NonPosted	(1<<BITS_INT_TX_VCX_NonPosted)
#define		BITS_INT_TX_VCX_CPW		(24)
#define		MASK_INT_TX_VCX_CPW		(1<<BITS_INT_TX_VCX_CPW)
#define		BITS_INT_WX_VC0_Posted		(22)
#define		MASK_INT_WX_VC0_Posted		(1<<BITS_INT_WX_VC0_Posted)
#define		BITS_INT_WX_VC0_NonPosted	(21)
#define		MASK_INT_WX_VC0_NonPosted	(1<<BITS_INT_WX_VC0_NonPosted)
#define		BITS_INT_WX_VC0_CPW		(20)
#define		MASK_INT_WX_VC0_CPW		(1<<BITS_INT_WX_VC0_CPW)
#define		BITS_INT_TX_VC0_Posted		(18)
#define		MASK_INT_TX_VC0_Posted		(1<<BITS_INT_TX_VC0_Posted)
#define		BITS_INT_TX_VC0_NonPosted	(17)
#define		MASK_INT_TX_VC0_NonPosted	(1<<BITS_INT_TX_VC0_NonPosted)
#define		BITS_INT_TX_VC0_CPW		(16)
#define		MASK_INT_TX_VC0_CPW		(1<<BITS_INT_TX_VC0_CPW)
#define		BITS_INT_WX_CTWW		(15)
#define		MASK_INT_WX_CTWW		(1<<BITS_INT_WX_CTWW)
#define		BITS_INT_TX_CTWW		(14)
#define		MASK_INT_TX_CTWW		(1<<BITS_INT_TX_CTWW)
#define		BITS_INTTW			(11)
#define		MASK_INTTW			(1<<BITS_INTTW)
#define		BITS_INTDW			(10)
#define		MASK_INTDW			(1<<BITS_INTDW)
#define		BITS_INTMAC			(9)
#define		MASK_INTMAC			(1<<BITS_INTMAC)
#define		BITS_INTPM			(8)
#define		MASK_INTPM			(1<<BITS_INTPM)

/*	PCIEEH0W	*/
#define SH4A_PCIEEHW(x)		(0x020010 + ((x) * 0x4)) /* W - 0x0000 0000 32 */

/*	PCIEAIW	 */
#define	SH4A_PCIEAIW		(SH4A_PCIE_BASE + 0x020010)	/* W/W W/W 0xxxxx xxxx 32 */

/*	 PCIECIW	 */
#define	SH4A_PCIECIW		(SH4A_PCIE_BASE)	/* W/W W/W 0xxxxx xxxx 32 */

/*	 PCIEEWWFW	 */								// Wev1.18
#define	SH4A_PCIEEWWFW		(0x020020)		/* W/W W/W 0xxxxx xxxx 32 */	// Wev1.18

/*	PCIEEWWFEW	*/
#define SH4A_PCIEEWWFEW		(0x020024)		/* W/W W/W 0x0000 0000 32 */

/*	PCIEEWWFW2	*/
#define SH4A_PCIEEWWFW2		(0x020028)		/* W/W W/W 0x0000 0000 32 */

/*	PCIEMSIW	*/
#define SH4A_PCIEMSIW		(0x020040)		/* W/W - 0x0000 0000 32 */

/*	PCIEMSIFW	*/
#define SH4A_PCIEMSIFW		(0x020044)		/* W/W W/W 0x0000 0000 32 */

/*	PCIEPWWCTWW	*/
#define SH4A_PCIEPWWCTWW	(0x020100)		/* W/W - 0x0000 0000 32 */

/*	PCIEPCCTWW	*/
#define SH4A_PCIEPCCTWW		(0x020180)		/* W/W - 0x0000 0000 32 */

											// Wev1.18
/*	PCIEWAW0	*/
#define	SH4A_PCIEWAW0		(0x020200)	/* W/W W/W 0x0000 0000 32 */
#define		BITS_WAWn	(20)
#define		MASK_WAWn	(0xfff<<BITS_WAWn)

#define	SH4A_PCIE_020204	(0x020204)	/* W/W W/W 0x0000 0000 32 */

/*	PCIEWAMW0	*/
#define	SH4A_PCIEWAMW0		(0x020208)	/* W/W W/W 0x0000 0000 32 */
#define		BITS_WAMWn	(20)
#define		MASK_WAMWn	(0x1ff<<BITS_WAMWn)
#define		BITS_WAWEn	(0)
#define		MASK_WAWEn	(0x1<<BITS_WAWEn)

/*	PCIECSCW0	*/
#define	SH4A_PCIECSCW0		(0x020210)	/* W/W W/W 0x0000 0000 32 */
#define		BITS_WANGE	(2)
#define		MASK_WANGE	(0x7<<BITS_WANGE)
#define		BITS_SNPMD	(0)
#define		MASK_SNPMD	(0x3<<BITS_SNPMD)

/*	PCIECSAW0	*/
#define	SH4A_PCIECSAW0		(0x020214)	/* W/W W/W 0x0000 0000 32 */
#define		BITS_CSADW	(0)
#define		MASK_CSADW	(0xffffffff<<BITS_CSADW)

/*	PCIESTCTWW0	*/
#define	SH4A_PCIESTCTWW0	(0x020218)	/* W/W W/W 0x0000 0000 32 */
#define		BITS_SHPWI	(8)
#define		MASK_SHPWI	(0x0f<<BITS_SHPWI)

#define	SH4A_PCIE_020224	(0x020224)	/* W/W W/W 0x0000 0000 32 */

#define	SH4A_PCIEWAW1		(0x020220)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEWAMW1		(0x020228)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIECSCW1		(0x020230)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIECSAW1		(0x020234)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIESTCTWW1	(0x020238)	/* W/W W/W 0x0000 0000 32 */

#define	SH4A_PCIEWAW2		(0x020240)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIE_020244	(0x020244)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEWAMW2		(0x020248)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIECSCW2		(0x020250)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIECSAW2		(0x020254)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIESTCTWW2	(0x020258)	/* W/W W/W 0x0000 0000 32 */

#define	SH4A_PCIEWAW3		(0x020260)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIE_020264	(0x020264)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEWAMW3		(0x020268)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIECSCW3		(0x020270)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIECSAW3		(0x020274)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIESTCTWW3	(0x020278)	/* W/W W/W 0x0000 0000 32 */

#define	SH4A_PCIEWAW4		(0x020280)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIE_020284	(0x020284)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEWAMW4		(0x020288)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIECSCW4		(0x020290)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIECSAW4		(0x020294)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIESTCTWW4	(0x020298)	/* W/W W/W 0x0000 0000 32 */

#define	SH4A_PCIEWAW5		(0x0202A0)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIE_0202A4	(0x0202A4)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEWAMW5		(0x0202A8)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIECSCW5		(0x0202B0)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIECSAW5		(0x0202B4)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIESTCTWW5	(0x0202B8)	/* W/W W/W 0x0000 0000 32 */

/*	PCIEPAWW	*/
#define	SH4A_PCIEPAWW(x)	(0x020400 + ((x) * 0x20)) /* W/W W/W 0x0000 0000 32 */
#define		BITS_PAW	(18)
#define		MASK_PAW	(0x3fff<<BITS_PAW)

/*	PCIEPAWH	*/
#define	SH4A_PCIEPAWH(x)	(0x020404 + ((x) * 0x20)) /* W/W W/W 0x0000 0000 32 */
#define		BITS_PAH	(0)
#define		MASK_PAH	(0xffffffff<<BITS_PAH)

/*	PCIEPAMW	 */
#define	SH4A_PCIEPAMW(x)	(0x020408 + ((x) * 0x20)) /* W/W W/W 0x0000 0000 32 */
#define		BITS_PAM	(18)
#define		MASK_PAM	(0x3fff<<BITS_PAM)

/*	PCIEPTCTWW	*/
#define SH4A_PCIEPTCTWW(x)	(0x02040C + ((x) * 0x20))
#define		BITS_PAWE	(31)
#define		MASK_PAWE	(0x1<<BITS_PAWE)
#define		BITS_TC		(20)
#define		MASK_TC		(0x7<<BITS_TC)
#define		BITS_T_VC	(16)
#define		MASK_T_VC	(0x1<<BITS_T_VC)
#define		BITS_WOCK	(12)
#define		MASK_WOCK	(0x1<<BITS_WOCK)
#define		BITS_SPC	(8)
#define		MASK_SPC	(0x1<<BITS_SPC)

#define	SH4A_PCIEDMAOW		(0x021000)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSAW0		(0x021100)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSAHW0	(0x021104)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMDAW0		(0x021108)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMDAHW0	(0x02110C)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMBCNTW0	(0x021110)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSBCNTW0	(0x021114)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSTWW0	(0x021118)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCCAW0	(0x02111C)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCCW0		(0x021120)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCC2W0	(0x021124)	/* W/W W/W 0x0000 0000 - */
#define	SH4A_PCIEDMCCCW0	(0x021128)	/* W/W W/W 0x0000 0000 32 */
#define SH4A_PCIEDMCHSW0	(0x02112C)	/* W/W - 0x0000 0000 32 */
#define	SH4A_PCIEDMSAW1		(0x021140)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSAHW1	(0x021144)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMDAW1		(0x021148)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMDAHW1	(0x02114C)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMBCNTW1	(0x021150)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSBCNTW1	(0x021154)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSTWW1	(0x021158)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCCAW1	(0x02115C)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCCW1		(0x021160)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCC2W1	(0x021164)	/* W/W W/W 0x0000 0000 - */
#define	SH4A_PCIEDMCCCW1	(0x021168)	/* W/W W/W 0x0000 0000 32 */
#define SH4A_PCIEDMCHSW1	(0x02116C)	/* W/W - 0x0000 0000 32 */
#define	SH4A_PCIEDMSAW2		(0x021180)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSAHW2	(0x021184)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMDAW2		(0x021188)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMDAHW2	(0x02118C)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMBCNTW2	(0x021190)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSBCNTW2	(0x021194)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSTWW2	(0x021198)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCCAW2	(0x02119C)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCCW2		(0x0211A0)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCC2W2	(0x0211A4)	/* W/W W/W 0x0000 0000 -  */
#define	SH4A_PCIEDMCCCW2	(0x0211A8)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSAW3		(0x0211C0)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSAHW3	(0x0211C4)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMDAW3		(0x0211C8)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMDAHW3	(0x0211CC)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMBCNTW3	(0x0211D0)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSBCNTW3	(0x0211D4)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMSTWW3	(0x0211D8)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCCAW3	(0x0211DC)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCCW3		(0x0211E0)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEDMCC2W3	(0x0211E4)	/* W/W W/W 0x0000 0000 -  */
#define	SH4A_PCIEDMCCCW3	(0x0211E8)	/* W/W W/W 0x0000 0000 32 */
#define SH4A_PCIEDMCHSW3	(0x0211EC)	/* W/W W/W 0x0000 0000 32 */
#define	SH4A_PCIEPCICONF0	(0x040000)	/* W W - 8/16/32 */
#define	SH4A_PCIEPCICONF1	(0x040004)	/* W/W W/W 0x0008 0000 8/16/32 */
#define	SH4A_PCIEPCICONF2	(0x040008)	/* W/W W/W 0xFF00 0000 8/16/32 */
#define	SH4A_PCIEPCICONF3	(0x04000C)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEPCICONF4	(0x040010)	/* - W/W - 8/16/32 */
#define	SH4A_PCIEPCICONF5	(0x040014)	/* - W/W - 8/16/32 */
#define	SH4A_PCIEPCICONF6	(0x040018)	/* - W/W - 8/16/32 */
#define	SH4A_PCIEPCICONF7	(0x04001C)	/* - W/W - 8/16/32 */
#define	SH4A_PCIEPCICONF8	(0x040020)	/* - W/W - 8/16/32 */
#define	SH4A_PCIEPCICONF9	(0x040024)	/* - W/W - 8/16/32 */
#define	SH4A_PCIEPCICONF10	(0x040028)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEPCICONF11	(0x04002C)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEPCICONF12	(0x040030)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEPCICONF13	(0x040034)	/* W/W W/W 0x0000 0040 8/16/32 */
#define	SH4A_PCIEPCICONF14	(0x040038)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEPCICONF15	(0x04003C)	/* W/W W/W 0x0000 00FF 8/16/32 */
#define	SH4A_PCIEPMCAP0		(0x040040)	/* W/W W 0x0003 5001 8/16/32 */
#define	SH4A_PCIEPMCAP1		(0x040044)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEMSICAP0	(0x040050)	/* W/W W/W 0x0180 7005 8/16/32 */
#define	SH4A_PCIEMSICAP1	(0x040054)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEMSICAP2	(0x040058)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEMSICAP3	(0x04005C)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEMSICAP4	(0x040060)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEMSICAP5	(0x040064)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEEXPCAP0	(0x040070)	/* W/W W/W 0x0001 0010 8/16/32 */
#define	SH4A_PCIEEXPCAP1	(0x040074)	/* W/W W 0x0000 0005 8/16/32 */
#define	SH4A_PCIEEXPCAP2	(0x040078)	/* W/W W/W 0x0000 0801 8/16/32 */
#define	SH4A_PCIEEXPCAP3	(0x04007C)	/* W/W W 0x0003 F421 8/16/32 */
#define	SH4A_PCIEEXPCAP4	(0x040080)	/* W/W W/W 0x0041 0000 8/16/32 */
#define	SH4A_PCIEEXPCAP5	(0x040084)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEEXPCAP6	(0x040088)	/* W/W W/W 0x0000 03C0 8/16/32 */
#define	SH4A_PCIEEXPCAP7	(0x04008C)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEEXPCAP8	(0x040090)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEVCCAP0		(0x040100)	/* W/W W 0x1B01 0002 8/16/32 */
#define	SH4A_PCIEVCCAP1		(0x040104)	/* W W 0x0000 0001 8/16/32 */
#define	SH4A_PCIEVCCAP2		(0x040108)	/* W W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEVCCAP3		(0x04010C)	/* W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEVCCAP4		(0x040110)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEVCCAP5		(0x040114)	/* W/W W/W 0x8000 00FF 8/16/32 */
#define	SH4A_PCIEVCCAP6		(0x040118)	/* W/W W 0x0002 0000 8/16/32 */
#define	SH4A_PCIEVCCAP7		(0x04011C)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEVCCAP8		(0x040120)	/* W/W W/W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEVCCAP9		(0x040124)	/* W/W W 0x0002 0000 8/16/32 */
#define	SH4A_PCIENUMCAP0	(0x0001B0)	/* WW W 0x0001 0003 8/16/32 */
#define	SH4A_PCIENUMCAP1	(0x0001B4)	/* W W 0x0000 0000 8/16/32 */
#define	SH4A_PCIENUMCAP2	(0x0001B8)	/* W W 0x0000 0000 8/16/32 */
#define	SH4A_PCIEIDSETW0	(0x041000)	/* W/W W 0x0000 FFFF 16/32 */
#define	SH4A_PCIEIDSETW1	(0x041004)	/* W/W W 0xFF00 0000 16/32 */
#define	SH4A_PCIEBAW0SETW	(0x041008)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEBAW1SETW	(0x04100C)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEBAW2SETW	(0x041010)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEBAW3SETW	(0x041014)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEBAW4SETW	(0x041018)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEBAW5SETW	(0x04101C)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIECISSETW	(0x041020)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEIDSETW2	(0x041024)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEEWOMSETW	(0x041028)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEDSEWSETW0	(0x04102C)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEDSEWSETW1	(0x041030)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIECTWW		(0x041040)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIETWSW		(0x041044)	/* W/W1C W 0x0000 0000 16/32 */
#define	SH4A_PCIETWCTWW		(0x041048)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEDWSW		(0x04104C)	/* W/W1C W 0x4003 0000 16/32 */
#define	SH4A_PCIEDWCTWW		(0x041050)	/* W W 0x0000 0000 16/32 */
#define	SH4A_PCIEMACSW		(0x041054)	/* W/W1C W 0x0041 0000 16/32 */
#define	SH4A_PCIEMACCTWW	(0x041058)	/* W/W W 0x0000 0000 16/32 */
#define		PCIEMACCTWW_SCW_DIS	(1 << 27)	/* scwambwe disabwe */
#define	SH4A_PCIEPMSTW		(0x04105C)	/* W/W1C W 0x0000 0000 16/32 */
#define	SH4A_PCIEPMCTWW		(0x041060)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIETWINTENW	(0x041064)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEDWINTENW	(0x041068)	/* W/W W 0x0000 0000 16/32 */
#define		PCIEDWINTENW_DWW_ACT_ENABWE	(1 << 31) /* DW active iwq */
#define	SH4A_PCIEMACINTENW	(0x04106C)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIEPMINTENW	(0x041070)	/* W/W W 0x0000 0000 16/32 */
#define	SH4A_PCIETXDCTWW	(0x044000)	/* W/W - H'00000000_00000000 32/64 */
#define	SH4A_PCIETXCTWW		(0x044020)	/* W/W - H'00000000_00000000 32/64 */
#define	SH4A_PCIETXSW		(0x044028)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIETXVC0DCTWW	(0x044100)	/* W/W - H'00000000_00000000 32/64 */
#define	SH4A_PCIETXVC0SW	(0x044108)	/* W/W - H'00888000_00000000 32/64 */
#define	SH4A_PCIEVC0PDTXW	(0x044110)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0PHTXW	(0x044118)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0NPDTXW	(0x044120)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0NPHTXW	(0x044128)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0CDTXW	(0x044130)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0CHTXW	(0x044138)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIETXVCXDCTWW	(0x044200)	/* W/W - H'00000000_00000000 32/64 */
#define	SH4A_PCIETXVCXSW	(0x044208)	/* W/W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXPDTXW	(0x044210)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXPHTXW	(0x044218)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXNPDTXW	(0x044220)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXNPHTXW	(0x044228)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXCDTXW	(0x044230)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXCHTXW	(0x044238)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEWDCTWW		(0x046000)	/* WW - H'00000000_00000000 32/64 */
#define	SH4A_PCIEEWPCTWW	(0x046008)	/* WW - H'00000000_00000000 32/64 */
#define	SH4A_PCIEEWPHW		(0x046010)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEEWPEWW		(0x046018)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEWXVC0DCTWW	(0x046100)	/* WW - H'00000000_00000000 32/64 */
#define	SH4A_PCIEWXVC0SW	(0x046108)	/* WW - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0PDWXW	(0x046140)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0PHWXW	(0x046148)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0PEWW	(0x046150)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0NPDWXW	(0x046158)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0NPHWXW	(0x046160)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0NPEWW	(0x046168)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0CDWXW	(0x046170)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0CHWXW	(0x046178)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVC0CEWW	(0x046180)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEWXVCXDCTWW	(0x046200)	/* WW - H'00000000_00000000 32/64 */
#define	SH4A_PCIEWXVCXSW	(0x046208)	/* WW - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXPDWXW	(0x046240)	/* W - H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXPHWXW	(0x046248)	/* W H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXPEWW	(0x046250)	/* W H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXNPDWXW	(0x046258)	/* W H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXNPHWXW	(0x046260)	/* W H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXNPEWW	(0x046268)	/* W H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXCDWXW	(0x046270)	/* W H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXCHWXW	(0x046278)	/* W H'00000000_00000000 32/64 */
#define	SH4A_PCIEVCXCEWW	(0x046280)	/* W H'00000000_00000000 32/64 */

/* SSI Wegistew Definition fow MSI WOWK AWOUND --hamada */
#define SH4A_PCI_SSI_BASE	0xFFE00000	/* spw config addwess	*/
#define SH4A_PCI_SSI_BASE_WEN	0x00100000	/* 1MB			*/

#define	SH4A_SSICW0		(0x000000)
#define	SH4A_SSICW1		(0x010000)
#define	SH4A_SSICW2		(0x020000)
#define	SH4A_SSICW3		(0x030000)

#define PCI_WEG(x)		((x) + 0x40000)

static inwine void
pci_wwite_weg(stwuct pci_channew *chan, unsigned wong vaw, unsigned wong weg)
{
	__waw_wwitew(vaw, chan->weg_base + weg);
}

static inwine unsigned wong
pci_wead_weg(stwuct pci_channew *chan, unsigned wong weg)
{
	wetuwn __waw_weadw(chan->weg_base + weg);
}

#endif /* __PCI_SH7786_H */
