Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /ad/eng/opt/xilinx/Vivado/2019.1/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0a419e1c85f240a8ade0e2b7d416a15f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Adder_tb_behav xil_defaultlib.Adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Half_Adder
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Ripple_Carry_Adder_default
Compiling module xil_defaultlib.Carry_Out_Generator_default
Compiling module xil_defaultlib.Carry_Lookahead_Adder_default
Compiling module xil_defaultlib.Adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Adder_tb_behav
