{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 06 20:41:47 2019 " "Info: Processing started: Sun Jan 06 20:41:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BUZZ -c BUZZ " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BUZZ -c BUZZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sound\$latch " "Warning: Node \"sound\$latch\" is a latch" {  } { { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 6 -1 0 } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "pulse " "Info: Assuming node \"pulse\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register cnt\[1\] cnt\[9\] 420.17 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 420.17 MHz between source register \"cnt\[1\]\" and destination register \"cnt\[9\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.174 ns + Longest register register " "Info: + Longest register to register delay is 1.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.139 ns) 0.139 ns cnt\[1\] 1 REG LC2_5_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.139 ns) = 0.139 ns; Loc. = LC2_5_N1; Fanout = 2; REG Node = 'cnt\[1\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[1] } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.194 ns) + CELL(0.368 ns) 0.701 ns cnt\[1\]~16 2 COMB LC2_5_N1 2 " "Info: 2: + IC(0.194 ns) + CELL(0.368 ns) = 0.701 ns; Loc. = LC2_5_N1; Fanout = 2; COMB Node = 'cnt\[1\]~16'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { cnt[1] cnt[1]~16 } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 0.744 ns cnt\[2\]~2 3 COMB LC3_5_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.043 ns) = 0.744 ns; Loc. = LC3_5_N1; Fanout = 2; COMB Node = 'cnt\[2\]~2'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { cnt[1]~16 cnt[2]~2 } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 0.787 ns cnt\[3\]~0 4 COMB LC4_5_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.043 ns) = 0.787 ns; Loc. = LC4_5_N1; Fanout = 2; COMB Node = 'cnt\[3\]~0'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { cnt[2]~2 cnt[3]~0 } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 0.830 ns cnt\[4\]~6 5 COMB LC5_5_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.043 ns) = 0.830 ns; Loc. = LC5_5_N1; Fanout = 2; COMB Node = 'cnt\[4\]~6'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { cnt[3]~0 cnt[4]~6 } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 0.873 ns cnt\[5\]~4 6 COMB LC6_5_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.043 ns) = 0.873 ns; Loc. = LC6_5_N1; Fanout = 2; COMB Node = 'cnt\[5\]~4'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { cnt[4]~6 cnt[5]~4 } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 0.916 ns cnt\[6\]~12 7 COMB LC7_5_N1 2 " "Info: 7: + IC(0.000 ns) + CELL(0.043 ns) = 0.916 ns; Loc. = LC7_5_N1; Fanout = 2; COMB Node = 'cnt\[6\]~12'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { cnt[5]~4 cnt[6]~12 } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 0.959 ns cnt\[7\]~10 8 COMB LC8_5_N1 2 " "Info: 8: + IC(0.000 ns) + CELL(0.043 ns) = 0.959 ns; Loc. = LC8_5_N1; Fanout = 2; COMB Node = 'cnt\[7\]~10'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { cnt[6]~12 cnt[7]~10 } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.043 ns) 1.002 ns cnt\[8\]~8 9 COMB LC9_5_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.043 ns) = 1.002 ns; Loc. = LC9_5_N1; Fanout = 1; COMB Node = 'cnt\[8\]~8'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.043 ns" { cnt[7]~10 cnt[8]~8 } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.172 ns) 1.174 ns cnt\[9\] 10 REG LC10_5_N1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.172 ns) = 1.174 ns; Loc. = LC10_5_N1; Fanout = 2; REG Node = 'cnt\[9\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.172 ns" { cnt[8]~8 cnt[9] } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.980 ns ( 83.48 % ) " "Info: Total cell delay = 0.980 ns ( 83.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.194 ns ( 16.52 % ) " "Info: Total interconnect delay = 0.194 ns ( 16.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { cnt[1] cnt[1]~16 cnt[2]~2 cnt[3]~0 cnt[4]~6 cnt[5]~4 cnt[6]~12 cnt[7]~10 cnt[8]~8 cnt[9] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.174 ns" { cnt[1] {} cnt[1]~16 {} cnt[2]~2 {} cnt[3]~0 {} cnt[4]~6 {} cnt[5]~4 {} cnt[6]~12 {} cnt[7]~10 {} cnt[8]~8 {} cnt[9] {} } { 0.000ns 0.194ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.139ns 0.368ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.172ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 1.774 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 1.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.831 ns) 0.831 ns CLK 1 CLK PIN_R25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 11; CLK Node = 'CLK'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.010 ns) 1.774 ns cnt\[9\] 2 REG LC10_5_N1 2 " "Info: 2: + IC(0.933 ns) + CELL(0.010 ns) = 1.774 ns; Loc. = LC10_5_N1; Fanout = 2; REG Node = 'cnt\[9\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { CLK cnt[9] } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.841 ns ( 47.41 % ) " "Info: Total cell delay = 0.841 ns ( 47.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.933 ns ( 52.59 % ) " "Info: Total interconnect delay = 0.933 ns ( 52.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { CLK cnt[9] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.774 ns" { CLK {} CLK~out0 {} cnt[9] {} } { 0.000ns 0.000ns 0.933ns } { 0.000ns 0.831ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 1.774 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 1.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.831 ns) 0.831 ns CLK 1 CLK PIN_R25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 11; CLK Node = 'CLK'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.010 ns) 1.774 ns cnt\[1\] 2 REG LC2_5_N1 2 " "Info: 2: + IC(0.933 ns) + CELL(0.010 ns) = 1.774 ns; Loc. = LC2_5_N1; Fanout = 2; REG Node = 'cnt\[1\]'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { CLK cnt[1] } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.841 ns ( 47.41 % ) " "Info: Total cell delay = 0.841 ns ( 47.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.933 ns ( 52.59 % ) " "Info: Total interconnect delay = 0.933 ns ( 52.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { CLK cnt[1] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.774 ns" { CLK {} CLK~out0 {} cnt[1] {} } { 0.000ns 0.000ns 0.933ns } { 0.000ns 0.831ns 0.010ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { CLK cnt[9] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.774 ns" { CLK {} CLK~out0 {} cnt[9] {} } { 0.000ns 0.000ns 0.933ns } { 0.000ns 0.831ns 0.010ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { CLK cnt[1] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.774 ns" { CLK {} CLK~out0 {} cnt[1] {} } { 0.000ns 0.000ns 0.933ns } { 0.000ns 0.831ns 0.010ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.175 ns + " "Info: + Micro clock to output delay of source is 0.175 ns" {  } { { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.250 ns + " "Info: + Micro setup delay of destination is 0.250 ns" {  } { { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { cnt[1] cnt[1]~16 cnt[2]~2 cnt[3]~0 cnt[4]~6 cnt[5]~4 cnt[6]~12 cnt[7]~10 cnt[8]~8 cnt[9] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.174 ns" { cnt[1] {} cnt[1]~16 {} cnt[2]~2 {} cnt[3]~0 {} cnt[4]~6 {} cnt[5]~4 {} cnt[6]~12 {} cnt[7]~10 {} cnt[8]~8 {} cnt[9] {} } { 0.000ns 0.194ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.139ns 0.368ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.043ns 0.172ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { CLK cnt[9] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.774 ns" { CLK {} CLK~out0 {} cnt[9] {} } { 0.000ns 0.000ns 0.933ns } { 0.000ns 0.831ns 0.010ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { CLK cnt[1] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.774 ns" { CLK {} CLK~out0 {} cnt[1] {} } { 0.000ns 0.000ns 0.933ns } { 0.000ns 0.831ns 0.010ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[9] } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { cnt[9] {} } { 0.000ns } { 0.139ns } "" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sound\$latch CLK pulse 1.123 ns register " "Info: tsu for register \"sound\$latch\" (data pin = \"CLK\", clock pin = \"pulse\") is 1.123 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.784 ns + Longest pin register " "Info: + Longest pin to register delay is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.831 ns) 0.831 ns CLK 1 CLK PIN_R25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 11; CLK Node = 'CLK'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.444 ns) 2.325 ns sound~1 2 COMB LC5_4_N1 1 " "Info: 2: + IC(1.050 ns) + CELL(0.444 ns) = 2.325 ns; Loc. = LC5_4_N1; Fanout = 1; COMB Node = 'sound~1'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { CLK sound~1 } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.194 ns) + CELL(0.265 ns) 2.784 ns sound\$latch 3 REG LC3_3_N1 1 " "Info: 3: + IC(0.194 ns) + CELL(0.265 ns) = 2.784 ns; Loc. = LC3_3_N1; Fanout = 1; REG Node = 'sound\$latch'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { sound~1 sound$latch } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.540 ns ( 55.32 % ) " "Info: Total cell delay = 1.540 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.244 ns ( 44.68 % ) " "Info: Total interconnect delay = 1.244 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { CLK sound~1 sound$latch } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { CLK {} CLK~out0 {} sound~1 {} sound$latch {} } { 0.000ns 0.000ns 1.050ns 0.194ns } { 0.000ns 0.831ns 0.444ns 0.265ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.126 ns + " "Info: + Micro setup delay of destination is 1.126 ns" {  } { { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse destination 2.787 ns - Shortest register " "Info: - Shortest clock path from clock \"pulse\" to destination register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.520 ns) 1.520 ns pulse 1 CLK PIN_E14 11 " "Info: 1: + IC(0.000 ns) + CELL(1.520 ns) = 1.520 ns; Loc. = PIN_E14; Fanout = 11; CLK Node = 'pulse'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.444 ns) 2.787 ns sound\$latch 2 REG LC3_3_N1 1 " "Info: 2: + IC(0.823 ns) + CELL(0.444 ns) = 2.787 ns; Loc. = LC3_3_N1; Fanout = 1; REG Node = 'sound\$latch'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { pulse sound$latch } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.964 ns ( 70.47 % ) " "Info: Total cell delay = 1.964 ns ( 70.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 29.53 % ) " "Info: Total interconnect delay = 0.823 ns ( 29.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { pulse sound$latch } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { pulse {} pulse~out0 {} sound$latch {} } { 0.000ns 0.000ns 0.823ns } { 0.000ns 1.520ns 0.444ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { CLK sound~1 sound$latch } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { CLK {} CLK~out0 {} sound~1 {} sound$latch {} } { 0.000ns 0.000ns 1.050ns 0.194ns } { 0.000ns 0.831ns 0.444ns 0.265ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { pulse sound$latch } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { pulse {} pulse~out0 {} sound$latch {} } { 0.000ns 0.000ns 0.823ns } { 0.000ns 1.520ns 0.444ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pulse sound sound\$latch 6.737 ns register " "Info: tco from clock \"pulse\" to destination pin \"sound\" through register \"sound\$latch\" is 6.737 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse source 2.787 ns + Longest register " "Info: + Longest clock path from clock \"pulse\" to source register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.520 ns) 1.520 ns pulse 1 CLK PIN_E14 11 " "Info: 1: + IC(0.000 ns) + CELL(1.520 ns) = 1.520 ns; Loc. = PIN_E14; Fanout = 11; CLK Node = 'pulse'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.444 ns) 2.787 ns sound\$latch 2 REG LC3_3_N1 1 " "Info: 2: + IC(0.823 ns) + CELL(0.444 ns) = 2.787 ns; Loc. = LC3_3_N1; Fanout = 1; REG Node = 'sound\$latch'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { pulse sound$latch } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.964 ns ( 70.47 % ) " "Info: Total cell delay = 1.964 ns ( 70.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 29.53 % ) " "Info: Total interconnect delay = 0.823 ns ( 29.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { pulse sound$latch } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { pulse {} pulse~out0 {} sound$latch {} } { 0.000ns 0.000ns 0.823ns } { 0.000ns 1.520ns 0.444ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.950 ns + Longest register pin " "Info: + Longest register to pin delay is 3.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sound\$latch 1 REG LC3_3_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_3_N1; Fanout = 1; REG Node = 'sound\$latch'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sound$latch } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.604 ns) + CELL(2.346 ns) 3.950 ns sound 2 PIN PIN_W24 0 " "Info: 2: + IC(1.604 ns) + CELL(2.346 ns) = 3.950 ns; Loc. = PIN_W24; Fanout = 0; PIN Node = 'sound'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { sound$latch sound } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 59.39 % ) " "Info: Total cell delay = 2.346 ns ( 59.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 40.61 % ) " "Info: Total interconnect delay = 1.604 ns ( 40.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { sound$latch sound } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { sound$latch {} sound {} } { 0.000ns 1.604ns } { 0.000ns 2.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { pulse sound$latch } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { pulse {} pulse~out0 {} sound$latch {} } { 0.000ns 0.000ns 0.823ns } { 0.000ns 1.520ns 0.444ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.950 ns" { sound$latch sound } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.950 ns" { sound$latch {} sound {} } { 0.000ns 1.604ns } { 0.000ns 2.346ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sound\$latch CLK pulse 0.003 ns register " "Info: th for register \"sound\$latch\" (data pin = \"CLK\", clock pin = \"pulse\") is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pulse destination 2.787 ns + Longest register " "Info: + Longest clock path from clock \"pulse\" to destination register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.520 ns) 1.520 ns pulse 1 CLK PIN_E14 11 " "Info: 1: + IC(0.000 ns) + CELL(1.520 ns) = 1.520 ns; Loc. = PIN_E14; Fanout = 11; CLK Node = 'pulse'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulse } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.444 ns) 2.787 ns sound\$latch 2 REG LC3_3_N1 1 " "Info: 2: + IC(0.823 ns) + CELL(0.444 ns) = 2.787 ns; Loc. = LC3_3_N1; Fanout = 1; REG Node = 'sound\$latch'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { pulse sound$latch } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.964 ns ( 70.47 % ) " "Info: Total cell delay = 1.964 ns ( 70.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 29.53 % ) " "Info: Total interconnect delay = 0.823 ns ( 29.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { pulse sound$latch } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { pulse {} pulse~out0 {} sound$latch {} } { 0.000ns 0.000ns 0.823ns } { 0.000ns 1.520ns 0.444ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.784 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.831 ns) 0.831 ns CLK 1 CLK PIN_R25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.831 ns) = 0.831 ns; Loc. = PIN_R25; Fanout = 11; CLK Node = 'CLK'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.444 ns) 2.325 ns sound~1 2 COMB LC5_4_N1 1 " "Info: 2: + IC(1.050 ns) + CELL(0.444 ns) = 2.325 ns; Loc. = LC5_4_N1; Fanout = 1; COMB Node = 'sound~1'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { CLK sound~1 } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.194 ns) + CELL(0.265 ns) 2.784 ns sound\$latch 3 REG LC3_3_N1 1 " "Info: 3: + IC(0.194 ns) + CELL(0.265 ns) = 2.784 ns; Loc. = LC3_3_N1; Fanout = 1; REG Node = 'sound\$latch'" {  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { sound~1 sound$latch } "NODE_NAME" } } { "BUZZ.vhd" "" { Text "D:/VHDL/end/buzz/BUZZ.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.540 ns ( 55.32 % ) " "Info: Total cell delay = 1.540 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.244 ns ( 44.68 % ) " "Info: Total interconnect delay = 1.244 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { CLK sound~1 sound$latch } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { CLK {} CLK~out0 {} sound~1 {} sound$latch {} } { 0.000ns 0.000ns 1.050ns 0.194ns } { 0.000ns 0.831ns 0.444ns 0.265ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { pulse sound$latch } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { pulse {} pulse~out0 {} sound$latch {} } { 0.000ns 0.000ns 0.823ns } { 0.000ns 1.520ns 0.444ns } "" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { CLK sound~1 sound$latch } "NODE_NAME" } } { "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.784 ns" { CLK {} CLK~out0 {} sound~1 {} sound$latch {} } { 0.000ns 0.000ns 1.050ns 0.194ns } { 0.000ns 0.831ns 0.444ns 0.265ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 20:41:48 2019 " "Info: Processing ended: Sun Jan 06 20:41:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
