R. Iris Bahar , Fabio Somenzi, Boolean techniques for low power driven re-synthesis, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.428-432, November 05-09, 1995, San Jose, California, United States
Robert King Brayton , Alberto L. Sangiovanni-Vincentelli , Curtis T. McMullen , Gary D. Hachtel, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1984
Douglas W. Brown, A State-Machine Synthesizerâ€”SMS, Proceedings of the 18th conference on Design automation, p.301-305, June 29-July 01, 1981, Nashville, Tennessee, United States
Randal E. Bryant, Graph-based algorithms for Boolean function manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, Aug. 1986[doi>10.1109/TC.1986.1676819]
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
A. Ghosh , S. Devadas , K. Keutzer , J. White, Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM/IEEE conference on Design automation, p.253-259, June 08-12, 1992, Anaheim, California, United States
HONG, S. J., CAIN, R. G., AND OSTAPKO, D. L. 1994. MINI: A heuristic approach for logic minimization. IBM J. Res. Dev. 18 (Sept.), 443-458.
HOSSIAN, R. AND ALBICKI, A. 1994. Low power via reduced switching activity and its application to PLAs. In Proceedings of the IEEE International ASIC Conference. IEEE Computer Society Press, Los Alamitos, CA, 100-103.
Sasan Iman , Massoud Pedram, Two-level logic minimization for low power, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.433-438, November 05-09, 1995, San Jose, California, United States
Huzefa Mehta , Manjit Borah , Robert Michael Owens , Mary Jane Irwin, Accurate estimation of combinational circuit activity, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.618-622, June 12-16, 1995, San Francisco, California, United States[doi>10.1145/217474.217599]
Farid N. Najm, Transition density, a stochastic measure of activity in digital circuits, Proceedings of the 28th conference on ACM/IEEE design automation, p.644-649, June 17-22, 1991, San Francisco, California, United States[doi>10.1145/127601.127744]
TRAGI, A. 1987. Energy complexity and delay comparison of dynamic and static PLA design style. In Advanced Research in VLSI, P. Cosleben, Ed. MIT Press, Cambridge, MA, 371-390.
