m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/noam/Desktop/Verilog
vAdder_16bit
Z0 !s110 1734383863
!i10b 1
!s100 k<oFdK6VhLfQeXa_V;=no1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Im^ED02Gf[P_^7f^6D:H?A2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/home/noam/Desktop/Projects/Verilog-ALU
w1734375361
8/home/noam/Desktop/Projects/Verilog-ALU/Adder_16bit.v
F/home/noam/Desktop/Projects/Verilog-ALU/Adder_16bit.v
!i122 293
Z4 L0 3 27
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1734383863.000000
!s107 Basic_Gates.v|4bit_Gates.v|8bit_Gates.v|/home/noam/Desktop/Projects/Verilog-ALU/Adder_16bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/noam/Desktop/Projects/Verilog-ALU/Adder_16bit.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
n@adder_16bit
vAdder_4bit
R0
!i10b 1
!s100 G_gaFa3M=i49eaN^<9af>2
R1
IWRSEX9lkHX95DZHI>z6^l1
R2
R3
w1734363032
8/home/noam/Desktop/Projects/Verilog-ALU/Adder_4bit.v
F/home/noam/Desktop/Projects/Verilog-ALU/Adder_4bit.v
!i122 291
L0 3 43
R5
r1
!s85 0
31
R6
Z9 !s107 Basic_Gates.v|Half_Adder.v|Full_Adder.v|/home/noam/Desktop/Projects/Verilog-ALU/Adder_4bit.v|
Z10 !s90 -reportprogress|300|-work|work|-stats=none|/home/noam/Desktop/Projects/Verilog-ALU/Adder_4bit.v|
!i113 1
R7
R8
n@adder_4bit
vAdder_8bit
R0
!i10b 1
!s100 mW1gLKlgNKTF>h1=S:RS61
R1
I>gZG[A@DTdQ=BiE0M>TnA2
R2
R3
w1734375363
8/home/noam/Desktop/Projects/Verilog-ALU/Adder_8bit.v
F/home/noam/Desktop/Projects/Verilog-ALU/Adder_8bit.v
!i122 292
R4
R5
r1
!s85 0
31
R6
!s107 Basic_Gates.v|4bit_Gates.v|/home/noam/Desktop/Projects/Verilog-ALU/Adder_8bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/noam/Desktop/Projects/Verilog-ALU/Adder_8bit.v|
!i113 1
R7
R8
n@adder_8bit
vALU
R0
!i10b 1
!s100 QEXeIK3OiCXR5UDfFYO>01
R1
Ik0lBzY3z<86gf@O>H:R3Q1
R2
R3
w1734382085
8/home/noam/Desktop/Projects/Verilog-ALU/ALU.v
F/home/noam/Desktop/Projects/Verilog-ALU/ALU.v
!i122 290
L0 3 97
R5
r1
!s85 0
31
R6
!s107 Basic_Gates.v|4bit_Gates.v|8bit_Gates.v|16bit_Gates.v|/home/noam/Desktop/Projects/Verilog-ALU/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/noam/Desktop/Projects/Verilog-ALU/ALU.v|
!i113 1
R7
R8
n@a@l@u
vAND
R0
!i10b 1
!s100 oZEfU@JGlEgO`Y^`=_KIQ0
R1
I4Tba^X?N:53kh0G9I2E0S3
R2
R3
Z11 w1734375079
Z12 8/home/noam/Desktop/Projects/Verilog-ALU/Basic_Gates.v
Z13 F/home/noam/Desktop/Projects/Verilog-ALU/Basic_Gates.v
!i122 297
L0 116 7
R5
r1
!s85 0
31
R6
!s107 /home/noam/Desktop/Projects/Verilog-ALU/Basic_Gates.v|
Z14 !s90 -reportprogress|300|-work|work|-stats=none|/home/noam/Desktop/Projects/Verilog-ALU/Basic_Gates.v|
!i113 1
R7
R8
n@a@n@d
vAND_16bit
R0
!i10b 1
!s100 :YBXVF3FYOKd`2YJFN=@_3
R1
IO6MVAkNzRRA;=a9P<lDzR3
R2
R3
Z15 w1734380885
Z16 8/home/noam/Desktop/Projects/Verilog-ALU/16bit_Gates.v
Z17 F/home/noam/Desktop/Projects/Verilog-ALU/16bit_Gates.v
!i122 294
L0 96 21
R5
r1
!s85 0
31
R6
Z18 !s107 Basic_Gates.v|4bit_Gates.v|8bit_Gates.v|/home/noam/Desktop/Projects/Verilog-ALU/16bit_Gates.v|
Z19 !s90 -reportprogress|300|-work|work|-stats=none|/home/noam/Desktop/Projects/Verilog-ALU/16bit_Gates.v|
!i113 1
R7
R8
n@a@n@d_16bit
vAND_4bit
R0
!i10b 1
!s100 1`mS8HdhfakN2ZTSLobm<1
R1
IK8=Bg[WV^JQSG7FlHmUNR3
R2
R3
Z20 w1734383856
Z21 8/home/noam/Desktop/Projects/Verilog-ALU/4bit_Gates.v
Z22 F/home/noam/Desktop/Projects/Verilog-ALU/4bit_Gates.v
!i122 296
L0 161 33
R5
r1
!s85 0
31
R6
Z23 !s107 Basic_Gates.v|/home/noam/Desktop/Projects/Verilog-ALU/4bit_Gates.v|
Z24 !s90 -reportprogress|300|-work|work|-stats=none|/home/noam/Desktop/Projects/Verilog-ALU/4bit_Gates.v|
!i113 1
R7
R8
n@a@n@d_4bit
vAND_8bit
R0
!i10b 1
!s100 L^=5[QbU=_:CE:I@Kb`2B0
R1
IZP_ERfYWc8EagVTB8_<K62
R2
R3
Z25 w1734374886
Z26 8/home/noam/Desktop/Projects/Verilog-ALU/8bit_Gates.v
Z27 F/home/noam/Desktop/Projects/Verilog-ALU/8bit_Gates.v
!i122 295
L0 110 21
R5
r1
!s85 0
31
R6
Z28 !s107 Basic_Gates.v|4bit_Gates.v|/home/noam/Desktop/Projects/Verilog-ALU/8bit_Gates.v|
Z29 !s90 -reportprogress|300|-work|work|-stats=none|/home/noam/Desktop/Projects/Verilog-ALU/8bit_Gates.v|
!i113 1
R7
R8
n@a@n@d_8bit
vAND_8bit_tb
!s110 1716728895
!i10b 1
!s100 DoEMHoL`2GdYYdS=eZm>b0
R1
IBX`[9P]:PTzzLh`IJGNa:1
R2
R3
w1716728590
Z30 8/home/noam/Desktop/Projects/Verilog-ALU/AND_8bit_tb.v
Z31 F/home/noam/Desktop/Projects/Verilog-ALU/AND_8bit_tb.v
!i122 40
L0 3 38
R5
r1
!s85 0
31
!s108 1716728895.000000
Z32 !s107 /home/noam/Desktop/Projects/Verilog-ALU/AND_8bit_tb.v|
Z33 !s90 -reportprogress|300|-work|work|-stats=none|/home/noam/Desktop/Projects/Verilog-ALU/AND_8bit_tb.v|
!i113 1
R7
R8
n@a@n@d_8bit_tb
vDMUX
R0
!i10b 1
!s100 3M?M5>df[XI5emNYTBM;D0
R1
IRX18<DWVHoQOke1@c?ID[3
R2
R3
R11
R12
R13
!i122 297
L0 89 25
R5
r1
!s85 0
31
R6
Z34 !s107 /home/noam/Desktop/Projects/Verilog-ALU/Basic_Gates.v|
R14
!i113 1
R7
R8
n@d@m@u@x
vDMUX_4bit
R0
!i10b 1
!s100 2RkTd@68z:VQdnh4GBjjQ2
R1
IM1>ojY<^7Z0I>L0<E99Gm0
R2
R3
R20
R21
R22
!i122 296
L0 107 26
R5
r1
!s85 0
31
R6
R23
R24
!i113 1
R7
R8
n@d@m@u@x_4bit
vDMUX_8bit
R0
!i10b 1
!s100 RmZAf48AHSC:bi@423?GR3
R1
IOhTW4PI>R85GU]c<U_TGn2
R2
R3
R25
R26
R27
!i122 295
L0 82 26
R5
r1
!s85 0
31
R6
R28
R29
!i113 1
R7
R8
n@d@m@u@x_8bit
vFull_Adder
R0
!i10b 1
!s100 [=XmKfoD[e=:MjAETNYRb0
R1
I:amJ;edNQYfl4eeA7`Ui_2
R2
R3
w1734375359
8Full_Adder.v
FFull_Adder.v
!i122 291
L0 4 34
R5
r1
!s85 0
31
R6
R9
R10
!i113 1
R7
R8
n@full_@adder
vHalf_Adder
R0
!i10b 1
!s100 S3hdGGPk63_[e5YkhH^l_1
R1
IJ>lcEVRM=e0_?ZbA_dgVc1
R2
R3
w1734375348
8Half_Adder.v
FHalf_Adder.v
!i122 291
L0 3 20
R5
r1
!s85 0
31
R6
R9
R10
!i113 1
R7
R8
n@half_@adder
vMUX
R0
!i10b 1
!s100 <KFJ`U[C8^HH`BcTJhAE[1
R1
ImEc[IJnzo6<YeeGja;h4@2
R2
R3
R11
R12
R13
!i122 297
L0 53 34
R5
r1
!s85 0
31
R6
R34
R14
!i113 1
R7
R8
n@m@u@x
vMUX_16bit
R0
!i10b 1
!s100 M12V5ATQE:8kcjO7>:Fz10
R1
Ia>UAA<^zRG9AkVB@dI=lV3
R2
R3
R15
R16
R17
!i122 294
L0 50 28
R5
r1
!s85 0
31
R6
R18
R19
!i113 1
R7
R8
n@m@u@x_16bit
vMUX_4bit
R0
!i10b 1
!s100 57aR1KQNG83Yjnhc4Te;Q0
R1
IK4;[lVbzI3bOnoFBeUBPo1
R2
R3
R20
R21
R22
!i122 296
L0 74 31
R5
r1
!s85 0
31
R6
R23
R24
!i113 1
R7
R8
n@m@u@x_4bit
vMUX_8bit
R0
!i10b 1
!s100 fDILC]Y1K=hLGEifYk;a22
R1
I[ohbmC<^^3Bli`jSWh6nh1
R2
R3
R25
R26
R27
!i122 295
L0 50 30
R5
r1
!s85 0
31
R6
R28
R29
!i113 1
R7
R8
n@m@u@x_8bit
vNAND
R0
!i10b 1
!s100 ?iO5Xj3b_QYU3M4DYhga=1
R1
IDPHanScJlll4RXQ[nH_Nl1
R2
R3
R11
R12
R13
!i122 297
L0 28 23
R5
r1
!s85 0
31
R6
R34
R14
!i113 1
R7
R8
n@n@a@n@d
vNOT
R0
!i10b 1
!s100 b3[:O0>k5:ecC=G4<7oJL1
R1
Ilg=cg=zJI^4e;z2i2FEVe1
R2
R3
R11
R12
R13
!i122 297
L0 20 6
R5
r1
!s85 0
31
R6
R34
R14
!i113 1
R7
R8
n@n@o@t
vNOT_16bit
R0
!i10b 1
!s100 iSiz;<^VC7Z3k]]R_ab_?0
R1
IC3@10=9>R;DkhKVAlWQ;^0
R2
R3
R15
R16
R17
!i122 294
L0 80 14
R5
r1
!s85 0
31
R6
R18
R19
!i113 1
R7
R8
n@n@o@t_16bit
vNOT_4bit
R0
!i10b 1
!s100 Ll@]:PT0k4hoW??TMQ3o32
R1
II@E4RJAW]j_Z`E7PU];8B2
R2
R3
R20
R21
R22
!i122 296
L0 135 24
R5
r1
!s85 0
31
R6
R23
R24
!i113 1
R7
R8
n@n@o@t_4bit
vOR
R0
!i10b 1
!s100 H:UhSf7z`?@B2e0JfFkD]0
R1
I2PPfAWJ7`SfGFHgo;`4]K2
R2
R3
R11
R12
R13
!i122 297
L0 11 7
R5
r1
!s85 0
31
R6
R34
R14
!i113 1
R7
R8
n@o@r
vOR_16bit
R0
!i10b 1
!s100 QTmbOn7W<NRSj>f8CeB3h0
R1
IkJ4SdB<?P2PjmR8>ZiKZ70
R2
R3
R15
R16
R17
!i122 294
Z35 L0 27 21
R5
r1
!s85 0
31
R6
R18
R19
!i113 1
R7
R8
n@o@r_16bit
vOR_4bit
R0
!i10b 1
!s100 <9Xb;Wh;<MRTTUBO5>KMP1
R1
IPQRd>dbRNm4U:lQQ>`B4J2
R2
R3
R20
R21
R22
!i122 296
L0 39 33
R5
r1
!s85 0
31
R6
R23
R24
!i113 1
R7
R8
n@o@r_4bit
vOR_8bit
R0
!i10b 1
!s100 =A=Bn48;;@F_O4=;`^A=U2
R1
Il]jLa<aOQD;?KofGMaBOS1
R2
R3
R25
R26
R27
!i122 295
R35
R5
r1
!s85 0
31
R6
R28
R29
!i113 1
R7
R8
n@o@r_8bit
vsimple_initial_example
!s110 1734375368
!i10b 1
!s100 cf;NK5j=k42GLABim<fjF3
R1
ITzU5oWUSJYIbd9fcbPR?11
R2
R3
w1716734381
R30
R31
!i122 211
L0 1 31
R5
r1
!s85 0
31
!s108 1734375368.000000
R32
R33
!i113 1
R7
R8
vtop_module
!s110 1716712175
!i10b 1
!s100 V0RE:A]=B;F842AdHFoMf3
R1
IKM=CTT<@P9HV19GP074^f3
R2
R3
w1716712170
8/home/noam/Desktop/Projects/Verilog-ALU/XOR.v
F/home/noam/Desktop/Projects/Verilog-ALU/XOR.v
!i122 9
L0 20 19
R5
r1
!s85 0
31
!s108 1716712175.000000
!s107 NAND.v|/home/noam/Desktop/Projects/Verilog-ALU/XOR.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/noam/Desktop/Projects/Verilog-ALU/XOR.v|
!i113 1
R7
R8
vXOR
R0
!i10b 1
!s100 G]K<DJ@]EY>hhX9ldRZTX2
R1
I6i_C?leN25Mk`cmbIJ9_51
R2
R3
R11
R12
R13
!i122 297
L0 2 7
R5
r1
!s85 0
31
R6
R34
R14
!i113 1
R7
R8
n@x@o@r
vXOR_16bit
R0
!i10b 1
!s100 Eo8RNW9>MN?f=R@bS:Boi0
R1
I3mloU;o_9m0Z_fN:Ge9E52
R2
R3
R15
R16
R17
!i122 294
Z36 L0 4 21
R5
r1
!s85 0
31
R6
R18
R19
!i113 1
R7
R8
n@x@o@r_16bit
vXOR_4bit
R0
!i10b 1
!s100 PH45GoJS`F5WHSN8l;lDQ2
R1
IDMO3JfZi6bj`7ako6Y<L12
R2
R3
R20
R21
R22
!i122 296
L0 4 33
R5
r1
!s85 0
31
R6
R23
R24
!i113 1
R7
R8
n@x@o@r_4bit
vXOR_8bit
R0
!i10b 1
!s100 =FI^oikUc>YY4chlEnX4h0
R1
IhlJkWb<D12zemfb10H=`N0
R2
R3
R25
R26
R27
!i122 295
R36
R5
r1
!s85 0
31
R6
R28
R29
!i113 1
R7
R8
n@x@o@r_8bit
