--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx25,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 466111 paths analyzed, 45564 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.933ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk0000006f (SLICE_X4Y1.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk0000006f (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.933ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux to tfm_inst/inst_divfp/blk0000006f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y24.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
    SLICE_X37Y56.G1      net (fanout=25)       2.836   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
    SLICE_X37Y56.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_1/out_resolutionee<0>
                                                       tfm_inst/divfpond25_SW0
    SLICE_X37Y56.F3      net (fanout=1)        0.222   tfm_inst/divfpond25_SW0/O
    SLICE_X37Y56.X       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_1/out_resolutionee<0>
                                                       tfm_inst/divfpond25
    SLICE_X32Y56.F2      net (fanout=2)        0.795   tfm_inst/divfpce25
    SLICE_X32Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce82
    SLICE_X4Y1.CE        net (fanout=799)      4.603   tfm_inst/divfpce
    SLICE_X4Y1.CLK       Tceck                 0.554   tfm_inst/inst_divfp/sig000006c0
                                                       tfm_inst/inst_divfp/blk0000006f
    -------------------------------------------------  ---------------------------
    Total                                      9.933ns (1.477ns logic, 8.456ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux_2 (FF)
  Destination:          tfm_inst/inst_divfp/blk0000006f (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.252ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux_2 to tfm_inst/inst_divfp/blk0000006f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y67.YQ      Tcko                  0.340   tfm_inst/CalculateTo_mux_2
                                                       tfm_inst/CalculateTo_mux_2
    SLICE_X39Y48.G2      net (fanout=3)        1.399   tfm_inst/CalculateTo_mux_2
    SLICE_X39Y48.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/divfpa_internal<29>
                                                       tfm_inst/divfpa<0>111
    SLICE_X39Y48.F4      net (fanout=66)       0.568   tfm_inst/N300
    SLICE_X39Y48.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/divfpa_internal<29>
                                                       tfm_inst/divfpce64_SW0
    SLICE_X32Y56.G3      net (fanout=1)        0.846   N3140
    SLICE_X32Y56.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce64
    SLICE_X32Y56.F4      net (fanout=2)        0.164   tfm_inst/divfpce64
    SLICE_X32Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce82
    SLICE_X4Y1.CE        net (fanout=799)      4.603   tfm_inst/divfpce
    SLICE_X4Y1.CLK       Tceck                 0.554   tfm_inst/inst_divfp/sig000006c0
                                                       tfm_inst/inst_divfp/blk0000006f
    -------------------------------------------------  ---------------------------
    Total                                      9.252ns (1.672ns logic, 7.580ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal (FF)
  Destination:          tfm_inst/inst_divfp/blk0000006f (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.132ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal to tfm_inst/inst_divfp/blk0000006f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y72.YQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal
    SLICE_X21Y62.F1      net (fanout=3)        1.235   tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal
    SLICE_X21Y62.X       Tilo                  0.194   tfm_inst/inst_CalculateTo/XLXI_32/acomp_pow4<27>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_22/I_36_8
    SLICE_X24Y58.F2      net (fanout=1)        0.922   tfm_inst/CalculatePixOsCPSP_divfpce
    SLICE_X24Y58.X       Tilo                  0.195   tfm_inst/state_FSM_FFd16
                                                       tfm_inst/divfpce44
    SLICE_X32Y56.F1      net (fanout=1)        0.894   tfm_inst/divfpce44
    SLICE_X32Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce82
    SLICE_X4Y1.CE        net (fanout=799)      4.603   tfm_inst/divfpce
    SLICE_X4Y1.CLK       Tceck                 0.554   tfm_inst/inst_divfp/sig000006c0
                                                       tfm_inst/inst_divfp/blk0000006f
    -------------------------------------------------  ---------------------------
    Total                                      9.132ns (1.478ns logic, 7.654ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk0000007d (SLICE_X6Y8.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk0000007d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.920ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux to tfm_inst/inst_divfp/blk0000007d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y24.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
    SLICE_X37Y56.G1      net (fanout=25)       2.836   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
    SLICE_X37Y56.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_1/out_resolutionee<0>
                                                       tfm_inst/divfpond25_SW0
    SLICE_X37Y56.F3      net (fanout=1)        0.222   tfm_inst/divfpond25_SW0/O
    SLICE_X37Y56.X       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_1/out_resolutionee<0>
                                                       tfm_inst/divfpond25
    SLICE_X32Y56.F2      net (fanout=2)        0.795   tfm_inst/divfpce25
    SLICE_X32Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce82
    SLICE_X6Y8.CE        net (fanout=799)      4.590   tfm_inst/divfpce
    SLICE_X6Y8.CLK       Tceck                 0.554   tfm_inst/inst_divfp/sig000005c0
                                                       tfm_inst/inst_divfp/blk0000007d
    -------------------------------------------------  ---------------------------
    Total                                      9.920ns (1.477ns logic, 8.443ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux_2 (FF)
  Destination:          tfm_inst/inst_divfp/blk0000007d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.239ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux_2 to tfm_inst/inst_divfp/blk0000007d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y67.YQ      Tcko                  0.340   tfm_inst/CalculateTo_mux_2
                                                       tfm_inst/CalculateTo_mux_2
    SLICE_X39Y48.G2      net (fanout=3)        1.399   tfm_inst/CalculateTo_mux_2
    SLICE_X39Y48.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/divfpa_internal<29>
                                                       tfm_inst/divfpa<0>111
    SLICE_X39Y48.F4      net (fanout=66)       0.568   tfm_inst/N300
    SLICE_X39Y48.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/divfpa_internal<29>
                                                       tfm_inst/divfpce64_SW0
    SLICE_X32Y56.G3      net (fanout=1)        0.846   N3140
    SLICE_X32Y56.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce64
    SLICE_X32Y56.F4      net (fanout=2)        0.164   tfm_inst/divfpce64
    SLICE_X32Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce82
    SLICE_X6Y8.CE        net (fanout=799)      4.590   tfm_inst/divfpce
    SLICE_X6Y8.CLK       Tceck                 0.554   tfm_inst/inst_divfp/sig000005c0
                                                       tfm_inst/inst_divfp/blk0000007d
    -------------------------------------------------  ---------------------------
    Total                                      9.239ns (1.672ns logic, 7.567ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal (FF)
  Destination:          tfm_inst/inst_divfp/blk0000007d (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.119ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal to tfm_inst/inst_divfp/blk0000007d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y72.YQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal
    SLICE_X21Y62.F1      net (fanout=3)        1.235   tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal
    SLICE_X21Y62.X       Tilo                  0.194   tfm_inst/inst_CalculateTo/XLXI_32/acomp_pow4<27>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_22/I_36_8
    SLICE_X24Y58.F2      net (fanout=1)        0.922   tfm_inst/CalculatePixOsCPSP_divfpce
    SLICE_X24Y58.X       Tilo                  0.195   tfm_inst/state_FSM_FFd16
                                                       tfm_inst/divfpce44
    SLICE_X32Y56.F1      net (fanout=1)        0.894   tfm_inst/divfpce44
    SLICE_X32Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce82
    SLICE_X6Y8.CE        net (fanout=799)      4.590   tfm_inst/divfpce
    SLICE_X6Y8.CLK       Tceck                 0.554   tfm_inst/inst_divfp/sig000005c0
                                                       tfm_inst/inst_divfp/blk0000007d
    -------------------------------------------------  ---------------------------
    Total                                      9.119ns (1.478ns logic, 7.641ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk0000006a (SLICE_X7Y8.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk0000006a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.919ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux to tfm_inst/inst_divfp/blk0000006a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y24.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
    SLICE_X37Y56.G1      net (fanout=25)       2.836   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKvParameters_mux
    SLICE_X37Y56.Y       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_1/out_resolutionee<0>
                                                       tfm_inst/divfpond25_SW0
    SLICE_X37Y56.F3      net (fanout=1)        0.222   tfm_inst/divfpond25_SW0/O
    SLICE_X37Y56.X       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_1/out_resolutionee<0>
                                                       tfm_inst/divfpond25
    SLICE_X32Y56.F2      net (fanout=2)        0.795   tfm_inst/divfpce25
    SLICE_X32Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce82
    SLICE_X7Y8.CE        net (fanout=799)      4.590   tfm_inst/divfpce
    SLICE_X7Y8.CLK       Tceck                 0.553   tfm_inst/inst_divfp/sig000006b0
                                                       tfm_inst/inst_divfp/blk0000006a
    -------------------------------------------------  ---------------------------
    Total                                      9.919ns (1.476ns logic, 8.443ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux_2 (FF)
  Destination:          tfm_inst/inst_divfp/blk0000006a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.238ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux_2 to tfm_inst/inst_divfp/blk0000006a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y67.YQ      Tcko                  0.340   tfm_inst/CalculateTo_mux_2
                                                       tfm_inst/CalculateTo_mux_2
    SLICE_X39Y48.G2      net (fanout=3)        1.399   tfm_inst/CalculateTo_mux_2
    SLICE_X39Y48.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/divfpa_internal<29>
                                                       tfm_inst/divfpa<0>111
    SLICE_X39Y48.F4      net (fanout=66)       0.568   tfm_inst/N300
    SLICE_X39Y48.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/divfpa_internal<29>
                                                       tfm_inst/divfpce64_SW0
    SLICE_X32Y56.G3      net (fanout=1)        0.846   N3140
    SLICE_X32Y56.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce64
    SLICE_X32Y56.F4      net (fanout=2)        0.164   tfm_inst/divfpce64
    SLICE_X32Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce82
    SLICE_X7Y8.CE        net (fanout=799)      4.590   tfm_inst/divfpce
    SLICE_X7Y8.CLK       Tceck                 0.553   tfm_inst/inst_divfp/sig000006b0
                                                       tfm_inst/inst_divfp/blk0000006a
    -------------------------------------------------  ---------------------------
    Total                                      9.238ns (1.671ns logic, 7.567ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal (FF)
  Destination:          tfm_inst/inst_divfp/blk0000006a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.118ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal to tfm_inst/inst_divfp/blk0000006a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y72.YQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal
    SLICE_X21Y62.F1      net (fanout=3)        1.235   tfm_inst/inst_CalculatePixOsCPSP/XLXI_7/divfpce_internal
    SLICE_X21Y62.X       Tilo                  0.194   tfm_inst/inst_CalculateTo/XLXI_32/acomp_pow4<27>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_22/I_36_8
    SLICE_X24Y58.F2      net (fanout=1)        0.922   tfm_inst/CalculatePixOsCPSP_divfpce
    SLICE_X24Y58.X       Tilo                  0.195   tfm_inst/state_FSM_FFd16
                                                       tfm_inst/divfpce44
    SLICE_X32Y56.F1      net (fanout=1)        0.894   tfm_inst/divfpce44
    SLICE_X32Y56.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_addra<0>
                                                       tfm_inst/divfpce82
    SLICE_X7Y8.CE        net (fanout=799)      4.590   tfm_inst/divfpce
    SLICE_X7Y8.CLK       Tceck                 0.553   tfm_inst/inst_divfp/sig000006b0
                                                       tfm_inst/inst_divfp/blk0000006a
    -------------------------------------------------  ---------------------------
    Total                                      9.118ns (1.477ns logic, 7.641ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/mem_extrktaparam_1 (RAMB16_X7Y5.DIA31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/o_dia_31 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/mem_extrktaparam_1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.927 - 1.056)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/o_dia_31 to tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/mem_extrktaparam_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y47.YQ      Tcko                  0.331   tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/o_dia<13>
                                                       tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/o_dia_31
    RAMB16_X7Y5.DIA31    net (fanout=2)        0.324   tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/o_dia<31>
    RAMB16_X7Y5.CLKA     Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/mem_extrktaparam_1
                                                       tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/mem_extrktaparam_1
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.009ns logic, 0.324ns route)
                                                       (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateAlphaComp/XLXI_32/ROM_KSTA (RAMB16_X3Y11.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateAlphaComp/XLXI_32/XLXI_6/address_ksta_0 (FF)
  Destination:          tfm_inst/inst_CalculateAlphaComp/XLXI_32/ROM_KSTA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.146ns (0.811 - 0.957)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateAlphaComp/XLXI_32/XLXI_6/address_ksta_0 to tfm_inst/inst_CalculateAlphaComp/XLXI_32/ROM_KSTA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y91.YQ      Tcko                  0.313   tfm_inst/inst_CalculateAlphaComp/XLXI_32/XLXI_6/address_ksta<0>
                                                       tfm_inst/inst_CalculateAlphaComp/XLXI_32/XLXI_6/address_ksta_0
    RAMB16_X3Y11.ADDRA5  net (fanout=1)        0.329   tfm_inst/inst_CalculateAlphaComp/XLXI_32/XLXI_6/address_ksta<0>
    RAMB16_X3Y11.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateAlphaComp/XLXI_32/ROM_KSTA
                                                       tfm_inst/inst_CalculateAlphaComp/XLXI_32/ROM_KSTA
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOsCPSP/XLXI_5/mem_signed8bit (RAMB16_X2Y9.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/mem_signed256_ivalue_4 (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/XLXI_5/mem_signed8bit (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      -0.141ns (0.907 - 1.048)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/mem_signed256_ivalue_4 to tfm_inst/inst_CalculatePixOsCPSP/XLXI_5/mem_signed8bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y77.YQ      Tcko                  0.313   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/mem_signed256_ivalue<4>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/mem_signed256_ivalue_4
    RAMB16_X2Y9.ADDRA9   net (fanout=2)        0.334   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/mem_signed256_ivalue<4>
    RAMB16_X2Y9.CLKA     Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculatePixOsCPSP/XLXI_5/mem_signed8bit
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_5/mem_signed8bit
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (-0.009ns logic, 0.334ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X4Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X4Y10.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X3Y6.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.933|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 466111 paths, 0 nets, and 76851 connections

Design statistics:
   Minimum period:   9.933ns{1}   (Maximum frequency: 100.675MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 24 18:44:52 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 728 MB



