Assembler report for soc_system
Wed Aug 17 10:54:20 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: E:/SVN/DE1_SoC/CD_DEMO/SoC_FPGA/de1_soc_GHRD/soc_system.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Aug 17 10:54:20 2016 ;
; Revision Name         ; soc_system                            ;
; Top-level Entity Name ; ghrd_top                              ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+-------------------------------------------------------------+
; Assembler Generated Files                                   ;
+-------------------------------------------------------------+
; File Name                                                   ;
+-------------------------------------------------------------+
; E:/SVN/DE1_SoC/CD_DEMO/SoC_FPGA/de1_soc_GHRD/soc_system.sof ;
+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Assembler Device Options: E:/SVN/DE1_SoC/CD_DEMO/SoC_FPGA/de1_soc_GHRD/soc_system.sof ;
+----------------+----------------------------------------------------------------------+
; Option         ; Setting                                                              ;
+----------------+----------------------------------------------------------------------+
; Device         ; 5CSEMA5F31C6                                                         ;
; JTAG usercode  ; 0x0271A25A                                                           ;
; Checksum       ; 0x0271A25A                                                           ;
+----------------+----------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Wed Aug 17 10:54:02 2016
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off soc_system -c soc_system
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file d:/altera/16.0/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Warning (11713): The configuration of the Hard Processor Subsystem (HPS) within this design has changed.
The Preloader software that initializes the HPS requires an update.
Using hps_isw_handoff/soc_system_hps_0/, run the Preloader Support Package Generator to update your Preloader software
Info: Quartus Prime Assembler was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1035 megabytes
    Info: Processing ended: Wed Aug 17 10:54:21 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:15


