Department: ELEC
Course Number: 402
Section: 101
Description: Static CMOS combinational logic circuits. Standard cells design and layout. Memory element (flip-flop and latch) design. Dynamic logic families. Synchronous logic and timing analysis. Power, scaling, and industry trends. Verification. VHDL/Verilog design, layout and synthesis project using CAD tools.
Pre-reqs: CPEN 311.
Credits: 4
Mode of Delivery: In-Person
Requires in Person Attendance: Yes
Term: 1, Days: Tue Thu, Start Time: 17:30, End Time: 19:00, Building: MacLeod, Room: 2002
Instructor: MOLAVI, REZA

Department: ELEC
Course Number: 402
Section: T1A
Description: Static CMOS combinational logic circuits. Standard cells design and layout. Memory element (flip-flop and latch) design. Dynamic logic families. Synchronous logic and timing analysis. Power, scaling, and industry trends. Verification. VHDL/Verilog design, layout and synthesis project using CAD tools.
Pre-reqs: CPEN 311.
Credits: n/a
Mode of Delivery: In-Person
Requires in Person Attendance: Yes
Term: 1, Days: Wed, Start Time: 10:00, End Time: 12:00, Building: Orchard, Room: Commons
Instructor: TBA

Department: ELEC
Course Number: 402
Section: T1W
Description: Static CMOS combinational logic circuits. Standard cells design and layout. Memory element (flip-flop and latch) design. Dynamic logic families. Synchronous logic and timing analysis. Power, scaling, and industry trends. Verification. VHDL/Verilog design, layout and synthesis project using CAD tools.
Pre-reqs: CPEN 311.
Credits: n/a
Mode of Delivery: In-Person
Requires in Person Attendance: Yes
Instructor: TBA

Department: ELEC
Course Number: 402
Section: 1W1
Description: Static CMOS combinational logic circuits. Standard cells design and layout. Memory element (flip-flop and latch) design. Dynamic logic families. Synchronous logic and timing analysis. Power, scaling, and industry trends. Verification. VHDL/Verilog design, layout and synthesis project using CAD tools.
Pre-reqs: CPEN 311.
Credits: 4
Mode of Delivery: In-Person
Requires in Person Attendance: Yes
Instructor: TBA

Department: ELEC
Course Number: 402
Section: T1W
Description: Static CMOS combinational logic circuits. Standard cells design and layout. Memory element (flip-flop and latch) design. Dynamic logic families. Synchronous logic and timing analysis. Power, scaling, and industry trends. Verification. VHDL/Verilog design, layout and synthesis project using CAD tools.
Pre-reqs: CPEN 311.
Credits: n/a
Mode of Delivery: In-Person
Requires in Person Attendance: Yes
Instructor: TBA

