{
  "design": {
    "design_info": {
      "boundary_crc": "0x1C91B81941A1D2FF",
      "device": "xcu55c-fsvh2892-2L-e",
      "gen_directory": "../../../../u55c_test.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "qdma_0": "",
      "util_ds_buf": "",
      "hbm_0": "",
      "axi_mem_intercon": {
        "s00_couplers": {
          "s00_regslice": "",
          "auto_pc": ""
        }
      },
      "constant_1": "",
      "rst_clk_wiz_0_100M": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mdm_1": "",
      "microblaze_0_axi_periph": {
        "s00_couplers": {
          "auto_cc": ""
        }
      },
      "constant_0": "",
      "util_vector_logic_0": "",
      "tiled_mm_0": "",
      "rst_clk_wiz_0_250M": "",
      "axi_mem_intercon_1": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "s01_couplers": {
          "auto_us": ""
        },
        "s02_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        }
      },
      "xlconstant_0": ""
    },
    "interface_ports": {
      "slr0_freerun_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "slr0_freerun_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "slr0_freerun_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "pci_express_x4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pci_express_x4_rxn",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pci_express_x4_rxp",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txn": {
            "physical_name": "pci_express_x4_txn",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "txp": {
            "physical_name": "pci_express_x4_txp",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_refclk_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "pcie_refclk_clk_n",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "pcie_perstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "HBM_CATTRIP_LS": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "115.831"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT2_JITTER": {
            "value": "115.831"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "90.074"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "400"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "slr0_freerun_clk"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "12.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "12.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "12"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "3"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "qdma_0": {
        "vlnv": "xilinx.com:ip:qdma:5.0",
        "ip_revision": "8",
        "xci_name": "design_1_qdma_0_1",
        "xci_path": "ip/design_1_qdma_0_1/design_1_qdma_0_1.xci",
        "inst_hier_path": "qdma_0",
        "parameters": {
          "PCIE_BOARD_INTERFACE": {
            "value": "pci_express_x4"
          },
          "SYS_RST_N_BOARD_INTERFACE": {
            "value": "pcie_perstn"
          },
          "axi_data_width": {
            "value": "256_bit"
          },
          "axilite_master_en": {
            "value": "false"
          },
          "axisten_freq": {
            "value": "250"
          },
          "dma_intf_sel_qdma": {
            "value": "AXI_MM"
          },
          "pl_link_cap_max_link_speed": {
            "value": "16.0_GT/s"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "util_ds_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "design_1_util_ds_buf_0",
        "xci_path": "ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.xci",
        "inst_hier_path": "util_ds_buf",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "pcie_refclk"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "hbm_0": {
        "vlnv": "xilinx.com:ip:hbm:1.0",
        "ip_revision": "15",
        "xci_name": "design_1_hbm_0_0",
        "xci_path": "ip/design_1_hbm_0_0/design_1_hbm_0_0.xci",
        "inst_hier_path": "hbm_0",
        "parameters": {
          "USER_APB_EN": {
            "value": "false"
          },
          "USER_SAXI_01": {
            "value": "true"
          },
          "USER_SAXI_02": {
            "value": "false"
          },
          "USER_SAXI_03": {
            "value": "false"
          },
          "USER_SAXI_04": {
            "value": "false"
          },
          "USER_SAXI_05": {
            "value": "false"
          },
          "USER_SAXI_06": {
            "value": "false"
          },
          "USER_SAXI_07": {
            "value": "false"
          },
          "USER_SAXI_08": {
            "value": "false"
          },
          "USER_SAXI_09": {
            "value": "false"
          },
          "USER_SAXI_10": {
            "value": "false"
          },
          "USER_SAXI_11": {
            "value": "false"
          },
          "USER_SAXI_12": {
            "value": "false"
          },
          "USER_SAXI_13": {
            "value": "false"
          },
          "USER_SAXI_14": {
            "value": "false"
          },
          "USER_SAXI_15": {
            "value": "false"
          }
        },
        "interface_ports": {
          "SAXI_00_8HI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXI_00_8HI"
          },
          "SAXI_01_8HI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXI_01_8HI"
          }
        }
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci",
        "inst_hier_path": "axi_mem_intercon",
        "xci_name": "design_1_axi_mem_intercon_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "30",
                "xci_name": "design_1_s00_regslice_0",
                "xci_path": "ip/design_1_s00_regslice_0/design_1_s00_regslice_0.xci",
                "inst_hier_path": "axi_mem_intercon/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "30",
                "xci_name": "design_1_auto_pc_0",
                "xci_path": "ip/design_1_auto_pc_0/design_1_auto_pc_0.xci",
                "inst_hier_path": "axi_mem_intercon/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_pc": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "constant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
        "inst_hier_path": "constant_1"
      },
      "rst_clk_wiz_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "design_1_rst_clk_wiz_0_100M_1",
        "xci_path": "ip/design_1_rst_clk_wiz_0_100M_1/design_1_rst_clk_wiz_0_100M_1.xci",
        "inst_hier_path": "rst_clk_wiz_0_100M"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "12",
        "xci_name": "design_1_microblaze_0_1",
        "xci_path": "ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "36"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "1"
          },
          "C_USE_FPU": {
            "value": "0"
          },
          "C_USE_MSR_INSTR": {
            "value": "1"
          },
          "C_USE_PCMP_INSTR": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x000FFFFFFFFF",
              "width": "36"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x000FFFFFFFFF",
              "width": "36"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "64G",
              "width": "36"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > design_1 microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "design_1_dlmb_v10_1",
            "xci_path": "ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "design_1_ilmb_v10_1",
            "xci_path": "ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "design_1_dlmb_bram_if_cntlr_1",
            "xci_path": "ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > design_1 microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "design_1_ilmb_bram_if_cntlr_1",
            "xci_path": "ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "7",
            "xci_name": "design_1_lmb_bram_1",
            "xci_path": "ip/design_1_lmb_bram_1/design_1_lmb_bram_1.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "25",
        "xci_name": "design_1_mdm_1_1",
        "xci_path": "ip/design_1_mdm_1_1/design_1_mdm_1_1.xci",
        "inst_hier_path": "mdm_1"
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_microblaze_0_axi_periph_1/design_1_microblaze_0_axi_periph_1.xci",
        "inst_hier_path": "microblaze_0_axi_periph",
        "xci_name": "design_1_microblaze_0_axi_periph_1",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "29",
                "xci_name": "design_1_auto_cc_0",
                "xci_path": "ip/design_1_auto_cc_0/design_1_auto_cc_0.xci",
                "inst_hier_path": "microblaze_0_axi_periph/s00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "constant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "design_1_xlconstant_0_1",
        "xci_path": "ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.xci",
        "inst_hier_path": "constant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "tiled_mm_0": {
        "vlnv": "xilinx.com:hls:tiled_mm:1.0",
        "ip_revision": "2113769349",
        "xci_name": "design_1_tiled_mm_0_0",
        "xci_path": "ip/design_1_tiled_mm_0_0/design_1_tiled_mm_0_0.xci",
        "inst_hier_path": "tiled_mm_0",
        "interface_ports": {
          "m_axi_port_a": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_port_a",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_port_b": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_port_b",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "m_axi_port_c": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_port_c",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_port_a": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_port_b": {
              "range": "16E",
              "width": "64"
            },
            "Data_m_axi_port_c": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "rst_clk_wiz_0_250M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "design_1_rst_clk_wiz_0_250M_0",
        "xci_path": "ip/design_1_rst_clk_wiz_0_250M_0/design_1_rst_clk_wiz_0_250M_0.xci",
        "inst_hier_path": "rst_clk_wiz_0_250M"
      },
      "axi_mem_intercon_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_axi_mem_intercon_1_2/design_1_axi_mem_intercon_1_2.xci",
        "inst_hier_path": "axi_mem_intercon_1",
        "xci_name": "design_1_axi_mem_intercon_1_2",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "31",
            "xci_name": "design_1_xbar_1",
            "xci_path": "ip/design_1_xbar_1/design_1_xbar_1.xci",
            "inst_hier_path": "axi_mem_intercon_1/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "design_1_auto_us_0",
                "xci_path": "ip/design_1_auto_us_0/design_1_auto_us_0.xci",
                "inst_hier_path": "axi_mem_intercon_1/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "design_1_auto_us_1",
                "xci_path": "ip/design_1_auto_us_1/design_1_auto_us_1.xci",
                "inst_hier_path": "axi_mem_intercon_1/s01_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s01_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "30",
                "xci_name": "design_1_auto_us_2",
                "xci_path": "ip/design_1_auto_us_2/design_1_auto_us_2.xci",
                "inst_hier_path": "axi_mem_intercon_1/s02_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s02_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "30",
                "xci_name": "design_1_auto_pc_1",
                "xci_path": "ip/design_1_auto_pc_1/design_1_auto_pc_1.xci",
                "inst_hier_path": "axi_mem_intercon_1/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_mem_intercon_1_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_mem_intercon_1_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_mem_intercon_1": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "axi_mem_intercon_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_mem_intercon_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "design_1_xlconstant_0_3",
        "xci_path": "ip/design_1_xlconstant_0_3/design_1_xlconstant_0_3.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "interface_nets": {
      "axi_mem_intercon_1_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon_1/M00_AXI",
          "hbm_0/SAXI_01_8HI"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "hbm_0/SAXI_00_8HI"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "tiled_mm_0/s_axi_control"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "pcie_refclk_1": {
        "interface_ports": [
          "pcie_refclk",
          "util_ds_buf/CLK_IN_D"
        ]
      },
      "qdma_0_M_AXI": {
        "interface_ports": [
          "qdma_0/M_AXI",
          "axi_mem_intercon/S00_AXI"
        ]
      },
      "qdma_0_pcie_mgt": {
        "interface_ports": [
          "pci_express_x4",
          "qdma_0/pcie_mgt"
        ]
      },
      "slr0_freerun_clk_1": {
        "interface_ports": [
          "slr0_freerun_clk",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "tiled_mm_0_m_axi_port_a": {
        "interface_ports": [
          "tiled_mm_0/m_axi_port_a",
          "axi_mem_intercon_1/S00_AXI"
        ]
      },
      "tiled_mm_0_m_axi_port_b": {
        "interface_ports": [
          "tiled_mm_0/m_axi_port_b",
          "axi_mem_intercon_1/S01_AXI"
        ]
      },
      "tiled_mm_0_m_axi_port_c": {
        "interface_ports": [
          "tiled_mm_0/m_axi_port_c",
          "axi_mem_intercon_1/S02_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "hbm_0/HBM_REF_CLK_0",
          "hbm_0/APB_0_PCLK"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "rst_clk_wiz_0_100M/slowest_sync_clk",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/LMB_Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "rst_clk_wiz_0_250M/slowest_sync_clk",
          "axi_mem_intercon_1/ACLK",
          "axi_mem_intercon_1/S00_ACLK",
          "axi_mem_intercon_1/S01_ACLK",
          "axi_mem_intercon_1/S02_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "tiled_mm_0/ap_clk",
          "axi_mem_intercon_1/M00_ACLK",
          "hbm_0/AXI_01_ACLK"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_100M/dcm_locked",
          "rst_clk_wiz_0_250M/dcm_locked"
        ]
      },
      "constant_0_dout": {
        "ports": [
          "constant_0/dout",
          "util_vector_logic_0/Op2"
        ]
      },
      "constant_1_dout": {
        "ports": [
          "constant_1/dout",
          "qdma_0/tm_dsc_sts_rdy",
          "qdma_0/qsts_out_rdy"
        ]
      },
      "hbm_0_DRAM_0_STAT_CATTRIP": {
        "ports": [
          "hbm_0/DRAM_0_STAT_CATTRIP",
          "util_vector_logic_0/Op1"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_0_100M/mb_debug_sys_rst"
        ]
      },
      "pcie_perstn_1": {
        "ports": [
          "pcie_perstn",
          "qdma_0/sys_rst_n"
        ]
      },
      "qdma_0_axi_aclk": {
        "ports": [
          "qdma_0/axi_aclk",
          "axi_mem_intercon/S00_ACLK",
          "hbm_0/AXI_00_ACLK",
          "axi_mem_intercon/M00_ACLK",
          "axi_mem_intercon/ACLK"
        ]
      },
      "qdma_0_axi_aresetn": {
        "ports": [
          "qdma_0/axi_aresetn",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/ARESETN",
          "hbm_0/AXI_00_ARESET_N"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz_0/reset",
          "rst_clk_wiz_0_100M/ext_reset_in",
          "rst_clk_wiz_0_250M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_0_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_0_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/ARESETN",
          "hbm_0/APB_0_PRESET_N"
        ]
      },
      "rst_clk_wiz_0_250M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_250M/interconnect_aresetn",
          "axi_mem_intercon_1/S00_ARESETN",
          "axi_mem_intercon_1/ARESETN",
          "axi_mem_intercon_1/S01_ARESETN",
          "axi_mem_intercon_1/S02_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "hbm_0/AXI_01_ARESET_N"
        ]
      },
      "rst_clk_wiz_0_250M_peripheral_aresetn1": {
        "ports": [
          "rst_clk_wiz_0_250M/peripheral_aresetn",
          "tiled_mm_0/ap_rst_n",
          "axi_mem_intercon_1/M00_ARESETN"
        ]
      },
      "util_ds_buf_IBUF_DS_ODIV2": {
        "ports": [
          "util_ds_buf/IBUF_DS_ODIV2",
          "qdma_0/sys_clk"
        ]
      },
      "util_ds_buf_IBUF_OUT": {
        "ports": [
          "util_ds_buf/IBUF_OUT",
          "qdma_0/sys_clk_gt"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "HBM_CATTRIP_LS"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout"
        ]
      }
    },
    "addressing": {
      "/qdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_hbm_0_HBM_MEM00": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM00",
                "offset": "0x0000000000000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM01": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM01",
                "offset": "0x0000000020000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM02": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM02",
                "offset": "0x0000000040000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM03": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM03",
                "offset": "0x0000000060000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM04": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM04",
                "offset": "0x0000000080000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM05": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM05",
                "offset": "0x00000000A0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM06": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM06",
                "offset": "0x00000000C0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM07": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM07",
                "offset": "0x00000000E0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM08": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM08",
                "offset": "0x0000000100000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM09": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM09",
                "offset": "0x0000000120000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM10": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM10",
                "offset": "0x0000000140000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM11": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM11",
                "offset": "0x0000000160000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM12": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM12",
                "offset": "0x0000000180000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM13": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM13",
                "offset": "0x00000001A0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM14": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM14",
                "offset": "0x00000001C0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM15": {
                "address_block": "/hbm_0/SAXI_00_8HI/HBM_MEM15",
                "offset": "0x00000001E0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x200000000",
                "range": "8K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_tiled_mm_0_Reg": {
                "address_block": "/tiled_mm_0/s_axi_control/Reg",
                "offset": "0x200010000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/tiled_mm_0": {
        "address_spaces": {
          "Data_m_axi_port_a": {
            "segments": {
              "SEG_hbm_0_HBM_MEM00": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM00",
                "offset": "0x0000000000000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM01": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM01",
                "offset": "0x0000000020000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM02": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM02",
                "offset": "0x0000000040000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM03": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM03",
                "offset": "0x0000000060000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM04": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM04",
                "offset": "0x0000000080000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM05": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM05",
                "offset": "0x00000000A0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM06": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM06",
                "offset": "0x00000000C0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM07": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM07",
                "offset": "0x00000000E0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM08": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM08",
                "offset": "0x0000000100000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM09": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM09",
                "offset": "0x0000000120000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM10": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM10",
                "offset": "0x0000000140000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM11": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM11",
                "offset": "0x0000000160000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM12": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM12",
                "offset": "0x0000000180000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM13": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM13",
                "offset": "0x00000001A0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM14": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM14",
                "offset": "0x00000001C0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM15": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM15",
                "offset": "0x00000001E0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_port_b": {
            "segments": {
              "SEG_hbm_0_HBM_MEM00": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM00",
                "offset": "0x0000000000000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM01": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM01",
                "offset": "0x0000000020000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM02": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM02",
                "offset": "0x0000000040000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM03": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM03",
                "offset": "0x0000000060000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM04": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM04",
                "offset": "0x0000000080000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM05": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM05",
                "offset": "0x00000000A0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM06": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM06",
                "offset": "0x00000000C0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM07": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM07",
                "offset": "0x00000000E0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM08": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM08",
                "offset": "0x0000000100000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM09": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM09",
                "offset": "0x0000000120000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM10": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM10",
                "offset": "0x0000000140000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM11": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM11",
                "offset": "0x0000000160000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM12": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM12",
                "offset": "0x0000000180000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM13": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM13",
                "offset": "0x00000001A0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM14": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM14",
                "offset": "0x00000001C0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM15": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM15",
                "offset": "0x00000001E0000000",
                "range": "512M"
              }
            }
          },
          "Data_m_axi_port_c": {
            "segments": {
              "SEG_hbm_0_HBM_MEM00": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM00",
                "offset": "0x0000000000000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM01": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM01",
                "offset": "0x0000000020000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM02": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM02",
                "offset": "0x0000000040000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM03": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM03",
                "offset": "0x0000000060000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM04": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM04",
                "offset": "0x0000000080000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM05": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM05",
                "offset": "0x00000000A0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM06": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM06",
                "offset": "0x00000000C0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM07": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM07",
                "offset": "0x00000000E0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM08": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM08",
                "offset": "0x0000000100000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM09": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM09",
                "offset": "0x0000000120000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM10": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM10",
                "offset": "0x0000000140000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM11": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM11",
                "offset": "0x0000000160000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM12": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM12",
                "offset": "0x0000000180000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM13": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM13",
                "offset": "0x00000001A0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM14": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM14",
                "offset": "0x00000001C0000000",
                "range": "512M"
              },
              "SEG_hbm_0_HBM_MEM15": {
                "address_block": "/hbm_0/SAXI_01_8HI/HBM_MEM15",
                "offset": "0x00000001E0000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}