###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       107958   # Number of WRITE/WRITEP commands
num_reads_done                 =      1924672   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1495657   # Number of read row buffer hits
num_read_cmds                  =      1924666   # Number of READ/READP commands
num_writes_done                =       107962   # Number of read requests issued
num_write_row_hits             =        71533   # Number of write row buffer hits
num_act_cmds                   =       469043   # Number of ACT commands
num_pre_cmds                   =       469014   # Number of PRE commands
num_ondemand_pres              =       442618   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9623282   # Cyles of rank active rank.0
rank_active_cycles.1           =      9500216   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       376718   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       499784   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1888510   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        61568   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        20858   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13994   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11897   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8182   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5566   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4022   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2929   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2381   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        12758   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           29   # Write cmd latency (cycles)
write_latency[80-99]           =           80   # Write cmd latency (cycles)
write_latency[100-119]         =          111   # Write cmd latency (cycles)
write_latency[120-139]         =          187   # Write cmd latency (cycles)
write_latency[140-159]         =          231   # Write cmd latency (cycles)
write_latency[160-179]         =          341   # Write cmd latency (cycles)
write_latency[180-199]         =          382   # Write cmd latency (cycles)
write_latency[200-]            =       106572   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       382911   # Read request latency (cycles)
read_latency[40-59]            =       170792   # Read request latency (cycles)
read_latency[60-79]            =       195525   # Read request latency (cycles)
read_latency[80-99]            =       128839   # Read request latency (cycles)
read_latency[100-119]          =       105610   # Read request latency (cycles)
read_latency[120-139]          =        95497   # Read request latency (cycles)
read_latency[140-159]          =        75512   # Read request latency (cycles)
read_latency[160-179]          =        63026   # Read request latency (cycles)
read_latency[180-199]          =        54458   # Read request latency (cycles)
read_latency[200-]             =       652490   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.38926e+08   # Write energy
read_energy                    =  7.76025e+09   # Read energy
act_energy                     =   1.2833e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.80825e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.39896e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00493e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92813e+09   # Active standby energy rank.1
average_read_latency           =      263.815   # Average read request latency (cycles)
average_interarrival           =      4.91965   # Average request interarrival latency (cycles)
total_energy                   =  2.26409e+10   # Total energy (pJ)
average_power                  =      2264.09   # Average power (mW)
average_bandwidth              =      17.3451   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       106446   # Number of WRITE/WRITEP commands
num_reads_done                 =      1941333   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1531842   # Number of read row buffer hits
num_read_cmds                  =      1941329   # Number of READ/READP commands
num_writes_done                =       106463   # Number of read requests issued
num_write_row_hits             =        72447   # Number of write row buffer hits
num_act_cmds                   =       446744   # Number of ACT commands
num_pre_cmds                   =       446714   # Number of PRE commands
num_ondemand_pres              =       420166   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9591062   # Cyles of rank active rank.0
rank_active_cycles.1           =      9550041   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       408938   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       449959   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1903342   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        61727   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        20872   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14184   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11937   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8235   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5598   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4013   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3036   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2366   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        12550   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =           18   # Write cmd latency (cycles)
write_latency[60-79]           =           47   # Write cmd latency (cycles)
write_latency[80-99]           =           92   # Write cmd latency (cycles)
write_latency[100-119]         =          122   # Write cmd latency (cycles)
write_latency[120-139]         =          207   # Write cmd latency (cycles)
write_latency[140-159]         =          308   # Write cmd latency (cycles)
write_latency[160-179]         =          360   # Write cmd latency (cycles)
write_latency[180-199]         =          412   # Write cmd latency (cycles)
write_latency[200-]            =       104872   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       411205   # Read request latency (cycles)
read_latency[40-59]            =       177998   # Read request latency (cycles)
read_latency[60-79]            =       199207   # Read request latency (cycles)
read_latency[80-99]            =       129474   # Read request latency (cycles)
read_latency[100-119]          =       106118   # Read request latency (cycles)
read_latency[120-139]          =        94011   # Read request latency (cycles)
read_latency[140-159]          =        73753   # Read request latency (cycles)
read_latency[160-179]          =        61675   # Read request latency (cycles)
read_latency[180-199]          =        52477   # Read request latency (cycles)
read_latency[200-]             =       635405   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.31378e+08   # Write energy
read_energy                    =  7.82744e+09   # Read energy
act_energy                     =  1.22229e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.9629e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.1598e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98482e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95923e+09   # Active standby energy rank.1
average_read_latency           =      261.995   # Average read request latency (cycles)
average_interarrival           =      4.88315   # Average request interarrival latency (cycles)
total_energy                   =  2.26421e+10   # Total energy (pJ)
average_power                  =      2264.21   # Average power (mW)
average_bandwidth              =      17.4745   # Average bandwidth
