<stg><name>serializeSignature</name>


<trans_list>

<trans id="233" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1869" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1869" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1874" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1874" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1883" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1883" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1894" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1894" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1899" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1899" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="14" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="1"/>
<literal name="icmp_ln1909" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="1"/>
<literal name="icmp_ln1909" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="16" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="20" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="21" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader22.preheader:0  %sigBytes_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %sigBytes_offset)

]]></Node>
<StgValue><ssdm name="sigBytes_offset_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="64">
<![CDATA[
.preheader22.preheader:1  %trunc_ln1870 = trunc i64 %sigBytes_offset_read to i17

]]></Node>
<StgValue><ssdm name="trunc_ln1870"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:2  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader22:0  %loop_0 = phi i6 [ %loop, %0 ], [ 0, %.preheader22.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader22:2  %icmp_ln1869 = icmp eq i6 %loop_0, -9

]]></Node>
<StgValue><ssdm name="icmp_ln1869"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader22:3  %loop = add i6 %loop_0, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:4  br i1 %icmp_ln1869, label %.preheader12.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln1869"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1869" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln1870 = zext i6 %loop_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1870"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1869" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sig_0_challengeBits_3 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln1870

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1869" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="6">
<![CDATA[
:3  %sig_0_challengeBits_4 = load i8* %sig_0_challengeBits_3, align 1

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1869" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln1874"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="6">
<![CDATA[
:1  %zext_ln1870_1 = zext i6 %loop_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1870_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="6">
<![CDATA[
:3  %sig_0_challengeBits_4 = load i8* %sig_0_challengeBits_3, align 1

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %add_ln1870 = add i17 %zext_ln1870_1, %trunc_ln1870

]]></Node>
<StgValue><ssdm name="add_ln1870"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="17">
<![CDATA[
:5  %zext_ln1870_2 = zext i17 %add_ln1870 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1870_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sigBytes_addr = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1870_2

]]></Node>
<StgValue><ssdm name="sigBytes_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
:7  store i8 %sig_0_challengeBits_4, i8* %sigBytes_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln1870"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln1869"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader12:0  %loop_1 = phi i6 [ %loop_7, %1 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="loop_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader12:1  %icmp_ln1874 = icmp eq i6 %loop_1, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1874"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader12:3  %loop_7 = add i6 %loop_1, 1

]]></Node>
<StgValue><ssdm name="loop_7"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %icmp_ln1874, label %.preheader11.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln1874"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln1875 = zext i6 %loop_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1875"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sig_0_salt_addr = getelementptr [32 x i8]* %sig_0_salt, i64 0, i64 %zext_ln1875

]]></Node>
<StgValue><ssdm name="sig_0_salt_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
:3  %sig_0_salt_load = load i8* %sig_0_salt_addr, align 1

]]></Node>
<StgValue><ssdm name="sig_0_salt_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1874" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln1878"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="6">
<![CDATA[
:1  %zext_ln1875_1 = zext i6 %loop_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1875_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
:3  %sig_0_salt_load = load i8* %sig_0_salt_addr, align 1

]]></Node>
<StgValue><ssdm name="sig_0_salt_load"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln1875 = add i7 %zext_ln1875_1, 55

]]></Node>
<StgValue><ssdm name="add_ln1875"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="7">
<![CDATA[
:5  %zext_ln1875_2 = zext i7 %add_ln1875 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1875_2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %add_ln1875_1 = add i17 %zext_ln1875_2, %trunc_ln1870

]]></Node>
<StgValue><ssdm name="add_ln1875_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="17">
<![CDATA[
:7  %zext_ln1875_3 = zext i17 %add_ln1875_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1875_3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sigBytes_addr_1 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1875_3

]]></Node>
<StgValue><ssdm name="sigBytes_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
:9  store i8 %sig_0_salt_load, i8* %sigBytes_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln1875"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln1874"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader11:0  %p_01_rec = phi i16 [ %add_ln1922, %._crit_edge23 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="p_01_rec"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader11:1  %round_assign = phi i8 [ %i, %._crit_edge23 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="round_assign"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader11:2  %phi_mul = phi i15 [ %add_ln1878, %._crit_edge23 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11:3  %add_ln1878 = add i15 %phi_mul, 75

]]></Node>
<StgValue><ssdm name="add_ln1878"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader11:4  %tmp = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %round_assign, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="12">
<![CDATA[
.preheader11:5  %zext_ln1884 = zext i12 %tmp to i13

]]></Node>
<StgValue><ssdm name="zext_ln1884"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader11:6  %tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %round_assign, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="13">
<![CDATA[
.preheader11:7  %zext_ln1878 = zext i13 %tmp_s to i14

]]></Node>
<StgValue><ssdm name="zext_ln1878"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:8  %icmp_ln1878 = icmp eq i8 %round_assign, -37

]]></Node>
<StgValue><ssdm name="icmp_ln1878"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:9  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:10  %i = add i8 %round_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:11  br i1 %icmp_ln1878, label %._crit_edge, label %2

]]></Node>
<StgValue><ssdm name="br_ln1878"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %trunc_ln4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln54 = zext i6 %trunc_ln4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sig_0_challengeBits_5 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_5"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="6">
<![CDATA[
:5  %sig_0_challengeBits_6 = load i8* %sig_0_challengeBits_5, align 1

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_6"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:0  %add_ln1928 = add i16 %p_01_rec, 87

]]></Node>
<StgValue><ssdm name="add_ln1928"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16">
<![CDATA[
._crit_edge:1  ret i16 %add_ln1928

]]></Node>
<StgValue><ssdm name="ret_ln1929"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="8">
<![CDATA[
:0  %trunc_ln386 = trunc i8 %round_assign to i2

]]></Node>
<StgValue><ssdm name="trunc_ln386"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:1  %bitNumber_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386, i1 false)

]]></Node>
<StgValue><ssdm name="bitNumber_assign"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="6">
<![CDATA[
:5  %sig_0_challengeBits_6 = load i8* %sig_0_challengeBits_5, align 1

]]></Node>
<StgValue><ssdm name="sig_0_challengeBits_6"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %xor_ln54 = xor i3 %bitNumber_assign, -2

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="3">
<![CDATA[
:7  %zext_ln54_3 = zext i3 %xor_ln54 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %lshr_ln54 = lshr i8 %sig_0_challengeBits_6, %zext_ln54_3

]]></Node>
<StgValue><ssdm name="lshr_ln54"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8">
<![CDATA[
:9  %trunc_ln386_2 = trunc i8 %lshr_ln54 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln386_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %xor_ln54_2 = xor i3 %bitNumber_assign, -1

]]></Node>
<StgValue><ssdm name="xor_ln54_2"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="3">
<![CDATA[
:11  %zext_ln54_4 = zext i3 %xor_ln54_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %lshr_ln54_2 = lshr i8 %sig_0_challengeBits_6, %zext_ln54_4

]]></Node>
<StgValue><ssdm name="lshr_ln54_2"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8">
<![CDATA[
:13  %trunc_ln54 = trunc i8 %lshr_ln54_2 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  %challenge = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_2, i1 %trunc_ln54)

]]></Node>
<StgValue><ssdm name="challenge"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="2">
<![CDATA[
:15  %zext_ln386 = zext i2 %challenge to i3

]]></Node>
<StgValue><ssdm name="zext_ln386"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="16">
<![CDATA[
:16  %zext_ln1878_1 = zext i16 %p_01_rec to i17

]]></Node>
<StgValue><ssdm name="zext_ln1878_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:17  %add_ln1884 = add i17 %trunc_ln1870, %zext_ln1878_1

]]></Node>
<StgValue><ssdm name="add_ln1884"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %3

]]></Node>
<StgValue><ssdm name="br_ln1883"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %loop_2 = phi i6 [ 0, %2 ], [ %loop_8, %4 ]

]]></Node>
<StgValue><ssdm name="loop_2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln1883 = icmp eq i6 %loop_2, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1883"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %loop_8 = add i6 %loop_2, 1

]]></Node>
<StgValue><ssdm name="loop_8"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1883, label %.preheader10.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln1883"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="6">
<![CDATA[
:0  %zext_ln1884_4 = zext i6 %loop_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1884_4"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %add_ln1884_3 = add i14 %zext_ln1878, %zext_ln1884_4

]]></Node>
<StgValue><ssdm name="add_ln1884_3"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="14">
<![CDATA[
:2  %zext_ln1884_5 = zext i14 %add_ln1884_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1884_5"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sig_0_proofs_view3C_1 = getelementptr [7008 x i8]* %sig_0_proofs_view3C, i64 0, i64 %zext_ln1884_5

]]></Node>
<StgValue><ssdm name="sig_0_proofs_view3C_1"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="13">
<![CDATA[
:5  %sig_0_proofs_view3C_2 = load i8* %sig_0_proofs_view3C_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_view3C_2"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln1894"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="6">
<![CDATA[
:4  %zext_ln1884_1 = zext i6 %loop_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1884_1"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="13">
<![CDATA[
:5  %sig_0_proofs_view3C_2 = load i8* %sig_0_proofs_view3C_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_view3C_2"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln1884_2 = add i7 %zext_ln1884_1, -41

]]></Node>
<StgValue><ssdm name="add_ln1884_2"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="7">
<![CDATA[
:7  %zext_ln1884_2 = zext i7 %add_ln1884_2 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1884_2"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %add_ln1884_1 = add i17 %add_ln1884, %zext_ln1884_2

]]></Node>
<StgValue><ssdm name="add_ln1884_1"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="17">
<![CDATA[
:9  %zext_ln1884_3 = zext i17 %add_ln1884_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1884_3"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %sigBytes_addr_2 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1884_3

]]></Node>
<StgValue><ssdm name="sigBytes_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
:11  store i8 %sig_0_proofs_view3C_2, i8* %sigBytes_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln1884"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %3

]]></Node>
<StgValue><ssdm name="br_ln1883"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader10:0  %loop_3 = phi i7 [ %loop_9, %5 ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="loop_3"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10:1  %icmp_ln1894 = icmp eq i7 %loop_3, -53

]]></Node>
<StgValue><ssdm name="icmp_ln1894"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10:3  %loop_9 = add i7 %loop_3, 1

]]></Node>
<StgValue><ssdm name="loop_9"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:4  br i1 %icmp_ln1894, label %.preheader3.preheader, label %5

]]></Node>
<StgValue><ssdm name="br_ln1894"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln1895 = zext i7 %loop_3 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1895"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln1895 = add i15 %phi_mul, %zext_ln1895

]]></Node>
<StgValue><ssdm name="add_ln1895"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln1895_4 = zext i15 %add_ln1895 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1895_4"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sig_0_proofs_commun_1 = getelementptr [16425 x i8]* %sig_0_proofs_commun, i64 0, i64 %zext_ln1895_4

]]></Node>
<StgValue><ssdm name="sig_0_proofs_commun_1"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="15">
<![CDATA[
:5  %sig_0_proofs_commun_2 = load i8* %sig_0_proofs_commun_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_commun_2"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1894" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln1899"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="7">
<![CDATA[
:4  %zext_ln1895_1 = zext i7 %loop_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1895_1"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="15">
<![CDATA[
:5  %sig_0_proofs_commun_2 = load i8* %sig_0_proofs_commun_1, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_commun_2"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %add_ln1895_1 = add i8 %zext_ln1895_1, 119

]]></Node>
<StgValue><ssdm name="add_ln1895_1"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="8">
<![CDATA[
:7  %zext_ln1895_2 = zext i8 %add_ln1895_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1895_2"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %add_ln1895_2 = add i17 %add_ln1884, %zext_ln1895_2

]]></Node>
<StgValue><ssdm name="add_ln1895_2"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="17">
<![CDATA[
:9  %zext_ln1895_3 = zext i17 %add_ln1895_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1895_3"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %sigBytes_addr_3 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1895_3

]]></Node>
<StgValue><ssdm name="sigBytes_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
:11  store i8 %sig_0_proofs_commun_2, i8* %sigBytes_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln1895"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln1894"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3:0  %loop_4 = phi i5 [ %loop_10, %6 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="loop_4"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:1  %icmp_ln1899 = icmp eq i5 %loop_4, -16

]]></Node>
<StgValue><ssdm name="icmp_ln1899"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %loop_10 = add i5 %loop_4, 1

]]></Node>
<StgValue><ssdm name="loop_10"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln1899, label %.preheader2.preheader, label %6

]]></Node>
<StgValue><ssdm name="br_ln1899"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="5">
<![CDATA[
:0  %zext_ln1900 = zext i5 %loop_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1900"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %add_ln1900 = add i13 %zext_ln1884, %zext_ln1900

]]></Node>
<StgValue><ssdm name="add_ln1900"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="13">
<![CDATA[
:2  %zext_ln1900_4 = zext i13 %add_ln1900 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1900_4"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sig_0_proofs_seed1_s = getelementptr [3504 x i8]* %sig_0_proofs_seed1, i64 0, i64 %zext_ln1900_4

]]></Node>
<StgValue><ssdm name="sig_0_proofs_seed1_s"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="12">
<![CDATA[
:5  %sig_0_proofs_seed1_1 = load i8* %sig_0_proofs_seed1_s, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_seed1_1"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln1904"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="5">
<![CDATA[
:4  %zext_ln1900_1 = zext i5 %loop_4 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1900_1"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="12">
<![CDATA[
:5  %sig_0_proofs_seed1_1 = load i8* %sig_0_proofs_seed1_s, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_seed1_1"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln1900_1 = add i7 %zext_ln1900_1, -62

]]></Node>
<StgValue><ssdm name="add_ln1900_1"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="7">
<![CDATA[
:7  %sext_ln1900 = sext i7 %add_ln1900_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1900"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="8">
<![CDATA[
:8  %zext_ln1900_2 = zext i8 %sext_ln1900 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1900_2"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %add_ln1900_2 = add i17 %add_ln1884, %zext_ln1900_2

]]></Node>
<StgValue><ssdm name="add_ln1900_2"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="17">
<![CDATA[
:10  %zext_ln1900_3 = zext i17 %add_ln1900_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1900_3"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %sigBytes_addr_4 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1900_3

]]></Node>
<StgValue><ssdm name="sigBytes_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
:12  store i8 %sig_0_proofs_seed1_1, i8* %sigBytes_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln1900"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln1899"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:0  %loop_5 = phi i5 [ %loop_11, %7 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="loop_5"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:1  %icmp_ln1904 = icmp eq i5 %loop_5, -16

]]></Node>
<StgValue><ssdm name="icmp_ln1904"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3  %loop_11 = add i5 %loop_5, 1

]]></Node>
<StgValue><ssdm name="loop_11"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln1904, label %8, label %7

]]></Node>
<StgValue><ssdm name="br_ln1904"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="5">
<![CDATA[
:0  %zext_ln1905 = zext i5 %loop_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1905"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %add_ln1905 = add i13 %zext_ln1884, %zext_ln1905

]]></Node>
<StgValue><ssdm name="add_ln1905"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="13">
<![CDATA[
:2  %zext_ln1905_4 = zext i13 %add_ln1905 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1905_4"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sig_0_proofs_seed2_s = getelementptr [3504 x i8]* %sig_0_proofs_seed2, i64 0, i64 %zext_ln1905_4

]]></Node>
<StgValue><ssdm name="sig_0_proofs_seed2_s"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="5">
<![CDATA[
:4  %zext_ln1905_1 = zext i5 %loop_5 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1905_1"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="12">
<![CDATA[
:5  %sig_0_proofs_seed2_1 = load i8* %sig_0_proofs_seed2_s, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_seed2_1"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln1905_1 = add i7 %zext_ln1905_1, -46

]]></Node>
<StgValue><ssdm name="add_ln1905_1"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="7">
<![CDATA[
:7  %sext_ln1905 = sext i7 %add_ln1905_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln1905"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="8">
<![CDATA[
:8  %zext_ln1905_2 = zext i8 %sext_ln1905 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1905_2"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %add_ln1905_2 = add i17 %add_ln1884, %zext_ln1905_2

]]></Node>
<StgValue><ssdm name="add_ln1905_2"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln1909 = add i3 %zext_ln386, -1

]]></Node>
<StgValue><ssdm name="add_ln1909"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_16 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln1909, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln1909 = icmp eq i2 %tmp_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1909"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln1909, label %.preheader.preheader, label %._crit_edge23

]]></Node>
<StgValue><ssdm name="br_ln1909"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="1"/>
<literal name="icmp_ln1909" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:0  %add_ln1913 = add i16 %p_01_rec, 226

]]></Node>
<StgValue><ssdm name="add_ln1913"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1904" val="1"/>
<literal name="icmp_ln1909" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1911"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="175" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="12">
<![CDATA[
:5  %sig_0_proofs_seed2_1 = load i8* %sig_0_proofs_seed2_s, align 1

]]></Node>
<StgValue><ssdm name="sig_0_proofs_seed2_1"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="17">
<![CDATA[
:10  %zext_ln1905_3 = zext i17 %add_ln1905_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1905_3"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %sigBytes_addr_5 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1905_3

]]></Node>
<StgValue><ssdm name="sigBytes_addr_5"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
:12  store i8 %sig_0_proofs_seed2_1, i8* %sigBytes_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln1905"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln1904"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %loop_6 = phi i5 [ %loop_12, %9 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop_6"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader:1  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_6, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp_17, label %._crit_edge23.loopexit, label %9

]]></Node>
<StgValue><ssdm name="br_ln1911"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %trunc_ln7 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_6, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:1  %tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %round_assign, i2 %trunc_ln7)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln1912 = zext i10 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1912"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sig_0_proofs_inputS_1 = getelementptr [876 x i32]* %sig_0_proofs_inputS, i64 0, i64 %zext_ln1912

]]></Node>
<StgValue><ssdm name="sig_0_proofs_inputS_1"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
:4  %temp = load i32* %sig_0_proofs_inputS_1, align 4

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23.loopexit:0  br label %._crit_edge23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="190" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
:4  %temp = load i32* %sig_0_proofs_inputS_1, align 4

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32">
<![CDATA[
:5  %trunc_ln1913 = trunc i32 %temp to i8

]]></Node>
<StgValue><ssdm name="trunc_ln1913"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="5">
<![CDATA[
:6  %zext_ln1913 = zext i5 %loop_6 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1913"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln1913_1 = add i16 %add_ln1913, %zext_ln1913

]]></Node>
<StgValue><ssdm name="add_ln1913_1"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="17" op_0_bw="16">
<![CDATA[
:8  %zext_ln1913_1 = zext i16 %add_ln1913_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1913_1"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %add_ln1913_2 = add i17 %zext_ln1913_1, %trunc_ln1870

]]></Node>
<StgValue><ssdm name="add_ln1913_2"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="17">
<![CDATA[
:10  %zext_ln1913_2 = zext i17 %add_ln1913_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1913_2"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %sigBytes_addr_6 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1913_2

]]></Node>
<StgValue><ssdm name="sigBytes_addr_6"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
:12  store i8 %trunc_ln1913, i8* %sigBytes_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln1913"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="5">
<![CDATA[
:14  %trunc_ln1911 = trunc i5 %loop_6 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln1911"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:41  %loop_12 = add i5 4, %loop_6

]]></Node>
<StgValue><ssdm name="loop_12"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %or_ln1915 = or i4 %trunc_ln1911, 1

]]></Node>
<StgValue><ssdm name="or_ln1915"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="4">
<![CDATA[
:16  %zext_ln1915 = zext i4 %or_ln1915 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1915"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %add_ln1915 = add i16 %add_ln1913, %zext_ln1915

]]></Node>
<StgValue><ssdm name="add_ln1915"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="16">
<![CDATA[
:18  %zext_ln1915_1 = zext i16 %add_ln1915 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1915_1"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19  %add_ln1915_1 = add i17 %zext_ln1915_1, %trunc_ln1870

]]></Node>
<StgValue><ssdm name="add_ln1915_1"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="17">
<![CDATA[
:20  %zext_ln1915_2 = zext i17 %add_ln1915_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1915_2"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %sigBytes_addr_7 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1915_2

]]></Node>
<StgValue><ssdm name="sigBytes_addr_7"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="16" op_2_bw="0">
<![CDATA[
:22  store i8 %trunc_ln9, i8* %sigBytes_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln1915"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %or_ln1917 = or i4 %trunc_ln1911, 2

]]></Node>
<StgValue><ssdm name="or_ln1917"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="4">
<![CDATA[
:25  %zext_ln1917 = zext i4 %or_ln1917 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1917"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  %add_ln1917 = add i16 %add_ln1913, %zext_ln1917

]]></Node>
<StgValue><ssdm name="add_ln1917"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="17" op_0_bw="16">
<![CDATA[
:27  %zext_ln1917_1 = zext i16 %add_ln1917 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1917_1"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:28  %add_ln1917_1 = add i17 %zext_ln1917_1, %trunc_ln1870

]]></Node>
<StgValue><ssdm name="add_ln1917_1"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:33  %or_ln1919 = or i4 %trunc_ln1911, 3

]]></Node>
<StgValue><ssdm name="or_ln1919"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="4">
<![CDATA[
:34  %zext_ln1919 = zext i4 %or_ln1919 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1919"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35  %add_ln1919 = add i16 %add_ln1913, %zext_ln1919

]]></Node>
<StgValue><ssdm name="add_ln1919"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="17" op_0_bw="16">
<![CDATA[
:36  %zext_ln1919_1 = zext i16 %add_ln1919 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1919_1"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:37  %add_ln1919_1 = add i17 %zext_ln1919_1, %trunc_ln1870

]]></Node>
<StgValue><ssdm name="add_ln1919_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="17">
<![CDATA[
:29  %zext_ln1917_2 = zext i17 %add_ln1917_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1917_2"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %sigBytes_addr_8 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1917_2

]]></Node>
<StgValue><ssdm name="sigBytes_addr_8"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="16" op_2_bw="0">
<![CDATA[
:31  store i8 %trunc_ln, i8* %sigBytes_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln1917"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="17">
<![CDATA[
:38  %zext_ln1919_2 = zext i17 %add_ln1919_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1919_2"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %sigBytes_addr_9 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1919_2

]]></Node>
<StgValue><ssdm name="sigBytes_addr_9"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="16" op_2_bw="0">
<![CDATA[
:40  store i8 %trunc_ln1, i8* %sigBytes_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln1919"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1911"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge23:0  %p_sum5_pn = phi i8 [ -117, %8 ], [ -101, %._crit_edge23.loopexit ]

]]></Node>
<StgValue><ssdm name="p_sum5_pn"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge23:1  %zext_ln1922 = zext i8 %p_sum5_pn to i16

]]></Node>
<StgValue><ssdm name="zext_ln1922"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge23:2  %add_ln1922 = add i16 %zext_ln1922, %p_01_rec

]]></Node>
<StgValue><ssdm name="add_ln1922"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23:3  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln1878"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
