// Seed: 3686800764
module module_1 (
    input supply1 id_0,
    output wor flow,
    input wor id_2,
    output wand id_3,
    output wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri0 module_0,
    input wor id_9,
    input tri0 id_10,
    output wire id_11
);
  assign id_1 = ~id_10;
  assign id_4 = 1;
  id_13 :
  assert property (@(posedge 1) 1)
  else $display;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    input  wire  id_2,
    output wor   id_3,
    output tri   id_4
);
  id_6 :
  assert property (@(posedge id_2) id_4++)
  else $display(1);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_2,
      id_3,
      id_6,
      id_2,
      id_6,
      id_6,
      id_2,
      id_6,
      id_6,
      id_3
  );
  assign modCall_1.type_8 = 0;
endmodule
