# Configuration for Verilog optimization
max_iterations: 50
checkpoint_interval: 10
log_level: "INFO"
language: "verilog"
file_suffix: ".v"

# LLM configuration
llm:
  models:
    - name: "gemma-local"
      model_path: "/home/jonathan13/GemmaEvolve/gemma-3-12b-it-Q8_0.gguf"
      n_ctx: 8192
      n_gpu_layers: -1
      temperature: 0.7
      top_p: 0.95
      max_tokens: 4096
      
  # Use the same model for evaluation
  evaluator_models:
    - name: "gemma-local" 
      model_path: "/home/jonathan13/GemmaEvolve/gemma-3-12b-it-Q8_0.gguf"
      n_ctx: 8192
      n_gpu_layers: -1
      temperature: 0.7
      top_p: 0.95
      max_tokens: 4096

# Prompt configuration
prompt:
  system_message: |
    You are an expert Hardware Design Engineer. Your task is to implement a Verilog module based on the following description.

    Description:
    In this question, you will design a circuit for an 8x1 memory, where
    writing to the memory is accomplished by shifting-in bits, and reading is
    "random access", as in a typical RAM. You will then use the circuit to
    realize a 3-input logic function. First, create an 8-bit shift register
    with 8 D-type flip-flops. Label the flip-flop outputs from Q[0]...Q[7].
    The shift register input should be called S, which feeds the input of
    Q[0] (MSB is shifted in first). The enable input is synchronous active
    high and controls whether to shift. Extend the circuit to have 3
    additional inputs A,B,C and an output Z. The circuit's behaviour should
    be as follows: when ABC is 000, Z=Q[0], when ABC is 001, Z=Q[1], and so
    on. Your circuit should contain ONLY the 8-bit shift register, and
    multiplexers.

    Interface:
    module TopModule (
      input clk,
      input enable,
      input S,
      input A,
      input B,
      input C,
      output reg Z
    );

    Requirements:
    - Implement the module logic using `assign` statements where possible.
    - Follow Verilog-2001 standards.
    - Output ONLY the Verilog module code.
    - Do NOT include the testbench.

  # Reduce context usage
  num_top_programs: 0
  num_diverse_programs: 0
  include_artifacts: false

# Database configuration
database:
  population_size: 10 
  archive_size: 5
  num_islands: 1
  programs_per_island: 10
  elite_selection_ratio: 0.2
  exploitation_ratio: 0.7
  
  # Embedding model (CPU offloaded)
  embedding_model: "embedding_models/Nomic-Embed-Code/nomic-embed-code-q5_k_m.gguf"
  similarity_threshold: 0.95

# Evaluator configuration
evaluator:
  timeout: 30
  parallel_evaluations: 2

# Evolution settings
diff_based_evolution: false 
max_code_length: 5000
