
---------- Begin Simulation Statistics ----------
final_tick                                11192628500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100711                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664316                       # Number of bytes of host memory used
host_op_rate                                   125235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   153.20                       # Real time elapsed on the host
host_tick_rate                               73059880                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15428712                       # Number of instructions simulated
sim_ops                                      19185756                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011193                       # Number of seconds simulated
sim_ticks                                 11192628500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 101972446                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12465235                       # number of cc regfile writes
system.cpu.committedInsts                    15428712                       # Number of Instructions Simulated
system.cpu.committedOps                      19185756                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.450883                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.450883                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           53763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1095833                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5364700                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.277680                       # Inst execution rate
system.cpu.iew.exec_refs                     10267276                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3715875                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2192749                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8556765                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              81446                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            424588                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5420742                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            39171638                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6551401                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1760743                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              28601201                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17071                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                126165                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 892896                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                143074                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            182                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       738857                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         356976                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26767191                       # num instructions consuming a value
system.cpu.iew.wb_count                      27382447                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.503965                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13489735                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.223236                       # insts written-back per cycle
system.cpu.iew.wb_sent                       27774801                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 29661447                       # number of integer regfile reads
system.cpu.int_regfile_writes                16697442                       # number of integer regfile writes
system.cpu.ipc                               0.689235                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.689235                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                40      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19120226     62.97%     62.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                39685      0.13%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7131786     23.49%     86.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4070207     13.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30361944                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      562230                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018518                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   78036     13.88%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     13.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 209931     37.34%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                274263     48.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30924134                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           83809675                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     27382447                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          59157696                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   39050159                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30361944                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              121479                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        19985881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            192062                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          31392                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     51755058                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      22331495                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.359602                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.918970                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12093787     54.16%     54.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2769843     12.40%     66.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2227619      9.98%     76.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1705775      7.64%     84.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1383426      6.19%     90.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1040109      4.66%     95.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              638970      2.86%     97.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              324259      1.45%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              147707      0.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        22331495                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.356337                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            243946                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           359848                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8556765                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5420742                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                80235759                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 160125                       # number of misc regfile writes
system.cpu.numCycles                         22385258                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            5423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                 10023                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22240                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          108                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       146514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       294487                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10163838                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6905512                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            883037                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3705093                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3327931                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             89.820444                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1150508                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              60090                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          686256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             509810                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           176446                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         8406                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        20001064                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           90087                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            882730                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     19348060                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.991611                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.899595                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12613098     65.19%     65.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         2550227     13.18%     78.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1605682      8.30%     86.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          761740      3.94%     90.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          465945      2.41%     93.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          256770      1.33%     94.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          283142      1.46%     95.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          199185      1.03%     96.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          612271      3.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     19348060                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             15428712                       # Number of instructions committed
system.cpu.commit.opsCommitted               19185756                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     6901681                       # Number of memory references committed
system.cpu.commit.loads                       4103988                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       40033                       # Number of memory barriers committed
system.cpu.commit.branches                    3814084                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16503687                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                465508                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     12259631     63.90%     63.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        24444      0.13%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      4103988     21.39%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      2797693     14.58%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19185756                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        612271                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      8069676                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8069676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8069676                       # number of overall hits
system.cpu.dcache.overall_hits::total         8069676                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       493308                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         493308                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       493308                       # number of overall misses
system.cpu.dcache.overall_misses::total        493308                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14252407990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14252407990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14252407990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14252407990                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8562984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8562984                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8562984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8562984                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057609                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057609                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28891.499814                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28891.499814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28891.499814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28891.499814                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14719                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1700                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.658235                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       124467                       # number of writebacks
system.cpu.dcache.writebacks::total            124467                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       365942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       365942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       365942                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       365942                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127366                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3157687500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3157687500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3157687500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3157687500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014874                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014874                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014874                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24792.232621                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24792.232621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24792.232621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24792.232621                       # average overall mshr miss latency
system.cpu.dcache.replacements                 126342                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5525530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5525530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       428169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        428169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11448965500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11448965500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5953699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5953699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.071916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26739.361093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26739.361093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       314834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       314834                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       113335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       113335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2236711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2236711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19735.399479                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19735.399479                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2544146                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2544146                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        65139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2803442490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2803442490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2609285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2609285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024964                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024964                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43037.849675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43037.849675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    920976000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    920976000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65638.657259                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65638.657259                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        41357                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        41357                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       155000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       155000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        41359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        41359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000048                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000048                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        40031                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40031                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        40031                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40031                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           891.757231                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8278430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127366                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.997173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   891.757231                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.870857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.870857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17416114                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17416114                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  6809411                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5809863                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   8097647                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                721678                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 892896                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3080412                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   504                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               47656332                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1244                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8354743                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       42733686                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    10163838                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4988249                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      13082469                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1786474                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  112                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           860                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   7681003                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                292704                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           22331495                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.367474                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.046482                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 12066878     54.04%     54.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   694227      3.11%     57.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1279051      5.73%     62.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   485186      2.17%     65.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2699595     12.09%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   530486      2.38%     79.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   697698      3.12%     82.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   502636      2.25%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  3375738     15.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             22331495                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.454042                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.909010                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      7660133                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7660133                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7660133                       # number of overall hits
system.cpu.icache.overall_hits::total         7660133                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20869                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20869                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20869                       # number of overall misses
system.cpu.icache.overall_misses::total         20869                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    326753000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    326753000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    326753000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    326753000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7681002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7681002                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7681002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7681002                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002717                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002717                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002717                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002717                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15657.338636                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15657.338636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15657.338636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15657.338636                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1091                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.928571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20158                       # number of writebacks
system.cpu.icache.writebacks::total             20158                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          248                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        20621                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20621                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20621                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20621                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    291661000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    291661000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    291661000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    291661000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002685                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002685                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002685                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002685                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14143.882450                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14143.882450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14143.882450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14143.882450                       # average overall mshr miss latency
system.cpu.icache.replacements                  20158                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7660133                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7660133                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20869                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20869                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    326753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    326753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7681002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7681002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15657.338636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15657.338636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20621                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20621                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    291661000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    291661000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14143.882450                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14143.882450                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.500914                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7680753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20620                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            372.490446                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.500914                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.803713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.803713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15382624                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15382624                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      105979                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4452777                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2315                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 182                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2623049                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                97442                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1672                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  11192628500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 892896                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7344649                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2367437                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1564994                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   8215430                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1946089                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               44595428                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   413                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 147893                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1378                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1719557                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            48363964                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   201529254                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 49623133                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups
system.cpu.rename.committedMaps              20488654                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 27875310                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   91503                       # count of serializing insts renamed
system.cpu.rename.tempSerializing               91502                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1067611                       # count of insts added to the skid buffer
system.cpu.rob.reads                         57791998                       # The number of ROB reads
system.cpu.rob.writes                        81371639                       # The number of ROB writes
system.cpu.thread_0.numInsts                 15428712                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19185756                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                19969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               105768                       # number of demand (read+write) hits
system.l2.demand_hits::total                   125737                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               19969                       # number of overall hits
system.l2.overall_hits::.cpu.data              105768                       # number of overall hits
system.l2.overall_hits::total                  125737                       # number of overall hits
system.l2.demand_misses::.cpu.inst                652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              21598                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22250                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               652                       # number of overall misses
system.l2.overall_misses::.cpu.data             21598                       # number of overall misses
system.l2.overall_misses::total                 22250                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50994000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1842625500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1893619500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50994000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1842625500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1893619500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            20621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               147987                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           20621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              147987                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.031618                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.169574                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150351                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.031618                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.169574                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150351                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78211.656442                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85314.635614                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85106.494382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78211.656442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85314.635614                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85106.494382                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         21588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22240                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        21588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22240                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44474000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1626075000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1670549000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44474000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1626075000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1670549000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.031618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.169496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150283                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.031618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.169496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150283                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68211.656442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75323.096165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75114.613309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68211.656442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75323.096165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75114.613309                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       124467                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           124467                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       124467                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       124467                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        20143                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            20143                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        20143                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        20143                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2673                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2673                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11358                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    871485000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     871485000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         14031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.809493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.809493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76728.737454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76728.737454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    757905000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    757905000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.809493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.809493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66728.737454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66728.737454                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          19969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50994000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50994000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        20621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.031618                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.031618                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78211.656442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78211.656442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          652                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          652                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44474000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44474000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.031618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68211.656442                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68211.656442                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        103095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            103095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        10240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    971140500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    971140500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       113335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        113335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.090352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94837.939453                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94837.939453                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        10230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    868170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    868170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.090263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84865.102639                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84865.102639                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12873.892404                       # Cycle average of tags in use
system.l2.tags.total_refs                      294369                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22240                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.236016                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       537.515434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12336.376970                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.016404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.376476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.392880                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         22240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18314                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3883                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.678711                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2377272                       # Number of tag accesses
system.l2.tags.data_accesses                  2377272                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     21588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000602750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               47306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22240                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22240                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22240                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1423360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    127.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   11192462500                       # Total gap between requests
system.mem_ctrls.avgGap                     503258.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        41728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1381632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3728168.052750075702                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 123441245.280320003629                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          652                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        21588                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17645500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    738126250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27063.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34191.51                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        41728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1381632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1423360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        41728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        41728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          652                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        21588                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          22240                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3728168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    123441245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        127169413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3728168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3728168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3728168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    123441245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       127169413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                22240                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               338771750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             111200000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          755771750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15232.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33982.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               12288                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.25                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9944                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   142.989541                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    91.199288                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   222.103049                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7386     74.28%     74.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1476     14.84%     89.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          335      3.37%     92.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          101      1.02%     93.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           45      0.45%     93.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           44      0.44%     94.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           38      0.38%     94.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           63      0.63%     95.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          456      4.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9944                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1423360                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              127.169413                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35714280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18963615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       79710960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 883237680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1744478730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2828934720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    5591039985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.528773                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7337011500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    373620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3481997000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        35343000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        18773865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       79082640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 883237680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1791536220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2789307360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    5597280765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   500.086353                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   7233644750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    373620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3585363750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10882                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11358                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10882                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        44480                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  44480                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1423360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1423360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22240                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22240    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22240                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            26518000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120448750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            133955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       124467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        20158                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1875                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14031                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20621                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       113335                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        61399                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       381074                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                442473                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2609792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16117312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               18727104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           147987                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000824                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028701                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 147865     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    122      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             147987                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  11192628500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          291868500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          30930998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191053990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
