#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 14 15:07:36 2023
# Process ID: 6848
# Current directory: X:/SAP/C6/project_final/project_final.runs/synth_1
# Command line: vivado.exe -log TheDesign_vhdl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TheDesign_vhdl.tcl
# Log file: X:/SAP/C6/project_final/project_final.runs/synth_1/TheDesign_vhdl.vds
# Journal file: X:/SAP/C6/project_final/project_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TheDesign_vhdl.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'x:/SAP/lib_SAP_2022_02_02/lib_SAP_2022_02_02'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top TheDesign_vhdl -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 492.211 ; gain = 101.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TheDesign_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/TheDesign.vhd:22]
INFO: [Synth 8-3491] module 'Controller_vhdl' declared at 'X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/Controller.vhd:7' bound to instance 'inst_Controller_vhdl_0' of component 'Controller_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/TheDesign.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Controller_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/Controller.vhd:18]
INFO: [Synth 8-3491] module 'C_out_vhdl' declared at 'X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/C_out.vhd:7' bound to instance 'inst_C_out_vhdl_0' of component 'C_out_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/Controller.vhd:77]
INFO: [Synth 8-638] synthesizing module 'C_out_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/C_out.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'C_out_vhdl' (1#1) [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/C_out.vhd:15]
INFO: [Synth 8-3491] module 'D0_vhdl' declared at 'X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/D0.vhd:7' bound to instance 'inst_D0_vhdl_0' of component 'D0_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/Controller.vhd:85]
INFO: [Synth 8-638] synthesizing module 'D0_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/D0.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'D0_vhdl' (2#1) [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/D0.vhd:17]
INFO: [Synth 8-3491] module 'D1_vhdl' declared at 'X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/D1.vhd:7' bound to instance 'inst_D1_vhdl_0' of component 'D1_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/Controller.vhd:95]
INFO: [Synth 8-638] synthesizing module 'D1_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/D1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'D1_vhdl' (3#1) [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/D1.vhd:17]
INFO: [Synth 8-3491] module 'S_out_vhdl' declared at 'X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/S_out.vhd:7' bound to instance 'inst_S_out_vhdl_0' of component 'S_out_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/Controller.vhd:129]
INFO: [Synth 8-638] synthesizing module 'S_out_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/S_out.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'S_out_vhdl' (4#1) [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/S_out.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Controller_vhdl' (5#1) [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/Controller.vhd:18]
INFO: [Synth 8-3491] module 'counter' declared at '//drive.fit.cvut.cz/home/spirimi2/Downloads/l6_counter.vhd:6' bound to instance 'inst_counter_0' of component 'counter' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/TheDesign.vhd:127]
INFO: [Synth 8-638] synthesizing module 'counter' [//drive.fit.cvut.cz/home/spirimi2/Downloads/l6_counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'counter' (6#1) [//drive.fit.cvut.cz/home/spirimi2/Downloads/l6_counter.vhd:15]
	Parameter width bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/ShiftTest.vhd:173' bound to instance 'debounce_0' of component 'debounce' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/TheDesign.vhd:136]
INFO: [Synth 8-638] synthesizing module 'debounce' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/ShiftTest.vhd:184]
	Parameter width bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (7#1) [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/ShiftTest.vhd:184]
INFO: [Synth 8-3491] module 'decoder_7seg_f' declared at 'X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/Downloads/decoder_filled.vhd:4' bound to instance 'inst_decoder_7seg_f_0' of component 'decoder_7seg_f' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/TheDesign.vhd:147]
INFO: [Synth 8-638] synthesizing module 'decoder_7seg_f' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/Downloads/decoder_filled.vhd:20]
INFO: [Synth 8-226] default block is never used [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/Downloads/decoder_filled.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'decoder_7seg_f' (8#1) [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/Downloads/decoder_filled.vhd:20]
INFO: [Synth 8-3491] module 'ShiftReg_vhdl' declared at 'X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/ShiftReg.vhd:7' bound to instance 'inst_ShiftReg_vhdl_0' of component 'ShiftReg_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/TheDesign.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ShiftReg_vhdl' [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/ShiftReg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ShiftReg_vhdl' (9#1) [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/ShiftReg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'TheDesign_vhdl' (10#1) [X:/SAP/C6/project_final/project_final.srcs/sources_1/imports/tmp/TheDesign.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 548.590 ; gain = 157.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 548.590 ; gain = 157.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 548.590 ; gain = 157.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/SAP/C6/project_final/project_final.srcs/constrs_1/new/ShiftTest.xdc]
WARNING: [Vivado 12-584] No ports matched 'Btn'. [X:/SAP/C6/project_final/project_final.srcs/constrs_1/new/ShiftTest.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/SAP/C6/project_final/project_final.srcs/constrs_1/new/ShiftTest.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CounterEnable'. [X:/SAP/C6/project_final/project_final.srcs/constrs_1/new/ShiftTest.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/SAP/C6/project_final/project_final.srcs/constrs_1/new/ShiftTest.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Btn'. [X:/SAP/C6/project_final/project_final.srcs/constrs_1/new/ShiftTest.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/SAP/C6/project_final/project_final.srcs/constrs_1/new/ShiftTest.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CounterEnable'. [X:/SAP/C6/project_final/project_final.srcs/constrs_1/new/ShiftTest.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [X:/SAP/C6/project_final/project_final.srcs/constrs_1/new/ShiftTest.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [X:/SAP/C6/project_final/project_final.srcs/constrs_1/new/ShiftTest.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/SAP/C6/project_final/project_final.srcs/constrs_1/new/ShiftTest.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TheDesign_vhdl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TheDesign_vhdl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 852.977 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 852.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 852.977 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 852.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 852.977 ; gain = 462.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 852.977 ; gain = 462.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 852.977 ; gain = 462.238
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "en_out" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 852.977 ; gain = 462.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Controller_vhdl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ShiftReg_vhdl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst_counter_0/en_out" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 852.977 ; gain = 462.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 866.090 ; gain = 475.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 866.238 ; gain = 475.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 876.480 ; gain = 485.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 876.480 ; gain = 485.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 876.480 ; gain = 485.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 876.480 ; gain = 485.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 876.480 ; gain = 485.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 876.480 ; gain = 485.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 876.480 ; gain = 485.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |    26|
|6     |LUT4   |    14|
|7     |LUT5   |     2|
|8     |LUT6   |     2|
|9     |FDCE   |    27|
|10    |FDRE   |    31|
|11    |IBUF   |     3|
|12    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+----------------+------+
|      |Instance                 |Module          |Cells |
+------+-------------------------+----------------+------+
|1     |top                      |                |   132|
|2     |  debounce_0             |debounce        |    35|
|3     |  inst_Controller_vhdl_0 |Controller_vhdl |     3|
|4     |  inst_ShiftReg_vhdl_0   |ShiftReg_vhdl   |    12|
|5     |  inst_counter_0         |counter         |    71|
+------+-------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 876.480 ; gain = 485.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 876.480 ; gain = 181.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 876.480 ; gain = 485.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 888.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 888.801 ; gain = 510.988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 888.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'X:/SAP/C6/project_final/project_final.runs/synth_1/TheDesign_vhdl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TheDesign_vhdl_utilization_synth.rpt -pb TheDesign_vhdl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 15:08:14 2023...
