#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 31 23:13:53 2021
# Process ID: 8120
# Current directory: C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.runs/synth_1
# Command line: vivado.exe -log Processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processor.tcl
# Log file: C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.runs/synth_1/Processor.vds
# Journal file: C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Processor.tcl -notrace
Command: synth_design -top Processor -part xc7z030fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 362.070 ; gain = 101.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Processor.vhd:23]
INFO: [Synth 8-3491] module 'Data_Path' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:5' bound to instance 'DataPath_module_inst' of component 'Data_Path' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Processor.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Data_Path' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:30]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WE_REGN' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:9' bound to instance 'PC_inst' of component 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:162]
INFO: [Synth 8-638] synthesizing module 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:20]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WE_REGN' (1#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:20]
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/ROM.vhd:5' bound to instance 'INSTR_MEM_inst' of component 'ROM' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:173]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/ROM.vhd:13]
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM' (2#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/ROM.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'INC4' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/INC4.vhd:10' bound to instance 'Inc4_inst' of component 'INC4' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:181]
INFO: [Synth 8-638] synthesizing module 'INC4' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/INC4.vhd:18]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'INC4' (3#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/INC4.vhd:18]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WE_REGN' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:9' bound to instance 'IR_REG_inst' of component 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:189]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WE_REGN' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:9' bound to instance 'PCP4_REG_inst' of component 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:200]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'INC4' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/INC4.vhd:10' bound to instance 'Inc8_inst' of component 'INC4' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:211]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MUX2x1' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/2MUX1.vhd:10' bound to instance 'MUX_Rnx15_inst' of component 'MUX2x1' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:219]
INFO: [Synth 8-638] synthesizing module 'MUX2x1' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/2MUX1.vhd:20]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2x1' (4#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/2MUX1.vhd:20]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MUX2x1' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/2MUX1.vhd:10' bound to instance 'MUX_RmxRd_inst' of component 'MUX2x1' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:229]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MUX2x1' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/2MUX1.vhd:10' bound to instance 'MUX_Rdx14_inst' of component 'MUX2x1' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:239]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'REG_FILE' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/REG_FILE.vhd:10' bound to instance 'REG_FILE_inst' of component 'REG_FILE' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:249]
INFO: [Synth 8-638] synthesizing module 'REG_FILE' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/REG_FILE.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'RF' is read in the process but is not in the sensitivity list [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/REG_FILE.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'REG_FILE' (5#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/REG_FILE.vhd:27]
	Parameter Width_In bound to: 24 - type: integer 
	Parameter Width_Out bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Extend' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Extend.vhd:11' bound to instance 'Extend_inst' of component 'Extend' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:265]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Extend.vhd:21]
	Parameter Width_In bound to: 24 - type: integer 
	Parameter Width_Out bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Extend.vhd:21]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WE_REGN' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:9' bound to instance 'RegA_inst' of component 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:274]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WE_REGN' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:9' bound to instance 'RegB_inst' of component 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:285]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WE_REGN' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:9' bound to instance 'RegI_inst' of component 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:296]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2x1' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/2MUX1.vhd:10' bound to instance 'MuxRD2xExtImm_inst' of component 'MUX2x1' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:307]
INFO: [Synth 8-638] synthesizing module 'MUX2x1__parameterized2' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/2MUX1.vhd:20]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2x1__parameterized2' (6#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/2MUX1.vhd:20]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/ALU.vhd:10' bound to instance 'ALU_inst' of component 'ALU' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:317]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/ALU.vhd:22]
	Parameter Width bound to: 32 - type: integer 
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Logic_Unit' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Logic_Unit.vhd:4' bound to instance 'logic_inst' of component 'Logic_Unit' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/ALU.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Logic_Unit' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Logic_Unit.vhd:17]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Logic_Unit' (7#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Logic_Unit.vhd:17]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Arithmetic_Unit' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Arithmetic_Unit.vhd:5' bound to instance 'arithmetic_inst' of component 'Arithmetic_Unit' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/ALU.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Arithmetic_Unit' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Arithmetic_Unit.vhd:21]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Arithmetic_Unit.vhd:41]
WARNING: [Synth 8-614] signal 'shamt' is read in the process but is not in the sensitivity list [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Arithmetic_Unit.vhd:26]
WARNING: [Synth 8-614] signal 'S_sig' is read in the process but is not in the sensitivity list [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Arithmetic_Unit.vhd:26]
WARNING: [Synth 8-614] signal 'S_sig_temp' is read in the process but is not in the sensitivity list [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Arithmetic_Unit.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Arithmetic_Unit' (8#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Arithmetic_Unit.vhd:21]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2x1' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/2MUX1.vhd:10' bound to instance 'mux_inst' of component 'MUX2x1' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/ALU.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/ALU.vhd:22]
	Parameter Width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'WE_REGN' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:9' bound to instance 'SR_REG_inst' of component 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:329]
INFO: [Synth 8-638] synthesizing module 'WE_REGN__parameterized2' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:20]
	Parameter Width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WE_REGN__parameterized2' (9#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:20]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WE_REGN' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:9' bound to instance 'MA_REG_inst' of component 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:340]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WE_REGN' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:9' bound to instance 'WD_REG_inst' of component 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:351]
	Parameter N bound to: 5 - type: integer 
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Data_Memory' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Memory.vhd:5' bound to instance 'DM_inst' of component 'Data_Memory' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:362]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Memory.vhd:17]
	Parameter N bound to: 5 - type: integer 
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (10#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Memory.vhd:17]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WE_REGN' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:9' bound to instance 'RD_REG_inst' of component 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:373]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WE_REGN' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/WE_REGN.vhd:9' bound to instance 'RegS_inst' of component 'WE_REGN' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:384]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2x1' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/2MUX1.vhd:10' bound to instance 'MUXALUxRD_inst' of component 'MUX2x1' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:395]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2x1' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/2MUX1.vhd:10' bound to instance 'MUXPCPlus4xResult_inst' of component 'MUX2x1' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:405]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX3x1' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/MUX3x1.vhd:10' bound to instance 'MUXPCSrc_inst' of component 'MUX3x1' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:415]
INFO: [Synth 8-638] synthesizing module 'MUX3x1' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/MUX3x1.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX3x1' (11#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/MUX3x1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Data_Path' (12#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Data_Path.vhd:30]
INFO: [Synth 8-3491] module 'Control' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Control.vhd:8' bound to instance 'Control_Module_inst' of component 'Control' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Processor.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Control.vhd:30]
INFO: [Synth 8-3491] module 'InstrDec' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/InstrDec.vhd:9' bound to instance 'InstructionDecoder_inst' of component 'InstrDec' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Control.vhd:80]
INFO: [Synth 8-638] synthesizing module 'InstrDec' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/InstrDec.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'InstrDec' (13#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/InstrDec.vhd:24]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd:13' bound to instance 'FSM_inst' of component 'FSM' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Control.vhd:94]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd:33]
WARNING: [Synth 8-614] signal 'Rd' is read in the process but is not in the sensitivity list [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FSM' (14#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd:33]
INFO: [Synth 8-3491] module 'CONDLogic' declared at 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/CONDLogic.vhd:11' bound to instance 'Conditional_Logic_inst' of component 'CONDLogic' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Control.vhd:113]
INFO: [Synth 8-638] synthesizing module 'CONDLogic' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/CONDLogic.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/CONDLogic.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'CONDLogic' (15#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/CONDLogic.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Control' (16#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Control.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Processor' (17#1) [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/Processor.vhd:23]
WARNING: [Synth 8-3331] design Control has unconnected port IR[19]
WARNING: [Synth 8-3331] design Control has unconnected port IR[18]
WARNING: [Synth 8-3331] design Control has unconnected port IR[17]
WARNING: [Synth 8-3331] design Control has unconnected port IR[16]
WARNING: [Synth 8-3331] design Control has unconnected port IR[11]
WARNING: [Synth 8-3331] design Control has unconnected port IR[10]
WARNING: [Synth 8-3331] design Control has unconnected port IR[9]
WARNING: [Synth 8-3331] design Control has unconnected port IR[8]
WARNING: [Synth 8-3331] design Control has unconnected port IR[7]
WARNING: [Synth 8-3331] design Control has unconnected port IR[4]
WARNING: [Synth 8-3331] design Control has unconnected port IR[3]
WARNING: [Synth 8-3331] design Control has unconnected port IR[2]
WARNING: [Synth 8-3331] design Control has unconnected port IR[1]
WARNING: [Synth 8-3331] design Control has unconnected port IR[0]
WARNING: [Synth 8-3331] design Arithmetic_Unit has unconnected port CLK
WARNING: [Synth 8-3331] design Logic_Unit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.445 ; gain = 157.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.445 ; gain = 157.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.445 ; gain = 157.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030fbg676-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'CLK' is not supported in the xdc constraint file. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'User' is not supported in the xdc constraint file. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW0'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW1'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW2'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW3'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW4'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW5'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW6'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW7'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD0'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD1'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD2'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD3'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD4'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD5'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD6'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD7'. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/constrs_1/new/zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 810.277 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.328 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 810.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 810.328 ; gain = 549.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 810.328 ; gain = 549.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 810.328 ; gain = 549.375
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "RF_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Z" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ALUSrc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "IRWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'RD1_reg' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/REG_FILE.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'RD2_reg' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/REG_FILE.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'PCWrite_reg' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd:72]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                     s4g |                             0010 |                             1011
                     s2b |                             0011 |                             0011
                     s4f |                             0100 |                             1010
                     s4e |                             0101 |                             1001
                     s4h |                             0110 |                             1100
                     s4i |                             0111 |                             1101
                     s2a |                             1000 |                             0010
                      s3 |                             1001 |                             0100
                     s4b |                             1010 |                             0110
                     s4a |                             1011 |                             0101
                     s4d |                             1100 |                             1000
                     s4c |                             1101 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'IRWrite_reg' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'FlagsWrite_reg' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'MAWrite_reg' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 810.328 ; gain = 549.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 26    
	                4 Bit    Registers := 1     
+---Muxes : 
	  64 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 35    
	  17 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 13    
	   9 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module WE_REGN 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input     32 Bit        Muxes := 1     
Module INC4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module MUX2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module REG_FILE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	  17 Input     32 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 1     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX2x1__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Logic_Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module Arithmetic_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module WE_REGN__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module MUX3x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module InstrDec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 7     
Module CONDLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "ALU_inst/arithmetic_inst/Z" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Control has unconnected port IR[19]
WARNING: [Synth 8-3331] design Control has unconnected port IR[18]
WARNING: [Synth 8-3331] design Control has unconnected port IR[17]
WARNING: [Synth 8-3331] design Control has unconnected port IR[16]
WARNING: [Synth 8-3331] design Control has unconnected port IR[11]
WARNING: [Synth 8-3331] design Control has unconnected port IR[10]
WARNING: [Synth 8-3331] design Control has unconnected port IR[9]
WARNING: [Synth 8-3331] design Control has unconnected port IR[8]
WARNING: [Synth 8-3331] design Control has unconnected port IR[7]
WARNING: [Synth 8-3331] design Control has unconnected port IR[4]
WARNING: [Synth 8-3331] design Control has unconnected port IR[3]
WARNING: [Synth 8-3331] design Control has unconnected port IR[2]
WARNING: [Synth 8-3331] design Control has unconnected port IR[1]
WARNING: [Synth 8-3331] design Control has unconnected port IR[0]
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[23]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[24]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[24]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[25]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[25]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[26]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[26]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[27]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[27]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[28]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[28]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[29]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[29]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[30]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[30]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/IR_REG_inst/Q_reg[4]' (FDRE_1) to 'DataPath_module_inst/IR_REG_inst/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/IR_REG_inst/Q_reg[7]' (FDRE_1) to 'DataPath_module_inst/IR_REG_inst/Q_reg[15]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/IR_REG_inst/Q_reg[9]' (FDRE_1) to 'DataPath_module_inst/IR_REG_inst/Q_reg[27]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/IR_REG_inst/Q_reg[10]' (FDRE_1) to 'DataPath_module_inst/IR_REG_inst/Q_reg[27]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/IR_REG_inst/Q_reg[11]' (FDRE_1) to 'DataPath_module_inst/IR_REG_inst/Q_reg[27]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/IR_REG_inst/Q_reg[17]' (FDRE_1) to 'DataPath_module_inst/IR_REG_inst/Q_reg[27]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/IR_REG_inst/Q_reg[18]' (FDRE_1) to 'DataPath_module_inst/IR_REG_inst/Q_reg[27]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/IR_REG_inst/Q_reg[19]' (FDRE_1) to 'DataPath_module_inst/IR_REG_inst/Q_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DataPath_module_inst/IR_REG_inst/Q_reg[28] )
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/IR_REG_inst/Q_reg[29]' (FDRE_1) to 'DataPath_module_inst/IR_REG_inst/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/IR_REG_inst/Q_reg[30]' (FDRE_1) to 'DataPath_module_inst/IR_REG_inst/Q_reg[31]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[12]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[13]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[13]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[19]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[19]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[20]'
INFO: [Synth 8-3886] merging instance 'DataPath_module_inst/RegI_inst/Q_reg[20]' (FDR_1) to 'DataPath_module_inst/RegI_inst/Q_reg[21]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 847.824 ; gain = 586.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DataPath_module_inst | DM_inst/RAM_reg | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_22/DataPath_module_inst/DM_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_22/DataPath_module_inst/DM_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 847.824 ; gain = 586.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1083.445 ; gain = 822.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DataPath_module_inst | DM_inst/RAM_reg | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance DataPath_module_inst/DM_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DataPath_module_inst/DM_inst/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1083.445 ; gain = 822.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1083.445 ; gain = 822.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1083.445 ; gain = 822.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1083.445 ; gain = 822.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1083.445 ; gain = 822.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1083.445 ; gain = 822.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1083.445 ; gain = 822.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    32|
|3     |LUT1     |     4|
|4     |LUT2     |    13|
|5     |LUT3     |    99|
|6     |LUT4     |    68|
|7     |LUT5     |   317|
|8     |LUT6     |   800|
|9     |MUXF7    |    66|
|10    |RAMB18E1 |     1|
|11    |FDRE     |   761|
|12    |LD       |    72|
|13    |IBUF     |     2|
|14    |OBUF     |   160|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------+------------------------+------+
|      |Instance               |Module                  |Cells |
+------+-----------------------+------------------------+------+
|1     |top                    |                        |  2398|
|2     |  Control_Module_inst  |Control                 |    26|
|3     |    FSM_inst           |FSM                     |    26|
|4     |  DataPath_module_inst |Data_Path               |  2206|
|5     |    INSTR_MEM_inst     |ROM                     |    25|
|6     |    ALU_inst           |ALU                     |    23|
|7     |      arithmetic_inst  |Arithmetic_Unit         |    23|
|8     |    DM_inst            |Data_Memory             |     1|
|9     |    IR_REG_inst        |WE_REGN                 |  1086|
|10    |    Inc8_inst          |INC4                    |     8|
|11    |    MA_REG_inst        |WE_REGN_0               |     5|
|12    |    PCP4_REG_inst      |WE_REGN_1               |    33|
|13    |    PC_inst            |WE_REGN_2               |    43|
|14    |    REG_FILE_inst      |REG_FILE                |   800|
|15    |    RegA_inst          |WE_REGN_3               |    34|
|16    |    RegB_inst          |WE_REGN_4               |    51|
|17    |    RegI_inst          |WE_REGN_5               |    31|
|18    |    RegS_inst          |WE_REGN_6               |    32|
|19    |    SR_REG_inst        |WE_REGN__parameterized2 |     2|
|20    |    WD_REG_inst        |WE_REGN_7               |    32|
+------+-----------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1083.445 ; gain = 822.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1083.445 ; gain = 430.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1083.445 ; gain = 822.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1083.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  LD => LDCE: 72 instances

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 65 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1083.445 ; gain = 835.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1083.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.runs/synth_1/Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Processor_utilization_synth.rpt -pb Processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 31 23:14:42 2021...
