
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.360949                       # Number of seconds simulated
sim_ticks                                360948520836                       # Number of ticks simulated
final_tick                               360948520836                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 229320                       # Simulator instruction rate (inst/s)
host_op_rate                                   349779                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               68539528                       # Simulator tick rate (ticks/s)
host_mem_usage                                8575424                       # Number of bytes of host memory used
host_seconds                                  5266.28                       # Real time elapsed on the host
sim_insts                                  1207665125                       # Number of instructions simulated
sim_ops                                    1842037316                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           87488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5275392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5362880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        87488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87488                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            82428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83795                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             242384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           14615358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14857742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        242384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           242384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            242384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          14615358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14857742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       83795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     83795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5362880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5362880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  360948382974                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 83795                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   83150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    793.812259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   651.913338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.613403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          304      4.50%      4.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          768     11.37%     15.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          189      2.80%     18.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          182      2.69%     21.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          315      4.66%     26.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          208      3.08%     29.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          612      9.06%     38.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          180      2.67%     40.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3996     59.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6754                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1068477151                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2639633401                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  418975000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12751.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31501.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        14.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    77029                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4307516.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 24168900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12815715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               299265960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         645986640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            618044730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             31156800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2574545220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       258528480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      84799415700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            89263928145                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            247.303765                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         359512046659                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     31031976                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     273620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 353192836381                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    673261437                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1131690635                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5646080407                       # Time in different power states
system.mem_ctrls_1.actEnergy                 24140340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 12815715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               299030340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         717284880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            631549740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             35896800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2719881540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       365273760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      84666017340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            89471890455                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            247.879920                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         359469959323                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     40995000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     304038000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 352554170313                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    951217841                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1133466877                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5964632805                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               107068208                       # Number of BP lookups
system.cpu.branchPred.condPredicted         107068208                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2580103                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             86805940                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 9514989                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             324488                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        86805940                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           54209804                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         32596136                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      1324320                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   17                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1083929493                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          458589370                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1291781609                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   107068208                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           63724793                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     622506670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5192137                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  584                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5201                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 152990209                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1334605                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1083698084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.829925                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.108161                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                759129019     70.05%     70.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 21530999      1.99%     72.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 24448291      2.26%     74.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 25474849      2.35%     76.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 18265444      1.69%     78.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 19696601      1.82%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 21551138      1.99%     82.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 13431377      1.24%     83.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                180170366     16.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1083698084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.098778                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.191758                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                357439493                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             416170378                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 280008910                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27483235                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2596068                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1965722259                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2596068                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                375455670                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                96939258                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9589                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 288418696                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             320278803                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1954339475                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 25319                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               51047732                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents              248637310                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10992038                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          2093865927                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            4552529048                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1999753246                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups        1410172738                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1981734667                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                112131260                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               2650                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2648                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 215176458                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            363111907                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            87937174                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          49524570                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          7221356                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1940189681                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2354                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1906438028                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            106415                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        98154719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    130902169                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           2301                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1083698084                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.759197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.940033                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           394771178     36.43%     36.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           206594667     19.06%     55.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           161770034     14.93%     70.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           130919845     12.08%     82.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            75008533      6.92%     89.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            50563602      4.67%     94.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            31962002      2.95%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            17946180      1.66%     98.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            14162043      1.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1083698084                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3745430     31.89%     31.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     31.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2430707     20.70%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5051333     43.01%     95.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                344276      2.93%     98.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            172653      1.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               39      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1033377      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             999108125     52.41%     52.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   75      0.00%     52.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     52.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd           458468445     24.05%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            209452601     10.99%     87.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            53479497      2.81%     90.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead       152175854      7.98%     98.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       32720026      1.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1906438028                       # Type of FU issued
system.cpu.iq.rate                           1.758821                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11744438                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006160                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         3246639515                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1153937699                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1072506697                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads          1661785478                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          884425289                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    822747475                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1084601288                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               832547801                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         48698974                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     15431000                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        24933                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        24246                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3284620                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      3743477                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         49637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2596068                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                25076404                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              38527713                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1940192035                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2370227                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             363111907                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             87937174                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1953                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1411594                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              36389246                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          24246                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         811415                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      2220196                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3031611                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1902951749                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             360720493                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3486279                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    446774689                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 99633452                       # Number of branches executed
system.cpu.iew.exec_stores                   86054196                       # Number of stores executed
system.cpu.iew.exec_rate                     1.755605                       # Inst execution rate
system.cpu.iew.wb_sent                     1895748858                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1895254172                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1425757123                       # num instructions producing a value
system.cpu.iew.wb_consumers                2306348780                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.748503                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.618188                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        98156057                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2580774                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   1069980457                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.721562                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.739537                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    617028619     57.67%     57.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    135674333     12.68%     70.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     46260786      4.32%     74.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     62258939      5.82%     80.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     39257941      3.67%     84.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     19139862      1.79%     85.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      9469202      0.88%     86.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      9607892      0.90%     87.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    131282883     12.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1069980457                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1207665125                       # Number of instructions committed
system.cpu.commit.committedOps             1842037316                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      432333461                       # Number of memory references committed
system.cpu.commit.loads                     347680907                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                   96348910                       # Number of branches committed
system.cpu.commit.fp_insts                  803403263                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1214403260                       # Number of committed integer instructions.
system.cpu.commit.function_calls              7507260                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       170087      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        959970674     52.11%     52.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              73      0.00%     52.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd      449563000     24.41%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       203888165     11.07%     87.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       52506221      2.85%     90.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead    143792742      7.81%     98.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     32146333      1.75%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1842037316                       # Class of committed instruction
system.cpu.commit.bw_lim_events             131282883                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   2878890947                       # The number of ROB reads
system.cpu.rob.rob_writes                  3894115961                       # The number of ROB writes
system.cpu.timesIdled                             858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          231409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1207665125                       # Number of Instructions Simulated
system.cpu.committedOps                    1842037316                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.897541                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.897541                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.114155                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.114155                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1947828053                       # number of integer regfile reads
system.cpu.int_regfile_writes               918733294                       # number of integer regfile writes
system.cpu.fp_regfile_reads                1355902224                       # number of floating regfile reads
system.cpu.fp_regfile_writes                768524840                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 390821166                       # number of cc regfile reads
system.cpu.cc_regfile_writes                347741729                       # number of cc regfile writes
system.cpu.misc_regfile_reads               715089594                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           5316391                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.904567                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           382446012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5316903                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.930222                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         187729749                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.904567                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         791082069                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        791082069                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    295470286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       295470286                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     80083609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       80083609                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     375553895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        375553895                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    375553895                       # number of overall hits
system.cpu.dcache.overall_hits::total       375553895                       # number of overall hits
system.cpu.dcache.conversionMisses                  0                       # number of ratiod misses
system.cpu.dcache.ConversionWrtBack                 0                       # number of ratiod writeBacks
system.cpu.dcache.NumberOfConversion                0                       # Total Number Of Conversions per missed block
system.cpu.dcache.ReadReq_misses::cpu.data     12759735                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12759735                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      4568953                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4568953                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17328688                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17328688                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17328688                       # number of overall misses
system.cpu.dcache.overall_misses::total      17328688                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 306604339749                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 306604339749                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  44948009836                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  44948009836                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 351552349585                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 351552349585                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 351552349585                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 351552349585                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    308230021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    308230021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     84652562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84652562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    392882583                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    392882583                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    392882583                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    392882583                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.041397                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041397                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.053973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.053973                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.044107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.044107                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044107                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24029.052308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24029.052308                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9837.704576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9837.704576                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20287.303320                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20287.303320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20287.303320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20287.303320                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3936478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             65928                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.708743                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4656552                       # number of writebacks
system.cpu.dcache.writebacks::total           4656552                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      7567369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7567369                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          246                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      7567615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7567615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      7567615                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7567615                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      5192366                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5192366                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      4568707                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4568707                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9761073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9761073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9761073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9761073                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 147912040566                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 147912040566                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  37339623172                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  37339623172                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 185251663738                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 185251663738                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 185251663738                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 185251663738                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.053970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.053970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.024845                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024845                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.024845                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024845                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28486.443476                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28486.443476                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  8172.908259                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8172.908259                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18978.616771                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18978.616771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18978.616771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18978.616771                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.conversionMisses            0                       # number of ratiod misses
system.cpu.dtb_walker_cache.ConversionWrtBack            0                       # number of ratiod writeBacks
system.cpu.dtb_walker_cache.NumberOfConversion            0                       # Total Number Of Conversions per missed block
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1092                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.528728                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           152988222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1604                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          95379.190773                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      123257779839                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.528728                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.993220                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993220                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         305982026                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        305982026                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    152988222                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       152988222                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     152988222                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        152988222                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    152988222                       # number of overall hits
system.cpu.icache.overall_hits::total       152988222                       # number of overall hits
system.cpu.icache.conversionMisses                  0                       # number of ratiod misses
system.cpu.icache.ConversionWrtBack                 0                       # number of ratiod writeBacks
system.cpu.icache.NumberOfConversion                0                       # Total Number Of Conversions per missed block
system.cpu.icache.ReadReq_misses::cpu.inst         1987                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1987                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1987                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1987                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1987                       # number of overall misses
system.cpu.icache.overall_misses::total          1987                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    233443321                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    233443321                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    233443321                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    233443321                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    233443321                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    233443321                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    152990209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    152990209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    152990209                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    152990209                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    152990209                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    152990209                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 117485.315048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 117485.315048                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 117485.315048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 117485.315048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 117485.315048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 117485.315048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2216                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   221.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1092                       # number of writebacks
system.cpu.icache.writebacks::total              1092                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          378                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          378                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          378                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          378                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          378                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          378                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1609                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1609                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1609                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1609                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1609                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1609                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    193346125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    193346125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    193346125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    193346125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    193346125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    193346125                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 120165.397763                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 120165.397763                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 120165.397763                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 120165.397763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 120165.397763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 120165.397763                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.conversionMisses            0                       # number of ratiod misses
system.cpu.itb_walker_cache.ConversionWrtBack            0                       # number of ratiod writeBacks
system.cpu.itb_walker_cache.NumberOfConversion            0                       # Total Number Of Conversions per missed block
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2.tags.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.l2.tags.replacements               5130610                       # number of replacements
system.cpu.l2.tags.tagsinuse              4093.066930                       # Cycle average of tags in use
system.cpu.l2.tags.total_refs                 9943828                       # Total number of references to valid blocks.
system.cpu.l2.tags.sampled_refs               5134706                       # Sample count of references to valid blocks.
system.cpu.l2.tags.avg_refs                  1.936592                       # Average number of references to valid blocks.
system.cpu.l2.tags.warmup_cycle             811116405                       # Cycle when the warmup percentage was hit.
system.cpu.l2.tags.occ_blocks::writebacks     5.588921                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_blocks::cpu.inst      3.241606                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_blocks::cpu.data   4084.236402                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_percent::writebacks     0.001364                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::cpu.inst     0.000791                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::cpu.data     0.997128                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::total        0.999284                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::0          311                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::1         1301                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::2         2484                       # Occupied blocks per task id
system.cpu.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2.tags.tag_accesses             125775666                       # Number of tag accesses
system.cpu.l2.tags.data_accesses            125775666                       # Number of data accesses
system.cpu.l2.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.l2.WritebackDirty_hits::writebacks      4656552                       # number of WritebackDirty hits
system.cpu.l2.WritebackDirty_hits::total      4656552                       # number of WritebackDirty hits
system.cpu.l2.WritebackClean_hits::writebacks         1087                       # number of WritebackClean hits
system.cpu.l2.WritebackClean_hits::total         1087                       # number of WritebackClean hits
system.cpu.l2.UpgradeReq_hits::cpu.data       4444217                       # number of UpgradeReq hits
system.cpu.l2.UpgradeReq_hits::total          4444217                       # number of UpgradeReq hits
system.cpu.l2.ReadExReq_hits::cpu.data          42260                       # number of ReadExReq hits
system.cpu.l2.ReadExReq_hits::total             42260                       # number of ReadExReq hits
system.cpu.l2.ReadCleanReq_hits::cpu.inst          150                       # number of ReadCleanReq hits
system.cpu.l2.ReadCleanReq_hits::total            150                       # number of ReadCleanReq hits
system.cpu.l2.ReadSharedReq_hits::cpu.data       142393                       # number of ReadSharedReq hits
system.cpu.l2.ReadSharedReq_hits::total        142393                       # number of ReadSharedReq hits
system.cpu.l2.demand_hits::cpu.inst               150                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::cpu.data            184653                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::total               184803                       # number of demand (read+write) hits
system.cpu.l2.overall_hits::cpu.inst              150                       # number of overall hits
system.cpu.l2.overall_hits::cpu.data           184653                       # number of overall hits
system.cpu.l2.overall_hits::total              184803                       # number of overall hits
system.cpu.l2.conversionMisses                      0                       # number of ratiod misses
system.cpu.l2.ConversionWrtBack                     0                       # number of ratiod writeBacks
system.cpu.l2.NumberOfConversion                    0                       # Total Number Of Conversions per missed block
system.cpu.l2.ReadExReq_misses::cpu.data        82392                       # number of ReadExReq misses
system.cpu.l2.ReadExReq_misses::total           82392                       # number of ReadExReq misses
system.cpu.l2.ReadCleanReq_misses::cpu.inst         1454                       # number of ReadCleanReq misses
system.cpu.l2.ReadCleanReq_misses::total         1454                       # number of ReadCleanReq misses
system.cpu.l2.ReadSharedReq_misses::cpu.data      5049858                       # number of ReadSharedReq misses
system.cpu.l2.ReadSharedReq_misses::total      5049858                       # number of ReadSharedReq misses
system.cpu.l2.demand_misses::cpu.inst            1454                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::cpu.data         5132250                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::total            5133704                       # number of demand (read+write) misses
system.cpu.l2.overall_misses::cpu.inst           1454                       # number of overall misses
system.cpu.l2.overall_misses::cpu.data        5132250                       # number of overall misses
system.cpu.l2.overall_misses::total           5133704                       # number of overall misses
system.cpu.l2.ReadExReq_miss_latency::cpu.data   8787337200                       # number of ReadExReq miss cycles
system.cpu.l2.ReadExReq_miss_latency::total   8787337200                       # number of ReadExReq miss cycles
system.cpu.l2.ReadCleanReq_miss_latency::cpu.inst    189997479                       # number of ReadCleanReq miss cycles
system.cpu.l2.ReadCleanReq_miss_latency::total    189997479                       # number of ReadCleanReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::cpu.data 136306023534                       # number of ReadSharedReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::total 136306023534                       # number of ReadSharedReq miss cycles
system.cpu.l2.demand_miss_latency::cpu.inst    189997479                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::cpu.data 145093360734                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::total 145283358213                       # number of demand (read+write) miss cycles
system.cpu.l2.overall_miss_latency::cpu.inst    189997479                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::cpu.data 145093360734                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::total 145283358213                       # number of overall miss cycles
system.cpu.l2.WritebackDirty_accesses::writebacks      4656552                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2.WritebackDirty_accesses::total      4656552                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2.WritebackClean_accesses::writebacks         1087                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2.WritebackClean_accesses::total         1087                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2.UpgradeReq_accesses::cpu.data      4444217                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2.UpgradeReq_accesses::total      4444217                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2.ReadExReq_accesses::cpu.data       124652                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2.ReadExReq_accesses::total        124652                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2.ReadCleanReq_accesses::cpu.inst         1604                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2.ReadCleanReq_accesses::total         1604                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::cpu.data      5192251                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::total      5192251                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.demand_accesses::cpu.inst          1604                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::cpu.data       5316903                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::total          5318507                       # number of demand (read+write) accesses
system.cpu.l2.overall_accesses::cpu.inst         1604                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::cpu.data      5316903                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::total         5318507                       # number of overall (read+write) accesses
system.cpu.l2.ReadExReq_miss_rate::cpu.data     0.660976                       # miss rate for ReadExReq accesses
system.cpu.l2.ReadExReq_miss_rate::total     0.660976                       # miss rate for ReadExReq accesses
system.cpu.l2.ReadCleanReq_miss_rate::cpu.inst     0.906484                       # miss rate for ReadCleanReq accesses
system.cpu.l2.ReadCleanReq_miss_rate::total     0.906484                       # miss rate for ReadCleanReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::cpu.data     0.972576                       # miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::total     0.972576                       # miss rate for ReadSharedReq accesses
system.cpu.l2.demand_miss_rate::cpu.inst     0.906484                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::cpu.data     0.965271                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::total        0.965253                       # miss rate for demand accesses
system.cpu.l2.overall_miss_rate::cpu.inst     0.906484                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::cpu.data     0.965271                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::total       0.965253                       # miss rate for overall accesses
system.cpu.l2.ReadExReq_avg_miss_latency::cpu.data 106652.796388                       # average ReadExReq miss latency
system.cpu.l2.ReadExReq_avg_miss_latency::total 106652.796388                       # average ReadExReq miss latency
system.cpu.l2.ReadCleanReq_avg_miss_latency::cpu.inst 130672.268913                       # average ReadCleanReq miss latency
system.cpu.l2.ReadCleanReq_avg_miss_latency::total 130672.268913                       # average ReadCleanReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::cpu.data 26992.050773                       # average ReadSharedReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::total 26992.050773                       # average ReadSharedReq miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.inst 130672.268913                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.data 28270.906665                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::total 28299.909425                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.inst 130672.268913                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.data 28270.906665                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::total 28299.909425                       # average overall miss latency
system.cpu.l2.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.cpu.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.cpu.l2.blocked::no_targets                   0                       # number of cycles access was blocked
system.cpu.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2.writebacks::writebacks          5119082                       # number of writebacks
system.cpu.l2.writebacks::total               5119082                       # number of writebacks
system.cpu.l2.CleanEvict_mshr_misses::writebacks         1585                       # number of CleanEvict MSHR misses
system.cpu.l2.CleanEvict_mshr_misses::total         1585                       # number of CleanEvict MSHR misses
system.cpu.l2.ReadExReq_mshr_misses::cpu.data        82392                       # number of ReadExReq MSHR misses
system.cpu.l2.ReadExReq_mshr_misses::total        82392                       # number of ReadExReq MSHR misses
system.cpu.l2.ReadCleanReq_mshr_misses::cpu.inst         1454                       # number of ReadCleanReq MSHR misses
system.cpu.l2.ReadCleanReq_mshr_misses::total         1454                       # number of ReadCleanReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::cpu.data      5049858                       # number of ReadSharedReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::total      5049858                       # number of ReadSharedReq MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.inst         1454                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.data      5132250                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::total       5133704                       # number of demand (read+write) MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.inst         1454                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.data      5132250                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::total      5133704                       # number of overall MSHR misses
system.cpu.l2.ReadExReq_mshr_miss_latency::cpu.data   8458098768                       # number of ReadExReq MSHR miss cycles
system.cpu.l2.ReadExReq_mshr_miss_latency::total   8458098768                       # number of ReadExReq MSHR miss cycles
system.cpu.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    184191291                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2.ReadCleanReq_mshr_miss_latency::total    184191291                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::cpu.data 116126790966                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::total 116126790966                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.inst    184191291                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.data 124584889734                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::total 124769081025                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.inst    184191291                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.data 124584889734                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::total 124769081025                       # number of overall MSHR miss cycles
system.cpu.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2.ReadExReq_mshr_miss_rate::cpu.data     0.660976                       # mshr miss rate for ReadExReq accesses
system.cpu.l2.ReadExReq_mshr_miss_rate::total     0.660976                       # mshr miss rate for ReadExReq accesses
system.cpu.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.906484                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2.ReadCleanReq_mshr_miss_rate::total     0.906484                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.972576                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::total     0.972576                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.inst     0.906484                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.data     0.965271                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::total     0.965253                       # mshr miss rate for demand accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.inst     0.906484                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.data     0.965271                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::total     0.965253                       # mshr miss rate for overall accesses
system.cpu.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 102656.796388                       # average ReadExReq mshr miss latency
system.cpu.l2.ReadExReq_avg_mshr_miss_latency::total 102656.796388                       # average ReadExReq mshr miss latency
system.cpu.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 126679.017194                       # average ReadCleanReq mshr miss latency
system.cpu.l2.ReadCleanReq_avg_mshr_miss_latency::total 126679.017194                       # average ReadCleanReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 22996.050773                       # average ReadSharedReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::total 22996.050773                       # average ReadSharedReq mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.inst 126679.017194                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.data 24274.906665                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::total 24303.910203                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.inst 126679.017194                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.data 24274.906665                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::total 24303.910203                       # average overall mshr miss latency
system.cpu.tol2bus.snoop_filter.tot_requests     15080212                       # Total number of requests made to the snoop filter.
system.cpu.tol2bus.snoop_filter.hit_single_requests      9761699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.tol2bus.snoop_filter.hit_multi_requests          141                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.tol2bus.snoop_filter.tot_snoops         3085                       # Total number of snoops made to the snoop filter.
system.cpu.tol2bus.snoop_filter.hit_single_snoops         3084                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.tol2bus.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.cpu.tol2bus.trans_dist::ReadResp       5193859                       # Transaction distribution
system.cpu.tol2bus.trans_dist::WritebackDirty      9775634                       # Transaction distribution
system.cpu.tol2bus.trans_dist::WritebackClean         1092                       # Transaction distribution
system.cpu.tol2bus.trans_dist::CleanEvict       671367                       # Transaction distribution
system.cpu.tol2bus.trans_dist::UpgradeReq      4444217                       # Transaction distribution
system.cpu.tol2bus.trans_dist::UpgradeResp      4444217                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadExReq       124652                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadExResp       124652                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadCleanReq         1609                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadSharedReq      5192251                       # Transaction distribution
system.cpu.tol2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2.cpu_side         4304                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2.cpu_side     24838631                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_count::total          24842935                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2.cpu_side       172480                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2.cpu_side    638301120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size::total          638473600                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.snoops                     5130615                       # Total snoops (count)
system.cpu.tol2bus.snoopTraffic             327621568                       # Total snoop traffic (bytes)
system.cpu.tol2bus.snoop_fanout::samples     14893339                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::mean        0.000217                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::stdev       0.014732                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::0           14890109     99.98%     99.98% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::1               3229      0.02%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::2                  1      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::total       14893339                       # Request fanout histogram
system.cpu.tol2bus.reqLayer0.occupancy     8123701500                       # Layer occupancy (ticks)
system.cpu.tol2bus.reqLayer0.utilization          2.3                       # Layer utilization (%)
system.cpu.tol2bus.respLayer0.occupancy       1606392                       # Layer occupancy (ticks)
system.cpu.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.tol2bus.respLayer1.occupancy    6791510690                       # Layer occupancy (ticks)
system.cpu.tol2bus.respLayer1.utilization          1.9                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 50450.731512                       # Cycle average of tags in use
system.l3.tags.total_refs                    10179544                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     83795                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    121.481520                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst       1204.070722                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      49246.660791                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.009186                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.375722                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.384909                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         83795                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          585                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         5874                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        26291                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        50951                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.639305                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 164297219                       # Number of tag accesses
system.l3.tags.data_accesses                164297219                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      5119082                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          5119082                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                229                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   229                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst             86                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data        5049593                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           5049679                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                    86                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data               5049822                       # number of demand (read+write) hits
system.l3.demand_hits::total                  5049908                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                   86                       # number of overall hits
system.l3.overall_hits::cpu.data              5049822                       # number of overall hits
system.l3.overall_hits::total                 5049908                       # number of overall hits
system.l3.conversionMisses                          0                       # number of ratiod misses
system.l3.ConversionWrtBack                         0                       # number of ratiod writeBacks
system.l3.NumberOfConversion                        0                       # Total Number Of Conversions per missed block
system.l3.ReadExReq_misses::cpu.data            82163                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               82163                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst         1367                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          265                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1632                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                1367                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               82428                       # number of demand (read+write) misses
system.l3.demand_misses::total                  83795                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst               1367                       # number of overall misses
system.l3.overall_misses::cpu.data              82428                       # number of overall misses
system.l3.overall_misses::total                 83795                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   8069763825                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    8069763825                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    175838652                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     33734232                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    209572884                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     175838652                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    8103498057                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8279336709                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    175838652                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   8103498057                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8279336709                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      5119082                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      5119082                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          82392                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             82392                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst         1453                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      5049858                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       5051311                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst              1453                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           5132250                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              5133703                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst             1453                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          5132250                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             5133703                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.997221                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.997221                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.940812                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000052                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000323                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.940812                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.016061                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.016323                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.940812                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.016061                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.016323                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 98216.518688                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 98216.518688                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 128631.054865                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 127298.988679                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 128414.757353                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 128631.054865                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 98310.016705                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 98804.662677                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 128631.054865                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 98310.016705                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 98804.662677                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data        82163                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          82163                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst         1367                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          265                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1632                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst           1367                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          82428                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             83795                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst          1367                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         82428                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            83795                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   6578773192                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   6578773192                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    151029371                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     28922574                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    179951945                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    151029371                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   6607695766                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6758725137                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    151029371                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   6607695766                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6758725137                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.997221                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.997221                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.940812                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000052                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000323                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.940812                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.016061                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.016323                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.940812                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.016061                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.016323                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 80069.778270                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 80069.778270                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 110482.348939                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 109141.788679                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 110264.672181                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 110482.348939                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 80163.242660                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 80657.857116                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 110482.348939                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 80163.242660                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 80657.857116                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         83795                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1632                       # Transaction distribution
system.membus.trans_dist::ReadExReq             82163                       # Transaction distribution
system.membus.trans_dist::ReadExResp            82163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1632                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       167590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       167590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 167590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      5362880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      5362880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5362880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83795                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83795    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83795                       # Request fanout histogram
system.membus.reqLayer2.occupancy           131520164                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          441594928                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     10263339                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      5129638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 360948520836                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           5051311                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      5119082                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           10554                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            82392                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           82392                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      5051311                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu.l2.mem_side::system.l3.cpu_side     15397042                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2.mem_side::system.l3.cpu_side    656178240                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5133703                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5133703    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5133703                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5122346193                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        3419046198                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
