Run the ALU testbench: 
iverilog -o "OUTPUT-VCDFILES/ALU_OUT" Test\ Benches/TB_ALU.v 
vvp OUTPUT-VCDFILES/ALU_OUT
gtkwave TB_ALU.vcd


Run the EXTENSION UNIT testbench: 
iverilog -o  "OUTPUT-VCDFILES/EXTENDER_OUT" Test\ Benches/TB_EXTENDER.v 
vvp OUTPUT-VCDFILES/EXTENDER_OUT
gtkwave TB_EXTENDER.vcd


Run the Datapath (finished proyect) testbench:
iverilog -g2012 -o "OUTPUT-VCDFILES/Datapath_out" Test\ Benches/TB_Datapath.v 
vvp OUTPUT-VCDFILES/Datapath_out
gtkwave TB_Datapath.vcd

Run the Main decoder testbench
iverilog -o "OUTPUT-VCDFILES/Main_Decoder" Test\ Benches/TB_MAIN_DECODER.v 
vvp OUTPUT-VCDFILES/Main_Decoder
gtkwave TB_MainDecoder.vcd

Run the alu decoder testbench
iverilog -o "OUTPUT-VCDFILES/ALU_Decode" Test\ Benches/TB_Alu_Decode.v 
vvp OUTPUT-VCDFILES/ALU_Decode
gtkwave ALU_DECODE_TB.vcd

Run the control unit testbench
iverilog -o "OUTPUT-VCDFILES/TB_Control_Unit" Test\ Benches/TB_Control_Unit.v 
vvp OUTPUT-VCDFILES/TB_Control_Unit
gtkwave Control_Unit_TB.vcd

Run the DRAM testbench
iverilog -o "OUTPUT-VCDFILES/tb_DynamicMemory" Test\ Benches/tb_DynamicMemory.v 
vvp OUTPUT-VCDFILES/tb_DynamicMemory
gtkwave tb_DynamicMemory.vcd

Run the PC BRanch adder testbench
iverilog -o "OUTPUT-VCDFILES/TB_PC_BRANCH_ADDER" Test\ Benches/TB_PC_BRANCH_ADDER.v 
vvp OUTPUT-VCDFILES/TB_PC_BRANCH_ADDER
gtkwave TB_PC_BRANCH_ADDER.vcd

Run the Branch Encoder Test bench
iverilog -o "OUTPUT-VCDFILES/TB_PC_BRANCH_ADDER" Test\ Benches/TB_PC_BRANCH_ADDER.v 
vvp OUTPUT-VCDFILES/TB_PC_BRANCH_ADDER
gtkwave TB_PC_BRANCH_ADDER.vcd






