`timescale 1ns / 1ps
module detect_tb;

	// Inputs
	reg clk;
	reg x;

	// Outputs
	wire z;
	
	initial begin
	clk=0;
	x=0;
	end
	
	always @(clk)
	     #5 clk<=~clk;

	// Instantiate the Unit Under Test (UUT)
	detector uut (
		.z(z), 
		.clk(clk), 
		.x(x)
	);

	initial begin
		// Initialize Inputs
		
		#5 x<=1;
		#10 x<=1;
		#10 x<=0;
		#10 x<=1;
		#10 x<=1;
		#10 x<=0;
		#10 x<=1;
		#10 x<=1;
		#10 x<=0;
		#10 x<=1;
		#10 x<=1;
		
		
	   #50 $finish;
		
		

	end
      
endmodule

