0.6
2019.1
May 24 2019
15:06:07
D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm2/ECE4304_Midterm2_VHDL/ECE4304_Midterm2_VHDL.srcs/sim_1/new/ECE4304_Midterm2_5_tb.vhd,1618458991,vhdl,,,,ece4304_midterm2_5_tb,,,,,,,,
D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm2/ECE4304_Midterm2_VHDL/ECE4304_Midterm2_VHDL.srcs/sources_1/new/DFlipflop.vhd,1615422728,vhdl,,,,dflipflop,,,,,,,,
D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm2/ECE4304_Midterm2_VHDL/ECE4304_Midterm2_VHDL.srcs/sources_1/new/ECE4304_Midterm2_1.vhd,1618440392,vhdl,,,,ece4304_midterm2_1,,,,,,,,
D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm2/ECE4304_Midterm2_VHDL/ECE4304_Midterm2_VHDL.srcs/sources_1/new/ECE4304_Midterm2_2.vhd,1618440389,vhdl,,,,dffr,,,,,,,,
D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm2/ECE4304_Midterm2_VHDL/ECE4304_Midterm2_VHDL.srcs/sources_1/new/ECE4304_Midterm2_3_b.vhd,1618441642,vhdl,,,,ece4304_midterm2_3_b,,,,,,,,
D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm2/ECE4304_Midterm2_VHDL/ECE4304_Midterm2_VHDL.srcs/sources_1/new/ECE4304_Midterm2_4.vhd,1618443665,vhdl,,,,ece4304_midterm2_4,,,,,,,,
D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm2/ECE4304_Midterm2_VHDL/ECE4304_Midterm2_VHDL.srcs/sources_1/new/ECE4304_Midterm2_5.vhd,1618459253,vhdl,,,,ece4304_midterm2_5,,,,,,,,
D:/Documents/workspace/CPP_Schoolworks/ECE4304/ECE4304_Midterm2/ECE4304_Midterm2_VHDL/ECE4304_Midterm2_VHDL.srcs/sources_1/new/mux4x1.vhd,1618439462,vhdl,,,,mux4x1,,,,,,,,
