// Seed: 1493299435
module module_0 (
    input tri1 id_0,
    input wor  id_1
);
  assign id_3 = 1;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input wor id_2,
    output tri0 id_3,
    input tri id_4,
    output wand id_5,
    input wand id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply1 id_10
);
  wire id_12;
  module_0(
      id_10, id_4
  );
  always id_3 = id_9;
  wire id_13;
endmodule
module module_2 (
    input tri1 id_0
);
  assign id_2 = 1;
  module_0(
      id_0, id_0
  );
endmodule
