// Seed: 2626145683
module module_0 (
    id_1
);
  inout wire id_1;
  tri0 id_2;
  tri1 id_3;
  wire id_4;
  assign id_3 = id_1 ^ (id_3) ==? id_2;
endmodule
module module_1;
  wand id_2;
  wire id_3, id_4;
  wire id_5;
  module_0 modCall_1 (id_4);
  tri0 id_6;
  assign id_2 = 1;
  reg id_7, id_8;
  always
  `define pp_9 0
  reg id_10;
  always begin : LABEL_0
    @(*) id_7 <= `pp_9 ? 1 - {1'h0 & `pp_9, 1'b0} / ~|1 : 1;
    $display(1);
  end
  assign id_10 = id_7;
  always @(posedge id_6) @(posedge 1) id_10 = id_7;
endmodule
