Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/soc/fb_ddr/fb_soc/soc_design.qsys --block-symbol-file --output-directory=/home/user/soc/fb_ddr/fb_soc/soc_design --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading fb_soc/soc_design.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding full [altera_avalon_pio 18.0]
Progress: Parameterizing module full
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding start_address [altera_avalon_pio 18.0]
Progress: Parameterizing module start_address
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_design.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_design.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_design.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_design.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_design.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_design.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: soc_design.: You have exported the interface hps_0.f2h_sdram0_data but not its associated reset interface.  Export the driver(s) of hps_0.h2f_reset
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/soc/fb_ddr/fb_soc/soc_design.qsys --synthesis=VERILOG --output-directory=/home/user/soc/fb_ddr/fb_soc/soc_design/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading fb_soc/soc_design.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding full [altera_avalon_pio 18.0]
Progress: Parameterizing module full
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding start_address [altera_avalon_pio 18.0]
Progress: Parameterizing module start_address
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_design.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_design.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_design.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_design.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_design.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_design.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: soc_design.: You have exported the interface hps_0.f2h_sdram0_data but not its associated reset interface.  Export the driver(s) of hps_0.h2f_reset
Info: soc_design: Generating soc_design "soc_design" for QUARTUS_SYNTH
Info: full: Starting RTL generation for module 'soc_design_full'
Info: full:   Generation command is [exec /home/user/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/user/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/user/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/user/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/user/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_design_full --dir=/tmp/alt9235_2430612354329480942.dir/0002_full_gen/ --quartus_dir=/home/user/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt9235_2430612354329480942.dir/0002_full_gen//soc_design_full_component_configuration.pl  --do_build_sim=0  ]
Info: full: Done RTL generation for module 'soc_design_full'
Info: full: "soc_design" instantiated altera_avalon_pio "full"
Info: hps_0: "Running  for module: hps_0"
Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "soc_design" instantiated altera_hps "hps_0"
Info: start_address: Starting RTL generation for module 'soc_design_start_address'
Info: start_address:   Generation command is [exec /home/user/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/user/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/user/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/user/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/user/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/user/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_design_start_address --dir=/tmp/alt9235_2430612354329480942.dir/0003_start_address_gen/ --quartus_dir=/home/user/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt9235_2430612354329480942.dir/0003_start_address_gen//soc_design_start_address_component_configuration.pl  --do_build_sim=0  ]
Info: start_address: Done RTL generation for module 'soc_design_start_address'
Info: start_address: "soc_design" instantiated altera_avalon_pio "start_address"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_design" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "soc_design" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: full_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "full_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: full_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "full_s1_agent"
Info: full_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "full_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/user/soc/fb_ddr/fb_soc/soc_design/synthesis/submodules/altera_avalon_sc_fifo.v
Info: full_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "full_s1_burst_adapter"
Info: Reusing file /home/user/soc/fb_ddr/fb_soc/soc_design/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/user/soc/fb_ddr/fb_soc/soc_design/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/user/soc/fb_ddr/fb_soc/soc_design/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_design: Done "soc_design" with 23 modules, 80 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
