// Seed: 3017930294
module module_0 (
    output tri0  id_0
    , id_14,
    input  wand  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    output tri1  id_5,
    output wand  id_6,
    input  tri   id_7,
    input  wire  id_8,
    input  uwire id_9,
    input  wor   id_10,
    input  uwire id_11,
    input  tri0  id_12
);
  wire id_15;
  assign id_6 = -1'b0;
  wire id_16 = id_10;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    input wor id_4,
    output wor id_5,
    input supply0 id_6,
    output tri1 id_7
);
  logic id_9 = id_4;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_1,
      id_0,
      id_3,
      id_5,
      id_5,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0,
      id_0
  );
  assign modCall_1.id_9 = 0;
  tri0 id_10 = -1;
endmodule
