<html>
<head>
<meta charset="UTF-8">
<title>Sv-non-ansi-portdecls</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014____SV-NON-ANSI-PORTDECLS">Click for Sv-non-ansi-portdecls in the Full Manual</a></h3>

<p>Parsing of SystemVerilog-2012 non-ANSI port declarations.</p><p>NOTE: the port declarations we now describe are permitted in 
grammar rules such as <span class="v">module_item</span>, <span class="v">interface_item</span>, and 
<span class="v">program_item</span>.  In other words, they're things that are permitted in 
non-ANSI contexts like</p> 
 
<pre class="code">module foo (o, a, b);
    output o;             &lt;---- this kind of stuff
    ...
endmodule</pre> 
 
<p>These aren't the same as for fancy ANSI port declarations like</p> 
 
<pre class="code">module foo (output logic [2:0] o, ...)</pre> 
 
<p>The grammar rules are:</p> 
 
<pre class="code">port_declaration ::= {attribute_instance} inout_declaration
                   | {attribute_instance} input_declaration
                   | {attribute_instance} output_declaration
                   | {attribute_instance} ref_declaration             // NEW, not yet supported
                   | {attribute_instance} interface_port_declaration  // NEW, not yet supported</pre> 
 
<p>The declarations we will currently try to support are:</p> 
 
<pre class="code">inout_declaration ::= 'inout' net_port_type      list_of_port_identifiers

input_declaration ::= 'input' net_port_type      list_of_port_identifiers
                    | 'input' variable_port_type list_of_variable_identifiers

output_declaration ::= 'output' net_port_type      list_of_port_identifiers
                     | 'output' variable_port_type list_of_variable_port_identifiers</pre> 
 
<p>See <a href="VL2014____PARSE-PORT-TYPES.html">parse-port-types</a> for the port-type handling.</p> 
 
<p>As for the three different kinds of lists of identifiers, they are all quite 
similar to one another, differing only in the kinds of dimensions that are 
allowed and in whether or not default values are permitted.  Here are their 
definitions:</p> 
 
<pre class="code">list_of_port_identifiers          ::= identifier {unpacked_dimension} { ',' identifier {unpacked_dimension} }
list_of_variable_identifiers      ::= identifier {variable_dimension} { ',' identifier {variable_dimension} }
list_of_variable_port_identifiers ::= identifier {variable_dimension} [ '=' expression ]
                                      { ',' identifier {variable_dimension} [ '=' expression ] }</pre> 
 
<p><b>However</b>, we don't yet implement default values.  Section 23.2.2.4 
talks about default port values, and says they can only be specified for input 
ports.  But the grammar only permits them for output ports.  That seems like a 
bug with the standard.  By omitting them, the above reduce to:</p> 
 
<pre class="code">list_of_port_identifiers          ::= identifier {unpacked_dimension} {',' identifier {unpacked_dimension} }
list_of_variable_identifiers      ::= identifier {variable_dimension} {',' identifier {variable_dimension} }
list_of_variable_port_identifiers ::= identifier {variable_dimension} {',' identifier {variable_dimension} }</pre> 
 

</body>
</html>
