#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun 19 16:26:44 2018
# Process ID: 4772
# Current directory: D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.runs/synth_1/top.vds
# Journal file: D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 404.113 ; gain = 98.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.srcs/sources_1/src/top.v:29]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'video_pll' [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.runs/synth_1/.Xil/Vivado-4772-PC-201805041311/realtime/video_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'video_pll' (2#1) [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.runs/synth_1/.Xil/Vivado-4772-PC-201805041311/realtime/video_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ax_pwm' [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.srcs/sources_1/src/ax_pwm.v:34]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ax_pwm' (3#1) [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.srcs/sources_1/src/ax_pwm.v:34]
INFO: [Synth 8-638] synthesizing module 'color_bar' [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.srcs/sources_1/src/color_bar.v:33]
	Parameter H_ACTIVE bound to: 16'b0000001100100000 
	Parameter H_FP bound to: 16'b0000000000101000 
	Parameter H_SYNC bound to: 16'b0000000010000000 
	Parameter H_BP bound to: 16'b0000000001011000 
	Parameter V_ACTIVE bound to: 16'b0000000111100000 
	Parameter V_FP bound to: 16'b0000000000000001 
	Parameter V_SYNC bound to: 16'b0000000000000011 
	Parameter V_BP bound to: 16'b0000000000010101 
	Parameter HS_POL bound to: 1'b0 
	Parameter VS_POL bound to: 1'b0 
	Parameter H_TOTAL bound to: 16'b0000010000100000 
	Parameter V_TOTAL bound to: 16'b0000000111111001 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'color_bar' (4#1) [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.srcs/sources_1/src/color_bar.v:33]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.srcs/sources_1/src/top.v:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 456.250 ; gain = 151.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 456.250 ; gain = 151.078
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.runs/synth_1/.Xil/Vivado-4772-PC-201805041311/dcp1/video_pll_in_context.xdc] for cell 'video_pll_m0'
Finished Parsing XDC File [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.runs/synth_1/.Xil/Vivado-4772-PC-201805041311/dcp1/video_pll_in_context.xdc] for cell 'video_pll_m0'
Parsing XDC File [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.srcs/constrs_1/new/lcd_test.xdc]
Finished Parsing XDC File [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.srcs/constrs_1/new/lcd_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.srcs/constrs_1/new/lcd_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 810.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 810.395 ; gain = 505.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 810.395 ; gain = 505.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for video_pll_m0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 810.395 ; gain = 505.223
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element period_cnt_reg was removed.  [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.srcs/sources_1/src/ax_pwm.v:68]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_active" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 810.395 ; gain = 505.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ax_pwm 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module color_bar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/h_active" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ax_pwm_m0/period_cnt_reg was removed.  [D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.srcs/sources_1/src/ax_pwm.v:68]
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[0]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[1]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[0]' (FDC) to 'ax_pwm_m0/period_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[1]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[2]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[3]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[4]' (FDC) to 'ax_pwm_m0/duty_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[5]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[6]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[7]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[8]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[9]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[10]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[11]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[12]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[13]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[14]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[15]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[16]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[17]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[18]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[19]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[20]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[21]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[22]' (FDC) to 'ax_pwm_m0/period_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/period_r_reg[23]' (FDC) to 'ax_pwm_m0/duty_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[2]' (FDC) to 'ax_pwm_m0/duty_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[3]' (FDC) to 'ax_pwm_m0/duty_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[4]' (FDC) to 'ax_pwm_m0/duty_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[5]' (FDC) to 'ax_pwm_m0/duty_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[6]' (FDC) to 'ax_pwm_m0/duty_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[7]' (FDC) to 'ax_pwm_m0/duty_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[8]' (FDC) to 'ax_pwm_m0/duty_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[9]' (FDC) to 'ax_pwm_m0/duty_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[10]' (FDC) to 'ax_pwm_m0/duty_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[11]' (FDC) to 'ax_pwm_m0/duty_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[12]' (FDC) to 'ax_pwm_m0/duty_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[13]' (FDC) to 'ax_pwm_m0/duty_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[14]' (FDC) to 'ax_pwm_m0/duty_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[15]' (FDC) to 'ax_pwm_m0/duty_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[16]' (FDC) to 'ax_pwm_m0/duty_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[17]' (FDC) to 'ax_pwm_m0/duty_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[18]' (FDC) to 'ax_pwm_m0/duty_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[19]' (FDC) to 'ax_pwm_m0/duty_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[20]' (FDC) to 'ax_pwm_m0/duty_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'ax_pwm_m0/duty_r_reg[21]' (FDC) to 'ax_pwm_m0/duty_r_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ax_pwm_m0/duty_r_reg[23] )
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[0]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[1]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[2]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[0]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[1]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[2]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[0]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[1]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[2]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[7]'
WARNING: [Synth 8-3332] Sequential element (ax_pwm_m0/duty_r_reg[23]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 810.395 ; gain = 505.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_pll_m0/clk_out1' to pin 'video_pll_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'video_pll_m0/clk_in1' to 'i_6/ax_pwm_m0/period_cnt_reg[23]/C'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 810.395 ; gain = 505.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 810.395 ; gain = 505.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 818.387 ; gain = 513.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 818.387 ; gain = 513.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 818.387 ; gain = 513.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 818.387 ; gain = 513.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 818.387 ; gain = 513.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 818.387 ; gain = 513.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 818.387 ; gain = 513.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |video_pll     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |video_pll |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    18|
|4     |LUT1      |     7|
|5     |LUT2      |    28|
|6     |LUT3      |    15|
|7     |LUT4      |    10|
|8     |LUT5      |     6|
|9     |LUT6      |    23|
|10    |FDCE      |    72|
|11    |IBUF      |     1|
|12    |IBUFDS    |     1|
|13    |OBUF      |    29|
+------+----------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          |   213|
|2     |  ax_pwm_m0    |ax_pwm    |    61|
|3     |  color_bar_m0 |color_bar |   117|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 818.387 ; gain = 513.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 818.387 ; gain = 159.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 818.387 ; gain = 513.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 819.402 ; gain = 525.695
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7101/demo/08_3_an070_lcd_test/lcd_test/lcd_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 819.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 19 16:27:23 2018...
