$date
	Thu Jul 31 12:20:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pipo_tb $end
$var wire 8 ! q_out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # clk_enable $end
$var reg 8 $ d_in [7:0] $end
$var reg 1 % out_enable_in $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # clk_enable $end
$var wire 8 ' d_in [7:0] $end
$var wire 1 % out_enable_in $end
$var wire 1 & rst $end
$var wire 8 ( q_out [7:0] $end
$var reg 8 ) d_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
0&
1%
bx $
1#
0"
bx !
$end
#10000
1"
#20000
0"
b10101010 $
b10101010 '
#30000
b10101010 !
b10101010 (
b10101010 )
1"
#40000
0"
b0 $
b0 '
0#
#50000
1"
#60000
0"
#70000
1"
#80000
0"
#90000
1"
#100000
0"
#110000
1"
#120000
0"
b11110000 $
b11110000 '
1#
#130000
b11110000 !
b11110000 (
b11110000 )
1"
#140000
0"
0#
#150000
1"
#160000
b0 !
b0 (
b0 )
0"
1&
#170000
1"
#180000
0"
#190000
1"
#200000
bz !
bz (
0"
0%
#210000
1"
#220000
0"
#230000
1"
#240000
0"
