
002_LED_vTaskDelay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031cc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800335c  0800335c  0001335c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800338c  0800338c  0001338c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003390  08003390  00013390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000002c  20000000  08003394  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002002c  2**0
                  CONTENTS
  7 .bss          00012e54  2000002c  2000002c  0002002c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20012e80  20012e80  0002002c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000c1c1  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001d93  00000000  00000000  0002c21d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b68  00000000  00000000  0002dfb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a70  00000000  00000000  0002eb18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005779  00000000  00000000  0002f588  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000044e0  00000000  00000000  00034d01  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000391e1  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002f14  00000000  00000000  00039260  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003c174  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000002c 	.word	0x2000002c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003344 	.word	0x08003344

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000030 	.word	0x20000030
 80001cc:	08003344 	.word	0x08003344

080001d0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80001d0:	b480      	push	{r7}
 80001d2:	b085      	sub	sp, #20
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
 80001d8:	460b      	mov	r3, r1
 80001da:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80001dc:	2300      	movs	r3, #0
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80001e0:	4b08      	ldr	r3, [pc, #32]	; (8000204 <DAC_SetChannel1Data+0x34>)
 80001e2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80001e4:	68fa      	ldr	r2, [r7, #12]
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	4413      	add	r3, r2
 80001ea:	3308      	adds	r3, #8
 80001ec:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	461a      	mov	r2, r3
 80001f2:	887b      	ldrh	r3, [r7, #2]
 80001f4:	6013      	str	r3, [r2, #0]
}
 80001f6:	bf00      	nop
 80001f8:	3714      	adds	r7, #20
 80001fa:	46bd      	mov	sp, r7
 80001fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	40007400 	.word	0x40007400

08000208 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000208:	b480      	push	{r7}
 800020a:	b085      	sub	sp, #20
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
 8000210:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000212:	2300      	movs	r3, #0
 8000214:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800021c:	68fa      	ldr	r2, [r7, #12]
 800021e:	4b25      	ldr	r3, [pc, #148]	; (80002b4 <DMA_Init+0xac>)
 8000220:	4013      	ands	r3, r2
 8000222:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000224:	683b      	ldr	r3, [r7, #0]
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	683b      	ldr	r3, [r7, #0]
 800022a:	68db      	ldr	r3, [r3, #12]
 800022c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000232:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	699b      	ldr	r3, [r3, #24]
 8000238:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800023e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000240:	683b      	ldr	r3, [r7, #0]
 8000242:	6a1b      	ldr	r3, [r3, #32]
 8000244:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800024a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800024c:	683b      	ldr	r3, [r7, #0]
 800024e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000250:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000252:	683b      	ldr	r3, [r7, #0]
 8000254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000256:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800025c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	4313      	orrs	r3, r2
 8000262:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	68fa      	ldr	r2, [r7, #12]
 8000268:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	695b      	ldr	r3, [r3, #20]
 800026e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	f023 0307 	bic.w	r3, r3, #7
 8000276:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000278:	683b      	ldr	r3, [r7, #0]
 800027a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000280:	4313      	orrs	r3, r2
 8000282:	68fa      	ldr	r2, [r7, #12]
 8000284:	4313      	orrs	r3, r2
 8000286:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	68fa      	ldr	r2, [r7, #12]
 800028c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	691a      	ldr	r2, [r3, #16]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	685a      	ldr	r2, [r3, #4]
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800029e:	683b      	ldr	r3, [r7, #0]
 80002a0:	689a      	ldr	r2, [r3, #8]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60da      	str	r2, [r3, #12]
}
 80002a6:	bf00      	nop
 80002a8:	3714      	adds	r7, #20
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	f01c803f 	.word	0xf01c803f

080002b8 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
 80002c0:	460b      	mov	r3, r1
 80002c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002c4:	78fb      	ldrb	r3, [r7, #3]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d006      	beq.n	80002d8 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f043 0201 	orr.w	r2, r3, #1
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002d6:	e005      	b.n	80002e4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	f023 0201 	bic.w	r2, r3, #1
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	601a      	str	r2, [r3, #0]
}
 80002e4:	bf00      	nop
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr

080002f0 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80002f8:	2300      	movs	r3, #0
 80002fa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	f003 0301 	and.w	r3, r3, #1
 8000304:	2b00      	cmp	r3, #0
 8000306:	d002      	beq.n	800030e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000308:	2301      	movs	r3, #1
 800030a:	73fb      	strb	r3, [r7, #15]
 800030c:	e001      	b.n	8000312 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800030e:	2300      	movs	r3, #0
 8000310:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000312:	7bfb      	ldrb	r3, [r7, #15]
}
 8000314:	4618      	mov	r0, r3
 8000316:	3714      	adds	r7, #20
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr

08000320 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000320:	b480      	push	{r7}
 8000322:	b087      	sub	sp, #28
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800032a:	2300      	movs	r3, #0
 800032c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800032e:	2300      	movs	r3, #0
 8000330:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4a15      	ldr	r2, [pc, #84]	; (800038c <DMA_GetFlagStatus+0x6c>)
 8000336:	4293      	cmp	r3, r2
 8000338:	d802      	bhi.n	8000340 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800033a:	4b15      	ldr	r3, [pc, #84]	; (8000390 <DMA_GetFlagStatus+0x70>)
 800033c:	613b      	str	r3, [r7, #16]
 800033e:	e001      	b.n	8000344 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000340:	4b14      	ldr	r3, [pc, #80]	; (8000394 <DMA_GetFlagStatus+0x74>)
 8000342:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800034a:	2b00      	cmp	r3, #0
 800034c:	d003      	beq.n	8000356 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800034e:	693b      	ldr	r3, [r7, #16]
 8000350:	685b      	ldr	r3, [r3, #4]
 8000352:	60fb      	str	r3, [r7, #12]
 8000354:	e002      	b.n	800035c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000356:	693b      	ldr	r3, [r7, #16]
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000362:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000366:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000368:	68fa      	ldr	r2, [r7, #12]
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	4013      	ands	r3, r2
 800036e:	2b00      	cmp	r3, #0
 8000370:	d002      	beq.n	8000378 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000372:	2301      	movs	r3, #1
 8000374:	75fb      	strb	r3, [r7, #23]
 8000376:	e001      	b.n	800037c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000378:	2300      	movs	r3, #0
 800037a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800037c:	7dfb      	ldrb	r3, [r7, #23]
}
 800037e:	4618      	mov	r0, r3
 8000380:	371c      	adds	r7, #28
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	4002640f 	.word	0x4002640f
 8000390:	40026000 	.word	0x40026000
 8000394:	40026400 	.word	0x40026400

08000398 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a10      	ldr	r2, [pc, #64]	; (80003e8 <DMA_ClearFlag+0x50>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d802      	bhi.n	80003b0 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003aa:	4b10      	ldr	r3, [pc, #64]	; (80003ec <DMA_ClearFlag+0x54>)
 80003ac:	60fb      	str	r3, [r7, #12]
 80003ae:	e001      	b.n	80003b4 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003b0:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <DMA_ClearFlag+0x58>)
 80003b2:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003b4:	683b      	ldr	r3, [r7, #0]
 80003b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d007      	beq.n	80003ce <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003be:	683b      	ldr	r3, [r7, #0]
 80003c0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003c4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003c8:	68fa      	ldr	r2, [r7, #12]
 80003ca:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80003cc:	e006      	b.n	80003dc <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80003ce:	683b      	ldr	r3, [r7, #0]
 80003d0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003d4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003d8:	68fa      	ldr	r2, [r7, #12]
 80003da:	6093      	str	r3, [r2, #8]
}
 80003dc:	bf00      	nop
 80003de:	3714      	adds	r7, #20
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr
 80003e8:	4002640f 	.word	0x4002640f
 80003ec:	40026000 	.word	0x40026000
 80003f0:	40026400 	.word	0x40026400

080003f4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b087      	sub	sp, #28
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
 80003fc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80003fe:	2300      	movs	r3, #0
 8000400:	617b      	str	r3, [r7, #20]
 8000402:	2300      	movs	r3, #0
 8000404:	613b      	str	r3, [r7, #16]
 8000406:	2300      	movs	r3, #0
 8000408:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800040a:	2300      	movs	r3, #0
 800040c:	617b      	str	r3, [r7, #20]
 800040e:	e076      	b.n	80004fe <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000410:	2201      	movs	r2, #1
 8000412:	697b      	ldr	r3, [r7, #20]
 8000414:	fa02 f303 	lsl.w	r3, r2, r3
 8000418:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800041a:	683b      	ldr	r3, [r7, #0]
 800041c:	681a      	ldr	r2, [r3, #0]
 800041e:	693b      	ldr	r3, [r7, #16]
 8000420:	4013      	ands	r3, r2
 8000422:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000424:	68fa      	ldr	r2, [r7, #12]
 8000426:	693b      	ldr	r3, [r7, #16]
 8000428:	429a      	cmp	r2, r3
 800042a:	d165      	bne.n	80004f8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	681a      	ldr	r2, [r3, #0]
 8000430:	697b      	ldr	r3, [r7, #20]
 8000432:	005b      	lsls	r3, r3, #1
 8000434:	2103      	movs	r1, #3
 8000436:	fa01 f303 	lsl.w	r3, r1, r3
 800043a:	43db      	mvns	r3, r3
 800043c:	401a      	ands	r2, r3
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	681a      	ldr	r2, [r3, #0]
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	791b      	ldrb	r3, [r3, #4]
 800044a:	4619      	mov	r1, r3
 800044c:	697b      	ldr	r3, [r7, #20]
 800044e:	005b      	lsls	r3, r3, #1
 8000450:	fa01 f303 	lsl.w	r3, r1, r3
 8000454:	431a      	orrs	r2, r3
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800045a:	683b      	ldr	r3, [r7, #0]
 800045c:	791b      	ldrb	r3, [r3, #4]
 800045e:	2b01      	cmp	r3, #1
 8000460:	d003      	beq.n	800046a <GPIO_Init+0x76>
 8000462:	683b      	ldr	r3, [r7, #0]
 8000464:	791b      	ldrb	r3, [r3, #4]
 8000466:	2b02      	cmp	r3, #2
 8000468:	d12e      	bne.n	80004c8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	689a      	ldr	r2, [r3, #8]
 800046e:	697b      	ldr	r3, [r7, #20]
 8000470:	005b      	lsls	r3, r3, #1
 8000472:	2103      	movs	r1, #3
 8000474:	fa01 f303 	lsl.w	r3, r1, r3
 8000478:	43db      	mvns	r3, r3
 800047a:	401a      	ands	r2, r3
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	689a      	ldr	r2, [r3, #8]
 8000484:	683b      	ldr	r3, [r7, #0]
 8000486:	795b      	ldrb	r3, [r3, #5]
 8000488:	4619      	mov	r1, r3
 800048a:	697b      	ldr	r3, [r7, #20]
 800048c:	005b      	lsls	r3, r3, #1
 800048e:	fa01 f303 	lsl.w	r3, r1, r3
 8000492:	431a      	orrs	r2, r3
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	685a      	ldr	r2, [r3, #4]
 800049c:	697b      	ldr	r3, [r7, #20]
 800049e:	b29b      	uxth	r3, r3
 80004a0:	4619      	mov	r1, r3
 80004a2:	2301      	movs	r3, #1
 80004a4:	408b      	lsls	r3, r1
 80004a6:	43db      	mvns	r3, r3
 80004a8:	401a      	ands	r2, r3
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	685b      	ldr	r3, [r3, #4]
 80004b2:	683a      	ldr	r2, [r7, #0]
 80004b4:	7992      	ldrb	r2, [r2, #6]
 80004b6:	4611      	mov	r1, r2
 80004b8:	697a      	ldr	r2, [r7, #20]
 80004ba:	b292      	uxth	r2, r2
 80004bc:	fa01 f202 	lsl.w	r2, r1, r2
 80004c0:	b292      	uxth	r2, r2
 80004c2:	431a      	orrs	r2, r3
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	68da      	ldr	r2, [r3, #12]
 80004cc:	697b      	ldr	r3, [r7, #20]
 80004ce:	b29b      	uxth	r3, r3
 80004d0:	005b      	lsls	r3, r3, #1
 80004d2:	2103      	movs	r1, #3
 80004d4:	fa01 f303 	lsl.w	r3, r1, r3
 80004d8:	43db      	mvns	r3, r3
 80004da:	401a      	ands	r2, r3
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	68da      	ldr	r2, [r3, #12]
 80004e4:	683b      	ldr	r3, [r7, #0]
 80004e6:	79db      	ldrb	r3, [r3, #7]
 80004e8:	4619      	mov	r1, r3
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	005b      	lsls	r3, r3, #1
 80004ee:	fa01 f303 	lsl.w	r3, r1, r3
 80004f2:	431a      	orrs	r2, r3
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	3301      	adds	r3, #1
 80004fc:	617b      	str	r3, [r7, #20]
 80004fe:	697b      	ldr	r3, [r7, #20]
 8000500:	2b0f      	cmp	r3, #15
 8000502:	d985      	bls.n	8000410 <GPIO_Init+0x1c>
    }
  }
}
 8000504:	bf00      	nop
 8000506:	371c      	adds	r7, #28
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr

08000510 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
 8000518:	460b      	mov	r3, r1
 800051a:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 800051c:	2300      	movs	r3, #0
 800051e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	691a      	ldr	r2, [r3, #16]
 8000524:	887b      	ldrh	r3, [r7, #2]
 8000526:	4013      	ands	r3, r2
 8000528:	2b00      	cmp	r3, #0
 800052a:	d002      	beq.n	8000532 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 800052c:	2301      	movs	r3, #1
 800052e:	73fb      	strb	r3, [r7, #15]
 8000530:	e001      	b.n	8000536 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000532:	2300      	movs	r3, #0
 8000534:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000536:	7bfb      	ldrb	r3, [r7, #15]
}
 8000538:	4618      	mov	r0, r3
 800053a:	3714      	adds	r7, #20
 800053c:	46bd      	mov	sp, r7
 800053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000542:	4770      	bx	lr

08000544 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	887a      	ldrh	r2, [r7, #2]
 8000554:	835a      	strh	r2, [r3, #26]
}
 8000556:	bf00      	nop
 8000558:	370c      	adds	r7, #12
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr

08000562 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000562:	b480      	push	{r7}
 8000564:	b083      	sub	sp, #12
 8000566:	af00      	add	r7, sp, #0
 8000568:	6078      	str	r0, [r7, #4]
 800056a:	460b      	mov	r3, r1
 800056c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	695a      	ldr	r2, [r3, #20]
 8000572:	887b      	ldrh	r3, [r7, #2]
 8000574:	405a      	eors	r2, r3
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	615a      	str	r2, [r3, #20]
}
 800057a:	bf00      	nop
 800057c:	370c      	adds	r7, #12
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
	...

08000588 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800058c:	4a12      	ldr	r2, [pc, #72]	; (80005d8 <RCC_DeInit+0x50>)
 800058e:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <RCC_DeInit+0x50>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	f043 0301 	orr.w	r3, r3, #1
 8000596:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000598:	4b0f      	ldr	r3, [pc, #60]	; (80005d8 <RCC_DeInit+0x50>)
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 800059e:	4a0e      	ldr	r2, [pc, #56]	; (80005d8 <RCC_DeInit+0x50>)
 80005a0:	4b0d      	ldr	r3, [pc, #52]	; (80005d8 <RCC_DeInit+0x50>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 80005a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005ac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80005ae:	4b0a      	ldr	r3, [pc, #40]	; (80005d8 <RCC_DeInit+0x50>)
 80005b0:	4a0a      	ldr	r2, [pc, #40]	; (80005dc <RCC_DeInit+0x54>)
 80005b2:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 80005b4:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <RCC_DeInit+0x50>)
 80005b6:	4a0a      	ldr	r2, [pc, #40]	; (80005e0 <RCC_DeInit+0x58>)
 80005b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80005bc:	4a06      	ldr	r2, [pc, #24]	; (80005d8 <RCC_DeInit+0x50>)
 80005be:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <RCC_DeInit+0x50>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80005c8:	4b03      	ldr	r3, [pc, #12]	; (80005d8 <RCC_DeInit+0x50>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 80005ce:	bf00      	nop
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr
 80005d8:	40023800 	.word	0x40023800
 80005dc:	24003010 	.word	0x24003010
 80005e0:	20003000 	.word	0x20003000

080005e4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	460b      	mov	r3, r1
 80005ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80005f0:	78fb      	ldrb	r3, [r7, #3]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d006      	beq.n	8000604 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80005f6:	490a      	ldr	r1, [pc, #40]	; (8000620 <RCC_AHB1PeriphClockCmd+0x3c>)
 80005f8:	4b09      	ldr	r3, [pc, #36]	; (8000620 <RCC_AHB1PeriphClockCmd+0x3c>)
 80005fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	4313      	orrs	r3, r2
 8000600:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000602:	e006      	b.n	8000612 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000604:	4906      	ldr	r1, [pc, #24]	; (8000620 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000606:	4b06      	ldr	r3, [pc, #24]	; (8000620 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000608:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	43db      	mvns	r3, r3
 800060e:	4013      	ands	r3, r2
 8000610:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000612:	bf00      	nop
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	40023800 	.word	0x40023800

08000624 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	460b      	mov	r3, r1
 800062e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	887a      	ldrh	r2, [r7, #2]
 8000634:	819a      	strh	r2, [r3, #12]
}
 8000636:	bf00      	nop
 8000638:	370c      	adds	r7, #12
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr

08000642 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000642:	b480      	push	{r7}
 8000644:	b085      	sub	sp, #20
 8000646:	af00      	add	r7, sp, #0
 8000648:	6078      	str	r0, [r7, #4]
 800064a:	460b      	mov	r3, r1
 800064c:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800064e:	2300      	movs	r3, #0
 8000650:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	891b      	ldrh	r3, [r3, #8]
 8000656:	b29a      	uxth	r2, r3
 8000658:	887b      	ldrh	r3, [r7, #2]
 800065a:	4013      	ands	r3, r2
 800065c:	b29b      	uxth	r3, r3
 800065e:	2b00      	cmp	r3, #0
 8000660:	d002      	beq.n	8000668 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000662:	2301      	movs	r3, #1
 8000664:	73fb      	strb	r3, [r7, #15]
 8000666:	e001      	b.n	800066c <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000668:	2300      	movs	r3, #0
 800066a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800066c:	7bfb      	ldrb	r3, [r7, #15]
}
 800066e:	4618      	mov	r0, r3
 8000670:	3714      	adds	r7, #20
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr

0800067a <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800067a:	b480      	push	{r7}
 800067c:	b083      	sub	sp, #12
 800067e:	af00      	add	r7, sp, #0
 8000680:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	f103 0208 	add.w	r2, r3, #8
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	f04f 32ff 	mov.w	r2, #4294967295
 8000692:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	f103 0208 	add.w	r2, r3, #8
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	f103 0208 	add.w	r2, r3, #8
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80006ae:	bf00      	nop
 80006b0:	370c      	adds	r7, #12
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr

080006ba <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80006ba:	b480      	push	{r7}
 80006bc:	b083      	sub	sp, #12
 80006be:	af00      	add	r7, sp, #0
 80006c0:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	2200      	movs	r2, #0
 80006c6:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80006c8:	bf00      	nop
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr

080006d4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80006d4:	b480      	push	{r7}
 80006d6:	b085      	sub	sp, #20
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
 80006dc:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	685b      	ldr	r3, [r3, #4]
 80006e2:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	68fa      	ldr	r2, [r7, #12]
 80006e8:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	689a      	ldr	r2, [r3, #8]
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	689b      	ldr	r3, [r3, #8]
 80006f6:	683a      	ldr	r2, [r7, #0]
 80006f8:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	683a      	ldr	r2, [r7, #0]
 80006fe:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	687a      	ldr	r2, [r7, #4]
 8000704:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	1c5a      	adds	r2, r3, #1
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	601a      	str	r2, [r3, #0]
}
 8000710:	bf00      	nop
 8000712:	3714      	adds	r7, #20
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr

0800071c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800071c:	b480      	push	{r7}
 800071e:	b085      	sub	sp, #20
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000732:	d103      	bne.n	800073c <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	691b      	ldr	r3, [r3, #16]
 8000738:	60fb      	str	r3, [r7, #12]
 800073a:	e00c      	b.n	8000756 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	3308      	adds	r3, #8
 8000740:	60fb      	str	r3, [r7, #12]
 8000742:	e002      	b.n	800074a <vListInsert+0x2e>
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	685b      	ldr	r3, [r3, #4]
 8000748:	60fb      	str	r3, [r7, #12]
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	685b      	ldr	r3, [r3, #4]
 800074e:	681a      	ldr	r2, [r3, #0]
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	429a      	cmp	r2, r3
 8000754:	d9f6      	bls.n	8000744 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	685a      	ldr	r2, [r3, #4]
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	683a      	ldr	r2, [r7, #0]
 8000764:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	68fa      	ldr	r2, [r7, #12]
 800076a:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	683a      	ldr	r2, [r7, #0]
 8000770:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	1c5a      	adds	r2, r3, #1
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	601a      	str	r2, [r3, #0]
}
 8000782:	bf00      	nop
 8000784:	3714      	adds	r7, #20
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr

0800078e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800078e:	b480      	push	{r7}
 8000790:	b085      	sub	sp, #20
 8000792:	af00      	add	r7, sp, #0
 8000794:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	691b      	ldr	r3, [r3, #16]
 800079a:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	687a      	ldr	r2, [r7, #4]
 80007a2:	6892      	ldr	r2, [r2, #8]
 80007a4:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	689b      	ldr	r3, [r3, #8]
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	6852      	ldr	r2, [r2, #4]
 80007ae:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	685a      	ldr	r2, [r3, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	429a      	cmp	r2, r3
 80007b8:	d103      	bne.n	80007c2 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	689a      	ldr	r2, [r3, #8]
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	1e5a      	subs	r2, r3, #1
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	681b      	ldr	r3, [r3, #0]
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3714      	adds	r7, #20
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
	...

080007e4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	60f8      	str	r0, [r7, #12]
 80007ec:	60b9      	str	r1, [r7, #8]
 80007ee:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	3b04      	subs	r3, #4
 80007f4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80007fc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	3b04      	subs	r3, #4
 8000802:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000804:	68bb      	ldr	r3, [r7, #8]
 8000806:	f023 0201 	bic.w	r2, r3, #1
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	3b04      	subs	r3, #4
 8000812:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000814:	4a0c      	ldr	r2, [pc, #48]	; (8000848 <pxPortInitialiseStack+0x64>)
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	3b14      	subs	r3, #20
 800081e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8000820:	687a      	ldr	r2, [r7, #4]
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	3b04      	subs	r3, #4
 800082a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	f06f 0202 	mvn.w	r2, #2
 8000832:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3b20      	subs	r3, #32
 8000838:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800083a:	68fb      	ldr	r3, [r7, #12]
}
 800083c:	4618      	mov	r0, r3
 800083e:	3714      	adds	r7, #20
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr
 8000848:	0800084d 	.word	0x0800084d

0800084c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8000856:	4b11      	ldr	r3, [pc, #68]	; (800089c <prvTaskExitError+0x50>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800085e:	d009      	beq.n	8000874 <prvTaskExitError+0x28>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000864:	f383 8811 	msr	BASEPRI, r3
 8000868:	f3bf 8f6f 	isb	sy
 800086c:	f3bf 8f4f 	dsb	sy
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	e7fe      	b.n	8000872 <prvTaskExitError+0x26>
 8000874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000878:	f383 8811 	msr	BASEPRI, r3
 800087c:	f3bf 8f6f 	isb	sy
 8000880:	f3bf 8f4f 	dsb	sy
 8000884:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8000886:	bf00      	nop
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d0fc      	beq.n	8000888 <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800088e:	bf00      	nop
 8000890:	3714      	adds	r7, #20
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	20000000 	.word	0x20000000

080008a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80008a0:	4b07      	ldr	r3, [pc, #28]	; (80008c0 <pxCurrentTCBConst2>)
 80008a2:	6819      	ldr	r1, [r3, #0]
 80008a4:	6808      	ldr	r0, [r1, #0]
 80008a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008aa:	f380 8809 	msr	PSP, r0
 80008ae:	f3bf 8f6f 	isb	sy
 80008b2:	f04f 0000 	mov.w	r0, #0
 80008b6:	f380 8811 	msr	BASEPRI, r0
 80008ba:	4770      	bx	lr
 80008bc:	f3af 8000 	nop.w

080008c0 <pxCurrentTCBConst2>:
 80008c0:	20012c70 	.word	0x20012c70
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80008c4:	bf00      	nop
 80008c6:	bf00      	nop

080008c8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80008c8:	4808      	ldr	r0, [pc, #32]	; (80008ec <prvPortStartFirstTask+0x24>)
 80008ca:	6800      	ldr	r0, [r0, #0]
 80008cc:	6800      	ldr	r0, [r0, #0]
 80008ce:	f380 8808 	msr	MSP, r0
 80008d2:	f04f 0000 	mov.w	r0, #0
 80008d6:	f380 8814 	msr	CONTROL, r0
 80008da:	b662      	cpsie	i
 80008dc:	b661      	cpsie	f
 80008de:	f3bf 8f4f 	dsb	sy
 80008e2:	f3bf 8f6f 	isb	sy
 80008e6:	df00      	svc	0
 80008e8:	bf00      	nop
 80008ea:	0000      	.short	0x0000
 80008ec:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80008f0:	bf00      	nop
 80008f2:	bf00      	nop

080008f4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b086      	sub	sp, #24
 80008f8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80008fa:	4b44      	ldr	r3, [pc, #272]	; (8000a0c <xPortStartScheduler+0x118>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a44      	ldr	r2, [pc, #272]	; (8000a10 <xPortStartScheduler+0x11c>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d109      	bne.n	8000918 <xPortStartScheduler+0x24>
 8000904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000908:	f383 8811 	msr	BASEPRI, r3
 800090c:	f3bf 8f6f 	isb	sy
 8000910:	f3bf 8f4f 	dsb	sy
 8000914:	613b      	str	r3, [r7, #16]
 8000916:	e7fe      	b.n	8000916 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000918:	4b3c      	ldr	r3, [pc, #240]	; (8000a0c <xPortStartScheduler+0x118>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a3d      	ldr	r2, [pc, #244]	; (8000a14 <xPortStartScheduler+0x120>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d109      	bne.n	8000936 <xPortStartScheduler+0x42>
 8000922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000926:	f383 8811 	msr	BASEPRI, r3
 800092a:	f3bf 8f6f 	isb	sy
 800092e:	f3bf 8f4f 	dsb	sy
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	e7fe      	b.n	8000934 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000936:	4b38      	ldr	r3, [pc, #224]	; (8000a18 <xPortStartScheduler+0x124>)
 8000938:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	b2db      	uxtb	r3, r3
 8000940:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	22ff      	movs	r2, #255	; 0xff
 8000946:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	b2db      	uxtb	r3, r3
 800094e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000950:	78fb      	ldrb	r3, [r7, #3]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000958:	b2da      	uxtb	r2, r3
 800095a:	4b30      	ldr	r3, [pc, #192]	; (8000a1c <xPortStartScheduler+0x128>)
 800095c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800095e:	4b30      	ldr	r3, [pc, #192]	; (8000a20 <xPortStartScheduler+0x12c>)
 8000960:	2207      	movs	r2, #7
 8000962:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000964:	e009      	b.n	800097a <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 8000966:	4b2e      	ldr	r3, [pc, #184]	; (8000a20 <xPortStartScheduler+0x12c>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	3b01      	subs	r3, #1
 800096c:	4a2c      	ldr	r2, [pc, #176]	; (8000a20 <xPortStartScheduler+0x12c>)
 800096e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000970:	78fb      	ldrb	r3, [r7, #3]
 8000972:	b2db      	uxtb	r3, r3
 8000974:	005b      	lsls	r3, r3, #1
 8000976:	b2db      	uxtb	r3, r3
 8000978:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800097a:	78fb      	ldrb	r3, [r7, #3]
 800097c:	b2db      	uxtb	r3, r3
 800097e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000982:	2b80      	cmp	r3, #128	; 0x80
 8000984:	d0ef      	beq.n	8000966 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000986:	4b26      	ldr	r3, [pc, #152]	; (8000a20 <xPortStartScheduler+0x12c>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f1c3 0307 	rsb	r3, r3, #7
 800098e:	2b04      	cmp	r3, #4
 8000990:	d009      	beq.n	80009a6 <xPortStartScheduler+0xb2>
 8000992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000996:	f383 8811 	msr	BASEPRI, r3
 800099a:	f3bf 8f6f 	isb	sy
 800099e:	f3bf 8f4f 	dsb	sy
 80009a2:	60bb      	str	r3, [r7, #8]
 80009a4:	e7fe      	b.n	80009a4 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80009a6:	4b1e      	ldr	r3, [pc, #120]	; (8000a20 <xPortStartScheduler+0x12c>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	021b      	lsls	r3, r3, #8
 80009ac:	4a1c      	ldr	r2, [pc, #112]	; (8000a20 <xPortStartScheduler+0x12c>)
 80009ae:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80009b0:	4b1b      	ldr	r3, [pc, #108]	; (8000a20 <xPortStartScheduler+0x12c>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80009b8:	4a19      	ldr	r2, [pc, #100]	; (8000a20 <xPortStartScheduler+0x12c>)
 80009ba:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	b2da      	uxtb	r2, r3
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80009c4:	4a17      	ldr	r2, [pc, #92]	; (8000a24 <xPortStartScheduler+0x130>)
 80009c6:	4b17      	ldr	r3, [pc, #92]	; (8000a24 <xPortStartScheduler+0x130>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009ce:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80009d0:	4a14      	ldr	r2, [pc, #80]	; (8000a24 <xPortStartScheduler+0x130>)
 80009d2:	4b14      	ldr	r3, [pc, #80]	; (8000a24 <xPortStartScheduler+0x130>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80009da:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80009dc:	f000 f8d4 	bl	8000b88 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80009e0:	4b11      	ldr	r3, [pc, #68]	; (8000a28 <xPortStartScheduler+0x134>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80009e6:	f000 f8f3 	bl	8000bd0 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80009ea:	4a10      	ldr	r2, [pc, #64]	; (8000a2c <xPortStartScheduler+0x138>)
 80009ec:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <xPortStartScheduler+0x138>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80009f4:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80009f6:	f7ff ff67 	bl	80008c8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80009fa:	f001 fb13 	bl	8002024 <vTaskSwitchContext>
    prvTaskExitError();
 80009fe:	f7ff ff25 	bl	800084c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8000a02:	2300      	movs	r3, #0
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3718      	adds	r7, #24
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	e000ed00 	.word	0xe000ed00
 8000a10:	410fc271 	.word	0x410fc271
 8000a14:	410fc270 	.word	0x410fc270
 8000a18:	e000e400 	.word	0xe000e400
 8000a1c:	20000048 	.word	0x20000048
 8000a20:	2000004c 	.word	0x2000004c
 8000a24:	e000ed20 	.word	0xe000ed20
 8000a28:	20000000 	.word	0x20000000
 8000a2c:	e000ef34 	.word	0xe000ef34

08000a30 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a3a:	f383 8811 	msr	BASEPRI, r3
 8000a3e:	f3bf 8f6f 	isb	sy
 8000a42:	f3bf 8f4f 	dsb	sy
 8000a46:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000a48:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <vPortEnterCritical+0x54>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	4a0d      	ldr	r2, [pc, #52]	; (8000a84 <vPortEnterCritical+0x54>)
 8000a50:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8000a52:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <vPortEnterCritical+0x54>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d10e      	bne.n	8000a78 <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000a5a:	4b0b      	ldr	r3, [pc, #44]	; (8000a88 <vPortEnterCritical+0x58>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d009      	beq.n	8000a78 <vPortEnterCritical+0x48>
 8000a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a68:	f383 8811 	msr	BASEPRI, r3
 8000a6c:	f3bf 8f6f 	isb	sy
 8000a70:	f3bf 8f4f 	dsb	sy
 8000a74:	603b      	str	r3, [r7, #0]
 8000a76:	e7fe      	b.n	8000a76 <vPortEnterCritical+0x46>
    }
}
 8000a78:	bf00      	nop
 8000a7a:	370c      	adds	r7, #12
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	20000000 	.word	0x20000000
 8000a88:	e000ed04 	.word	0xe000ed04

08000a8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8000a92:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <vPortExitCritical+0x4c>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d109      	bne.n	8000aae <vPortExitCritical+0x22>
 8000a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a9e:	f383 8811 	msr	BASEPRI, r3
 8000aa2:	f3bf 8f6f 	isb	sy
 8000aa6:	f3bf 8f4f 	dsb	sy
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	e7fe      	b.n	8000aac <vPortExitCritical+0x20>
    uxCriticalNesting--;
 8000aae:	4b0a      	ldr	r3, [pc, #40]	; (8000ad8 <vPortExitCritical+0x4c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	3b01      	subs	r3, #1
 8000ab4:	4a08      	ldr	r2, [pc, #32]	; (8000ad8 <vPortExitCritical+0x4c>)
 8000ab6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8000ab8:	4b07      	ldr	r3, [pc, #28]	; (8000ad8 <vPortExitCritical+0x4c>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d104      	bne.n	8000aca <vPortExitCritical+0x3e>
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8000aca:	bf00      	nop
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	20000000 	.word	0x20000000
 8000adc:	00000000 	.word	0x00000000

08000ae0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8000ae0:	f3ef 8009 	mrs	r0, PSP
 8000ae4:	f3bf 8f6f 	isb	sy
 8000ae8:	4b15      	ldr	r3, [pc, #84]	; (8000b40 <pxCurrentTCBConst>)
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	f01e 0f10 	tst.w	lr, #16
 8000af0:	bf08      	it	eq
 8000af2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000af6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000afa:	6010      	str	r0, [r2, #0]
 8000afc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8000b00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000b04:	f380 8811 	msr	BASEPRI, r0
 8000b08:	f3bf 8f4f 	dsb	sy
 8000b0c:	f3bf 8f6f 	isb	sy
 8000b10:	f001 fa88 	bl	8002024 <vTaskSwitchContext>
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	f380 8811 	msr	BASEPRI, r0
 8000b1c:	bc09      	pop	{r0, r3}
 8000b1e:	6819      	ldr	r1, [r3, #0]
 8000b20:	6808      	ldr	r0, [r1, #0]
 8000b22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b26:	f01e 0f10 	tst.w	lr, #16
 8000b2a:	bf08      	it	eq
 8000b2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000b30:	f380 8809 	msr	PSP, r0
 8000b34:	f3bf 8f6f 	isb	sy
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	f3af 8000 	nop.w

08000b40 <pxCurrentTCBConst>:
 8000b40:	20012c70 	.word	0x20012c70
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8000b44:	bf00      	nop
 8000b46:	bf00      	nop

08000b48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
        __asm volatile
 8000b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b52:	f383 8811 	msr	BASEPRI, r3
 8000b56:	f3bf 8f6f 	isb	sy
 8000b5a:	f3bf 8f4f 	dsb	sy
 8000b5e:	607b      	str	r3, [r7, #4]
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8000b60:	f001 f9a8 	bl	8001eb4 <xTaskIncrementTick>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d003      	beq.n	8000b72 <SysTick_Handler+0x2a>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000b6a:	4b06      	ldr	r3, [pc, #24]	; (8000b84 <SysTick_Handler+0x3c>)
 8000b6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000b70:	601a      	str	r2, [r3, #0]
 8000b72:	2300      	movs	r3, #0
 8000b74:	603b      	str	r3, [r7, #0]
        __asm volatile
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	e000ed04 	.word	0xe000ed04

08000b88 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000b8c:	4b0b      	ldr	r3, [pc, #44]	; (8000bbc <vPortSetupTimerInterrupt+0x34>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000b92:	4b0b      	ldr	r3, [pc, #44]	; (8000bc0 <vPortSetupTimerInterrupt+0x38>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000b98:	4a0a      	ldr	r2, [pc, #40]	; (8000bc4 <vPortSetupTimerInterrupt+0x3c>)
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	; (8000bc8 <vPortSetupTimerInterrupt+0x40>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	490b      	ldr	r1, [pc, #44]	; (8000bcc <vPortSetupTimerInterrupt+0x44>)
 8000ba0:	fba1 1303 	umull	r1, r3, r1, r3
 8000ba4:	099b      	lsrs	r3, r3, #6
 8000ba6:	3b01      	subs	r3, #1
 8000ba8:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000baa:	4b04      	ldr	r3, [pc, #16]	; (8000bbc <vPortSetupTimerInterrupt+0x34>)
 8000bac:	2207      	movs	r2, #7
 8000bae:	601a      	str	r2, [r3, #0]
}
 8000bb0:	bf00      	nop
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	e000e010 	.word	0xe000e010
 8000bc0:	e000e018 	.word	0xe000e018
 8000bc4:	e000e014 	.word	0xe000e014
 8000bc8:	20000018 	.word	0x20000018
 8000bcc:	10624dd3 	.word	0x10624dd3

08000bd0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8000bd0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8000be0 <vPortEnableVFP+0x10>
 8000bd4:	6801      	ldr	r1, [r0, #0]
 8000bd6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000bda:	6001      	str	r1, [r0, #0]
 8000bdc:	4770      	bx	lr
 8000bde:	0000      	.short	0x0000
 8000be0:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8000be4:	bf00      	nop
 8000be6:	bf00      	nop

08000be8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8000bee:	f3ef 8305 	mrs	r3, IPSR
 8000bf2:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	2b0f      	cmp	r3, #15
 8000bf8:	d913      	bls.n	8000c22 <vPortValidateInterruptPriority+0x3a>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000bfa:	4a16      	ldr	r2, [pc, #88]	; (8000c54 <vPortValidateInterruptPriority+0x6c>)
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	4413      	add	r3, r2
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000c04:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <vPortValidateInterruptPriority+0x70>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	7afa      	ldrb	r2, [r7, #11]
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d209      	bcs.n	8000c22 <vPortValidateInterruptPriority+0x3a>
        __asm volatile
 8000c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c12:	f383 8811 	msr	BASEPRI, r3
 8000c16:	f3bf 8f6f 	isb	sy
 8000c1a:	f3bf 8f4f 	dsb	sy
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	e7fe      	b.n	8000c20 <vPortValidateInterruptPriority+0x38>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000c22:	4b0e      	ldr	r3, [pc, #56]	; (8000c5c <vPortValidateInterruptPriority+0x74>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	; (8000c60 <vPortValidateInterruptPriority+0x78>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	d909      	bls.n	8000c46 <vPortValidateInterruptPriority+0x5e>
 8000c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c36:	f383 8811 	msr	BASEPRI, r3
 8000c3a:	f3bf 8f6f 	isb	sy
 8000c3e:	f3bf 8f4f 	dsb	sy
 8000c42:	603b      	str	r3, [r7, #0]
 8000c44:	e7fe      	b.n	8000c44 <vPortValidateInterruptPriority+0x5c>
    }
 8000c46:	bf00      	nop
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	e000e3f0 	.word	0xe000e3f0
 8000c58:	20000048 	.word	0x20000048
 8000c5c:	e000ed0c 	.word	0xe000ed0c
 8000c60:	2000004c 	.word	0x2000004c

08000c64 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08a      	sub	sp, #40	; 0x28
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8000c70:	f001 f866 	bl	8001d40 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8000c74:	4b59      	ldr	r3, [pc, #356]	; (8000ddc <pvPortMalloc+0x178>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d101      	bne.n	8000c80 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8000c7c:	f000 f91a 	bl	8000eb4 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000c80:	4b57      	ldr	r3, [pc, #348]	; (8000de0 <pvPortMalloc+0x17c>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4013      	ands	r3, r2
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	f040 8091 	bne.w	8000db0 <pvPortMalloc+0x14c>
        {
            /* The wanted size is increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( xWantedSize > 0 )
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d01c      	beq.n	8000cce <pvPortMalloc+0x6a>
            {
                xWantedSize += xHeapStructSize;
 8000c94:	2208      	movs	r2, #8
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned to the required number
                 * of bytes. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f003 0307 	and.w	r3, r3, #7
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d013      	beq.n	8000cce <pvPortMalloc+0x6a>
                {
                    /* Byte alignment required. */
                    xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	f023 0307 	bic.w	r3, r3, #7
 8000cac:	3308      	adds	r3, #8
 8000cae:	607b      	str	r3, [r7, #4]
                    configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	f003 0307 	and.w	r3, r3, #7
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d009      	beq.n	8000cce <pvPortMalloc+0x6a>
 8000cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cbe:	f383 8811 	msr	BASEPRI, r3
 8000cc2:	f3bf 8f6f 	isb	sy
 8000cc6:	f3bf 8f4f 	dsb	sy
 8000cca:	617b      	str	r3, [r7, #20]
 8000ccc:	e7fe      	b.n	8000ccc <pvPortMalloc+0x68>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d06d      	beq.n	8000db0 <pvPortMalloc+0x14c>
 8000cd4:	4b43      	ldr	r3, [pc, #268]	; (8000de4 <pvPortMalloc+0x180>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	687a      	ldr	r2, [r7, #4]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d868      	bhi.n	8000db0 <pvPortMalloc+0x14c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one	of adequate size is found. */
                pxPreviousBlock = &xStart;
 8000cde:	4b42      	ldr	r3, [pc, #264]	; (8000de8 <pvPortMalloc+0x184>)
 8000ce0:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8000ce2:	4b41      	ldr	r3, [pc, #260]	; (8000de8 <pvPortMalloc+0x184>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000ce8:	e004      	b.n	8000cf4 <pvPortMalloc+0x90>
                {
                    pxPreviousBlock = pxBlock;
 8000cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cec:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8000cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf6:	685a      	ldr	r2, [r3, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	d203      	bcs.n	8000d06 <pvPortMalloc+0xa2>
 8000cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d1f1      	bne.n	8000cea <pvPortMalloc+0x86>
                }

                /* If the end marker was reached then a block of adequate size
                 * was	not found. */
                if( pxBlock != pxEnd )
 8000d06:	4b35      	ldr	r3, [pc, #212]	; (8000ddc <pvPortMalloc+0x178>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d04f      	beq.n	8000db0 <pvPortMalloc+0x14c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000d10:	6a3b      	ldr	r3, [r7, #32]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2208      	movs	r2, #8
 8000d16:	4413      	add	r3, r2
 8000d18:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	6a3b      	ldr	r3, [r7, #32]
 8000d20:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d24:	685a      	ldr	r2, [r3, #4]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	1ad2      	subs	r2, r2, r3
 8000d2a:	2308      	movs	r3, #8
 8000d2c:	005b      	lsls	r3, r3, #1
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d91e      	bls.n	8000d70 <pvPortMalloc+0x10c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000d32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	4413      	add	r3, r2
 8000d38:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	f003 0307 	and.w	r3, r3, #7
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d009      	beq.n	8000d58 <pvPortMalloc+0xf4>
 8000d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d48:	f383 8811 	msr	BASEPRI, r3
 8000d4c:	f3bf 8f6f 	isb	sy
 8000d50:	f3bf 8f4f 	dsb	sy
 8000d54:	613b      	str	r3, [r7, #16]
 8000d56:	e7fe      	b.n	8000d56 <pvPortMalloc+0xf2>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5a:	685a      	ldr	r2, [r3, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	1ad2      	subs	r2, r2, r3
 8000d60:	69bb      	ldr	r3, [r7, #24]
 8000d62:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8000d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000d6a:	69b8      	ldr	r0, [r7, #24]
 8000d6c:	f000 f904 	bl	8000f78 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000d70:	4b1c      	ldr	r3, [pc, #112]	; (8000de4 <pvPortMalloc+0x180>)
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	4a1a      	ldr	r2, [pc, #104]	; (8000de4 <pvPortMalloc+0x180>)
 8000d7c:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000d7e:	4b19      	ldr	r3, [pc, #100]	; (8000de4 <pvPortMalloc+0x180>)
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	4b1a      	ldr	r3, [pc, #104]	; (8000dec <pvPortMalloc+0x188>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d203      	bcs.n	8000d92 <pvPortMalloc+0x12e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000d8a:	4b16      	ldr	r3, [pc, #88]	; (8000de4 <pvPortMalloc+0x180>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a17      	ldr	r2, [pc, #92]	; (8000dec <pvPortMalloc+0x188>)
 8000d90:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8000d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d94:	685a      	ldr	r2, [r3, #4]
 8000d96:	4b12      	ldr	r3, [pc, #72]	; (8000de0 <pvPortMalloc+0x17c>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	431a      	orrs	r2, r3
 8000d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9e:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8000da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8000da6:	4b12      	ldr	r3, [pc, #72]	; (8000df0 <pvPortMalloc+0x18c>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	3301      	adds	r3, #1
 8000dac:	4a10      	ldr	r2, [pc, #64]	; (8000df0 <pvPortMalloc+0x18c>)
 8000dae:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8000db0:	f000 ffd4 	bl	8001d5c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8000db4:	69fb      	ldr	r3, [r7, #28]
 8000db6:	f003 0307 	and.w	r3, r3, #7
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d009      	beq.n	8000dd2 <pvPortMalloc+0x16e>
 8000dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dc2:	f383 8811 	msr	BASEPRI, r3
 8000dc6:	f3bf 8f6f 	isb	sy
 8000dca:	f3bf 8f4f 	dsb	sy
 8000dce:	60fb      	str	r3, [r7, #12]
 8000dd0:	e7fe      	b.n	8000dd0 <pvPortMalloc+0x16c>
    return pvReturn;
 8000dd2:	69fb      	ldr	r3, [r7, #28]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3728      	adds	r7, #40	; 0x28
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20012c58 	.word	0x20012c58
 8000de0:	20012c6c 	.word	0x20012c6c
 8000de4:	20012c5c 	.word	0x20012c5c
 8000de8:	20012c50 	.word	0x20012c50
 8000dec:	20012c60 	.word	0x20012c60
 8000df0:	20012c64 	.word	0x20012c64

08000df4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d04b      	beq.n	8000e9e <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8000e06:	2308      	movs	r3, #8
 8000e08:	425b      	negs	r3, r3
 8000e0a:	697a      	ldr	r2, [r7, #20]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000e14:	693b      	ldr	r3, [r7, #16]
 8000e16:	685a      	ldr	r2, [r3, #4]
 8000e18:	4b23      	ldr	r3, [pc, #140]	; (8000ea8 <vPortFree+0xb4>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d109      	bne.n	8000e36 <vPortFree+0x42>
 8000e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e26:	f383 8811 	msr	BASEPRI, r3
 8000e2a:	f3bf 8f6f 	isb	sy
 8000e2e:	f3bf 8f4f 	dsb	sy
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	e7fe      	b.n	8000e34 <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d009      	beq.n	8000e52 <vPortFree+0x5e>
 8000e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e42:	f383 8811 	msr	BASEPRI, r3
 8000e46:	f3bf 8f6f 	isb	sy
 8000e4a:	f3bf 8f4f 	dsb	sy
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	e7fe      	b.n	8000e50 <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	685a      	ldr	r2, [r3, #4]
 8000e56:	4b14      	ldr	r3, [pc, #80]	; (8000ea8 <vPortFree+0xb4>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d01e      	beq.n	8000e9e <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8000e60:	693b      	ldr	r3, [r7, #16]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d11a      	bne.n	8000e9e <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	685a      	ldr	r2, [r3, #4]
 8000e6c:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <vPortFree+0xb4>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	43db      	mvns	r3, r3
 8000e72:	401a      	ands	r2, r3
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8000e78:	f000 ff62 	bl	8001d40 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	685a      	ldr	r2, [r3, #4]
 8000e80:	4b0a      	ldr	r3, [pc, #40]	; (8000eac <vPortFree+0xb8>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4413      	add	r3, r2
 8000e86:	4a09      	ldr	r2, [pc, #36]	; (8000eac <vPortFree+0xb8>)
 8000e88:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000e8a:	6938      	ldr	r0, [r7, #16]
 8000e8c:	f000 f874 	bl	8000f78 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8000e90:	4b07      	ldr	r3, [pc, #28]	; (8000eb0 <vPortFree+0xbc>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	3301      	adds	r3, #1
 8000e96:	4a06      	ldr	r2, [pc, #24]	; (8000eb0 <vPortFree+0xbc>)
 8000e98:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8000e9a:	f000 ff5f 	bl	8001d5c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8000e9e:	bf00      	nop
 8000ea0:	3718      	adds	r7, #24
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20012c6c 	.word	0x20012c6c
 8000eac:	20012c5c 	.word	0x20012c5c
 8000eb0:	20012c68 	.word	0x20012c68

08000eb4 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8000eba:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8000ebe:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8000ec0:	4b27      	ldr	r3, [pc, #156]	; (8000f60 <prvHeapInit+0xac>)
 8000ec2:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	f003 0307 	and.w	r3, r3, #7
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d00c      	beq.n	8000ee8 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	3307      	adds	r3, #7
 8000ed2:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f023 0307 	bic.w	r3, r3, #7
 8000eda:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8000edc:	68ba      	ldr	r2, [r7, #8]
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	1ad3      	subs	r3, r2, r3
 8000ee2:	4a1f      	ldr	r2, [pc, #124]	; (8000f60 <prvHeapInit+0xac>)
 8000ee4:	4413      	add	r3, r2
 8000ee6:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000eec:	4a1d      	ldr	r2, [pc, #116]	; (8000f64 <prvHeapInit+0xb0>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8000ef2:	4b1c      	ldr	r3, [pc, #112]	; (8000f64 <prvHeapInit+0xb0>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8000ef8:	687a      	ldr	r2, [r7, #4]
 8000efa:	68bb      	ldr	r3, [r7, #8]
 8000efc:	4413      	add	r3, r2
 8000efe:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8000f00:	2208      	movs	r2, #8
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	1a9b      	subs	r3, r3, r2
 8000f06:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	f023 0307 	bic.w	r3, r3, #7
 8000f0e:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	4a15      	ldr	r2, [pc, #84]	; (8000f68 <prvHeapInit+0xb4>)
 8000f14:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8000f16:	4b14      	ldr	r3, [pc, #80]	; (8000f68 <prvHeapInit+0xb4>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8000f1e:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <prvHeapInit+0xb4>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	68fa      	ldr	r2, [r7, #12]
 8000f2e:	1ad2      	subs	r2, r2, r3
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <prvHeapInit+0xb4>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	4a0a      	ldr	r2, [pc, #40]	; (8000f6c <prvHeapInit+0xb8>)
 8000f42:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	4a09      	ldr	r2, [pc, #36]	; (8000f70 <prvHeapInit+0xbc>)
 8000f4a:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000f4c:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <prvHeapInit+0xc0>)
 8000f4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000f52:	601a      	str	r2, [r3, #0]
}
 8000f54:	bf00      	nop
 8000f56:	3714      	adds	r7, #20
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	20000050 	.word	0x20000050
 8000f64:	20012c50 	.word	0x20012c50
 8000f68:	20012c58 	.word	0x20012c58
 8000f6c:	20012c60 	.word	0x20012c60
 8000f70:	20012c5c 	.word	0x20012c5c
 8000f74:	20012c6c 	.word	0x20012c6c

08000f78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000f80:	4b28      	ldr	r3, [pc, #160]	; (8001024 <prvInsertBlockIntoFreeList+0xac>)
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	e002      	b.n	8000f8c <prvInsertBlockIntoFreeList+0x14>
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d3f7      	bcc.n	8000f86 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	68ba      	ldr	r2, [r7, #8]
 8000fa0:	441a      	add	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d108      	bne.n	8000fba <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	685a      	ldr	r2, [r3, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	441a      	add	r2, r3
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	68ba      	ldr	r2, [r7, #8]
 8000fc4:	441a      	add	r2, r3
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d118      	bne.n	8001000 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <prvInsertBlockIntoFreeList+0xb0>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d00d      	beq.n	8000ff6 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685a      	ldr	r2, [r3, #4]
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	441a      	add	r2, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	e008      	b.n	8001008 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <prvInsertBlockIntoFreeList+0xb0>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	e003      	b.n	8001008 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	429a      	cmp	r2, r3
 800100e:	d002      	beq.n	8001016 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001016:	bf00      	nop
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	20012c50 	.word	0x20012c50
 8001028:	20012c58 	.word	0x20012c58

0800102c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d109      	bne.n	8001054 <xQueueGenericReset+0x28>
 8001040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001044:	f383 8811 	msr	BASEPRI, r3
 8001048:	f3bf 8f6f 	isb	sy
 800104c:	f3bf 8f4f 	dsb	sy
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	e7fe      	b.n	8001052 <xQueueGenericReset+0x26>

    taskENTER_CRITICAL();
 8001054:	f7ff fcec 	bl	8000a30 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001060:	68f9      	ldr	r1, [r7, #12]
 8001062:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001064:	fb01 f303 	mul.w	r3, r1, r3
 8001068:	441a      	add	r2, r3
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	2200      	movs	r2, #0
 8001072:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001084:	3b01      	subs	r3, #1
 8001086:	68f9      	ldr	r1, [r7, #12]
 8001088:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800108a:	fb01 f303 	mul.w	r3, r1, r3
 800108e:	441a      	add	r2, r3
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	22ff      	movs	r2, #255	; 0xff
 8001098:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	22ff      	movs	r2, #255	; 0xff
 80010a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d114      	bne.n	80010d4 <xQueueGenericReset+0xa8>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	691b      	ldr	r3, [r3, #16]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d01a      	beq.n	80010e8 <xQueueGenericReset+0xbc>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	3310      	adds	r3, #16
 80010b6:	4618      	mov	r0, r3
 80010b8:	f001 f85c 	bl	8002174 <xTaskRemoveFromEventList>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d012      	beq.n	80010e8 <xQueueGenericReset+0xbc>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 80010c2:	4b0d      	ldr	r3, [pc, #52]	; (80010f8 <xQueueGenericReset+0xcc>)
 80010c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	f3bf 8f4f 	dsb	sy
 80010ce:	f3bf 8f6f 	isb	sy
 80010d2:	e009      	b.n	80010e8 <xQueueGenericReset+0xbc>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	3310      	adds	r3, #16
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff face 	bl	800067a <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	3324      	adds	r3, #36	; 0x24
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fac9 	bl	800067a <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80010e8:	f7ff fcd0 	bl	8000a8c <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80010ec:	2301      	movs	r3, #1
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	e000ed04 	.word	0xe000ed04

080010fc <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08c      	sub	sp, #48	; 0x30
 8001100:	af02      	add	r7, sp, #8
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	4613      	mov	r3, r2
 8001108:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d109      	bne.n	8001124 <xQueueGenericCreate+0x28>
 8001110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001114:	f383 8811 	msr	BASEPRI, r3
 8001118:	f3bf 8f6f 	isb	sy
 800111c:	f3bf 8f4f 	dsb	sy
 8001120:	61bb      	str	r3, [r7, #24]
 8001122:	e7fe      	b.n	8001122 <xQueueGenericCreate+0x26>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	68ba      	ldr	r2, [r7, #8]
 8001128:	fb02 f303 	mul.w	r3, r2, r3
 800112c:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d006      	beq.n	8001142 <xQueueGenericCreate+0x46>
 8001134:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	fbb2 f2f3 	udiv	r2, r2, r3
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	429a      	cmp	r2, r3
 8001140:	d101      	bne.n	8001146 <xQueueGenericCreate+0x4a>
 8001142:	2301      	movs	r3, #1
 8001144:	e000      	b.n	8001148 <xQueueGenericCreate+0x4c>
 8001146:	2300      	movs	r3, #0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d109      	bne.n	8001160 <xQueueGenericCreate+0x64>
 800114c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001150:	f383 8811 	msr	BASEPRI, r3
 8001154:	f3bf 8f6f 	isb	sy
 8001158:	f3bf 8f4f 	dsb	sy
 800115c:	617b      	str	r3, [r7, #20]
 800115e:	e7fe      	b.n	800115e <xQueueGenericCreate+0x62>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001162:	3350      	adds	r3, #80	; 0x50
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fd7d 	bl	8000c64 <pvPortMalloc>
 800116a:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800116c:	6a3b      	ldr	r3, [r7, #32]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d00d      	beq.n	800118e <xQueueGenericCreate+0x92>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001172:	6a3b      	ldr	r3, [r7, #32]
 8001174:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3350      	adds	r3, #80	; 0x50
 800117a:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800117c:	79fa      	ldrb	r2, [r7, #7]
 800117e:	6a3b      	ldr	r3, [r7, #32]
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	4613      	mov	r3, r2
 8001184:	69fa      	ldr	r2, [r7, #28]
 8001186:	68b9      	ldr	r1, [r7, #8]
 8001188:	68f8      	ldr	r0, [r7, #12]
 800118a:	f000 f805 	bl	8001198 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800118e:	6a3b      	ldr	r3, [r7, #32]
    }
 8001190:	4618      	mov	r0, r3
 8001192:	3728      	adds	r7, #40	; 0x28
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
 80011a4:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d103      	bne.n	80011b4 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	69ba      	ldr	r2, [r7, #24]
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	e002      	b.n	80011ba <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	68fa      	ldr	r2, [r7, #12]
 80011be:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	68ba      	ldr	r2, [r7, #8]
 80011c4:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80011c6:	2101      	movs	r1, #1
 80011c8:	69b8      	ldr	r0, [r7, #24]
 80011ca:	f7ff ff2f 	bl	800102c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80011ce:	69bb      	ldr	r3, [r7, #24]
 80011d0:	78fa      	ldrb	r2, [r7, #3]
 80011d2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80011d6:	bf00      	nop
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
	...

080011e0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08e      	sub	sp, #56	; 0x38
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	607a      	str	r2, [r7, #4]
 80011ec:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80011ee:	2300      	movs	r3, #0
 80011f0:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 80011f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d109      	bne.n	8001210 <xQueueGenericSend+0x30>
 80011fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001200:	f383 8811 	msr	BASEPRI, r3
 8001204:	f3bf 8f6f 	isb	sy
 8001208:	f3bf 8f4f 	dsb	sy
 800120c:	62bb      	str	r3, [r7, #40]	; 0x28
 800120e:	e7fe      	b.n	800120e <xQueueGenericSend+0x2e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d103      	bne.n	800121e <xQueueGenericSend+0x3e>
 8001216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121a:	2b00      	cmp	r3, #0
 800121c:	d101      	bne.n	8001222 <xQueueGenericSend+0x42>
 800121e:	2301      	movs	r3, #1
 8001220:	e000      	b.n	8001224 <xQueueGenericSend+0x44>
 8001222:	2300      	movs	r3, #0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d109      	bne.n	800123c <xQueueGenericSend+0x5c>
 8001228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800122c:	f383 8811 	msr	BASEPRI, r3
 8001230:	f3bf 8f6f 	isb	sy
 8001234:	f3bf 8f4f 	dsb	sy
 8001238:	627b      	str	r3, [r7, #36]	; 0x24
 800123a:	e7fe      	b.n	800123a <xQueueGenericSend+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	2b02      	cmp	r3, #2
 8001240:	d103      	bne.n	800124a <xQueueGenericSend+0x6a>
 8001242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001246:	2b01      	cmp	r3, #1
 8001248:	d101      	bne.n	800124e <xQueueGenericSend+0x6e>
 800124a:	2301      	movs	r3, #1
 800124c:	e000      	b.n	8001250 <xQueueGenericSend+0x70>
 800124e:	2300      	movs	r3, #0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d109      	bne.n	8001268 <xQueueGenericSend+0x88>
 8001254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001258:	f383 8811 	msr	BASEPRI, r3
 800125c:	f3bf 8f6f 	isb	sy
 8001260:	f3bf 8f4f 	dsb	sy
 8001264:	623b      	str	r3, [r7, #32]
 8001266:	e7fe      	b.n	8001266 <xQueueGenericSend+0x86>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001268:	f001 f91c 	bl	80024a4 <xTaskGetSchedulerState>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d102      	bne.n	8001278 <xQueueGenericSend+0x98>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d101      	bne.n	800127c <xQueueGenericSend+0x9c>
 8001278:	2301      	movs	r3, #1
 800127a:	e000      	b.n	800127e <xQueueGenericSend+0x9e>
 800127c:	2300      	movs	r3, #0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d109      	bne.n	8001296 <xQueueGenericSend+0xb6>
 8001282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001286:	f383 8811 	msr	BASEPRI, r3
 800128a:	f3bf 8f6f 	isb	sy
 800128e:	f3bf 8f4f 	dsb	sy
 8001292:	61fb      	str	r3, [r7, #28]
 8001294:	e7fe      	b.n	8001294 <xQueueGenericSend+0xb4>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001296:	f7ff fbcb 	bl	8000a30 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800129a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800129c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800129e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d302      	bcc.n	80012ac <xQueueGenericSend+0xcc>
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d129      	bne.n	8001300 <xQueueGenericSend+0x120>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80012ac:	683a      	ldr	r2, [r7, #0]
 80012ae:	68b9      	ldr	r1, [r7, #8]
 80012b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80012b2:	f000 fa11 	bl	80016d8 <prvCopyDataToQueue>
 80012b6:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80012b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d010      	beq.n	80012e2 <xQueueGenericSend+0x102>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80012c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012c2:	3324      	adds	r3, #36	; 0x24
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 ff55 	bl	8002174 <xTaskRemoveFromEventList>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d013      	beq.n	80012f8 <xQueueGenericSend+0x118>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80012d0:	4b3f      	ldr	r3, [pc, #252]	; (80013d0 <xQueueGenericSend+0x1f0>)
 80012d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	f3bf 8f4f 	dsb	sy
 80012dc:	f3bf 8f6f 	isb	sy
 80012e0:	e00a      	b.n	80012f8 <xQueueGenericSend+0x118>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80012e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d007      	beq.n	80012f8 <xQueueGenericSend+0x118>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80012e8:	4b39      	ldr	r3, [pc, #228]	; (80013d0 <xQueueGenericSend+0x1f0>)
 80012ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	f3bf 8f4f 	dsb	sy
 80012f4:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80012f8:	f7ff fbc8 	bl	8000a8c <vPortExitCritical>
                return pdPASS;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e063      	b.n	80013c8 <xQueueGenericSend+0x1e8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d103      	bne.n	800130e <xQueueGenericSend+0x12e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001306:	f7ff fbc1 	bl	8000a8c <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800130a:	2300      	movs	r3, #0
 800130c:	e05c      	b.n	80013c8 <xQueueGenericSend+0x1e8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800130e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001310:	2b00      	cmp	r3, #0
 8001312:	d106      	bne.n	8001322 <xQueueGenericSend+0x142>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001314:	f107 0314 	add.w	r3, r7, #20
 8001318:	4618      	mov	r0, r3
 800131a:	f000 ff8d 	bl	8002238 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800131e:	2301      	movs	r3, #1
 8001320:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001322:	f7ff fbb3 	bl	8000a8c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001326:	f000 fd0b 	bl	8001d40 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800132a:	f7ff fb81 	bl	8000a30 <vPortEnterCritical>
 800132e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001330:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001334:	b25b      	sxtb	r3, r3
 8001336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800133a:	d103      	bne.n	8001344 <xQueueGenericSend+0x164>
 800133c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800133e:	2200      	movs	r2, #0
 8001340:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001346:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800134a:	b25b      	sxtb	r3, r3
 800134c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001350:	d103      	bne.n	800135a <xQueueGenericSend+0x17a>
 8001352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001354:	2200      	movs	r2, #0
 8001356:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800135a:	f7ff fb97 	bl	8000a8c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800135e:	1d3a      	adds	r2, r7, #4
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	4611      	mov	r1, r2
 8001366:	4618      	mov	r0, r3
 8001368:	f000 ff7c 	bl	8002264 <xTaskCheckForTimeOut>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d124      	bne.n	80013bc <xQueueGenericSend+0x1dc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001372:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001374:	f000 faa8 	bl	80018c8 <prvIsQueueFull>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d018      	beq.n	80013b0 <xQueueGenericSend+0x1d0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800137e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001380:	3310      	adds	r3, #16
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	4611      	mov	r1, r2
 8001386:	4618      	mov	r0, r3
 8001388:	f000 fea6 	bl	80020d8 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800138c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800138e:	f000 fa33 	bl	80017f8 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8001392:	f000 fce3 	bl	8001d5c <xTaskResumeAll>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	f47f af7c 	bne.w	8001296 <xQueueGenericSend+0xb6>
                {
                    portYIELD_WITHIN_API();
 800139e:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <xQueueGenericSend+0x1f0>)
 80013a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	f3bf 8f4f 	dsb	sy
 80013aa:	f3bf 8f6f 	isb	sy
 80013ae:	e772      	b.n	8001296 <xQueueGenericSend+0xb6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80013b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80013b2:	f000 fa21 	bl	80017f8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80013b6:	f000 fcd1 	bl	8001d5c <xTaskResumeAll>
 80013ba:	e76c      	b.n	8001296 <xQueueGenericSend+0xb6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80013bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80013be:	f000 fa1b 	bl	80017f8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80013c2:	f000 fccb 	bl	8001d5c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80013c6:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3738      	adds	r7, #56	; 0x38
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	e000ed04 	.word	0xe000ed04

080013d4 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b090      	sub	sp, #64	; 0x40
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
 80013e0:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 80013e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d109      	bne.n	8001400 <xQueueGenericSendFromISR+0x2c>
 80013ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013f0:	f383 8811 	msr	BASEPRI, r3
 80013f4:	f3bf 8f6f 	isb	sy
 80013f8:	f3bf 8f4f 	dsb	sy
 80013fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80013fe:	e7fe      	b.n	80013fe <xQueueGenericSendFromISR+0x2a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d103      	bne.n	800140e <xQueueGenericSendFromISR+0x3a>
 8001406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <xQueueGenericSendFromISR+0x3e>
 800140e:	2301      	movs	r3, #1
 8001410:	e000      	b.n	8001414 <xQueueGenericSendFromISR+0x40>
 8001412:	2300      	movs	r3, #0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d109      	bne.n	800142c <xQueueGenericSendFromISR+0x58>
 8001418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800141c:	f383 8811 	msr	BASEPRI, r3
 8001420:	f3bf 8f6f 	isb	sy
 8001424:	f3bf 8f4f 	dsb	sy
 8001428:	627b      	str	r3, [r7, #36]	; 0x24
 800142a:	e7fe      	b.n	800142a <xQueueGenericSendFromISR+0x56>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d103      	bne.n	800143a <xQueueGenericSendFromISR+0x66>
 8001432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001436:	2b01      	cmp	r3, #1
 8001438:	d101      	bne.n	800143e <xQueueGenericSendFromISR+0x6a>
 800143a:	2301      	movs	r3, #1
 800143c:	e000      	b.n	8001440 <xQueueGenericSendFromISR+0x6c>
 800143e:	2300      	movs	r3, #0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d109      	bne.n	8001458 <xQueueGenericSendFromISR+0x84>
 8001444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001448:	f383 8811 	msr	BASEPRI, r3
 800144c:	f3bf 8f6f 	isb	sy
 8001450:	f3bf 8f4f 	dsb	sy
 8001454:	623b      	str	r3, [r7, #32]
 8001456:	e7fe      	b.n	8001456 <xQueueGenericSendFromISR+0x82>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001458:	f7ff fbc6 	bl	8000be8 <vPortValidateInterruptPriority>
        __asm volatile
 800145c:	f3ef 8211 	mrs	r2, BASEPRI
 8001460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001464:	f383 8811 	msr	BASEPRI, r3
 8001468:	f3bf 8f6f 	isb	sy
 800146c:	f3bf 8f4f 	dsb	sy
 8001470:	61fa      	str	r2, [r7, #28]
 8001472:	61bb      	str	r3, [r7, #24]
        return ulOriginalBASEPRI;
 8001474:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001476:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800147a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800147c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800147e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001480:	429a      	cmp	r2, r3
 8001482:	d302      	bcc.n	800148a <xQueueGenericSendFromISR+0xb6>
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	2b02      	cmp	r3, #2
 8001488:	d13d      	bne.n	8001506 <xQueueGenericSendFromISR+0x132>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800148a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800148c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001490:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001498:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800149a:	683a      	ldr	r2, [r7, #0]
 800149c:	68b9      	ldr	r1, [r7, #8]
 800149e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80014a0:	f000 f91a 	bl	80016d8 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80014a4:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80014a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ac:	d112      	bne.n	80014d4 <xQueueGenericSendFromISR+0x100>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80014ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d024      	beq.n	8001500 <xQueueGenericSendFromISR+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80014b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014b8:	3324      	adds	r3, #36	; 0x24
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 fe5a 	bl	8002174 <xTaskRemoveFromEventList>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d01c      	beq.n	8001500 <xQueueGenericSendFromISR+0x12c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d019      	beq.n	8001500 <xQueueGenericSendFromISR+0x12c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2201      	movs	r2, #1
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	e015      	b.n	8001500 <xQueueGenericSendFromISR+0x12c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80014d4:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80014d8:	2b7f      	cmp	r3, #127	; 0x7f
 80014da:	d109      	bne.n	80014f0 <xQueueGenericSendFromISR+0x11c>
        __asm volatile
 80014dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014e0:	f383 8811 	msr	BASEPRI, r3
 80014e4:	f3bf 8f6f 	isb	sy
 80014e8:	f3bf 8f4f 	dsb	sy
 80014ec:	617b      	str	r3, [r7, #20]
 80014ee:	e7fe      	b.n	80014ee <xQueueGenericSendFromISR+0x11a>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80014f0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80014f4:	3301      	adds	r3, #1
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	b25a      	sxtb	r2, r3
 80014fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8001500:	2301      	movs	r3, #1
 8001502:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8001504:	e001      	b.n	800150a <xQueueGenericSendFromISR+0x136>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8001506:	2300      	movs	r3, #0
 8001508:	63fb      	str	r3, [r7, #60]	; 0x3c
 800150a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800150c:	613b      	str	r3, [r7, #16]
        __asm volatile
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8001514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001516:	4618      	mov	r0, r3
 8001518:	3740      	adds	r7, #64	; 0x40
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b08c      	sub	sp, #48	; 0x30
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800152c:	2300      	movs	r3, #0
 800152e:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001536:	2b00      	cmp	r3, #0
 8001538:	d109      	bne.n	800154e <xQueueReceive+0x2e>
        __asm volatile
 800153a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800153e:	f383 8811 	msr	BASEPRI, r3
 8001542:	f3bf 8f6f 	isb	sy
 8001546:	f3bf 8f4f 	dsb	sy
 800154a:	623b      	str	r3, [r7, #32]
 800154c:	e7fe      	b.n	800154c <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d103      	bne.n	800155c <xQueueReceive+0x3c>
 8001554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001558:	2b00      	cmp	r3, #0
 800155a:	d101      	bne.n	8001560 <xQueueReceive+0x40>
 800155c:	2301      	movs	r3, #1
 800155e:	e000      	b.n	8001562 <xQueueReceive+0x42>
 8001560:	2300      	movs	r3, #0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d109      	bne.n	800157a <xQueueReceive+0x5a>
 8001566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800156a:	f383 8811 	msr	BASEPRI, r3
 800156e:	f3bf 8f6f 	isb	sy
 8001572:	f3bf 8f4f 	dsb	sy
 8001576:	61fb      	str	r3, [r7, #28]
 8001578:	e7fe      	b.n	8001578 <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800157a:	f000 ff93 	bl	80024a4 <xTaskGetSchedulerState>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d102      	bne.n	800158a <xQueueReceive+0x6a>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <xQueueReceive+0x6e>
 800158a:	2301      	movs	r3, #1
 800158c:	e000      	b.n	8001590 <xQueueReceive+0x70>
 800158e:	2300      	movs	r3, #0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d109      	bne.n	80015a8 <xQueueReceive+0x88>
 8001594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001598:	f383 8811 	msr	BASEPRI, r3
 800159c:	f3bf 8f6f 	isb	sy
 80015a0:	f3bf 8f4f 	dsb	sy
 80015a4:	61bb      	str	r3, [r7, #24]
 80015a6:	e7fe      	b.n	80015a6 <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80015a8:	f7ff fa42 	bl	8000a30 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80015ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80015b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d01f      	beq.n	80015f8 <xQueueReceive+0xd8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80015b8:	68b9      	ldr	r1, [r7, #8]
 80015ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015bc:	f000 f8f6 	bl	80017ac <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80015c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c2:	1e5a      	subs	r2, r3, #1
 80015c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015c6:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80015c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ca:	691b      	ldr	r3, [r3, #16]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d00f      	beq.n	80015f0 <xQueueReceive+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80015d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015d2:	3310      	adds	r3, #16
 80015d4:	4618      	mov	r0, r3
 80015d6:	f000 fdcd 	bl	8002174 <xTaskRemoveFromEventList>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d007      	beq.n	80015f0 <xQueueReceive+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80015e0:	4b3c      	ldr	r3, [pc, #240]	; (80016d4 <xQueueReceive+0x1b4>)
 80015e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	f3bf 8f4f 	dsb	sy
 80015ec:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80015f0:	f7ff fa4c 	bl	8000a8c <vPortExitCritical>
                return pdPASS;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e069      	b.n	80016cc <xQueueReceive+0x1ac>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d103      	bne.n	8001606 <xQueueReceive+0xe6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80015fe:	f7ff fa45 	bl	8000a8c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001602:	2300      	movs	r3, #0
 8001604:	e062      	b.n	80016cc <xQueueReceive+0x1ac>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001608:	2b00      	cmp	r3, #0
 800160a:	d106      	bne.n	800161a <xQueueReceive+0xfa>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800160c:	f107 0310 	add.w	r3, r7, #16
 8001610:	4618      	mov	r0, r3
 8001612:	f000 fe11 	bl	8002238 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001616:	2301      	movs	r3, #1
 8001618:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800161a:	f7ff fa37 	bl	8000a8c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800161e:	f000 fb8f 	bl	8001d40 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001622:	f7ff fa05 	bl	8000a30 <vPortEnterCritical>
 8001626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001628:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800162c:	b25b      	sxtb	r3, r3
 800162e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001632:	d103      	bne.n	800163c <xQueueReceive+0x11c>
 8001634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800163c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800163e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001642:	b25b      	sxtb	r3, r3
 8001644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001648:	d103      	bne.n	8001652 <xQueueReceive+0x132>
 800164a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800164c:	2200      	movs	r2, #0
 800164e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001652:	f7ff fa1b 	bl	8000a8c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001656:	1d3a      	adds	r2, r7, #4
 8001658:	f107 0310 	add.w	r3, r7, #16
 800165c:	4611      	mov	r1, r2
 800165e:	4618      	mov	r0, r3
 8001660:	f000 fe00 	bl	8002264 <xTaskCheckForTimeOut>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d123      	bne.n	80016b2 <xQueueReceive+0x192>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800166a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800166c:	f000 f916 	bl	800189c <prvIsQueueEmpty>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d017      	beq.n	80016a6 <xQueueReceive+0x186>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001678:	3324      	adds	r3, #36	; 0x24
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	4611      	mov	r1, r2
 800167e:	4618      	mov	r0, r3
 8001680:	f000 fd2a 	bl	80020d8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001684:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001686:	f000 f8b7 	bl	80017f8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800168a:	f000 fb67 	bl	8001d5c <xTaskResumeAll>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d189      	bne.n	80015a8 <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 8001694:	4b0f      	ldr	r3, [pc, #60]	; (80016d4 <xQueueReceive+0x1b4>)
 8001696:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	f3bf 8f4f 	dsb	sy
 80016a0:	f3bf 8f6f 	isb	sy
 80016a4:	e780      	b.n	80015a8 <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80016a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80016a8:	f000 f8a6 	bl	80017f8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80016ac:	f000 fb56 	bl	8001d5c <xTaskResumeAll>
 80016b0:	e77a      	b.n	80015a8 <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80016b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80016b4:	f000 f8a0 	bl	80017f8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80016b8:	f000 fb50 	bl	8001d5c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80016bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80016be:	f000 f8ed 	bl	800189c <prvIsQueueEmpty>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	f43f af6f 	beq.w	80015a8 <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80016ca:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3730      	adds	r7, #48	; 0x30
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	e000ed04 	.word	0xe000ed04

080016d8 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016ec:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d10d      	bne.n	8001712 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d14d      	bne.n	800179a <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	4618      	mov	r0, r3
 8001704:	f000 feec 	bl	80024e0 <xTaskPriorityDisinherit>
 8001708:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	2200      	movs	r2, #0
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	e043      	b.n	800179a <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d119      	bne.n	800174c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	6858      	ldr	r0, [r3, #4]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001720:	461a      	mov	r2, r3
 8001722:	68b9      	ldr	r1, [r7, #8]
 8001724:	f001 fdfa 	bl	800331c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	685a      	ldr	r2, [r3, #4]
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001730:	441a      	add	r2, r3
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	685a      	ldr	r2, [r3, #4]
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	429a      	cmp	r2, r3
 8001740:	d32b      	bcc.n	800179a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	e026      	b.n	800179a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	68d8      	ldr	r0, [r3, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001754:	461a      	mov	r2, r3
 8001756:	68b9      	ldr	r1, [r7, #8]
 8001758:	f001 fde0 	bl	800331c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	68da      	ldr	r2, [r3, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001764:	425b      	negs	r3, r3
 8001766:	441a      	add	r2, r3
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	68da      	ldr	r2, [r3, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	429a      	cmp	r2, r3
 8001776:	d207      	bcs.n	8001788 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	689a      	ldr	r2, [r3, #8]
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001780:	425b      	negs	r3, r3
 8001782:	441a      	add	r2, r3
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2b02      	cmp	r3, #2
 800178c:	d105      	bne.n	800179a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d002      	beq.n	800179a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	3b01      	subs	r3, #1
 8001798:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	1c5a      	adds	r2, r3, #1
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80017a2:	697b      	ldr	r3, [r7, #20]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3718      	adds	r7, #24
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d018      	beq.n	80017f0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	68da      	ldr	r2, [r3, #12]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c6:	441a      	add	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	68da      	ldr	r2, [r3, #12]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d303      	bcc.n	80017e0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	68d9      	ldr	r1, [r3, #12]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e8:	461a      	mov	r2, r3
 80017ea:	6838      	ldr	r0, [r7, #0]
 80017ec:	f001 fd96 	bl	800331c <memcpy>
    }
}
 80017f0:	bf00      	nop
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001800:	f7ff f916 	bl	8000a30 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800180a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800180c:	e011      	b.n	8001832 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001812:	2b00      	cmp	r3, #0
 8001814:	d012      	beq.n	800183c <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	3324      	adds	r3, #36	; 0x24
 800181a:	4618      	mov	r0, r3
 800181c:	f000 fcaa 	bl	8002174 <xTaskRemoveFromEventList>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8001826:	f000 fd81 	bl	800232c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800182a:	7bfb      	ldrb	r3, [r7, #15]
 800182c:	3b01      	subs	r3, #1
 800182e:	b2db      	uxtb	r3, r3
 8001830:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001836:	2b00      	cmp	r3, #0
 8001838:	dce9      	bgt.n	800180e <prvUnlockQueue+0x16>
 800183a:	e000      	b.n	800183e <prvUnlockQueue+0x46>
                        break;
 800183c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	22ff      	movs	r2, #255	; 0xff
 8001842:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8001846:	f7ff f921 	bl	8000a8c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800184a:	f7ff f8f1 	bl	8000a30 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001854:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001856:	e011      	b.n	800187c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	691b      	ldr	r3, [r3, #16]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d012      	beq.n	8001886 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3310      	adds	r3, #16
 8001864:	4618      	mov	r0, r3
 8001866:	f000 fc85 	bl	8002174 <xTaskRemoveFromEventList>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001870:	f000 fd5c 	bl	800232c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001874:	7bbb      	ldrb	r3, [r7, #14]
 8001876:	3b01      	subs	r3, #1
 8001878:	b2db      	uxtb	r3, r3
 800187a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800187c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001880:	2b00      	cmp	r3, #0
 8001882:	dce9      	bgt.n	8001858 <prvUnlockQueue+0x60>
 8001884:	e000      	b.n	8001888 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001886:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	22ff      	movs	r2, #255	; 0xff
 800188c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001890:	f7ff f8fc 	bl	8000a8c <vPortExitCritical>
}
 8001894:	bf00      	nop
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80018a4:	f7ff f8c4 	bl	8000a30 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d102      	bne.n	80018b6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80018b0:	2301      	movs	r3, #1
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	e001      	b.n	80018ba <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80018b6:	2300      	movs	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80018ba:	f7ff f8e7 	bl	8000a8c <vPortExitCritical>

    return xReturn;
 80018be:	68fb      	ldr	r3, [r7, #12]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80018d0:	f7ff f8ae 	bl	8000a30 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018dc:	429a      	cmp	r2, r3
 80018de:	d102      	bne.n	80018e6 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80018e0:	2301      	movs	r3, #1
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	e001      	b.n	80018ea <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80018e6:	2300      	movs	r3, #0
 80018e8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80018ea:	f7ff f8cf 	bl	8000a8c <vPortExitCritical>

    return xReturn;
 80018ee:	68fb      	ldr	r3, [r7, #12]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	e014      	b.n	8001932 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001908:	4a0e      	ldr	r2, [pc, #56]	; (8001944 <vQueueAddToRegistry+0x4c>)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d10b      	bne.n	800192c <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001914:	490b      	ldr	r1, [pc, #44]	; (8001944 <vQueueAddToRegistry+0x4c>)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 800191e:	4a09      	ldr	r2, [pc, #36]	; (8001944 <vQueueAddToRegistry+0x4c>)
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	00db      	lsls	r3, r3, #3
 8001924:	4413      	add	r3, r2
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 800192a:	e005      	b.n	8001938 <vQueueAddToRegistry+0x40>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	3301      	adds	r3, #1
 8001930:	60fb      	str	r3, [r7, #12]
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2b07      	cmp	r3, #7
 8001936:	d9e7      	bls.n	8001908 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8001938:	bf00      	nop
 800193a:	3714      	adds	r7, #20
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	20012dbc 	.word	0x20012dbc

08001948 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001958:	f7ff f86a 	bl	8000a30 <vPortEnterCritical>
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001962:	b25b      	sxtb	r3, r3
 8001964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001968:	d103      	bne.n	8001972 <vQueueWaitForMessageRestricted+0x2a>
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001978:	b25b      	sxtb	r3, r3
 800197a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800197e:	d103      	bne.n	8001988 <vQueueWaitForMessageRestricted+0x40>
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	2200      	movs	r2, #0
 8001984:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001988:	f7ff f880 	bl	8000a8c <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001990:	2b00      	cmp	r3, #0
 8001992:	d106      	bne.n	80019a2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	3324      	adds	r3, #36	; 0x24
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	68b9      	ldr	r1, [r7, #8]
 800199c:	4618      	mov	r0, r3
 800199e:	f000 fbbf 	bl	8002120 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80019a2:	6978      	ldr	r0, [r7, #20]
 80019a4:	f7ff ff28 	bl	80017f8 <prvUnlockQueue>
    }
 80019a8:	bf00      	nop
 80019aa:	3718      	adds	r7, #24
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08c      	sub	sp, #48	; 0x30
 80019b4:	af04      	add	r7, sp, #16
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	603b      	str	r3, [r7, #0]
 80019bc:	4613      	mov	r3, r2
 80019be:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80019c0:	88fb      	ldrh	r3, [r7, #6]
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff f94d 	bl	8000c64 <pvPortMalloc>
 80019ca:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d00e      	beq.n	80019f0 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80019d2:	2058      	movs	r0, #88	; 0x58
 80019d4:	f7ff f946 	bl	8000c64 <pvPortMalloc>
 80019d8:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d003      	beq.n	80019e8 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	697a      	ldr	r2, [r7, #20]
 80019e4:	631a      	str	r2, [r3, #48]	; 0x30
 80019e6:	e005      	b.n	80019f4 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80019e8:	6978      	ldr	r0, [r7, #20]
 80019ea:	f7ff fa03 	bl	8000df4 <vPortFree>
 80019ee:	e001      	b.n	80019f4 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d013      	beq.n	8001a22 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80019fa:	88fa      	ldrh	r2, [r7, #6]
 80019fc:	2300      	movs	r3, #0
 80019fe:	9303      	str	r3, [sp, #12]
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	9302      	str	r3, [sp, #8]
 8001a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a06:	9301      	str	r3, [sp, #4]
 8001a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	68b9      	ldr	r1, [r7, #8]
 8001a10:	68f8      	ldr	r0, [r7, #12]
 8001a12:	f000 f80e 	bl	8001a32 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001a16:	69f8      	ldr	r0, [r7, #28]
 8001a18:	f000 f8a0 	bl	8001b5c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	61bb      	str	r3, [r7, #24]
 8001a20:	e002      	b.n	8001a28 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001a22:	f04f 33ff 	mov.w	r3, #4294967295
 8001a26:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001a28:	69bb      	ldr	r3, [r7, #24]
    }
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3720      	adds	r7, #32
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b088      	sub	sp, #32
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	60f8      	str	r0, [r7, #12]
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	607a      	str	r2, [r7, #4]
 8001a3e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a42:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	461a      	mov	r2, r3
 8001a4a:	21a5      	movs	r1, #165	; 0xa5
 8001a4c:	f001 fc71 	bl	8003332 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	4413      	add	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	f023 0307 	bic.w	r3, r3, #7
 8001a68:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	f003 0307 	and.w	r3, r3, #7
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d009      	beq.n	8001a88 <prvInitialiseNewTask+0x56>
 8001a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a78:	f383 8811 	msr	BASEPRI, r3
 8001a7c:	f3bf 8f6f 	isb	sy
 8001a80:	f3bf 8f4f 	dsb	sy
 8001a84:	617b      	str	r3, [r7, #20]
 8001a86:	e7fe      	b.n	8001a86 <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d01f      	beq.n	8001ace <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
 8001a92:	e012      	b.n	8001aba <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001a94:	68ba      	ldr	r2, [r7, #8]
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	4413      	add	r3, r2
 8001a9a:	7819      	ldrb	r1, [r3, #0]
 8001a9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	3334      	adds	r3, #52	; 0x34
 8001aa4:	460a      	mov	r2, r1
 8001aa6:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001aa8:	68ba      	ldr	r2, [r7, #8]
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	4413      	add	r3, r2
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d006      	beq.n	8001ac2 <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	61fb      	str	r3, [r7, #28]
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	2b09      	cmp	r3, #9
 8001abe:	d9e9      	bls.n	8001a94 <prvInitialiseNewTask+0x62>
 8001ac0:	e000      	b.n	8001ac4 <prvInitialiseNewTask+0x92>
            {
                break;
 8001ac2:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001acc:	e003      	b.n	8001ad6 <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad8:	2b04      	cmp	r3, #4
 8001ada:	d901      	bls.n	8001ae0 <prvInitialiseNewTask+0xae>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001adc:	2304      	movs	r3, #4
 8001ade:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ae4:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8001ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001aea:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8001aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aee:	2200      	movs	r2, #0
 8001af0:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001af4:	3304      	adds	r3, #4
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7fe fddf 	bl	80006ba <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001afe:	3318      	adds	r3, #24
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7fe fdda 	bl	80006ba <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b0a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b0e:	f1c3 0205 	rsb	r2, r3, #5
 8001b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b14:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b1a:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8001b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b1e:	3350      	adds	r3, #80	; 0x50
 8001b20:	2204      	movs	r2, #4
 8001b22:	2100      	movs	r1, #0
 8001b24:	4618      	mov	r0, r3
 8001b26:	f001 fc04 	bl	8003332 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8001b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b2c:	3354      	adds	r3, #84	; 0x54
 8001b2e:	2201      	movs	r2, #1
 8001b30:	2100      	movs	r1, #0
 8001b32:	4618      	mov	r0, r3
 8001b34:	f001 fbfd 	bl	8003332 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	68f9      	ldr	r1, [r7, #12]
 8001b3c:	69b8      	ldr	r0, [r7, #24]
 8001b3e:	f7fe fe51 	bl	80007e4 <pxPortInitialiseStack>
 8001b42:	4602      	mov	r2, r0
 8001b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b46:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d002      	beq.n	8001b54 <prvInitialiseNewTask+0x122>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b52:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001b54:	bf00      	nop
 8001b56:	3720      	adds	r7, #32
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001b64:	f7fe ff64 	bl	8000a30 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001b68:	4b2c      	ldr	r3, [pc, #176]	; (8001c1c <prvAddNewTaskToReadyList+0xc0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	4a2b      	ldr	r2, [pc, #172]	; (8001c1c <prvAddNewTaskToReadyList+0xc0>)
 8001b70:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001b72:	4b2b      	ldr	r3, [pc, #172]	; (8001c20 <prvAddNewTaskToReadyList+0xc4>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d109      	bne.n	8001b8e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8001b7a:	4a29      	ldr	r2, [pc, #164]	; (8001c20 <prvAddNewTaskToReadyList+0xc4>)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001b80:	4b26      	ldr	r3, [pc, #152]	; (8001c1c <prvAddNewTaskToReadyList+0xc0>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d110      	bne.n	8001baa <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001b88:	f000 fbf4 	bl	8002374 <prvInitialiseTaskLists>
 8001b8c:	e00d      	b.n	8001baa <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001b8e:	4b25      	ldr	r3, [pc, #148]	; (8001c24 <prvAddNewTaskToReadyList+0xc8>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d109      	bne.n	8001baa <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001b96:	4b22      	ldr	r3, [pc, #136]	; (8001c20 <prvAddNewTaskToReadyList+0xc4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d802      	bhi.n	8001baa <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001ba4:	4a1e      	ldr	r2, [pc, #120]	; (8001c20 <prvAddNewTaskToReadyList+0xc4>)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001baa:	4b1f      	ldr	r3, [pc, #124]	; (8001c28 <prvAddNewTaskToReadyList+0xcc>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	4a1d      	ldr	r2, [pc, #116]	; (8001c28 <prvAddNewTaskToReadyList+0xcc>)
 8001bb2:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001bb4:	4b1c      	ldr	r3, [pc, #112]	; (8001c28 <prvAddNewTaskToReadyList+0xcc>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	409a      	lsls	r2, r3
 8001bc4:	4b19      	ldr	r3, [pc, #100]	; (8001c2c <prvAddNewTaskToReadyList+0xd0>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	4a18      	ldr	r2, [pc, #96]	; (8001c2c <prvAddNewTaskToReadyList+0xd0>)
 8001bcc:	6013      	str	r3, [r2, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4413      	add	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	4a15      	ldr	r2, [pc, #84]	; (8001c30 <prvAddNewTaskToReadyList+0xd4>)
 8001bdc:	441a      	add	r2, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3304      	adds	r3, #4
 8001be2:	4619      	mov	r1, r3
 8001be4:	4610      	mov	r0, r2
 8001be6:	f7fe fd75 	bl	80006d4 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8001bea:	f7fe ff4f 	bl	8000a8c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8001bee:	4b0d      	ldr	r3, [pc, #52]	; (8001c24 <prvAddNewTaskToReadyList+0xc8>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d00e      	beq.n	8001c14 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <prvAddNewTaskToReadyList+0xc4>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d207      	bcs.n	8001c14 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8001c04:	4b0b      	ldr	r3, [pc, #44]	; (8001c34 <prvAddNewTaskToReadyList+0xd8>)
 8001c06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	f3bf 8f4f 	dsb	sy
 8001c10:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001c14:	bf00      	nop
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20012d48 	.word	0x20012d48
 8001c20:	20012c70 	.word	0x20012c70
 8001c24:	20012d54 	.word	0x20012d54
 8001c28:	20012d64 	.word	0x20012d64
 8001c2c:	20012d50 	.word	0x20012d50
 8001c30:	20012c74 	.word	0x20012c74
 8001c34:	e000ed04 	.word	0xe000ed04

08001c38 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8001c40:	2300      	movs	r3, #0
 8001c42:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d016      	beq.n	8001c78 <vTaskDelay+0x40>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8001c4a:	4b13      	ldr	r3, [pc, #76]	; (8001c98 <vTaskDelay+0x60>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d009      	beq.n	8001c66 <vTaskDelay+0x2e>
 8001c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c56:	f383 8811 	msr	BASEPRI, r3
 8001c5a:	f3bf 8f6f 	isb	sy
 8001c5e:	f3bf 8f4f 	dsb	sy
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	e7fe      	b.n	8001c64 <vTaskDelay+0x2c>
            vTaskSuspendAll();
 8001c66:	f000 f86b 	bl	8001d40 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f000 fcaf 	bl	80025d0 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8001c72:	f000 f873 	bl	8001d5c <xTaskResumeAll>
 8001c76:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d107      	bne.n	8001c8e <vTaskDelay+0x56>
        {
            portYIELD_WITHIN_API();
 8001c7e:	4b07      	ldr	r3, [pc, #28]	; (8001c9c <vTaskDelay+0x64>)
 8001c80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	f3bf 8f4f 	dsb	sy
 8001c8a:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8001c8e:	bf00      	nop
 8001c90:	3710      	adds	r7, #16
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	20012d70 	.word	0x20012d70
 8001c9c:	e000ed04 	.word	0xe000ed04

08001ca0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8001ca6:	4b1f      	ldr	r3, [pc, #124]	; (8001d24 <vTaskStartScheduler+0x84>)
 8001ca8:	9301      	str	r3, [sp, #4]
 8001caa:	2300      	movs	r3, #0
 8001cac:	9300      	str	r3, [sp, #0]
 8001cae:	2300      	movs	r3, #0
 8001cb0:	2282      	movs	r2, #130	; 0x82
 8001cb2:	491d      	ldr	r1, [pc, #116]	; (8001d28 <vTaskStartScheduler+0x88>)
 8001cb4:	481d      	ldr	r0, [pc, #116]	; (8001d2c <vTaskStartScheduler+0x8c>)
 8001cb6:	f7ff fe7b 	bl	80019b0 <xTaskCreate>
 8001cba:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d102      	bne.n	8001cc8 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8001cc2:	f000 fceb 	bl	800269c <xTimerCreateTimerTask>
 8001cc6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d115      	bne.n	8001cfa <vTaskStartScheduler+0x5a>
 8001cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cd2:	f383 8811 	msr	BASEPRI, r3
 8001cd6:	f3bf 8f6f 	isb	sy
 8001cda:	f3bf 8f4f 	dsb	sy
 8001cde:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8001ce0:	4b13      	ldr	r3, [pc, #76]	; (8001d30 <vTaskStartScheduler+0x90>)
 8001ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ce6:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001ce8:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <vTaskStartScheduler+0x94>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001cee:	4b12      	ldr	r3, [pc, #72]	; (8001d38 <vTaskStartScheduler+0x98>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8001cf4:	f7fe fdfe 	bl	80008f4 <xPortStartScheduler>
 8001cf8:	e00d      	b.n	8001d16 <vTaskStartScheduler+0x76>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d00:	d109      	bne.n	8001d16 <vTaskStartScheduler+0x76>
 8001d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d06:	f383 8811 	msr	BASEPRI, r3
 8001d0a:	f3bf 8f6f 	isb	sy
 8001d0e:	f3bf 8f4f 	dsb	sy
 8001d12:	607b      	str	r3, [r7, #4]
 8001d14:	e7fe      	b.n	8001d14 <vTaskStartScheduler+0x74>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001d16:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <vTaskStartScheduler+0x9c>)
 8001d18:	681b      	ldr	r3, [r3, #0]
}
 8001d1a:	bf00      	nop
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20012d6c 	.word	0x20012d6c
 8001d28:	0800335c 	.word	0x0800335c
 8001d2c:	08002345 	.word	0x08002345
 8001d30:	20012d68 	.word	0x20012d68
 8001d34:	20012d54 	.word	0x20012d54
 8001d38:	20012d4c 	.word	0x20012d4c
 8001d3c:	20000004 	.word	0x20000004

08001d40 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001d44:	4b04      	ldr	r3, [pc, #16]	; (8001d58 <vTaskSuspendAll+0x18>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	4a03      	ldr	r2, [pc, #12]	; (8001d58 <vTaskSuspendAll+0x18>)
 8001d4c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001d4e:	bf00      	nop
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	20012d70 	.word	0x20012d70

08001d5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001d66:	2300      	movs	r3, #0
 8001d68:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8001d6a:	4b41      	ldr	r3, [pc, #260]	; (8001e70 <xTaskResumeAll+0x114>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d109      	bne.n	8001d86 <xTaskResumeAll+0x2a>
 8001d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d76:	f383 8811 	msr	BASEPRI, r3
 8001d7a:	f3bf 8f6f 	isb	sy
 8001d7e:	f3bf 8f4f 	dsb	sy
 8001d82:	603b      	str	r3, [r7, #0]
 8001d84:	e7fe      	b.n	8001d84 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001d86:	f7fe fe53 	bl	8000a30 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001d8a:	4b39      	ldr	r3, [pc, #228]	; (8001e70 <xTaskResumeAll+0x114>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	4a37      	ldr	r2, [pc, #220]	; (8001e70 <xTaskResumeAll+0x114>)
 8001d92:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001d94:	4b36      	ldr	r3, [pc, #216]	; (8001e70 <xTaskResumeAll+0x114>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d161      	bne.n	8001e60 <xTaskResumeAll+0x104>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001d9c:	4b35      	ldr	r3, [pc, #212]	; (8001e74 <xTaskResumeAll+0x118>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d05d      	beq.n	8001e60 <xTaskResumeAll+0x104>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001da4:	e02e      	b.n	8001e04 <xTaskResumeAll+0xa8>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001da6:	4b34      	ldr	r3, [pc, #208]	; (8001e78 <xTaskResumeAll+0x11c>)
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	3318      	adds	r3, #24
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fceb 	bl	800078e <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	3304      	adds	r3, #4
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fce6 	bl	800078e <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	409a      	lsls	r2, r3
 8001dca:	4b2c      	ldr	r3, [pc, #176]	; (8001e7c <xTaskResumeAll+0x120>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	4a2a      	ldr	r2, [pc, #168]	; (8001e7c <xTaskResumeAll+0x120>)
 8001dd2:	6013      	str	r3, [r2, #0]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dd8:	4613      	mov	r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	4413      	add	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	4a27      	ldr	r2, [pc, #156]	; (8001e80 <xTaskResumeAll+0x124>)
 8001de2:	441a      	add	r2, r3
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	3304      	adds	r3, #4
 8001de8:	4619      	mov	r1, r3
 8001dea:	4610      	mov	r0, r2
 8001dec:	f7fe fc72 	bl	80006d4 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001df4:	4b23      	ldr	r3, [pc, #140]	; (8001e84 <xTaskResumeAll+0x128>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d302      	bcc.n	8001e04 <xTaskResumeAll+0xa8>
                    {
                        xYieldPending = pdTRUE;
 8001dfe:	4b22      	ldr	r3, [pc, #136]	; (8001e88 <xTaskResumeAll+0x12c>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001e04:	4b1c      	ldr	r3, [pc, #112]	; (8001e78 <xTaskResumeAll+0x11c>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d1cc      	bne.n	8001da6 <xTaskResumeAll+0x4a>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <xTaskResumeAll+0xba>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001e12:	f000 fb2b 	bl	800246c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001e16:	4b1d      	ldr	r3, [pc, #116]	; (8001e8c <xTaskResumeAll+0x130>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d010      	beq.n	8001e44 <xTaskResumeAll+0xe8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001e22:	f000 f847 	bl	8001eb4 <xTaskIncrementTick>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d002      	beq.n	8001e32 <xTaskResumeAll+0xd6>
                            {
                                xYieldPending = pdTRUE;
 8001e2c:	4b16      	ldr	r3, [pc, #88]	; (8001e88 <xTaskResumeAll+0x12c>)
 8001e2e:	2201      	movs	r2, #1
 8001e30:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3b01      	subs	r3, #1
 8001e36:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f1      	bne.n	8001e22 <xTaskResumeAll+0xc6>

                        xPendedTicks = 0;
 8001e3e:	4b13      	ldr	r3, [pc, #76]	; (8001e8c <xTaskResumeAll+0x130>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001e44:	4b10      	ldr	r3, [pc, #64]	; (8001e88 <xTaskResumeAll+0x12c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d009      	beq.n	8001e60 <xTaskResumeAll+0x104>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001e50:	4b0f      	ldr	r3, [pc, #60]	; (8001e90 <xTaskResumeAll+0x134>)
 8001e52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	f3bf 8f4f 	dsb	sy
 8001e5c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001e60:	f7fe fe14 	bl	8000a8c <vPortExitCritical>

    return xAlreadyYielded;
 8001e64:	68bb      	ldr	r3, [r7, #8]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20012d70 	.word	0x20012d70
 8001e74:	20012d48 	.word	0x20012d48
 8001e78:	20012d08 	.word	0x20012d08
 8001e7c:	20012d50 	.word	0x20012d50
 8001e80:	20012c74 	.word	0x20012c74
 8001e84:	20012c70 	.word	0x20012c70
 8001e88:	20012d5c 	.word	0x20012d5c
 8001e8c:	20012d58 	.word	0x20012d58
 8001e90:	e000ed04 	.word	0xe000ed04

08001e94 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8001e9a:	4b05      	ldr	r3, [pc, #20]	; (8001eb0 <xTaskGetTickCount+0x1c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8001ea0:	687b      	ldr	r3, [r7, #4]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	20012d4c 	.word	0x20012d4c

08001eb4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ebe:	4b4e      	ldr	r3, [pc, #312]	; (8001ff8 <xTaskIncrementTick+0x144>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f040 808d 	bne.w	8001fe2 <xTaskIncrementTick+0x12e>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001ec8:	4b4c      	ldr	r3, [pc, #304]	; (8001ffc <xTaskIncrementTick+0x148>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001ed0:	4a4a      	ldr	r2, [pc, #296]	; (8001ffc <xTaskIncrementTick+0x148>)
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d11f      	bne.n	8001f1c <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8001edc:	4b48      	ldr	r3, [pc, #288]	; (8002000 <xTaskIncrementTick+0x14c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d009      	beq.n	8001efa <xTaskIncrementTick+0x46>
 8001ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001eea:	f383 8811 	msr	BASEPRI, r3
 8001eee:	f3bf 8f6f 	isb	sy
 8001ef2:	f3bf 8f4f 	dsb	sy
 8001ef6:	603b      	str	r3, [r7, #0]
 8001ef8:	e7fe      	b.n	8001ef8 <xTaskIncrementTick+0x44>
 8001efa:	4b41      	ldr	r3, [pc, #260]	; (8002000 <xTaskIncrementTick+0x14c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	4b40      	ldr	r3, [pc, #256]	; (8002004 <xTaskIncrementTick+0x150>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a3e      	ldr	r2, [pc, #248]	; (8002000 <xTaskIncrementTick+0x14c>)
 8001f06:	6013      	str	r3, [r2, #0]
 8001f08:	4a3e      	ldr	r2, [pc, #248]	; (8002004 <xTaskIncrementTick+0x150>)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6013      	str	r3, [r2, #0]
 8001f0e:	4b3e      	ldr	r3, [pc, #248]	; (8002008 <xTaskIncrementTick+0x154>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	3301      	adds	r3, #1
 8001f14:	4a3c      	ldr	r2, [pc, #240]	; (8002008 <xTaskIncrementTick+0x154>)
 8001f16:	6013      	str	r3, [r2, #0]
 8001f18:	f000 faa8 	bl	800246c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001f1c:	4b3b      	ldr	r3, [pc, #236]	; (800200c <xTaskIncrementTick+0x158>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	693a      	ldr	r2, [r7, #16]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d348      	bcc.n	8001fb8 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001f26:	4b36      	ldr	r3, [pc, #216]	; (8002000 <xTaskIncrementTick+0x14c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d104      	bne.n	8001f3a <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f30:	4b36      	ldr	r3, [pc, #216]	; (800200c <xTaskIncrementTick+0x158>)
 8001f32:	f04f 32ff 	mov.w	r2, #4294967295
 8001f36:	601a      	str	r2, [r3, #0]
                    break;
 8001f38:	e03e      	b.n	8001fb8 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f3a:	4b31      	ldr	r3, [pc, #196]	; (8002000 <xTaskIncrementTick+0x14c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d203      	bcs.n	8001f5a <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001f52:	4a2e      	ldr	r2, [pc, #184]	; (800200c <xTaskIncrementTick+0x158>)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001f58:	e02e      	b.n	8001fb8 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	3304      	adds	r3, #4
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7fe fc15 	bl	800078e <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d004      	beq.n	8001f76 <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	3318      	adds	r3, #24
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe fc0c 	bl	800078e <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	409a      	lsls	r2, r3
 8001f7e:	4b24      	ldr	r3, [pc, #144]	; (8002010 <xTaskIncrementTick+0x15c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	4a22      	ldr	r2, [pc, #136]	; (8002010 <xTaskIncrementTick+0x15c>)
 8001f86:	6013      	str	r3, [r2, #0]
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	4413      	add	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4a1f      	ldr	r2, [pc, #124]	; (8002014 <xTaskIncrementTick+0x160>)
 8001f96:	441a      	add	r2, r3
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	3304      	adds	r3, #4
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4610      	mov	r0, r2
 8001fa0:	f7fe fb98 	bl	80006d4 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fa8:	4b1b      	ldr	r3, [pc, #108]	; (8002018 <xTaskIncrementTick+0x164>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d3b9      	bcc.n	8001f26 <xTaskIncrementTick+0x72>
                            {
                                xSwitchRequired = pdTRUE;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001fb6:	e7b6      	b.n	8001f26 <xTaskIncrementTick+0x72>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001fb8:	4b17      	ldr	r3, [pc, #92]	; (8002018 <xTaskIncrementTick+0x164>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fbe:	4915      	ldr	r1, [pc, #84]	; (8002014 <xTaskIncrementTick+0x160>)
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	4413      	add	r3, r2
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	440b      	add	r3, r1
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d901      	bls.n	8001fd4 <xTaskIncrementTick+0x120>
                {
                    xSwitchRequired = pdTRUE;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <xTaskIncrementTick+0x168>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d007      	beq.n	8001fec <xTaskIncrementTick+0x138>
                {
                    xSwitchRequired = pdTRUE;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	617b      	str	r3, [r7, #20]
 8001fe0:	e004      	b.n	8001fec <xTaskIncrementTick+0x138>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001fe2:	4b0f      	ldr	r3, [pc, #60]	; (8002020 <xTaskIncrementTick+0x16c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	4a0d      	ldr	r2, [pc, #52]	; (8002020 <xTaskIncrementTick+0x16c>)
 8001fea:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8001fec:	697b      	ldr	r3, [r7, #20]
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20012d70 	.word	0x20012d70
 8001ffc:	20012d4c 	.word	0x20012d4c
 8002000:	20012d00 	.word	0x20012d00
 8002004:	20012d04 	.word	0x20012d04
 8002008:	20012d60 	.word	0x20012d60
 800200c:	20012d68 	.word	0x20012d68
 8002010:	20012d50 	.word	0x20012d50
 8002014:	20012c74 	.word	0x20012c74
 8002018:	20012c70 	.word	0x20012c70
 800201c:	20012d5c 	.word	0x20012d5c
 8002020:	20012d58 	.word	0x20012d58

08002024 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002024:	b480      	push	{r7}
 8002026:	b087      	sub	sp, #28
 8002028:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800202a:	4b26      	ldr	r3, [pc, #152]	; (80020c4 <vTaskSwitchContext+0xa0>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002032:	4b25      	ldr	r3, [pc, #148]	; (80020c8 <vTaskSwitchContext+0xa4>)
 8002034:	2201      	movs	r2, #1
 8002036:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002038:	e03e      	b.n	80020b8 <vTaskSwitchContext+0x94>
        xYieldPending = pdFALSE;
 800203a:	4b23      	ldr	r3, [pc, #140]	; (80020c8 <vTaskSwitchContext+0xa4>)
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002040:	4b22      	ldr	r3, [pc, #136]	; (80020cc <vTaskSwitchContext+0xa8>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	fab3 f383 	clz	r3, r3
 800204c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800204e:	7afb      	ldrb	r3, [r7, #11]
 8002050:	f1c3 031f 	rsb	r3, r3, #31
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	491e      	ldr	r1, [pc, #120]	; (80020d0 <vTaskSwitchContext+0xac>)
 8002058:	697a      	ldr	r2, [r7, #20]
 800205a:	4613      	mov	r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4413      	add	r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	440b      	add	r3, r1
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d109      	bne.n	800207e <vTaskSwitchContext+0x5a>
        __asm volatile
 800206a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800206e:	f383 8811 	msr	BASEPRI, r3
 8002072:	f3bf 8f6f 	isb	sy
 8002076:	f3bf 8f4f 	dsb	sy
 800207a:	607b      	str	r3, [r7, #4]
 800207c:	e7fe      	b.n	800207c <vTaskSwitchContext+0x58>
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	4613      	mov	r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4413      	add	r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4a11      	ldr	r2, [pc, #68]	; (80020d0 <vTaskSwitchContext+0xac>)
 800208a:	4413      	add	r3, r2
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	605a      	str	r2, [r3, #4]
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	3308      	adds	r3, #8
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d104      	bne.n	80020ae <vTaskSwitchContext+0x8a>
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	685a      	ldr	r2, [r3, #4]
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	4a07      	ldr	r2, [pc, #28]	; (80020d4 <vTaskSwitchContext+0xb0>)
 80020b6:	6013      	str	r3, [r2, #0]
}
 80020b8:	bf00      	nop
 80020ba:	371c      	adds	r7, #28
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	20012d70 	.word	0x20012d70
 80020c8:	20012d5c 	.word	0x20012d5c
 80020cc:	20012d50 	.word	0x20012d50
 80020d0:	20012c74 	.word	0x20012c74
 80020d4:	20012c70 	.word	0x20012c70

080020d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d109      	bne.n	80020fc <vTaskPlaceOnEventList+0x24>
 80020e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020ec:	f383 8811 	msr	BASEPRI, r3
 80020f0:	f3bf 8f6f 	isb	sy
 80020f4:	f3bf 8f4f 	dsb	sy
 80020f8:	60fb      	str	r3, [r7, #12]
 80020fa:	e7fe      	b.n	80020fa <vTaskPlaceOnEventList+0x22>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80020fc:	4b07      	ldr	r3, [pc, #28]	; (800211c <vTaskPlaceOnEventList+0x44>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	3318      	adds	r3, #24
 8002102:	4619      	mov	r1, r3
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f7fe fb09 	bl	800071c <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800210a:	2101      	movs	r1, #1
 800210c:	6838      	ldr	r0, [r7, #0]
 800210e:	f000 fa5f 	bl	80025d0 <prvAddCurrentTaskToDelayedList>
}
 8002112:	bf00      	nop
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20012c70 	.word	0x20012c70

08002120 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d109      	bne.n	8002146 <vTaskPlaceOnEventListRestricted+0x26>
 8002132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002136:	f383 8811 	msr	BASEPRI, r3
 800213a:	f3bf 8f6f 	isb	sy
 800213e:	f3bf 8f4f 	dsb	sy
 8002142:	617b      	str	r3, [r7, #20]
 8002144:	e7fe      	b.n	8002144 <vTaskPlaceOnEventListRestricted+0x24>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002146:	4b0a      	ldr	r3, [pc, #40]	; (8002170 <vTaskPlaceOnEventListRestricted+0x50>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	3318      	adds	r3, #24
 800214c:	4619      	mov	r1, r3
 800214e:	68f8      	ldr	r0, [r7, #12]
 8002150:	f7fe fac0 	bl	80006d4 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d002      	beq.n	8002160 <vTaskPlaceOnEventListRestricted+0x40>
        {
            xTicksToWait = portMAX_DELAY;
 800215a:	f04f 33ff 	mov.w	r3, #4294967295
 800215e:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002160:	6879      	ldr	r1, [r7, #4]
 8002162:	68b8      	ldr	r0, [r7, #8]
 8002164:	f000 fa34 	bl	80025d0 <prvAddCurrentTaskToDelayedList>
    }
 8002168:	bf00      	nop
 800216a:	3718      	adds	r7, #24
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	20012c70 	.word	0x20012c70

08002174 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d109      	bne.n	800219e <xTaskRemoveFromEventList+0x2a>
 800218a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800218e:	f383 8811 	msr	BASEPRI, r3
 8002192:	f3bf 8f6f 	isb	sy
 8002196:	f3bf 8f4f 	dsb	sy
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	e7fe      	b.n	800219c <xTaskRemoveFromEventList+0x28>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	3318      	adds	r3, #24
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7fe faf3 	bl	800078e <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80021a8:	4b1d      	ldr	r3, [pc, #116]	; (8002220 <xTaskRemoveFromEventList+0xac>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d11c      	bne.n	80021ea <xTaskRemoveFromEventList+0x76>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	3304      	adds	r3, #4
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7fe faea 	bl	800078e <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021be:	2201      	movs	r2, #1
 80021c0:	409a      	lsls	r2, r3
 80021c2:	4b18      	ldr	r3, [pc, #96]	; (8002224 <xTaskRemoveFromEventList+0xb0>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	4a16      	ldr	r2, [pc, #88]	; (8002224 <xTaskRemoveFromEventList+0xb0>)
 80021ca:	6013      	str	r3, [r2, #0]
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021d0:	4613      	mov	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4413      	add	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4a13      	ldr	r2, [pc, #76]	; (8002228 <xTaskRemoveFromEventList+0xb4>)
 80021da:	441a      	add	r2, r3
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	3304      	adds	r3, #4
 80021e0:	4619      	mov	r1, r3
 80021e2:	4610      	mov	r0, r2
 80021e4:	f7fe fa76 	bl	80006d4 <vListInsertEnd>
 80021e8:	e005      	b.n	80021f6 <xTaskRemoveFromEventList+0x82>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	3318      	adds	r3, #24
 80021ee:	4619      	mov	r1, r3
 80021f0:	480e      	ldr	r0, [pc, #56]	; (800222c <xTaskRemoveFromEventList+0xb8>)
 80021f2:	f7fe fa6f 	bl	80006d4 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021fa:	4b0d      	ldr	r3, [pc, #52]	; (8002230 <xTaskRemoveFromEventList+0xbc>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002200:	429a      	cmp	r2, r3
 8002202:	d905      	bls.n	8002210 <xTaskRemoveFromEventList+0x9c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002204:	2301      	movs	r3, #1
 8002206:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002208:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <xTaskRemoveFromEventList+0xc0>)
 800220a:	2201      	movs	r2, #1
 800220c:	601a      	str	r2, [r3, #0]
 800220e:	e001      	b.n	8002214 <xTaskRemoveFromEventList+0xa0>
    }
    else
    {
        xReturn = pdFALSE;
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8002214:	697b      	ldr	r3, [r7, #20]
}
 8002216:	4618      	mov	r0, r3
 8002218:	3718      	adds	r7, #24
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20012d70 	.word	0x20012d70
 8002224:	20012d50 	.word	0x20012d50
 8002228:	20012c74 	.word	0x20012c74
 800222c:	20012d08 	.word	0x20012d08
 8002230:	20012c70 	.word	0x20012c70
 8002234:	20012d5c 	.word	0x20012d5c

08002238 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002240:	4b06      	ldr	r3, [pc, #24]	; (800225c <vTaskInternalSetTimeOutState+0x24>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002248:	4b05      	ldr	r3, [pc, #20]	; (8002260 <vTaskInternalSetTimeOutState+0x28>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	605a      	str	r2, [r3, #4]
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	20012d60 	.word	0x20012d60
 8002260:	20012d4c 	.word	0x20012d4c

08002264 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b088      	sub	sp, #32
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d109      	bne.n	8002288 <xTaskCheckForTimeOut+0x24>
 8002274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002278:	f383 8811 	msr	BASEPRI, r3
 800227c:	f3bf 8f6f 	isb	sy
 8002280:	f3bf 8f4f 	dsb	sy
 8002284:	613b      	str	r3, [r7, #16]
 8002286:	e7fe      	b.n	8002286 <xTaskCheckForTimeOut+0x22>
    configASSERT( pxTicksToWait );
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d109      	bne.n	80022a2 <xTaskCheckForTimeOut+0x3e>
 800228e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002292:	f383 8811 	msr	BASEPRI, r3
 8002296:	f3bf 8f6f 	isb	sy
 800229a:	f3bf 8f4f 	dsb	sy
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	e7fe      	b.n	80022a0 <xTaskCheckForTimeOut+0x3c>

    taskENTER_CRITICAL();
 80022a2:	f7fe fbc5 	bl	8000a30 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80022a6:	4b1f      	ldr	r3, [pc, #124]	; (8002324 <xTaskCheckForTimeOut+0xc0>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022be:	d102      	bne.n	80022c6 <xTaskCheckForTimeOut+0x62>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80022c0:	2300      	movs	r3, #0
 80022c2:	61fb      	str	r3, [r7, #28]
 80022c4:	e026      	b.n	8002314 <xTaskCheckForTimeOut+0xb0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	4b17      	ldr	r3, [pc, #92]	; (8002328 <xTaskCheckForTimeOut+0xc4>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d00a      	beq.n	80022e8 <xTaskCheckForTimeOut+0x84>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685a      	ldr	r2, [r3, #4]
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d805      	bhi.n	80022e8 <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80022dc:	2301      	movs	r3, #1
 80022de:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
 80022e6:	e015      	b.n	8002314 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d90b      	bls.n	800230a <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	1ad2      	subs	r2, r2, r3
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f7ff ff9a 	bl	8002238 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002304:	2300      	movs	r3, #0
 8002306:	61fb      	str	r3, [r7, #28]
 8002308:	e004      	b.n	8002314 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002310:	2301      	movs	r3, #1
 8002312:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8002314:	f7fe fbba 	bl	8000a8c <vPortExitCritical>

    return xReturn;
 8002318:	69fb      	ldr	r3, [r7, #28]
}
 800231a:	4618      	mov	r0, r3
 800231c:	3720      	adds	r7, #32
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20012d4c 	.word	0x20012d4c
 8002328:	20012d60 	.word	0x20012d60

0800232c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8002330:	4b03      	ldr	r3, [pc, #12]	; (8002340 <vTaskMissedYield+0x14>)
 8002332:	2201      	movs	r2, #1
 8002334:	601a      	str	r2, [r3, #0]
}
 8002336:	bf00      	nop
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	20012d5c 	.word	0x20012d5c

08002344 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800234c:	f000 f852 	bl	80023f4 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002350:	4b06      	ldr	r3, [pc, #24]	; (800236c <prvIdleTask+0x28>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d9f9      	bls.n	800234c <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002358:	4b05      	ldr	r3, [pc, #20]	; (8002370 <prvIdleTask+0x2c>)
 800235a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	f3bf 8f4f 	dsb	sy
 8002364:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002368:	e7f0      	b.n	800234c <prvIdleTask+0x8>
 800236a:	bf00      	nop
 800236c:	20012c74 	.word	0x20012c74
 8002370:	e000ed04 	.word	0xe000ed04

08002374 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800237a:	2300      	movs	r3, #0
 800237c:	607b      	str	r3, [r7, #4]
 800237e:	e00c      	b.n	800239a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	4613      	mov	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4a12      	ldr	r2, [pc, #72]	; (80023d4 <prvInitialiseTaskLists+0x60>)
 800238c:	4413      	add	r3, r2
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe f973 	bl	800067a <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3301      	adds	r3, #1
 8002398:	607b      	str	r3, [r7, #4]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b04      	cmp	r3, #4
 800239e:	d9ef      	bls.n	8002380 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80023a0:	480d      	ldr	r0, [pc, #52]	; (80023d8 <prvInitialiseTaskLists+0x64>)
 80023a2:	f7fe f96a 	bl	800067a <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80023a6:	480d      	ldr	r0, [pc, #52]	; (80023dc <prvInitialiseTaskLists+0x68>)
 80023a8:	f7fe f967 	bl	800067a <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80023ac:	480c      	ldr	r0, [pc, #48]	; (80023e0 <prvInitialiseTaskLists+0x6c>)
 80023ae:	f7fe f964 	bl	800067a <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80023b2:	480c      	ldr	r0, [pc, #48]	; (80023e4 <prvInitialiseTaskLists+0x70>)
 80023b4:	f7fe f961 	bl	800067a <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80023b8:	480b      	ldr	r0, [pc, #44]	; (80023e8 <prvInitialiseTaskLists+0x74>)
 80023ba:	f7fe f95e 	bl	800067a <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80023be:	4b0b      	ldr	r3, [pc, #44]	; (80023ec <prvInitialiseTaskLists+0x78>)
 80023c0:	4a05      	ldr	r2, [pc, #20]	; (80023d8 <prvInitialiseTaskLists+0x64>)
 80023c2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80023c4:	4b0a      	ldr	r3, [pc, #40]	; (80023f0 <prvInitialiseTaskLists+0x7c>)
 80023c6:	4a05      	ldr	r2, [pc, #20]	; (80023dc <prvInitialiseTaskLists+0x68>)
 80023c8:	601a      	str	r2, [r3, #0]
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20012c74 	.word	0x20012c74
 80023d8:	20012cd8 	.word	0x20012cd8
 80023dc:	20012cec 	.word	0x20012cec
 80023e0:	20012d08 	.word	0x20012d08
 80023e4:	20012d1c 	.word	0x20012d1c
 80023e8:	20012d34 	.word	0x20012d34
 80023ec:	20012d00 	.word	0x20012d00
 80023f0:	20012d04 	.word	0x20012d04

080023f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80023fa:	e019      	b.n	8002430 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80023fc:	f7fe fb18 	bl	8000a30 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002400:	4b0f      	ldr	r3, [pc, #60]	; (8002440 <prvCheckTasksWaitingTermination+0x4c>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	3304      	adds	r3, #4
 800240c:	4618      	mov	r0, r3
 800240e:	f7fe f9be 	bl	800078e <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002412:	4b0c      	ldr	r3, [pc, #48]	; (8002444 <prvCheckTasksWaitingTermination+0x50>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	3b01      	subs	r3, #1
 8002418:	4a0a      	ldr	r2, [pc, #40]	; (8002444 <prvCheckTasksWaitingTermination+0x50>)
 800241a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 800241c:	4b0a      	ldr	r3, [pc, #40]	; (8002448 <prvCheckTasksWaitingTermination+0x54>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	3b01      	subs	r3, #1
 8002422:	4a09      	ldr	r2, [pc, #36]	; (8002448 <prvCheckTasksWaitingTermination+0x54>)
 8002424:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002426:	f7fe fb31 	bl	8000a8c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f80e 	bl	800244c <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002430:	4b05      	ldr	r3, [pc, #20]	; (8002448 <prvCheckTasksWaitingTermination+0x54>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1e1      	bne.n	80023fc <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002438:	bf00      	nop
 800243a:	3708      	adds	r7, #8
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	20012d1c 	.word	0x20012d1c
 8002444:	20012d48 	.word	0x20012d48
 8002448:	20012d30 	.word	0x20012d30

0800244c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002458:	4618      	mov	r0, r3
 800245a:	f7fe fccb 	bl	8000df4 <vPortFree>
                vPortFree( pxTCB );
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7fe fcc8 	bl	8000df4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002464:	bf00      	nop
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002470:	4b0a      	ldr	r3, [pc, #40]	; (800249c <prvResetNextTaskUnblockTime+0x30>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d104      	bne.n	8002484 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800247a:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <prvResetNextTaskUnblockTime+0x34>)
 800247c:	f04f 32ff 	mov.w	r2, #4294967295
 8002480:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002482:	e005      	b.n	8002490 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002484:	4b05      	ldr	r3, [pc, #20]	; (800249c <prvResetNextTaskUnblockTime+0x30>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <prvResetNextTaskUnblockTime+0x34>)
 800248e:	6013      	str	r3, [r2, #0]
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20012d00 	.word	0x20012d00
 80024a0:	20012d68 	.word	0x20012d68

080024a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80024aa:	4b0b      	ldr	r3, [pc, #44]	; (80024d8 <xTaskGetSchedulerState+0x34>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d102      	bne.n	80024b8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80024b2:	2301      	movs	r3, #1
 80024b4:	607b      	str	r3, [r7, #4]
 80024b6:	e008      	b.n	80024ca <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024b8:	4b08      	ldr	r3, [pc, #32]	; (80024dc <xTaskGetSchedulerState+0x38>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d102      	bne.n	80024c6 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80024c0:	2302      	movs	r3, #2
 80024c2:	607b      	str	r3, [r7, #4]
 80024c4:	e001      	b.n	80024ca <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80024c6:	2300      	movs	r3, #0
 80024c8:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80024ca:	687b      	ldr	r3, [r7, #4]
    }
 80024cc:	4618      	mov	r0, r3
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	20012d54 	.word	0x20012d54
 80024dc:	20012d70 	.word	0x20012d70

080024e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d061      	beq.n	80025ba <xTaskPriorityDisinherit+0xda>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80024f6:	4b33      	ldr	r3, [pc, #204]	; (80025c4 <xTaskPriorityDisinherit+0xe4>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d009      	beq.n	8002514 <xTaskPriorityDisinherit+0x34>
 8002500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002504:	f383 8811 	msr	BASEPRI, r3
 8002508:	f3bf 8f6f 	isb	sy
 800250c:	f3bf 8f4f 	dsb	sy
 8002510:	60fb      	str	r3, [r7, #12]
 8002512:	e7fe      	b.n	8002512 <xTaskPriorityDisinherit+0x32>
            configASSERT( pxTCB->uxMutexesHeld );
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002518:	2b00      	cmp	r3, #0
 800251a:	d109      	bne.n	8002530 <xTaskPriorityDisinherit+0x50>
 800251c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002520:	f383 8811 	msr	BASEPRI, r3
 8002524:	f3bf 8f6f 	isb	sy
 8002528:	f3bf 8f4f 	dsb	sy
 800252c:	60bb      	str	r3, [r7, #8]
 800252e:	e7fe      	b.n	800252e <xTaskPriorityDisinherit+0x4e>
            ( pxTCB->uxMutexesHeld )--;
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002534:	1e5a      	subs	r2, r3, #1
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002542:	429a      	cmp	r2, r3
 8002544:	d039      	beq.n	80025ba <xTaskPriorityDisinherit+0xda>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800254a:	2b00      	cmp	r3, #0
 800254c:	d135      	bne.n	80025ba <xTaskPriorityDisinherit+0xda>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	3304      	adds	r3, #4
 8002552:	4618      	mov	r0, r3
 8002554:	f7fe f91b 	bl	800078e <uxListRemove>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d10a      	bne.n	8002574 <xTaskPriorityDisinherit+0x94>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002562:	2201      	movs	r2, #1
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	43da      	mvns	r2, r3
 800256a:	4b17      	ldr	r3, [pc, #92]	; (80025c8 <xTaskPriorityDisinherit+0xe8>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4013      	ands	r3, r2
 8002570:	4a15      	ldr	r2, [pc, #84]	; (80025c8 <xTaskPriorityDisinherit+0xe8>)
 8002572:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002580:	f1c3 0205 	rsb	r2, r3, #5
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800258c:	2201      	movs	r2, #1
 800258e:	409a      	lsls	r2, r3
 8002590:	4b0d      	ldr	r3, [pc, #52]	; (80025c8 <xTaskPriorityDisinherit+0xe8>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4313      	orrs	r3, r2
 8002596:	4a0c      	ldr	r2, [pc, #48]	; (80025c8 <xTaskPriorityDisinherit+0xe8>)
 8002598:	6013      	str	r3, [r2, #0]
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800259e:	4613      	mov	r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	4413      	add	r3, r2
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	4a09      	ldr	r2, [pc, #36]	; (80025cc <xTaskPriorityDisinherit+0xec>)
 80025a8:	441a      	add	r2, r3
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	3304      	adds	r3, #4
 80025ae:	4619      	mov	r1, r3
 80025b0:	4610      	mov	r0, r2
 80025b2:	f7fe f88f 	bl	80006d4 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80025b6:	2301      	movs	r3, #1
 80025b8:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80025ba:	697b      	ldr	r3, [r7, #20]
    }
 80025bc:	4618      	mov	r0, r3
 80025be:	3718      	adds	r7, #24
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	20012c70 	.word	0x20012c70
 80025c8:	20012d50 	.word	0x20012d50
 80025cc:	20012c74 	.word	0x20012c74

080025d0 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80025da:	4b29      	ldr	r3, [pc, #164]	; (8002680 <prvAddCurrentTaskToDelayedList+0xb0>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80025e0:	4b28      	ldr	r3, [pc, #160]	; (8002684 <prvAddCurrentTaskToDelayedList+0xb4>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	3304      	adds	r3, #4
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7fe f8d1 	bl	800078e <uxListRemove>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10b      	bne.n	800260a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80025f2:	4b24      	ldr	r3, [pc, #144]	; (8002684 <prvAddCurrentTaskToDelayedList+0xb4>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f8:	2201      	movs	r2, #1
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43da      	mvns	r2, r3
 8002600:	4b21      	ldr	r3, [pc, #132]	; (8002688 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4013      	ands	r3, r2
 8002606:	4a20      	ldr	r2, [pc, #128]	; (8002688 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002608:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002610:	d10a      	bne.n	8002628 <prvAddCurrentTaskToDelayedList+0x58>
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d007      	beq.n	8002628 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002618:	4b1a      	ldr	r3, [pc, #104]	; (8002684 <prvAddCurrentTaskToDelayedList+0xb4>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	3304      	adds	r3, #4
 800261e:	4619      	mov	r1, r3
 8002620:	481a      	ldr	r0, [pc, #104]	; (800268c <prvAddCurrentTaskToDelayedList+0xbc>)
 8002622:	f7fe f857 	bl	80006d4 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002626:	e026      	b.n	8002676 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002628:	68fa      	ldr	r2, [r7, #12]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4413      	add	r3, r2
 800262e:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002630:	4b14      	ldr	r3, [pc, #80]	; (8002684 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68ba      	ldr	r2, [r7, #8]
 8002636:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	429a      	cmp	r2, r3
 800263e:	d209      	bcs.n	8002654 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002640:	4b13      	ldr	r3, [pc, #76]	; (8002690 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4b0f      	ldr	r3, [pc, #60]	; (8002684 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	3304      	adds	r3, #4
 800264a:	4619      	mov	r1, r3
 800264c:	4610      	mov	r0, r2
 800264e:	f7fe f865 	bl	800071c <vListInsert>
}
 8002652:	e010      	b.n	8002676 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002654:	4b0f      	ldr	r3, [pc, #60]	; (8002694 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	4b0a      	ldr	r3, [pc, #40]	; (8002684 <prvAddCurrentTaskToDelayedList+0xb4>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	3304      	adds	r3, #4
 800265e:	4619      	mov	r1, r3
 8002660:	4610      	mov	r0, r2
 8002662:	f7fe f85b 	bl	800071c <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002666:	4b0c      	ldr	r3, [pc, #48]	; (8002698 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	429a      	cmp	r2, r3
 800266e:	d202      	bcs.n	8002676 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8002670:	4a09      	ldr	r2, [pc, #36]	; (8002698 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	6013      	str	r3, [r2, #0]
}
 8002676:	bf00      	nop
 8002678:	3710      	adds	r7, #16
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20012d4c 	.word	0x20012d4c
 8002684:	20012c70 	.word	0x20012c70
 8002688:	20012d50 	.word	0x20012d50
 800268c:	20012d34 	.word	0x20012d34
 8002690:	20012d04 	.word	0x20012d04
 8002694:	20012d00 	.word	0x20012d00
 8002698:	20012d68 	.word	0x20012d68

0800269c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80026a2:	2300      	movs	r3, #0
 80026a4:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80026a6:	f000 fad1 	bl	8002c4c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80026aa:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <xTimerCreateTimerTask+0x54>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00b      	beq.n	80026ca <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80026b2:	4b10      	ldr	r3, [pc, #64]	; (80026f4 <xTimerCreateTimerTask+0x58>)
 80026b4:	9301      	str	r3, [sp, #4]
 80026b6:	2302      	movs	r3, #2
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	2300      	movs	r3, #0
 80026bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026c0:	490d      	ldr	r1, [pc, #52]	; (80026f8 <xTimerCreateTimerTask+0x5c>)
 80026c2:	480e      	ldr	r0, [pc, #56]	; (80026fc <xTimerCreateTimerTask+0x60>)
 80026c4:	f7ff f974 	bl	80019b0 <xTaskCreate>
 80026c8:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d109      	bne.n	80026e4 <xTimerCreateTimerTask+0x48>
 80026d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026d4:	f383 8811 	msr	BASEPRI, r3
 80026d8:	f3bf 8f6f 	isb	sy
 80026dc:	f3bf 8f4f 	dsb	sy
 80026e0:	603b      	str	r3, [r7, #0]
 80026e2:	e7fe      	b.n	80026e2 <xTimerCreateTimerTask+0x46>
        return xReturn;
 80026e4:	687b      	ldr	r3, [r7, #4]
    }
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20012da4 	.word	0x20012da4
 80026f4:	20012da8 	.word	0x20012da8
 80026f8:	08003364 	.word	0x08003364
 80026fc:	08002831 	.word	0x08002831

08002700 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8002700:	b580      	push	{r7, lr}
 8002702:	b08a      	sub	sp, #40	; 0x28
 8002704:	af00      	add	r7, sp, #0
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
 800270c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800270e:	2300      	movs	r3, #0
 8002710:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d109      	bne.n	800272c <xTimerGenericCommand+0x2c>
 8002718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800271c:	f383 8811 	msr	BASEPRI, r3
 8002720:	f3bf 8f6f 	isb	sy
 8002724:	f3bf 8f4f 	dsb	sy
 8002728:	623b      	str	r3, [r7, #32]
 800272a:	e7fe      	b.n	800272a <xTimerGenericCommand+0x2a>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800272c:	4b19      	ldr	r3, [pc, #100]	; (8002794 <xTimerGenericCommand+0x94>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d02a      	beq.n	800278a <xTimerGenericCommand+0x8a>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	2b05      	cmp	r3, #5
 8002744:	dc18      	bgt.n	8002778 <xTimerGenericCommand+0x78>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002746:	f7ff fead 	bl	80024a4 <xTaskGetSchedulerState>
 800274a:	4603      	mov	r3, r0
 800274c:	2b02      	cmp	r3, #2
 800274e:	d109      	bne.n	8002764 <xTimerGenericCommand+0x64>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002750:	4b10      	ldr	r3, [pc, #64]	; (8002794 <xTimerGenericCommand+0x94>)
 8002752:	6818      	ldr	r0, [r3, #0]
 8002754:	f107 0114 	add.w	r1, r7, #20
 8002758:	2300      	movs	r3, #0
 800275a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800275c:	f7fe fd40 	bl	80011e0 <xQueueGenericSend>
 8002760:	6278      	str	r0, [r7, #36]	; 0x24
 8002762:	e012      	b.n	800278a <xTimerGenericCommand+0x8a>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002764:	4b0b      	ldr	r3, [pc, #44]	; (8002794 <xTimerGenericCommand+0x94>)
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	f107 0114 	add.w	r1, r7, #20
 800276c:	2300      	movs	r3, #0
 800276e:	2200      	movs	r2, #0
 8002770:	f7fe fd36 	bl	80011e0 <xQueueGenericSend>
 8002774:	6278      	str	r0, [r7, #36]	; 0x24
 8002776:	e008      	b.n	800278a <xTimerGenericCommand+0x8a>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002778:	4b06      	ldr	r3, [pc, #24]	; (8002794 <xTimerGenericCommand+0x94>)
 800277a:	6818      	ldr	r0, [r3, #0]
 800277c:	f107 0114 	add.w	r1, r7, #20
 8002780:	2300      	movs	r3, #0
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	f7fe fe26 	bl	80013d4 <xQueueGenericSendFromISR>
 8002788:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800278a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800278c:	4618      	mov	r0, r3
 800278e:	3728      	adds	r7, #40	; 0x28
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	20012da4 	.word	0x20012da4

08002798 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002798:	b580      	push	{r7, lr}
 800279a:	b088      	sub	sp, #32
 800279c:	af02      	add	r7, sp, #8
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80027a2:	4b22      	ldr	r3, [pc, #136]	; (800282c <prvProcessExpiredTimer+0x94>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	3304      	adds	r3, #4
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7fd ffec 	bl	800078e <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80027bc:	f003 0304 	and.w	r3, r3, #4
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d021      	beq.n	8002808 <prvProcessExpiredTimer+0x70>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	699a      	ldr	r2, [r3, #24]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	18d1      	adds	r1, r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	683a      	ldr	r2, [r7, #0]
 80027d0:	6978      	ldr	r0, [r7, #20]
 80027d2:	f000 f8d1 	bl	8002978 <prvInsertTimerInActiveList>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d01e      	beq.n	800281a <prvProcessExpiredTimer+0x82>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80027dc:	2300      	movs	r3, #0
 80027de:	9300      	str	r3, [sp, #0]
 80027e0:	2300      	movs	r3, #0
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	2100      	movs	r1, #0
 80027e6:	6978      	ldr	r0, [r7, #20]
 80027e8:	f7ff ff8a 	bl	8002700 <xTimerGenericCommand>
 80027ec:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d112      	bne.n	800281a <prvProcessExpiredTimer+0x82>
 80027f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027f8:	f383 8811 	msr	BASEPRI, r3
 80027fc:	f3bf 8f6f 	isb	sy
 8002800:	f3bf 8f4f 	dsb	sy
 8002804:	60fb      	str	r3, [r7, #12]
 8002806:	e7fe      	b.n	8002806 <prvProcessExpiredTimer+0x6e>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800280e:	f023 0301 	bic.w	r3, r3, #1
 8002812:	b2da      	uxtb	r2, r3
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	6978      	ldr	r0, [r7, #20]
 8002820:	4798      	blx	r3
    }
 8002822:	bf00      	nop
 8002824:	3718      	adds	r7, #24
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20012d9c 	.word	0x20012d9c

08002830 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002838:	f107 0308 	add.w	r3, r7, #8
 800283c:	4618      	mov	r0, r3
 800283e:	f000 f857 	bl	80028f0 <prvGetNextExpireTime>
 8002842:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	4619      	mov	r1, r3
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f000 f803 	bl	8002854 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800284e:	f000 f8d5 	bl	80029fc <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002852:	e7f1      	b.n	8002838 <prvTimerTask+0x8>

08002854 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800285e:	f7ff fa6f 	bl	8001d40 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002862:	f107 0308 	add.w	r3, r7, #8
 8002866:	4618      	mov	r0, r3
 8002868:	f000 f866 	bl	8002938 <prvSampleTimeNow>
 800286c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d130      	bne.n	80028d6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10a      	bne.n	8002890 <prvProcessTimerOrBlockTask+0x3c>
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	429a      	cmp	r2, r3
 8002880:	d806      	bhi.n	8002890 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8002882:	f7ff fa6b 	bl	8001d5c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002886:	68f9      	ldr	r1, [r7, #12]
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f7ff ff85 	bl	8002798 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800288e:	e024      	b.n	80028da <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d008      	beq.n	80028a8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002896:	4b13      	ldr	r3, [pc, #76]	; (80028e4 <prvProcessTimerOrBlockTask+0x90>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d101      	bne.n	80028a4 <prvProcessTimerOrBlockTask+0x50>
 80028a0:	2301      	movs	r3, #1
 80028a2:	e000      	b.n	80028a6 <prvProcessTimerOrBlockTask+0x52>
 80028a4:	2300      	movs	r3, #0
 80028a6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80028a8:	4b0f      	ldr	r3, [pc, #60]	; (80028e8 <prvProcessTimerOrBlockTask+0x94>)
 80028aa:	6818      	ldr	r0, [r3, #0]
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	683a      	ldr	r2, [r7, #0]
 80028b4:	4619      	mov	r1, r3
 80028b6:	f7ff f847 	bl	8001948 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80028ba:	f7ff fa4f 	bl	8001d5c <xTaskResumeAll>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d10a      	bne.n	80028da <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80028c4:	4b09      	ldr	r3, [pc, #36]	; (80028ec <prvProcessTimerOrBlockTask+0x98>)
 80028c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	f3bf 8f4f 	dsb	sy
 80028d0:	f3bf 8f6f 	isb	sy
    }
 80028d4:	e001      	b.n	80028da <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80028d6:	f7ff fa41 	bl	8001d5c <xTaskResumeAll>
    }
 80028da:	bf00      	nop
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	20012da0 	.word	0x20012da0
 80028e8:	20012da4 	.word	0x20012da4
 80028ec:	e000ed04 	.word	0xe000ed04

080028f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80028f8:	4b0e      	ldr	r3, [pc, #56]	; (8002934 <prvGetNextExpireTime+0x44>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d101      	bne.n	8002906 <prvGetNextExpireTime+0x16>
 8002902:	2201      	movs	r2, #1
 8002904:	e000      	b.n	8002908 <prvGetNextExpireTime+0x18>
 8002906:	2200      	movs	r2, #0
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d105      	bne.n	8002920 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002914:	4b07      	ldr	r3, [pc, #28]	; (8002934 <prvGetNextExpireTime+0x44>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	e001      	b.n	8002924 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8002924:	68fb      	ldr	r3, [r7, #12]
    }
 8002926:	4618      	mov	r0, r3
 8002928:	3714      	adds	r7, #20
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	20012d9c 	.word	0x20012d9c

08002938 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8002940:	f7ff faa8 	bl	8001e94 <xTaskGetTickCount>
 8002944:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8002946:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <prvSampleTimeNow+0x3c>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	429a      	cmp	r2, r3
 800294e:	d205      	bcs.n	800295c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8002950:	f000 f918 	bl	8002b84 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	601a      	str	r2, [r3, #0]
 800295a:	e002      	b.n	8002962 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8002962:	4a04      	ldr	r2, [pc, #16]	; (8002974 <prvSampleTimeNow+0x3c>)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8002968:	68fb      	ldr	r3, [r7, #12]
    }
 800296a:	4618      	mov	r0, r3
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	20012dac 	.word	0x20012dac

08002978 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
 8002984:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8002986:	2300      	movs	r3, #0
 8002988:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	68ba      	ldr	r2, [r7, #8]
 800298e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8002996:	68ba      	ldr	r2, [r7, #8]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	429a      	cmp	r2, r3
 800299c:	d812      	bhi.n	80029c4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	1ad2      	subs	r2, r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d302      	bcc.n	80029b2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80029ac:	2301      	movs	r3, #1
 80029ae:	617b      	str	r3, [r7, #20]
 80029b0:	e01b      	b.n	80029ea <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80029b2:	4b10      	ldr	r3, [pc, #64]	; (80029f4 <prvInsertTimerInActiveList+0x7c>)
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	3304      	adds	r3, #4
 80029ba:	4619      	mov	r1, r3
 80029bc:	4610      	mov	r0, r2
 80029be:	f7fd fead 	bl	800071c <vListInsert>
 80029c2:	e012      	b.n	80029ea <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d206      	bcs.n	80029da <prvInsertTimerInActiveList+0x62>
 80029cc:	68ba      	ldr	r2, [r7, #8]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d302      	bcc.n	80029da <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80029d4:	2301      	movs	r3, #1
 80029d6:	617b      	str	r3, [r7, #20]
 80029d8:	e007      	b.n	80029ea <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80029da:	4b07      	ldr	r3, [pc, #28]	; (80029f8 <prvInsertTimerInActiveList+0x80>)
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	3304      	adds	r3, #4
 80029e2:	4619      	mov	r1, r3
 80029e4:	4610      	mov	r0, r2
 80029e6:	f7fd fe99 	bl	800071c <vListInsert>
            }
        }

        return xProcessTimerNow;
 80029ea:	697b      	ldr	r3, [r7, #20]
    }
 80029ec:	4618      	mov	r0, r3
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	20012da0 	.word	0x20012da0
 80029f8:	20012d9c 	.word	0x20012d9c

080029fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b08c      	sub	sp, #48	; 0x30
 8002a00:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002a02:	e0ac      	b.n	8002b5e <prvProcessReceivedCommands+0x162>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f2c0 80a9 	blt.w	8002b5e <prvProcessReceivedCommands+0x162>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d004      	beq.n	8002a22 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1a:	3304      	adds	r3, #4
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fd feb6 	bl	800078e <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002a22:	1d3b      	adds	r3, r7, #4
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff ff87 	bl	8002938 <prvSampleTimeNow>
 8002a2a:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	2b09      	cmp	r3, #9
 8002a30:	f200 8094 	bhi.w	8002b5c <prvProcessReceivedCommands+0x160>
 8002a34:	a201      	add	r2, pc, #4	; (adr r2, 8002a3c <prvProcessReceivedCommands+0x40>)
 8002a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a3a:	bf00      	nop
 8002a3c:	08002a65 	.word	0x08002a65
 8002a40:	08002a65 	.word	0x08002a65
 8002a44:	08002a65 	.word	0x08002a65
 8002a48:	08002ad7 	.word	0x08002ad7
 8002a4c:	08002aeb 	.word	0x08002aeb
 8002a50:	08002b33 	.word	0x08002b33
 8002a54:	08002a65 	.word	0x08002a65
 8002a58:	08002a65 	.word	0x08002a65
 8002a5c:	08002ad7 	.word	0x08002ad7
 8002a60:	08002aeb 	.word	0x08002aeb
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a6a:	f043 0301 	orr.w	r3, r3, #1
 8002a6e:	b2da      	uxtb	r2, r3
 8002a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	18d1      	adds	r1, r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6a3a      	ldr	r2, [r7, #32]
 8002a82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a84:	f7ff ff78 	bl	8002978 <prvInsertTimerInActiveList>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d067      	beq.n	8002b5e <prvProcessReceivedCommands+0x162>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a90:	6a1b      	ldr	r3, [r3, #32]
 8002a92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a94:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a9c:	f003 0304 	and.w	r3, r3, #4
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d05c      	beq.n	8002b5e <prvProcessReceivedCommands+0x162>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002aa4:	68fa      	ldr	r2, [r7, #12]
 8002aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	441a      	add	r2, r3
 8002aac:	2300      	movs	r3, #0
 8002aae:	9300      	str	r3, [sp, #0]
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ab6:	f7ff fe23 	bl	8002700 <xTimerGenericCommand>
 8002aba:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d14d      	bne.n	8002b5e <prvProcessReceivedCommands+0x162>
 8002ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ac6:	f383 8811 	msr	BASEPRI, r3
 8002aca:	f3bf 8f6f 	isb	sy
 8002ace:	f3bf 8f4f 	dsb	sy
 8002ad2:	61bb      	str	r3, [r7, #24]
 8002ad4:	e7fe      	b.n	8002ad4 <prvProcessReceivedCommands+0xd8>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002adc:	f023 0301 	bic.w	r3, r3, #1
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8002ae8:	e039      	b.n	8002b5e <prvProcessReceivedCommands+0x162>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002afc:	68fa      	ldr	r2, [r7, #12]
 8002afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b00:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d109      	bne.n	8002b1e <prvProcessReceivedCommands+0x122>
 8002b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b0e:	f383 8811 	msr	BASEPRI, r3
 8002b12:	f3bf 8f6f 	isb	sy
 8002b16:	f3bf 8f4f 	dsb	sy
 8002b1a:	617b      	str	r3, [r7, #20]
 8002b1c:	e7fe      	b.n	8002b1c <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b20:	699a      	ldr	r2, [r3, #24]
 8002b22:	6a3b      	ldr	r3, [r7, #32]
 8002b24:	18d1      	adds	r1, r2, r3
 8002b26:	6a3b      	ldr	r3, [r7, #32]
 8002b28:	6a3a      	ldr	r2, [r7, #32]
 8002b2a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b2c:	f7ff ff24 	bl	8002978 <prvInsertTimerInActiveList>
                        break;
 8002b30:	e015      	b.n	8002b5e <prvProcessReceivedCommands+0x162>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d103      	bne.n	8002b48 <prvProcessReceivedCommands+0x14c>
                                {
                                    vPortFree( pxTimer );
 8002b40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b42:	f7fe f957 	bl	8000df4 <vPortFree>
 8002b46:	e00a      	b.n	8002b5e <prvProcessReceivedCommands+0x162>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002b4e:	f023 0301 	bic.w	r3, r3, #1
 8002b52:	b2da      	uxtb	r2, r3
 8002b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8002b5a:	e000      	b.n	8002b5e <prvProcessReceivedCommands+0x162>

                    default:
                        /* Don't expect to get here. */
                        break;
 8002b5c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002b5e:	4b08      	ldr	r3, [pc, #32]	; (8002b80 <prvProcessReceivedCommands+0x184>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f107 0108 	add.w	r1, r7, #8
 8002b66:	2200      	movs	r2, #0
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7fe fcd9 	bl	8001520 <xQueueReceive>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	f47f af47 	bne.w	8002a04 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8002b76:	bf00      	nop
 8002b78:	3728      	adds	r7, #40	; 0x28
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	20012da4 	.word	0x20012da4

08002b84 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b088      	sub	sp, #32
 8002b88:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002b8a:	e047      	b.n	8002c1c <prvSwitchTimerLists+0x98>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002b8c:	4b2d      	ldr	r3, [pc, #180]	; (8002c44 <prvSwitchTimerLists+0xc0>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	617b      	str	r3, [r7, #20]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b96:	4b2b      	ldr	r3, [pc, #172]	; (8002c44 <prvSwitchTimerLists+0xc0>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	613b      	str	r3, [r7, #16]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	3304      	adds	r3, #4
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fd fdf2 	bl	800078e <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	6a1b      	ldr	r3, [r3, #32]
 8002bae:	6938      	ldr	r0, [r7, #16]
 8002bb0:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d02d      	beq.n	8002c1c <prvSwitchTimerLists+0x98>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	699a      	ldr	r2, [r3, #24]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]

                if( xReloadTime > xNextExpireTime )
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d90e      	bls.n	8002bf0 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002bde:	4b19      	ldr	r3, [pc, #100]	; (8002c44 <prvSwitchTimerLists+0xc0>)
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	3304      	adds	r3, #4
 8002be6:	4619      	mov	r1, r3
 8002be8:	4610      	mov	r0, r2
 8002bea:	f7fd fd97 	bl	800071c <vListInsert>
 8002bee:	e015      	b.n	8002c1c <prvSwitchTimerLists+0x98>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	9300      	str	r3, [sp, #0]
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	6938      	ldr	r0, [r7, #16]
 8002bfc:	f7ff fd80 	bl	8002700 <xTimerGenericCommand>
 8002c00:	60b8      	str	r0, [r7, #8]
                    configASSERT( xResult );
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d109      	bne.n	8002c1c <prvSwitchTimerLists+0x98>
 8002c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c0c:	f383 8811 	msr	BASEPRI, r3
 8002c10:	f3bf 8f6f 	isb	sy
 8002c14:	f3bf 8f4f 	dsb	sy
 8002c18:	603b      	str	r3, [r7, #0]
 8002c1a:	e7fe      	b.n	8002c1a <prvSwitchTimerLists+0x96>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002c1c:	4b09      	ldr	r3, [pc, #36]	; (8002c44 <prvSwitchTimerLists+0xc0>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1b2      	bne.n	8002b8c <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8002c26:	4b07      	ldr	r3, [pc, #28]	; (8002c44 <prvSwitchTimerLists+0xc0>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8002c2c:	4b06      	ldr	r3, [pc, #24]	; (8002c48 <prvSwitchTimerLists+0xc4>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a04      	ldr	r2, [pc, #16]	; (8002c44 <prvSwitchTimerLists+0xc0>)
 8002c32:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8002c34:	4a04      	ldr	r2, [pc, #16]	; (8002c48 <prvSwitchTimerLists+0xc4>)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6013      	str	r3, [r2, #0]
    }
 8002c3a:	bf00      	nop
 8002c3c:	3718      	adds	r7, #24
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20012d9c 	.word	0x20012d9c
 8002c48:	20012da0 	.word	0x20012da0

08002c4c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8002c50:	f7fd feee 	bl	8000a30 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8002c54:	4b12      	ldr	r3, [pc, #72]	; (8002ca0 <prvCheckForValidListAndQueue+0x54>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d11d      	bne.n	8002c98 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8002c5c:	4811      	ldr	r0, [pc, #68]	; (8002ca4 <prvCheckForValidListAndQueue+0x58>)
 8002c5e:	f7fd fd0c 	bl	800067a <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8002c62:	4811      	ldr	r0, [pc, #68]	; (8002ca8 <prvCheckForValidListAndQueue+0x5c>)
 8002c64:	f7fd fd09 	bl	800067a <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8002c68:	4b10      	ldr	r3, [pc, #64]	; (8002cac <prvCheckForValidListAndQueue+0x60>)
 8002c6a:	4a0e      	ldr	r2, [pc, #56]	; (8002ca4 <prvCheckForValidListAndQueue+0x58>)
 8002c6c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8002c6e:	4b10      	ldr	r3, [pc, #64]	; (8002cb0 <prvCheckForValidListAndQueue+0x64>)
 8002c70:	4a0d      	ldr	r2, [pc, #52]	; (8002ca8 <prvCheckForValidListAndQueue+0x5c>)
 8002c72:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002c74:	2200      	movs	r2, #0
 8002c76:	210c      	movs	r1, #12
 8002c78:	200a      	movs	r0, #10
 8002c7a:	f7fe fa3f 	bl	80010fc <xQueueGenericCreate>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	4b07      	ldr	r3, [pc, #28]	; (8002ca0 <prvCheckForValidListAndQueue+0x54>)
 8002c82:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8002c84:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <prvCheckForValidListAndQueue+0x54>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d005      	beq.n	8002c98 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002c8c:	4b04      	ldr	r3, [pc, #16]	; (8002ca0 <prvCheckForValidListAndQueue+0x54>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4908      	ldr	r1, [pc, #32]	; (8002cb4 <prvCheckForValidListAndQueue+0x68>)
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fe fe30 	bl	80018f8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002c98:	f7fd fef8 	bl	8000a8c <vPortExitCritical>
    }
 8002c9c:	bf00      	nop
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	20012da4 	.word	0x20012da4
 8002ca4:	20012d74 	.word	0x20012d74
 8002ca8:	20012d88 	.word	0x20012d88
 8002cac:	20012d9c 	.word	0x20012d9c
 8002cb0:	20012da0 	.word	0x20012da0
 8002cb4:	0800336c 	.word	0x0800336c

08002cb8 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8002cbc:	4b38      	ldr	r3, [pc, #224]	; (8002da0 <Audio_MAL_IRQHandler+0xe8>)
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	4b38      	ldr	r3, [pc, #224]	; (8002da4 <Audio_MAL_IRQHandler+0xec>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	4610      	mov	r0, r2
 8002cc8:	f7fd fb2a 	bl	8000320 <DMA_GetFlagStatus>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d064      	beq.n	8002d9c <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8002cd2:	4b35      	ldr	r3, [pc, #212]	; (8002da8 <Audio_MAL_IRQHandler+0xf0>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d04c      	beq.n	8002d74 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8002cda:	bf00      	nop
 8002cdc:	4b30      	ldr	r3, [pc, #192]	; (8002da0 <Audio_MAL_IRQHandler+0xe8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fd fb05 	bl	80002f0 <DMA_GetCmdStatus>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1f7      	bne.n	8002cdc <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8002cec:	4b2c      	ldr	r3, [pc, #176]	; (8002da0 <Audio_MAL_IRQHandler+0xe8>)
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	4b2c      	ldr	r3, [pc, #176]	; (8002da4 <Audio_MAL_IRQHandler+0xec>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4610      	mov	r0, r2
 8002cf8:	f7fd fb4e 	bl	8000398 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8002cfc:	4b2b      	ldr	r3, [pc, #172]	; (8002dac <Audio_MAL_IRQHandler+0xf4>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	461a      	mov	r2, r3
 8002d02:	4b2b      	ldr	r3, [pc, #172]	; (8002db0 <Audio_MAL_IRQHandler+0xf8>)
 8002d04:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8002d06:	4b28      	ldr	r3, [pc, #160]	; (8002da8 <Audio_MAL_IRQHandler+0xf0>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	bf28      	it	cs
 8002d12:	4613      	movcs	r3, r2
 8002d14:	4a26      	ldr	r2, [pc, #152]	; (8002db0 <Audio_MAL_IRQHandler+0xf8>)
 8002d16:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8002d18:	4b21      	ldr	r3, [pc, #132]	; (8002da0 <Audio_MAL_IRQHandler+0xe8>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4924      	ldr	r1, [pc, #144]	; (8002db0 <Audio_MAL_IRQHandler+0xf8>)
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7fd fa72 	bl	8000208 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8002d24:	4b1e      	ldr	r3, [pc, #120]	; (8002da0 <Audio_MAL_IRQHandler+0xe8>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2101      	movs	r1, #1
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7fd fac4 	bl	80002b8 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8002d30:	4b1e      	ldr	r3, [pc, #120]	; (8002dac <Audio_MAL_IRQHandler+0xf4>)
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	4b1c      	ldr	r3, [pc, #112]	; (8002da8 <Audio_MAL_IRQHandler+0xf0>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d3c:	d203      	bcs.n	8002d46 <Audio_MAL_IRQHandler+0x8e>
 8002d3e:	4b1a      	ldr	r3, [pc, #104]	; (8002da8 <Audio_MAL_IRQHandler+0xf0>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	005b      	lsls	r3, r3, #1
 8002d44:	e000      	b.n	8002d48 <Audio_MAL_IRQHandler+0x90>
 8002d46:	4b1b      	ldr	r3, [pc, #108]	; (8002db4 <Audio_MAL_IRQHandler+0xfc>)
 8002d48:	4413      	add	r3, r2
 8002d4a:	4a18      	ldr	r2, [pc, #96]	; (8002dac <Audio_MAL_IRQHandler+0xf4>)
 8002d4c:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8002d4e:	4b16      	ldr	r3, [pc, #88]	; (8002da8 <Audio_MAL_IRQHandler+0xf0>)
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	4b15      	ldr	r3, [pc, #84]	; (8002da8 <Audio_MAL_IRQHandler+0xf0>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002d5a:	428b      	cmp	r3, r1
 8002d5c:	bf28      	it	cs
 8002d5e:	460b      	movcs	r3, r1
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	4a11      	ldr	r2, [pc, #68]	; (8002da8 <Audio_MAL_IRQHandler+0xf0>)
 8002d64:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8002d66:	4b0e      	ldr	r3, [pc, #56]	; (8002da0 <Audio_MAL_IRQHandler+0xe8>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7fd faa3 	bl	80002b8 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8002d72:	e013      	b.n	8002d9c <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8002d74:	4b0a      	ldr	r3, [pc, #40]	; (8002da0 <Audio_MAL_IRQHandler+0xe8>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2100      	movs	r1, #0
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7fd fa9c 	bl	80002b8 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8002d80:	4b07      	ldr	r3, [pc, #28]	; (8002da0 <Audio_MAL_IRQHandler+0xe8>)
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	4b07      	ldr	r3, [pc, #28]	; (8002da4 <Audio_MAL_IRQHandler+0xec>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4610      	mov	r0, r2
 8002d8c:	f7fd fb04 	bl	8000398 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8002d90:	4b06      	ldr	r3, [pc, #24]	; (8002dac <Audio_MAL_IRQHandler+0xf4>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	2100      	movs	r1, #0
 8002d96:	4618      	mov	r0, r3
 8002d98:	f000 f920 	bl	8002fdc <EVAL_AUDIO_TransferComplete_CallBack>
}
 8002d9c:	bf00      	nop
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	20000010 	.word	0x20000010
 8002da4:	20000014 	.word	0x20000014
 8002da8:	20000008 	.word	0x20000008
 8002dac:	20012dfc 	.word	0x20012dfc
 8002db0:	20012e3c 	.word	0x20012e3c
 8002db4:	0001fffe 	.word	0x0001fffe

08002db8 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002dbc:	f7ff ff7c 	bl	8002cb8 <Audio_MAL_IRQHandler>
}
 8002dc0:	bf00      	nop
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8002dc8:	f7ff ff76 	bl	8002cb8 <Audio_MAL_IRQHandler>
}
 8002dcc:	bf00      	nop
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8002dd4:	2102      	movs	r1, #2
 8002dd6:	480d      	ldr	r0, [pc, #52]	; (8002e0c <SPI3_IRQHandler+0x3c>)
 8002dd8:	f7fd fc33 	bl	8000642 <SPI_I2S_GetFlagStatus>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d011      	beq.n	8002e06 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8002de2:	4b0b      	ldr	r3, [pc, #44]	; (8002e10 <SPI3_IRQHandler+0x40>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d106      	bne.n	8002df8 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8002dea:	f000 f902 	bl	8002ff2 <EVAL_AUDIO_GetSampleCallBack>
 8002dee:	4603      	mov	r3, r0
 8002df0:	4619      	mov	r1, r3
 8002df2:	2004      	movs	r0, #4
 8002df4:	f7fd f9ec 	bl	80001d0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8002df8:	f000 f8fb 	bl	8002ff2 <EVAL_AUDIO_GetSampleCallBack>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	4619      	mov	r1, r3
 8002e00:	4802      	ldr	r0, [pc, #8]	; (8002e0c <SPI3_IRQHandler+0x3c>)
 8002e02:	f7fd fc0f 	bl	8000624 <SPI_I2S_SendData>
  }
}
 8002e06:	bf00      	nop
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40003c00 	.word	0x40003c00
 8002e10:	2000000c 	.word	0x2000000c

08002e14 <main>:

uint8_t buttonState=0;


int main(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af02      	add	r7, sp, #8

	RCC_DeInit();
 8002e1a:	f7fd fbb5 	bl	8000588 <RCC_DeInit>
	SystemCoreClockUpdate();
 8002e1e:	f000 f961 	bl	80030e4 <SystemCoreClockUpdate>
	setupConfig();
 8002e22:	f000 f8d3 	bl	8002fcc <setupConfig>
	xTaskCreate(readButtonStateTask, "Buton_Okuma", configMINIMAL_STACK_SIZE, NULL, 3, &myButtonTaskHandle);
 8002e26:	4b0b      	ldr	r3, [pc, #44]	; (8002e54 <main+0x40>)
 8002e28:	9301      	str	r3, [sp, #4]
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	2300      	movs	r3, #0
 8002e30:	2282      	movs	r2, #130	; 0x82
 8002e32:	4909      	ldr	r1, [pc, #36]	; (8002e58 <main+0x44>)
 8002e34:	4809      	ldr	r0, [pc, #36]	; (8002e5c <main+0x48>)
 8002e36:	f7fe fdbb 	bl	80019b0 <xTaskCreate>
	xTaskCreate(ledTaskFlashTask, "Led_Kontrol", configMINIMAL_STACK_SIZE, NULL, 3, &myLedTaskHandle);
 8002e3a:	4b09      	ldr	r3, [pc, #36]	; (8002e60 <main+0x4c>)
 8002e3c:	9301      	str	r3, [sp, #4]
 8002e3e:	2303      	movs	r3, #3
 8002e40:	9300      	str	r3, [sp, #0]
 8002e42:	2300      	movs	r3, #0
 8002e44:	2282      	movs	r2, #130	; 0x82
 8002e46:	4907      	ldr	r1, [pc, #28]	; (8002e64 <main+0x50>)
 8002e48:	4807      	ldr	r0, [pc, #28]	; (8002e68 <main+0x54>)
 8002e4a:	f7fe fdb1 	bl	80019b0 <xTaskCreate>
	vTaskStartScheduler();
 8002e4e:	f7fe ff27 	bl	8001ca0 <vTaskStartScheduler>



  while (1)
 8002e52:	e7fe      	b.n	8002e52 <main+0x3e>
 8002e54:	20012db0 	.word	0x20012db0
 8002e58:	08003374 	.word	0x08003374
 8002e5c:	08002e6d 	.word	0x08002e6d
 8002e60:	20012db4 	.word	0x20012db4
 8002e64:	08003380 	.word	0x08003380
 8002e68:	08002eb9 	.word	0x08002eb9

08002e6c <readButtonStateTask>:
  {

  }
}

void readButtonStateTask(void *params){
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
	  while (1)
	  {
		  if(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_0) == Bit_SET){
 8002e74:	2101      	movs	r1, #1
 8002e76:	480e      	ldr	r0, [pc, #56]	; (8002eb0 <readButtonStateTask+0x44>)
 8002e78:	f7fd fb4a 	bl	8000510 <GPIO_ReadInputDataBit>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d1f8      	bne.n	8002e74 <readButtonStateTask+0x8>
			  while(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_0)== Bit_SET);
 8002e82:	bf00      	nop
 8002e84:	2101      	movs	r1, #1
 8002e86:	480a      	ldr	r0, [pc, #40]	; (8002eb0 <readButtonStateTask+0x44>)
 8002e88:	f7fd fb42 	bl	8000510 <GPIO_ReadInputDataBit>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d0f8      	beq.n	8002e84 <readButtonStateTask+0x18>
			  buttonState++;
 8002e92:	4b08      	ldr	r3, [pc, #32]	; (8002eb4 <readButtonStateTask+0x48>)
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	3301      	adds	r3, #1
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	4b06      	ldr	r3, [pc, #24]	; (8002eb4 <readButtonStateTask+0x48>)
 8002e9c:	701a      	strb	r2, [r3, #0]
			  if (buttonState == 5)
 8002e9e:	4b05      	ldr	r3, [pc, #20]	; (8002eb4 <readButtonStateTask+0x48>)
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	2b05      	cmp	r3, #5
 8002ea4:	d1e6      	bne.n	8002e74 <readButtonStateTask+0x8>
				  buttonState =0;
 8002ea6:	4b03      	ldr	r3, [pc, #12]	; (8002eb4 <readButtonStateTask+0x48>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	701a      	strb	r2, [r3, #0]
		  if(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_0) == Bit_SET){
 8002eac:	e7e2      	b.n	8002e74 <readButtonStateTask+0x8>
 8002eae:	bf00      	nop
 8002eb0:	40020000 	.word	0x40020000
 8002eb4:	20012db8 	.word	0x20012db8

08002eb8 <ledTaskFlashTask>:
		  }

	  }
}

void ledTaskFlashTask(void *params){
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
	  while (1)
	  {
		  if(buttonState == 0)
 8002ec0:	4b20      	ldr	r3, [pc, #128]	; (8002f44 <ledTaskFlashTask+0x8c>)
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d105      	bne.n	8002ed4 <ledTaskFlashTask+0x1c>
			  GPIO_ResetBits(GPIOD,GPIO_Pin_All);
 8002ec8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002ecc:	481e      	ldr	r0, [pc, #120]	; (8002f48 <ledTaskFlashTask+0x90>)
 8002ece:	f7fd fb39 	bl	8000544 <GPIO_ResetBits>
 8002ed2:	e7f5      	b.n	8002ec0 <ledTaskFlashTask+0x8>
		  else if(buttonState == 1){
 8002ed4:	4b1b      	ldr	r3, [pc, #108]	; (8002f44 <ledTaskFlashTask+0x8c>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d109      	bne.n	8002ef0 <ledTaskFlashTask+0x38>
			  GPIO_ToggleBits(GPIOD,GPIO_Pin_All);
 8002edc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002ee0:	4819      	ldr	r0, [pc, #100]	; (8002f48 <ledTaskFlashTask+0x90>)
 8002ee2:	f7fd fb3e 	bl	8000562 <GPIO_ToggleBits>
			  vTaskDelay(1000);
 8002ee6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002eea:	f7fe fea5 	bl	8001c38 <vTaskDelay>
 8002eee:	e7e7      	b.n	8002ec0 <ledTaskFlashTask+0x8>
		  }
		  else if(buttonState == 2){
 8002ef0:	4b14      	ldr	r3, [pc, #80]	; (8002f44 <ledTaskFlashTask+0x8c>)
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d109      	bne.n	8002f0c <ledTaskFlashTask+0x54>
			  GPIO_ToggleBits(GPIOD,GPIO_Pin_All);
 8002ef8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002efc:	4812      	ldr	r0, [pc, #72]	; (8002f48 <ledTaskFlashTask+0x90>)
 8002efe:	f7fd fb30 	bl	8000562 <GPIO_ToggleBits>
			  vTaskDelay(750);
 8002f02:	f240 20ee 	movw	r0, #750	; 0x2ee
 8002f06:	f7fe fe97 	bl	8001c38 <vTaskDelay>
 8002f0a:	e7d9      	b.n	8002ec0 <ledTaskFlashTask+0x8>
		  }
		  else if(buttonState == 3){
 8002f0c:	4b0d      	ldr	r3, [pc, #52]	; (8002f44 <ledTaskFlashTask+0x8c>)
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	2b03      	cmp	r3, #3
 8002f12:	d109      	bne.n	8002f28 <ledTaskFlashTask+0x70>
			  GPIO_ToggleBits(GPIOD,GPIO_Pin_All);
 8002f14:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002f18:	480b      	ldr	r0, [pc, #44]	; (8002f48 <ledTaskFlashTask+0x90>)
 8002f1a:	f7fd fb22 	bl	8000562 <GPIO_ToggleBits>
			  vTaskDelay(500);
 8002f1e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f22:	f7fe fe89 	bl	8001c38 <vTaskDelay>
 8002f26:	e7cb      	b.n	8002ec0 <ledTaskFlashTask+0x8>
		  }
		  else if(buttonState == 4){
 8002f28:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <ledTaskFlashTask+0x8c>)
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	2b04      	cmp	r3, #4
 8002f2e:	d1c7      	bne.n	8002ec0 <ledTaskFlashTask+0x8>
			  GPIO_ToggleBits(GPIOD,GPIO_Pin_All);
 8002f30:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002f34:	4804      	ldr	r0, [pc, #16]	; (8002f48 <ledTaskFlashTask+0x90>)
 8002f36:	f7fd fb14 	bl	8000562 <GPIO_ToggleBits>
			  vTaskDelay(250);
 8002f3a:	20fa      	movs	r0, #250	; 0xfa
 8002f3c:	f7fe fe7c 	bl	8001c38 <vTaskDelay>
		  if(buttonState == 0)
 8002f40:	e7be      	b.n	8002ec0 <ledTaskFlashTask+0x8>
 8002f42:	bf00      	nop
 8002f44:	20012db8 	.word	0x20012db8
 8002f48:	40020c00 	.word	0x40020c00

08002f4c <GPIO_Input>:
		  }

	  }
}

void GPIO_Input(){
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0


	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 8002f50:	2101      	movs	r1, #1
 8002f52:	2001      	movs	r0, #1
 8002f54:	f7fd fb46 	bl	80005e4 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 8002f58:	4b0a      	ldr	r3, [pc, #40]	; (8002f84 <GPIO_Input+0x38>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002f5e:	4b09      	ldr	r3, [pc, #36]	; (8002f84 <GPIO_Input+0x38>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0;
 8002f64:	4b07      	ldr	r3, [pc, #28]	; (8002f84 <GPIO_Input+0x38>)
 8002f66:	2201      	movs	r2, #1
 8002f68:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002f6a:	4b06      	ldr	r3, [pc, #24]	; (8002f84 <GPIO_Input+0x38>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8002f70:	4b04      	ldr	r3, [pc, #16]	; (8002f84 <GPIO_Input+0x38>)
 8002f72:	2203      	movs	r2, #3
 8002f74:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOA,&GPIO_InitStruct);
 8002f76:	4903      	ldr	r1, [pc, #12]	; (8002f84 <GPIO_Input+0x38>)
 8002f78:	4803      	ldr	r0, [pc, #12]	; (8002f88 <GPIO_Input+0x3c>)
 8002f7a:	f7fd fa3b 	bl	80003f4 <GPIO_Init>


}
 8002f7e:	bf00      	nop
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	20012e78 	.word	0x20012e78
 8002f88:	40020000 	.word	0x40020000

08002f8c <GPIO_Output>:
void GPIO_Output(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD,ENABLE);
 8002f90:	2101      	movs	r1, #1
 8002f92:	2008      	movs	r0, #8
 8002f94:	f7fd fb26 	bl	80005e4 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8002f98:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <GPIO_Output+0x38>)
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002f9e:	4b09      	ldr	r3, [pc, #36]	; (8002fc4 <GPIO_Output+0x38>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8002fa4:	4b07      	ldr	r3, [pc, #28]	; (8002fc4 <GPIO_Output+0x38>)
 8002fa6:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 8002faa:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002fac:	4b05      	ldr	r3, [pc, #20]	; (8002fc4 <GPIO_Output+0x38>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8002fb2:	4b04      	ldr	r3, [pc, #16]	; (8002fc4 <GPIO_Output+0x38>)
 8002fb4:	2203      	movs	r2, #3
 8002fb6:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOD,&GPIO_InitStruct);
 8002fb8:	4902      	ldr	r1, [pc, #8]	; (8002fc4 <GPIO_Output+0x38>)
 8002fba:	4803      	ldr	r0, [pc, #12]	; (8002fc8 <GPIO_Output+0x3c>)
 8002fbc:	f7fd fa1a 	bl	80003f4 <GPIO_Init>

}
 8002fc0:	bf00      	nop
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	20012e78 	.word	0x20012e78
 8002fc8:	40020c00 	.word	0x40020c00

08002fcc <setupConfig>:

void setupConfig(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
	GPIO_Output();
 8002fd0:	f7ff ffdc 	bl	8002f8c <GPIO_Output>
	GPIO_Input();
 8002fd4:	f7ff ffba 	bl	8002f4c <GPIO_Input>
}
 8002fd8:	bf00      	nop
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <EVAL_AUDIO_TransferComplete_CallBack>:

void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8002fe6:	bf00      	nop
}
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <EVAL_AUDIO_GetSampleCallBack>:



uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8002ff2:	b480      	push	{r7}
 8002ff4:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8002ff6:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003004:	f8df d034 	ldr.w	sp, [pc, #52]	; 800303c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003008:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800300a:	e003      	b.n	8003014 <LoopCopyDataInit>

0800300c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800300c:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800300e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003010:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003012:	3104      	adds	r1, #4

08003014 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003014:	480b      	ldr	r0, [pc, #44]	; (8003044 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003016:	4b0c      	ldr	r3, [pc, #48]	; (8003048 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003018:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800301a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800301c:	d3f6      	bcc.n	800300c <CopyDataInit>
  ldr  r2, =_sbss
 800301e:	4a0b      	ldr	r2, [pc, #44]	; (800304c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003020:	e002      	b.n	8003028 <LoopFillZerobss>

08003022 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003022:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003024:	f842 3b04 	str.w	r3, [r2], #4

08003028 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003028:	4b09      	ldr	r3, [pc, #36]	; (8003050 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800302a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800302c:	d3f9      	bcc.n	8003022 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800302e:	f000 f823 	bl	8003078 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003032:	f000 f94f 	bl	80032d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003036:	f7ff feed 	bl	8002e14 <main>
  bx  lr    
 800303a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800303c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003040:	08003394 	.word	0x08003394
  ldr  r0, =_sdata
 8003044:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003048:	2000002c 	.word	0x2000002c
  ldr  r2, =_sbss
 800304c:	2000002c 	.word	0x2000002c
  ldr  r3, = _ebss
 8003050:	20012e80 	.word	0x20012e80

08003054 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003054:	e7fe      	b.n	8003054 <ADC_IRQHandler>

08003056 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003056:	b480      	push	{r7}
 8003058:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800305a:	e7fe      	b.n	800305a <MemManage_Handler+0x4>

0800305c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003060:	e7fe      	b.n	8003060 <BusFault_Handler+0x4>

08003062 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003062:	b480      	push	{r7}
 8003064:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003066:	e7fe      	b.n	8003066 <UsageFault_Handler+0x4>

08003068 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
	...

08003078 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800307c:	4a16      	ldr	r2, [pc, #88]	; (80030d8 <SystemInit+0x60>)
 800307e:	4b16      	ldr	r3, [pc, #88]	; (80030d8 <SystemInit+0x60>)
 8003080:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003084:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003088:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800308c:	4a13      	ldr	r2, [pc, #76]	; (80030dc <SystemInit+0x64>)
 800308e:	4b13      	ldr	r3, [pc, #76]	; (80030dc <SystemInit+0x64>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f043 0301 	orr.w	r3, r3, #1
 8003096:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003098:	4b10      	ldr	r3, [pc, #64]	; (80030dc <SystemInit+0x64>)
 800309a:	2200      	movs	r2, #0
 800309c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800309e:	4a0f      	ldr	r2, [pc, #60]	; (80030dc <SystemInit+0x64>)
 80030a0:	4b0e      	ldr	r3, [pc, #56]	; (80030dc <SystemInit+0x64>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80030a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030ac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80030ae:	4b0b      	ldr	r3, [pc, #44]	; (80030dc <SystemInit+0x64>)
 80030b0:	4a0b      	ldr	r2, [pc, #44]	; (80030e0 <SystemInit+0x68>)
 80030b2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80030b4:	4a09      	ldr	r2, [pc, #36]	; (80030dc <SystemInit+0x64>)
 80030b6:	4b09      	ldr	r3, [pc, #36]	; (80030dc <SystemInit+0x64>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80030c0:	4b06      	ldr	r3, [pc, #24]	; (80030dc <SystemInit+0x64>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80030c6:	f000 f889 	bl	80031dc <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80030ca:	4b03      	ldr	r3, [pc, #12]	; (80030d8 <SystemInit+0x60>)
 80030cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80030d0:	609a      	str	r2, [r3, #8]
#endif
}
 80030d2:	bf00      	nop
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	e000ed00 	.word	0xe000ed00
 80030dc:	40023800 	.word	0x40023800
 80030e0:	24003010 	.word	0x24003010

080030e4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b087      	sub	sp, #28
 80030e8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80030ea:	2300      	movs	r3, #0
 80030ec:	613b      	str	r3, [r7, #16]
 80030ee:	2300      	movs	r3, #0
 80030f0:	617b      	str	r3, [r7, #20]
 80030f2:	2302      	movs	r3, #2
 80030f4:	60fb      	str	r3, [r7, #12]
 80030f6:	2300      	movs	r3, #0
 80030f8:	60bb      	str	r3, [r7, #8]
 80030fa:	2302      	movs	r3, #2
 80030fc:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80030fe:	4b32      	ldr	r3, [pc, #200]	; (80031c8 <SystemCoreClockUpdate+0xe4>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 030c 	and.w	r3, r3, #12
 8003106:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	2b04      	cmp	r3, #4
 800310c:	d007      	beq.n	800311e <SystemCoreClockUpdate+0x3a>
 800310e:	2b08      	cmp	r3, #8
 8003110:	d009      	beq.n	8003126 <SystemCoreClockUpdate+0x42>
 8003112:	2b00      	cmp	r3, #0
 8003114:	d13d      	bne.n	8003192 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8003116:	4b2d      	ldr	r3, [pc, #180]	; (80031cc <SystemCoreClockUpdate+0xe8>)
 8003118:	4a2d      	ldr	r2, [pc, #180]	; (80031d0 <SystemCoreClockUpdate+0xec>)
 800311a:	601a      	str	r2, [r3, #0]
      break;
 800311c:	e03d      	b.n	800319a <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800311e:	4b2b      	ldr	r3, [pc, #172]	; (80031cc <SystemCoreClockUpdate+0xe8>)
 8003120:	4a2c      	ldr	r2, [pc, #176]	; (80031d4 <SystemCoreClockUpdate+0xf0>)
 8003122:	601a      	str	r2, [r3, #0]
      break;
 8003124:	e039      	b.n	800319a <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003126:	4b28      	ldr	r3, [pc, #160]	; (80031c8 <SystemCoreClockUpdate+0xe4>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	0d9b      	lsrs	r3, r3, #22
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003132:	4b25      	ldr	r3, [pc, #148]	; (80031c8 <SystemCoreClockUpdate+0xe4>)
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800313a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00c      	beq.n	800315c <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003142:	4a24      	ldr	r2, [pc, #144]	; (80031d4 <SystemCoreClockUpdate+0xf0>)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	fbb2 f3f3 	udiv	r3, r2, r3
 800314a:	4a1f      	ldr	r2, [pc, #124]	; (80031c8 <SystemCoreClockUpdate+0xe4>)
 800314c:	6852      	ldr	r2, [r2, #4]
 800314e:	0992      	lsrs	r2, r2, #6
 8003150:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003154:	fb02 f303 	mul.w	r3, r2, r3
 8003158:	617b      	str	r3, [r7, #20]
 800315a:	e00b      	b.n	8003174 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800315c:	4a1c      	ldr	r2, [pc, #112]	; (80031d0 <SystemCoreClockUpdate+0xec>)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	fbb2 f3f3 	udiv	r3, r2, r3
 8003164:	4a18      	ldr	r2, [pc, #96]	; (80031c8 <SystemCoreClockUpdate+0xe4>)
 8003166:	6852      	ldr	r2, [r2, #4]
 8003168:	0992      	lsrs	r2, r2, #6
 800316a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800316e:	fb02 f303 	mul.w	r3, r2, r3
 8003172:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003174:	4b14      	ldr	r3, [pc, #80]	; (80031c8 <SystemCoreClockUpdate+0xe4>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	0c1b      	lsrs	r3, r3, #16
 800317a:	f003 0303 	and.w	r3, r3, #3
 800317e:	3301      	adds	r3, #1
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	fbb2 f3f3 	udiv	r3, r2, r3
 800318c:	4a0f      	ldr	r2, [pc, #60]	; (80031cc <SystemCoreClockUpdate+0xe8>)
 800318e:	6013      	str	r3, [r2, #0]
      break;
 8003190:	e003      	b.n	800319a <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8003192:	4b0e      	ldr	r3, [pc, #56]	; (80031cc <SystemCoreClockUpdate+0xe8>)
 8003194:	4a0e      	ldr	r2, [pc, #56]	; (80031d0 <SystemCoreClockUpdate+0xec>)
 8003196:	601a      	str	r2, [r3, #0]
      break;
 8003198:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800319a:	4b0b      	ldr	r3, [pc, #44]	; (80031c8 <SystemCoreClockUpdate+0xe4>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	091b      	lsrs	r3, r3, #4
 80031a0:	f003 030f 	and.w	r3, r3, #15
 80031a4:	4a0c      	ldr	r2, [pc, #48]	; (80031d8 <SystemCoreClockUpdate+0xf4>)
 80031a6:	5cd3      	ldrb	r3, [r2, r3]
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80031ac:	4b07      	ldr	r3, [pc, #28]	; (80031cc <SystemCoreClockUpdate+0xe8>)
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	fa22 f303 	lsr.w	r3, r2, r3
 80031b6:	4a05      	ldr	r2, [pc, #20]	; (80031cc <SystemCoreClockUpdate+0xe8>)
 80031b8:	6013      	str	r3, [r2, #0]
}
 80031ba:	bf00      	nop
 80031bc:	371c      	adds	r7, #28
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	40023800 	.word	0x40023800
 80031cc:	20000018 	.word	0x20000018
 80031d0:	00f42400 	.word	0x00f42400
 80031d4:	007a1200 	.word	0x007a1200
 80031d8:	2000001c 	.word	0x2000001c

080031dc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80031e2:	2300      	movs	r3, #0
 80031e4:	607b      	str	r3, [r7, #4]
 80031e6:	2300      	movs	r3, #0
 80031e8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80031ea:	4a36      	ldr	r2, [pc, #216]	; (80032c4 <SetSysClock+0xe8>)
 80031ec:	4b35      	ldr	r3, [pc, #212]	; (80032c4 <SetSysClock+0xe8>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031f4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80031f6:	4b33      	ldr	r3, [pc, #204]	; (80032c4 <SetSysClock+0xe8>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031fe:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3301      	adds	r3, #1
 8003204:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d103      	bne.n	8003214 <SetSysClock+0x38>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003212:	d1f0      	bne.n	80031f6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003214:	4b2b      	ldr	r3, [pc, #172]	; (80032c4 <SetSysClock+0xe8>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d002      	beq.n	8003226 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003220:	2301      	movs	r3, #1
 8003222:	603b      	str	r3, [r7, #0]
 8003224:	e001      	b.n	800322a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003226:	2300      	movs	r3, #0
 8003228:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d142      	bne.n	80032b6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003230:	4a24      	ldr	r2, [pc, #144]	; (80032c4 <SetSysClock+0xe8>)
 8003232:	4b24      	ldr	r3, [pc, #144]	; (80032c4 <SetSysClock+0xe8>)
 8003234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003236:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800323a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 800323c:	4a22      	ldr	r2, [pc, #136]	; (80032c8 <SetSysClock+0xec>)
 800323e:	4b22      	ldr	r3, [pc, #136]	; (80032c8 <SetSysClock+0xec>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003246:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003248:	4a1e      	ldr	r2, [pc, #120]	; (80032c4 <SetSysClock+0xe8>)
 800324a:	4b1e      	ldr	r3, [pc, #120]	; (80032c4 <SetSysClock+0xe8>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003250:	4a1c      	ldr	r2, [pc, #112]	; (80032c4 <SetSysClock+0xe8>)
 8003252:	4b1c      	ldr	r3, [pc, #112]	; (80032c4 <SetSysClock+0xe8>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800325a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800325c:	4a19      	ldr	r2, [pc, #100]	; (80032c4 <SetSysClock+0xe8>)
 800325e:	4b19      	ldr	r3, [pc, #100]	; (80032c4 <SetSysClock+0xe8>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003266:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003268:	4b16      	ldr	r3, [pc, #88]	; (80032c4 <SetSysClock+0xe8>)
 800326a:	4a18      	ldr	r2, [pc, #96]	; (80032cc <SetSysClock+0xf0>)
 800326c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800326e:	4a15      	ldr	r2, [pc, #84]	; (80032c4 <SetSysClock+0xe8>)
 8003270:	4b14      	ldr	r3, [pc, #80]	; (80032c4 <SetSysClock+0xe8>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003278:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800327a:	bf00      	nop
 800327c:	4b11      	ldr	r3, [pc, #68]	; (80032c4 <SetSysClock+0xe8>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f9      	beq.n	800327c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003288:	4b11      	ldr	r3, [pc, #68]	; (80032d0 <SetSysClock+0xf4>)
 800328a:	f240 6205 	movw	r2, #1541	; 0x605
 800328e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003290:	4a0c      	ldr	r2, [pc, #48]	; (80032c4 <SetSysClock+0xe8>)
 8003292:	4b0c      	ldr	r3, [pc, #48]	; (80032c4 <SetSysClock+0xe8>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f023 0303 	bic.w	r3, r3, #3
 800329a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800329c:	4a09      	ldr	r2, [pc, #36]	; (80032c4 <SetSysClock+0xe8>)
 800329e:	4b09      	ldr	r3, [pc, #36]	; (80032c4 <SetSysClock+0xe8>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f043 0302 	orr.w	r3, r3, #2
 80032a6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80032a8:	bf00      	nop
 80032aa:	4b06      	ldr	r3, [pc, #24]	; (80032c4 <SetSysClock+0xe8>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f003 030c 	and.w	r3, r3, #12
 80032b2:	2b08      	cmp	r3, #8
 80032b4:	d1f9      	bne.n	80032aa <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80032b6:	bf00      	nop
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40007000 	.word	0x40007000
 80032cc:	07405408 	.word	0x07405408
 80032d0:	40023c00 	.word	0x40023c00

080032d4 <__libc_init_array>:
 80032d4:	b570      	push	{r4, r5, r6, lr}
 80032d6:	4e0d      	ldr	r6, [pc, #52]	; (800330c <__libc_init_array+0x38>)
 80032d8:	4c0d      	ldr	r4, [pc, #52]	; (8003310 <__libc_init_array+0x3c>)
 80032da:	1ba4      	subs	r4, r4, r6
 80032dc:	10a4      	asrs	r4, r4, #2
 80032de:	2500      	movs	r5, #0
 80032e0:	42a5      	cmp	r5, r4
 80032e2:	d109      	bne.n	80032f8 <__libc_init_array+0x24>
 80032e4:	4e0b      	ldr	r6, [pc, #44]	; (8003314 <__libc_init_array+0x40>)
 80032e6:	4c0c      	ldr	r4, [pc, #48]	; (8003318 <__libc_init_array+0x44>)
 80032e8:	f000 f82c 	bl	8003344 <_init>
 80032ec:	1ba4      	subs	r4, r4, r6
 80032ee:	10a4      	asrs	r4, r4, #2
 80032f0:	2500      	movs	r5, #0
 80032f2:	42a5      	cmp	r5, r4
 80032f4:	d105      	bne.n	8003302 <__libc_init_array+0x2e>
 80032f6:	bd70      	pop	{r4, r5, r6, pc}
 80032f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032fc:	4798      	blx	r3
 80032fe:	3501      	adds	r5, #1
 8003300:	e7ee      	b.n	80032e0 <__libc_init_array+0xc>
 8003302:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003306:	4798      	blx	r3
 8003308:	3501      	adds	r5, #1
 800330a:	e7f2      	b.n	80032f2 <__libc_init_array+0x1e>
 800330c:	0800338c 	.word	0x0800338c
 8003310:	0800338c 	.word	0x0800338c
 8003314:	0800338c 	.word	0x0800338c
 8003318:	08003390 	.word	0x08003390

0800331c <memcpy>:
 800331c:	b510      	push	{r4, lr}
 800331e:	1e43      	subs	r3, r0, #1
 8003320:	440a      	add	r2, r1
 8003322:	4291      	cmp	r1, r2
 8003324:	d100      	bne.n	8003328 <memcpy+0xc>
 8003326:	bd10      	pop	{r4, pc}
 8003328:	f811 4b01 	ldrb.w	r4, [r1], #1
 800332c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003330:	e7f7      	b.n	8003322 <memcpy+0x6>

08003332 <memset>:
 8003332:	4402      	add	r2, r0
 8003334:	4603      	mov	r3, r0
 8003336:	4293      	cmp	r3, r2
 8003338:	d100      	bne.n	800333c <memset+0xa>
 800333a:	4770      	bx	lr
 800333c:	f803 1b01 	strb.w	r1, [r3], #1
 8003340:	e7f9      	b.n	8003336 <memset+0x4>
	...

08003344 <_init>:
 8003344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003346:	bf00      	nop
 8003348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800334a:	bc08      	pop	{r3}
 800334c:	469e      	mov	lr, r3
 800334e:	4770      	bx	lr

08003350 <_fini>:
 8003350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003352:	bf00      	nop
 8003354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003356:	bc08      	pop	{r3}
 8003358:	469e      	mov	lr, r3
 800335a:	4770      	bx	lr
