library ieee;
use ieee.std_logic_1164.all;

entity pc is 
	port(
		clock_pc: in std_logic;
		input_pc : in std_logic_vector(7 downto 0);
		output_pc: out std_logic_vector(7 downto 0)
		);
end PC;

architecture modelo_pc of PC is
begin
	process(clock_pc)	
		begin
			if(clock_pc = '1') then
				output_pc <= input_pc;
			end if;
	end process;
end modelo_pc;