[13:57:35.802] <TB1>     INFO: *** Welcome to pxar ***
[13:57:35.802] <TB1>     INFO: *** Today: 2016/04/28
[13:57:35.809] <TB1>     INFO: *** Version: b2a7-dirty
[13:57:35.810] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C15.dat
[13:57:35.810] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:57:35.810] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//defaultMaskFile.dat
[13:57:35.810] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters_C15.dat
[13:57:35.887] <TB1>     INFO:         clk: 4
[13:57:35.887] <TB1>     INFO:         ctr: 4
[13:57:35.887] <TB1>     INFO:         sda: 19
[13:57:35.887] <TB1>     INFO:         tin: 9
[13:57:35.887] <TB1>     INFO:         level: 15
[13:57:35.887] <TB1>     INFO:         triggerdelay: 0
[13:57:35.887] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:57:35.887] <TB1>     INFO: Log level: DEBUG
[13:57:35.898] <TB1>     INFO: Found DTB DTB_WRECOM
[13:57:35.907] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:57:35.910] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:57:35.912] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:57:37.472] <TB1>     INFO: DUT info: 
[13:57:37.472] <TB1>     INFO: The DUT currently contains the following objects:
[13:57:37.472] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:57:37.472] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:57:37.472] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:57:37.472] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:57:37.472] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.472] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.473] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:57:37.473] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:37.474] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:57:37.475] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:57:37.477] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31084544
[13:57:37.477] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xdb3f90
[13:57:37.477] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xd2a770
[13:57:37.477] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1f25d94010
[13:57:37.477] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1f2bfff510
[13:57:37.477] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31150080 fPxarMemory = 0x7f1f25d94010
[13:57:37.478] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 385.1mA
[13:57:37.479] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 479.9mA
[13:57:37.479] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[13:57:37.479] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:57:37.880] <TB1>     INFO: enter 'restricted' command line mode
[13:57:37.880] <TB1>     INFO: enter test to run
[13:57:37.880] <TB1>     INFO:   test: FPIXTest no parameter change
[13:57:37.880] <TB1>     INFO:   running: fpixtest
[13:57:37.880] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:57:37.883] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:57:37.883] <TB1>     INFO: ######################################################################
[13:57:37.883] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:57:37.883] <TB1>     INFO: ######################################################################
[13:57:37.887] <TB1>     INFO: ######################################################################
[13:57:37.887] <TB1>     INFO: PixTestPretest::doTest()
[13:57:37.887] <TB1>     INFO: ######################################################################
[13:57:37.890] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:37.890] <TB1>     INFO:    PixTestPretest::programROC() 
[13:57:37.890] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:55.907] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:57:55.907] <TB1>     INFO: IA differences per ROC:  17.7 20.1 20.1 19.3 19.3 19.3 20.9 18.5 18.5 18.5 18.5 19.3 19.3 19.3 20.1 20.1
[13:57:55.975] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:55.975] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:57:55.975] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:56.077] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[13:57:56.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.3687 mA
[13:57:56.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.7687 mA
[13:57:56.380] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  84 Ia 24.7687 mA
[13:57:56.481] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 23.1688 mA
[13:57:56.582] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  85 Ia 24.7687 mA
[13:57:56.682] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  81 Ia 23.9688 mA
[13:57:56.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 25.5688 mA
[13:57:56.884] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  70 Ia 23.1688 mA
[13:57:56.985] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  75 Ia 24.7687 mA
[13:57:57.086] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  71 Ia 23.9688 mA
[13:57:57.187] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9688 mA
[13:57:57.289] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9688 mA
[13:57:57.390] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.9688 mA
[13:57:57.492] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.9688 mA
[13:57:57.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 25.5688 mA
[13:57:57.694] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  70 Ia 23.9688 mA
[13:57:57.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.1688 mA
[13:57:57.896] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  83 Ia 24.7687 mA
[13:57:57.997] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  79 Ia 23.1688 mA
[13:57:58.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  84 Ia 24.7687 mA
[13:57:58.199] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  80 Ia 23.9688 mA
[13:57:58.300] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.9688 mA
[13:57:58.402] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1688 mA
[13:57:58.503] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.7687 mA
[13:57:58.603] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 22.3687 mA
[13:57:58.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  89 Ia 24.7687 mA
[13:57:58.805] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  85 Ia 24.7687 mA
[13:57:58.906] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  81 Ia 23.9688 mA
[13:57:59.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.1688 mA
[13:57:59.109] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  83 Ia 24.7687 mA
[13:57:59.209] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  79 Ia 23.9688 mA
[13:57:59.312] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.9688 mA
[13:57:59.413] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9688 mA
[13:57:59.515] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.9688 mA
[13:57:59.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.7687 mA
[13:57:59.717] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  74 Ia 23.9688 mA
[13:57:59.819] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.7687 mA
[13:57:59.920] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  74 Ia 23.9688 mA
[13:57:59.949] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  81
[13:57:59.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  71
[13:57:59.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[13:57:59.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[13:57:59.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:57:59.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[13:57:59.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  70
[13:57:59.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  80
[13:57:59.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[13:57:59.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  81
[13:57:59.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  79
[13:57:59.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[13:57:59.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:57:59.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[13:57:59.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  74
[13:57:59.951] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  74
[13:58:01.778] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:58:01.779] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  19.3  19.3  20.1  19.3  19.3  19.3  19.3  18.5  19.3  19.3  19.3  18.5  19.3
[13:58:01.811] <TB1>     INFO:    ----------------------------------------------------------------------
[13:58:01.811] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:58:01.811] <TB1>     INFO:    ----------------------------------------------------------------------
[13:58:01.948] <TB1>     INFO: Expecting 231680 events.
[13:58:09.088] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 4 ROCs were found
[13:58:09.088] <TB1>  WARNING: Channel 1 ROC 3: Readback start marker after 9 readouts!
[13:58:09.088] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:58:09.088] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (0) != Token Chain Length (8)
[13:58:10.202] <TB1> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 5 triggers! Aborting data processing!
[13:58:10.205] <TB1>     INFO: 0 events read in total (7539ms).
[13:58:10.379] <TB1> CRITICAL: <hal.cc/MultiRocOnePixelDacDacScan:L1230> Incomplete DAQ data readout! Missing 46336 Events.
[13:58:10.379] <TB1> CRITICAL: <PixTestPretest.cc/findWorkingPixel:L1138> pXar execption: Incomplete DAQ data readout in function MultiRocOnePixelDacDacScan
[13:58:10.517] <TB1>     INFO: Expecting 231680 events.
[13:58:18.614] <TB1>     INFO: 231680 events read in total (7382ms).
[13:58:18.619] <TB1>     INFO: Test took 8236ms.
[13:58:18.962] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C0 OK, with vthrComp = 97 and Delta(CalDel) = 63
[13:58:18.966] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C1 OK, with vthrComp = 78 and Delta(CalDel) = 64
[13:58:18.969] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C2 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:58:18.973] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C3 OK, with vthrComp = 98 and Delta(CalDel) = 64
[13:58:18.976] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C4 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:58:18.980] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C5 OK, with vthrComp = 109 and Delta(CalDel) = 61
[13:58:18.984] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C6 OK, with vthrComp = 81 and Delta(CalDel) = 63
[13:58:18.988] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C7 OK, with vthrComp = 101 and Delta(CalDel) = 59
[13:58:18.991] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C8 OK, with vthrComp = 112 and Delta(CalDel) = 63
[13:58:18.995] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C9 OK, with vthrComp = 96 and Delta(CalDel) = 58
[13:58:18.999] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C10 OK, with vthrComp = 94 and Delta(CalDel) = 68
[13:58:18.002] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C11 OK, with vthrComp = 106 and Delta(CalDel) = 58
[13:58:19.006] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C12 OK, with vthrComp = 93 and Delta(CalDel) = 57
[13:58:19.010] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C13 OK, with vthrComp = 94 and Delta(CalDel) = 65
[13:58:19.013] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C14 OK, with vthrComp = 86 and Delta(CalDel) = 62
[13:58:19.017] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c5_r5_C15 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:58:19.059] <TB1>     INFO: Found working pixel in all ROCs: col/row = 5/5
[13:58:19.091] <TB1>     INFO:    ----------------------------------------------------------------------
[13:58:19.091] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:58:19.091] <TB1>     INFO:    ----------------------------------------------------------------------
[13:58:19.227] <TB1>     INFO: Expecting 231680 events.
[13:58:27.328] <TB1>     INFO: 231680 events read in total (7386ms).
[13:58:27.334] <TB1>     INFO: Test took 8239ms.
[13:58:27.358] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 32
[13:58:27.672] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 32.5
[13:58:27.676] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[13:58:27.680] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[13:58:27.683] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[13:58:27.687] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:58:27.691] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 162 +/- 31.5
[13:58:27.694] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[13:58:27.698] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31.5
[13:58:27.703] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[13:58:27.707] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 32.5
[13:58:27.711] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[13:58:27.715] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[13:58:27.719] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 166 +/- 33.5
[13:58:27.723] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 32
[13:58:27.726] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[13:58:27.762] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:58:27.762] <TB1>     INFO: CalDel:      150   157   142   153   126   143   162   124   138   126   161   124   127   166   153   126
[13:58:27.762] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    53    51    51    51    51    51    51    51
[13:58:27.766] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C0.dat
[13:58:27.766] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C1.dat
[13:58:27.766] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C2.dat
[13:58:27.766] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C3.dat
[13:58:27.766] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C4.dat
[13:58:27.766] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C5.dat
[13:58:27.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C6.dat
[13:58:27.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C7.dat
[13:58:27.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C8.dat
[13:58:27.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C9.dat
[13:58:27.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C10.dat
[13:58:27.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C11.dat
[13:58:27.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C12.dat
[13:58:27.767] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C13.dat
[13:58:27.768] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C14.dat
[13:58:27.768] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C15.dat
[13:58:27.768] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:58:27.768] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:58:27.768] <TB1>     INFO: PixTestPretest::doTest() done, duration: 49 seconds
[13:58:27.768] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:58:27.858] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:58:27.858] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:58:27.858] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:58:27.858] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:58:27.861] <TB1>     INFO: ######################################################################
[13:58:27.861] <TB1>     INFO: PixTestTiming::doTest()
[13:58:27.861] <TB1>     INFO: ######################################################################
[13:58:27.861] <TB1>     INFO:    ----------------------------------------------------------------------
[13:58:27.861] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:58:27.861] <TB1>     INFO:    ----------------------------------------------------------------------
[13:58:27.861] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:58:29.756] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:58:32.029] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:58:34.302] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:58:36.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:58:38.850] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:58:41.124] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:58:43.397] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:58:45.670] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:58:47.190] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:58:49.463] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:58:51.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:58:54.009] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:58:56.286] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:58:58.559] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:59:00.833] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:59:03.106] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:59:04.626] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:59:06.146] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:59:07.666] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:59:09.187] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:59:10.707] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:59:12.227] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:59:13.747] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:59:15.267] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:59:16.788] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:59:18.309] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:59:19.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:59:21.350] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:59:22.870] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:59:24.390] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:59:25.909] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:59:27.428] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:59:28.948] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:59:30.469] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:59:31.989] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:59:33.509] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:59:35.029] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:59:36.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:59:38.070] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:59:39.590] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:59:41.863] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:59:43.384] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:59:44.905] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:59:46.426] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:59:47.948] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:59:49.469] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:59:50.990] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:59:52.511] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:59:54.784] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:59:57.057] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:59:59.330] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:00:01.603] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:00:03.877] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:00:06.150] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:00:08.422] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:00:10.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:00:12.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:00:15.242] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:00:17.515] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:00:19.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:00:22.063] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:00:24.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:00:26.610] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:00:28.884] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:00:31.158] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:00:33.431] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:00:35.705] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:00:37.979] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:00:40.252] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:00:42.525] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:00:44.798] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:00:47.071] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:00:49.345] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:00:51.618] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:00:53.891] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:00:56.164] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:00:58.437] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:01:00.710] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:01:02.984] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:01:05.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:01:08.281] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:01:09.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:01:11.321] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:01:12.840] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:01:14.361] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:01:15.881] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:01:17.402] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:01:18.921] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:01:20.442] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:01:21.961] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:01:23.481] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:01:24.000] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:01:26.520] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:01:28.228] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:01:29.747] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:01:31.269] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:01:32.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:01:34.309] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:01:35.830] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:01:37.350] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:01:38.870] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:01:40.391] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:01:41.911] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:01:43.431] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:01:45.705] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:01:47.226] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:01:48.748] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:01:50.269] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:01:51.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:01:53.312] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:01:54.834] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:01:56.356] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:01:58.628] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:02:00.902] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:02:03.175] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:02:05.448] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:02:07.722] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:02:09.996] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:02:12.270] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:02:14.544] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:02:16.817] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:02:19.091] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:02:21.365] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:02:23.638] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:02:25.912] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:02:28.185] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:02:30.458] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:02:33.116] <TB1>     INFO: TBM Phase Settings: 240
[14:02:33.116] <TB1>     INFO: 400MHz Phase: 4
[14:02:33.116] <TB1>     INFO: 160MHz Phase: 7
[14:02:33.116] <TB1>     INFO: Functional Phase Area: 4
[14:02:33.120] <TB1>     INFO: Test took 245259 ms.
[14:02:33.120] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:02:33.120] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:33.120] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:02:33.120] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:33.121] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:02:35.953] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:02:37.474] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:02:38.994] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:02:40.514] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:02:42.034] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:02:43.554] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:02:45.076] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:02:46.973] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:02:50.184] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:02:51.704] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:02:53.225] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:02:54.745] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:02:56.265] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:02:57.785] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:02:59.305] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:03:01.202] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:03:04.225] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:03:05.746] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:03:08.019] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:03:10.292] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:03:12.565] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:03:14.839] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:03:17.112] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:03:19.009] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:03:22.032] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:03:23.552] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:03:25.826] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:03:28.100] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:03:30.374] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:03:32.647] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:03:34.921] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:03:36.817] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:03:39.841] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:03:41.361] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:03:43.635] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:03:45.908] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:03:48.182] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:03:50.455] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:03:52.728] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:03:54.623] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:03:57.646] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:03:59.166] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:04:01.439] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:04:03.712] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:04:05.986] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:04:08.262] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:04:10.536] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:04:12.432] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:04:15.456] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:04:16.976] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:04:19.249] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:04:21.522] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:04:23.795] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:04:26.068] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:04:28.341] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:04:30.237] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:04:33.261] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:04:34.781] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:04:36.302] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:04:37.822] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:04:39.343] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:04:40.863] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:04:42.384] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:04:44.663] <TB1>     INFO: ROC Delay Settings: 228
[14:04:44.663] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:04:44.663] <TB1>     INFO: ROC Port 0 Delay: 4
[14:04:44.663] <TB1>     INFO: ROC Port 1 Delay: 4
[14:04:44.663] <TB1>     INFO: Functional ROC Area: 5
[14:04:44.666] <TB1>     INFO: Test took 131546 ms.
[14:04:44.666] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:04:44.666] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:44.666] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:04:44.666] <TB1>     INFO:    ----------------------------------------------------------------------
[14:04:45.806] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e8 e062 c000 a101 8040 40e8 40e9 40e8 40e9 40e8 40e9 40e8 40e9 e062 c000 
[14:04:45.806] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e8 e022 c000 a102 80b1 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e8 e022 c000 
[14:04:45.806] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40e8 40e8 40e9 40e8 40e8 40e8 40e8 40e8 e022 c000 a103 80c0 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e8 e022 c000 
[14:04:45.806] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:05:00.067] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:00.067] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:05:14.328] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:14.328] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:05:28.553] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:28.553] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:05:42.811] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:42.811] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:05:57.063] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:57.063] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:06:11.338] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:11.338] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:06:25.473] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:25.473] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:06:39.627] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:39.627] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:06:53.768] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:53.768] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:07:07.877] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:08.259] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:08.272] <TB1>     INFO: Decoding statistics:
[14:07:08.272] <TB1>     INFO:   General information:
[14:07:08.272] <TB1>     INFO: 	 16bit words read:         240000000
[14:07:08.272] <TB1>     INFO: 	 valid events total:       20000000
[14:07:08.272] <TB1>     INFO: 	 empty events:             20000000
[14:07:08.272] <TB1>     INFO: 	 valid events with pixels: 0
[14:07:08.272] <TB1>     INFO: 	 valid pixel hits:         0
[14:07:08.272] <TB1>     INFO:   Event errors: 	           0
[14:07:08.272] <TB1>     INFO: 	 start marker:             0
[14:07:08.272] <TB1>     INFO: 	 stop marker:              0
[14:07:08.272] <TB1>     INFO: 	 overflow:                 0
[14:07:08.272] <TB1>     INFO: 	 invalid 5bit words:       0
[14:07:08.272] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:07:08.272] <TB1>     INFO:   TBM errors: 		           0
[14:07:08.272] <TB1>     INFO: 	 flawed TBM headers:       0
[14:07:08.272] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:07:08.272] <TB1>     INFO: 	 event ID mismatches:      0
[14:07:08.272] <TB1>     INFO:   ROC errors: 		           0
[14:07:08.272] <TB1>     INFO: 	 missing ROC header(s):    0
[14:07:08.272] <TB1>     INFO: 	 misplaced readback start: 0
[14:07:08.272] <TB1>     INFO:   Pixel decoding errors:	   0
[14:07:08.272] <TB1>     INFO: 	 pixel data incomplete:    0
[14:07:08.272] <TB1>     INFO: 	 pixel address:            0
[14:07:08.272] <TB1>     INFO: 	 pulse height fill bit:    0
[14:07:08.272] <TB1>     INFO: 	 buffer corruption:        0
[14:07:08.272] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:08.272] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:07:08.272] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:08.272] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:08.272] <TB1>     INFO:    Read back bit status: 1
[14:07:08.272] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:08.272] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:08.272] <TB1>     INFO:    Timings are good!
[14:07:08.272] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:08.272] <TB1>     INFO: Test took 143606 ms.
[14:07:08.272] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:07:08.273] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:07:08.273] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:07:08.273] <TB1>     INFO: PixTestTiming::doTest took 520415 ms.
[14:07:08.273] <TB1>     INFO: PixTestTiming::doTest() done
[14:07:08.273] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:07:08.273] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:07:08.273] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:07:08.273] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:07:08.273] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:07:08.274] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:07:08.274] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:07:08.626] <TB1>     INFO: ######################################################################
[14:07:08.626] <TB1>     INFO: PixTestAlive::doTest()
[14:07:08.626] <TB1>     INFO: ######################################################################
[14:07:08.628] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:08.629] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:07:08.629] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:08.630] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:07:08.972] <TB1>     INFO: Expecting 41600 events.
[14:07:13.079] <TB1>     INFO: 41600 events read in total (3392ms).
[14:07:13.080] <TB1>     INFO: Test took 4450ms.
[14:07:13.088] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:13.088] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:07:13.088] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:07:13.460] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:07:13.460] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:13.460] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:13.464] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:13.464] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:07:13.464] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:13.465] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:07:13.809] <TB1>     INFO: Expecting 41600 events.
[14:07:16.791] <TB1>     INFO: 41600 events read in total (2267ms).
[14:07:16.792] <TB1>     INFO: Test took 3327ms.
[14:07:16.792] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:16.792] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:07:16.792] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:07:16.792] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:07:17.198] <TB1>     INFO: PixTestAlive::maskTest() done
[14:07:17.198] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:17.201] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:17.201] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:07:17.201] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:17.202] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:07:17.547] <TB1>     INFO: Expecting 41600 events.
[14:07:21.657] <TB1>     INFO: 41600 events read in total (3395ms).
[14:07:21.658] <TB1>     INFO: Test took 4456ms.
[14:07:21.666] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:21.666] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:07:21.666] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:07:22.041] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:07:22.041] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:22.041] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:07:22.041] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:07:22.050] <TB1>     INFO: ######################################################################
[14:07:22.050] <TB1>     INFO: PixTestTrim::doTest()
[14:07:22.050] <TB1>     INFO: ######################################################################
[14:07:22.053] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:22.053] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:07:22.053] <TB1>     INFO:    ----------------------------------------------------------------------
[14:07:22.130] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:07:22.130] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:22.154] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:22.154] <TB1>     INFO:     run 1 of 1
[14:07:22.154] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:22.497] <TB1>     INFO: Expecting 5025280 events.
[14:08:07.639] <TB1>     INFO: 1410920 events read in total (44427ms).
[14:08:53.095] <TB1>     INFO: 2804648 events read in total (89883ms).
[14:09:37.525] <TB1>     INFO: 4210024 events read in total (134314ms).
[14:10:03.051] <TB1>     INFO: 5025280 events read in total (159839ms).
[14:10:03.091] <TB1>     INFO: Test took 160937ms.
[14:10:03.147] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:03.268] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:04.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:05.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:07.278] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:08.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:09.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:11.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:12.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:13.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:15.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:16.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:17.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:19.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:20.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:21.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:23.298] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:24.602] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 194564096
[14:10:24.605] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2559 minThrLimit = 85.2201 minThrNLimit = 110.094 -> result = 85.2559 -> 85
[14:10:24.606] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3362 minThrLimit = 88.322 minThrNLimit = 108.608 -> result = 88.3362 -> 88
[14:10:24.606] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8533 minThrLimit = 85.8198 minThrNLimit = 108.608 -> result = 85.8533 -> 85
[14:10:24.607] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2262 minThrLimit = 85.2236 minThrNLimit = 106.516 -> result = 85.2262 -> 85
[14:10:24.607] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8524 minThrLimit = 90.8405 minThrNLimit = 114.762 -> result = 90.8524 -> 90
[14:10:24.608] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2419 minThrLimit = 94.2242 minThrNLimit = 118.778 -> result = 94.2419 -> 94
[14:10:24.608] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5333 minThrLimit = 88.5327 minThrNLimit = 108.691 -> result = 88.5333 -> 88
[14:10:24.608] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8567 minThrLimit = 91.8415 minThrNLimit = 115.347 -> result = 91.8567 -> 91
[14:10:24.609] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1377 minThrLimit = 98.1023 minThrNLimit = 117.614 -> result = 98.1377 -> 98
[14:10:24.609] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9308 minThrLimit = 89.8774 minThrNLimit = 112.249 -> result = 89.9308 -> 89
[14:10:24.610] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5656 minThrLimit = 85.5569 minThrNLimit = 103.412 -> result = 85.5656 -> 85
[14:10:24.610] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0634 minThrLimit = 86.047 minThrNLimit = 113.57 -> result = 86.0634 -> 86
[14:10:24.611] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8352 minThrLimit = 85.7804 minThrNLimit = 110.562 -> result = 85.8352 -> 85
[14:10:24.611] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5811 minThrLimit = 89.5524 minThrNLimit = 108.202 -> result = 89.5811 -> 89
[14:10:24.612] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.6055 minThrLimit = 81.5971 minThrNLimit = 105.264 -> result = 81.6055 -> 81
[14:10:24.612] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.0535 minThrLimit = 83.024 minThrNLimit = 106.388 -> result = 83.0535 -> 83
[14:10:24.612] <TB1>     INFO: ROC 0 VthrComp = 85
[14:10:24.612] <TB1>     INFO: ROC 1 VthrComp = 88
[14:10:24.612] <TB1>     INFO: ROC 2 VthrComp = 85
[14:10:24.613] <TB1>     INFO: ROC 3 VthrComp = 85
[14:10:24.613] <TB1>     INFO: ROC 4 VthrComp = 90
[14:10:24.613] <TB1>     INFO: ROC 5 VthrComp = 94
[14:10:24.613] <TB1>     INFO: ROC 6 VthrComp = 88
[14:10:24.614] <TB1>     INFO: ROC 7 VthrComp = 91
[14:10:24.614] <TB1>     INFO: ROC 8 VthrComp = 98
[14:10:24.614] <TB1>     INFO: ROC 9 VthrComp = 89
[14:10:24.614] <TB1>     INFO: ROC 10 VthrComp = 85
[14:10:24.614] <TB1>     INFO: ROC 11 VthrComp = 86
[14:10:24.614] <TB1>     INFO: ROC 12 VthrComp = 85
[14:10:24.615] <TB1>     INFO: ROC 13 VthrComp = 89
[14:10:24.615] <TB1>     INFO: ROC 14 VthrComp = 81
[14:10:24.615] <TB1>     INFO: ROC 15 VthrComp = 83
[14:10:24.615] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:10:24.615] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:10:24.634] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:24.634] <TB1>     INFO:     run 1 of 1
[14:10:24.634] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:24.976] <TB1>     INFO: Expecting 5025280 events.
[14:11:00.914] <TB1>     INFO: 885736 events read in total (35223ms).
[14:11:35.772] <TB1>     INFO: 1769032 events read in total (70081ms).
[14:12:10.898] <TB1>     INFO: 2652200 events read in total (105208ms).
[14:12:45.900] <TB1>     INFO: 3526488 events read in total (140209ms).
[14:13:20.876] <TB1>     INFO: 4396368 events read in total (175186ms).
[14:13:45.940] <TB1>     INFO: 5025280 events read in total (200249ms).
[14:13:46.012] <TB1>     INFO: Test took 201378ms.
[14:13:46.188] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:46.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:48.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:49.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:51.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:52.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:54.381] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:55.947] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:57.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:59.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:00.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:02.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:03.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:05.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:06.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:08.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:10.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:11.625] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289435648
[14:14:11.628] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 53.9849 for pixel 8/3 mean/min/max = 43.1742/32.283/54.0653
[14:14:11.628] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.6646 for pixel 20/5 mean/min/max = 45.7105/33.6655/57.7555
[14:14:11.629] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.8106 for pixel 21/15 mean/min/max = 45.0204/32.7407/57.3001
[14:14:11.629] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.9234 for pixel 22/14 mean/min/max = 45.0963/32.1209/58.0717
[14:14:11.629] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.1539 for pixel 22/58 mean/min/max = 45.3061/34.3729/56.2393
[14:14:11.630] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.9083 for pixel 38/2 mean/min/max = 44.4938/33.0068/55.9807
[14:14:11.630] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.3452 for pixel 25/11 mean/min/max = 46.2613/34.1112/58.4115
[14:14:11.630] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.8747 for pixel 2/7 mean/min/max = 45.3412/33.7867/56.8958
[14:14:11.631] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 62.8025 for pixel 0/24 mean/min/max = 47.5127/32.118/62.9075
[14:14:11.631] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.3835 for pixel 0/61 mean/min/max = 46.0647/34.7349/57.3944
[14:14:11.631] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.1234 for pixel 23/18 mean/min/max = 45.0235/32.9099/57.137
[14:14:11.632] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 53.4766 for pixel 4/7 mean/min/max = 43.0429/31.8923/54.1936
[14:14:11.632] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.6209 for pixel 25/7 mean/min/max = 44.0029/33.2046/54.8013
[14:14:11.632] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.5308 for pixel 24/12 mean/min/max = 46.5274/34.5038/58.5511
[14:14:11.633] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.9496 for pixel 22/1 mean/min/max = 43.4967/33.0138/53.9797
[14:14:11.633] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.8788 for pixel 0/79 mean/min/max = 43.4185/31.7568/55.0802
[14:14:11.633] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:11.765] <TB1>     INFO: Expecting 411648 events.
[14:14:19.548] <TB1>     INFO: 411648 events read in total (7068ms).
[14:14:19.554] <TB1>     INFO: Expecting 411648 events.
[14:14:27.255] <TB1>     INFO: 411648 events read in total (7033ms).
[14:14:27.265] <TB1>     INFO: Expecting 411648 events.
[14:14:34.900] <TB1>     INFO: 411648 events read in total (6971ms).
[14:14:34.911] <TB1>     INFO: Expecting 411648 events.
[14:14:42.523] <TB1>     INFO: 411648 events read in total (6953ms).
[14:14:42.537] <TB1>     INFO: Expecting 411648 events.
[14:14:50.149] <TB1>     INFO: 411648 events read in total (6955ms).
[14:14:50.167] <TB1>     INFO: Expecting 411648 events.
[14:14:57.865] <TB1>     INFO: 411648 events read in total (7042ms).
[14:14:57.883] <TB1>     INFO: Expecting 411648 events.
[14:15:05.480] <TB1>     INFO: 411648 events read in total (6943ms).
[14:15:05.505] <TB1>     INFO: Expecting 411648 events.
[14:15:13.106] <TB1>     INFO: 411648 events read in total (6951ms).
[14:15:13.131] <TB1>     INFO: Expecting 411648 events.
[14:15:20.530] <TB1>     INFO: 411648 events read in total (6750ms).
[14:15:20.556] <TB1>     INFO: Expecting 411648 events.
[14:15:27.971] <TB1>     INFO: 411648 events read in total (6760ms).
[14:15:27.999] <TB1>     INFO: Expecting 411648 events.
[14:15:35.425] <TB1>     INFO: 411648 events read in total (6773ms).
[14:15:35.457] <TB1>     INFO: Expecting 411648 events.
[14:15:43.006] <TB1>     INFO: 411648 events read in total (6903ms).
[14:15:43.040] <TB1>     INFO: Expecting 411648 events.
[14:15:50.718] <TB1>     INFO: 411648 events read in total (7043ms).
[14:15:50.754] <TB1>     INFO: Expecting 411648 events.
[14:15:58.367] <TB1>     INFO: 411648 events read in total (6979ms).
[14:15:58.404] <TB1>     INFO: Expecting 411648 events.
[14:16:06.106] <TB1>     INFO: 411648 events read in total (7063ms).
[14:16:06.150] <TB1>     INFO: Expecting 411648 events.
[14:16:13.723] <TB1>     INFO: 411648 events read in total (6948ms).
[14:16:13.767] <TB1>     INFO: Test took 122134ms.
[14:16:14.276] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8944 < 35 for itrim+1 = 96; old thr = 34.941 ... break
[14:16:14.306] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.119 < 35 for itrim+1 = 94; old thr = 34.9256 ... break
[14:16:14.348] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2004 < 35 for itrim = 107; old thr = 34.3468 ... break
[14:16:14.388] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1794 < 35 for itrim = 101; old thr = 34.7139 ... break
[14:16:14.425] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0772 < 35 for itrim = 100; old thr = 33.802 ... break
[14:16:14.465] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4439 < 35 for itrim = 90; old thr = 34.4009 ... break
[14:16:14.504] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5772 < 35 for itrim+1 = 109; old thr = 34.6557 ... break
[14:16:14.540] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0689 < 35 for itrim = 100; old thr = 34.2672 ... break
[14:16:14.562] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3915 < 35 for itrim = 111; old thr = 34.0332 ... break
[14:16:14.591] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1376 < 35 for itrim = 91; old thr = 34.5506 ... break
[14:16:14.624] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.272 < 35 for itrim = 96; old thr = 34.1641 ... break
[14:16:14.666] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.0032 < 35 for itrim = 100; old thr = 33.6104 ... break
[14:16:14.709] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.032 < 35 for itrim = 99; old thr = 34.1196 ... break
[14:16:14.740] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8319 < 35 for itrim+1 = 100; old thr = 34.4013 ... break
[14:16:14.785] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0836 < 35 for itrim = 99; old thr = 34.5922 ... break
[14:16:14.809] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2011 < 35 for itrim = 88; old thr = 33.7349 ... break
[14:16:14.884] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:16:14.895] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:14.895] <TB1>     INFO:     run 1 of 1
[14:16:14.895] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:15.242] <TB1>     INFO: Expecting 5025280 events.
[14:16:50.903] <TB1>     INFO: 871832 events read in total (34947ms).
[14:17:25.909] <TB1>     INFO: 1741432 events read in total (69953ms).
[14:18:00.963] <TB1>     INFO: 2611032 events read in total (105008ms).
[14:18:35.764] <TB1>     INFO: 3470376 events read in total (139808ms).
[14:19:10.607] <TB1>     INFO: 4325480 events read in total (174652ms).
[14:19:38.745] <TB1>     INFO: 5025280 events read in total (202789ms).
[14:19:38.814] <TB1>     INFO: Test took 203919ms.
[14:19:38.998] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:39.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:40.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:42.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:44.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:45.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:47.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:48.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:50.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:51.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:53.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:54.837] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:56.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:57.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:59.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:01.115] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:02.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:04.129] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320376832
[14:20:04.131] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 3.500000 .. 255.000000
[14:20:04.205] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:20:04.215] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:04.215] <TB1>     INFO:     run 1 of 1
[14:20:04.215] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:04.558] <TB1>     INFO: Expecting 8419840 events.
[14:20:39.339] <TB1>     INFO: 821912 events read in total (34060ms).
[14:21:13.396] <TB1>     INFO: 1643464 events read in total (68117ms).
[14:21:46.627] <TB1>     INFO: 2465256 events read in total (101348ms).
[14:22:22.723] <TB1>     INFO: 3287480 events read in total (137444ms).
[14:22:55.389] <TB1>     INFO: 4109896 events read in total (170110ms).
[14:23:29.293] <TB1>     INFO: 4931320 events read in total (204014ms).
[14:24:02.524] <TB1>     INFO: 5751880 events read in total (237245ms).
[14:24:36.232] <TB1>     INFO: 6571544 events read in total (270953ms).
[14:25:09.595] <TB1>     INFO: 7390664 events read in total (304316ms).
[14:25:43.478] <TB1>     INFO: 8209240 events read in total (338199ms).
[14:25:52.405] <TB1>     INFO: 8419840 events read in total (347126ms).
[14:25:52.509] <TB1>     INFO: Test took 348295ms.
[14:25:52.847] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:53.546] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:55.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:57.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:59.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:00.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:02.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:04.547] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:06.380] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:08.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:10.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:11.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:13.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:15.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:17.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:19.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:21.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:22.938] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411492352
[14:26:23.020] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.328637 .. 43.677367
[14:26:23.095] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:26:23.106] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:23.106] <TB1>     INFO:     run 1 of 1
[14:26:23.106] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:23.448] <TB1>     INFO: Expecting 1630720 events.
[14:27:05.316] <TB1>     INFO: 1191712 events read in total (41143ms).
[14:27:20.379] <TB1>     INFO: 1630720 events read in total (56206ms).
[14:27:20.393] <TB1>     INFO: Test took 57287ms.
[14:27:20.425] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:20.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:21.482] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:22.476] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:23.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:24.451] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:25.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:26.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:27.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:28.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:29.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:30.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:31.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:32.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:32.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:33.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:34.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:35.786] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335171584
[14:27:35.869] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.042370 .. 40.948203
[14:27:35.944] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:27:35.953] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:35.953] <TB1>     INFO:     run 1 of 1
[14:27:35.953] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:36.296] <TB1>     INFO: Expecting 1397760 events.
[14:28:18.626] <TB1>     INFO: 1202504 events read in total (41615ms).
[14:28:25.750] <TB1>     INFO: 1397760 events read in total (48739ms).
[14:28:25.760] <TB1>     INFO: Test took 49807ms.
[14:28:25.787] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:25.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:26.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:27.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:28.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:29.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:30.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:31.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:32.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:33.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:34.101] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:35.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:35.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:36.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:37.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:38.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:39.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:40.539] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336019456
[14:28:40.620] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 19.404341 .. 39.747067
[14:28:40.696] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 9 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:28:40.706] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:40.706] <TB1>     INFO:     run 1 of 1
[14:28:40.706] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:41.050] <TB1>     INFO: Expecting 1364480 events.
[14:29:22.869] <TB1>     INFO: 1222704 events read in total (41103ms).
[14:29:28.083] <TB1>     INFO: 1364480 events read in total (46317ms).
[14:29:28.097] <TB1>     INFO: Test took 47391ms.
[14:29:28.124] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:28.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:29.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:29.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:30.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:31.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:32.721] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:33.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:34.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:35.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:36.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:37.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:38.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:39.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:39.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:40.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:41.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:42.681] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336019456
[14:29:42.763] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:29:42.764] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:29:42.775] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:42.775] <TB1>     INFO:     run 1 of 1
[14:29:42.775] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:43.117] <TB1>     INFO: Expecting 1364480 events.
[14:30:22.521] <TB1>     INFO: 1075432 events read in total (38689ms).
[14:30:33.120] <TB1>     INFO: 1364480 events read in total (49288ms).
[14:30:33.134] <TB1>     INFO: Test took 50360ms.
[14:30:33.168] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:33.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:34.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:35.178] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:36.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:37.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:38.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:39.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:40.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:41.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:42.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:43.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:44.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:45.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:46.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:47.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:48.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:49.448] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365309952
[14:30:49.483] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C0.dat
[14:30:49.483] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C1.dat
[14:30:49.484] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C2.dat
[14:30:49.484] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C3.dat
[14:30:49.484] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C4.dat
[14:30:49.484] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C5.dat
[14:30:49.484] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C6.dat
[14:30:49.484] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C7.dat
[14:30:49.484] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C8.dat
[14:30:49.484] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C9.dat
[14:30:49.485] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C10.dat
[14:30:49.485] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C11.dat
[14:30:49.485] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C12.dat
[14:30:49.485] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C13.dat
[14:30:49.485] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C14.dat
[14:30:49.485] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C15.dat
[14:30:49.485] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C0.dat
[14:30:49.494] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C1.dat
[14:30:49.501] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C2.dat
[14:30:49.509] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C3.dat
[14:30:49.516] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C4.dat
[14:30:49.523] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C5.dat
[14:30:49.530] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C6.dat
[14:30:49.539] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C7.dat
[14:30:49.546] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C8.dat
[14:30:49.553] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C9.dat
[14:30:49.561] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C10.dat
[14:30:49.568] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C11.dat
[14:30:49.575] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C12.dat
[14:30:49.583] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C13.dat
[14:30:49.590] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C14.dat
[14:30:49.597] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C15.dat
[14:30:49.604] <TB1>     INFO: PixTestTrim::trimTest() done
[14:30:49.604] <TB1>     INFO: vtrim:      96  94 107 101 100  90 109 100 111  91  96 100  99 100  99  88 
[14:30:49.604] <TB1>     INFO: vthrcomp:   85  88  85  85  90  94  88  91  98  89  85  86  85  89  81  83 
[14:30:49.604] <TB1>     INFO: vcal mean:  35.00  35.01  35.00  34.94  34.97  35.01  34.98  34.97  34.97  35.00  34.97  35.01  34.99  35.01  34.99  34.95 
[14:30:49.604] <TB1>     INFO: vcal RMS:    0.80   0.81   0.81   0.81   0.78   0.78   0.81   0.79   0.91   0.78   0.79   0.80   0.80   0.84   0.80   0.80 
[14:30:49.604] <TB1>     INFO: bits mean:  10.38   9.21   9.62   9.65   9.31   9.38   9.02   9.30   8.81   8.34   9.50  10.52   9.94   8.89  10.48   9.85 
[14:30:49.604] <TB1>     INFO: bits RMS:    2.39   2.57   2.62   2.72   2.51   2.69   2.62   2.60   2.82   2.86   2.60   2.37   2.44   2.64   2.22   2.71 
[14:30:49.617] <TB1>     INFO:    ----------------------------------------------------------------------
[14:30:49.617] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:30:49.617] <TB1>     INFO:    ----------------------------------------------------------------------
[14:30:49.619] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:30:49.619] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:30:49.629] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:49.629] <TB1>     INFO:     run 1 of 1
[14:30:49.629] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:49.972] <TB1>     INFO: Expecting 4160000 events.
[14:31:36.184] <TB1>     INFO: 1115570 events read in total (45497ms).
[14:32:21.130] <TB1>     INFO: 2219960 events read in total (90443ms).
[14:33:05.257] <TB1>     INFO: 3311365 events read in total (134571ms).
[14:33:40.314] <TB1>     INFO: 4160000 events read in total (169627ms).
[14:33:40.385] <TB1>     INFO: Test took 170756ms.
[14:33:40.529] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:40.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:42.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:44.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:46.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:48.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:50.420] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:52.333] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:54.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:56.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:58.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:00.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:02.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:04.025] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:06.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:07.953] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:09.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:11.910] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359133184
[14:34:11.911] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:34:11.985] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:34:11.985] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[14:34:11.995] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:11.995] <TB1>     INFO:     run 1 of 1
[14:34:11.995] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:12.338] <TB1>     INFO: Expecting 3556800 events.
[14:34:59.441] <TB1>     INFO: 1153830 events read in total (46389ms).
[14:35:43.747] <TB1>     INFO: 2291150 events read in total (90695ms).
[14:36:29.680] <TB1>     INFO: 3415115 events read in total (136628ms).
[14:36:35.781] <TB1>     INFO: 3556800 events read in total (142729ms).
[14:36:35.835] <TB1>     INFO: Test took 143841ms.
[14:36:35.948] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:36.179] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:38.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:39.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:41.607] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:43.415] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:45.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:47.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:48.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:50.590] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:52.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:54.179] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:55.000] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:57.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:59.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:01.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:03.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:05.092] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374894592
[14:37:05.093] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:37:05.168] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:37:05.168] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:37:05.179] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:05.179] <TB1>     INFO:     run 1 of 1
[14:37:05.179] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:05.526] <TB1>     INFO: Expecting 3286400 events.
[14:37:53.874] <TB1>     INFO: 1205210 events read in total (47633ms).
[14:38:41.971] <TB1>     INFO: 2386415 events read in total (95730ms).
[14:39:18.111] <TB1>     INFO: 3286400 events read in total (131871ms).
[14:39:18.157] <TB1>     INFO: Test took 132979ms.
[14:39:18.250] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:18.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:20.116] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:21.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:23.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:25.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:26.749] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:28.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:30.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:31.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:33.315] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:34.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:36.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:38.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:40.013] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:41.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:43.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:45.057] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331714560
[14:39:45.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:39:45.134] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:39:45.134] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:39:45.145] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:45.145] <TB1>     INFO:     run 1 of 1
[14:39:45.145] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:45.488] <TB1>     INFO: Expecting 3307200 events.
[14:40:32.620] <TB1>     INFO: 1200500 events read in total (46417ms).
[14:41:19.833] <TB1>     INFO: 2378030 events read in total (93630ms).
[14:41:57.465] <TB1>     INFO: 3307200 events read in total (131263ms).
[14:41:57.510] <TB1>     INFO: Test took 132366ms.
[14:41:57.605] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:57.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:59.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:01.145] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:02.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:04.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:06.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:07.833] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:09.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:11.145] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:12.760] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:14.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:16.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:17.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:19.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:21.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:22.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:24.535] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 332775424
[14:42:24.535] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:42:24.609] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:42:24.609] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:42:24.621] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:24.621] <TB1>     INFO:     run 1 of 1
[14:42:24.621] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:24.965] <TB1>     INFO: Expecting 3307200 events.
[14:43:13.362] <TB1>     INFO: 1200405 events read in total (47682ms).
[14:44:00.507] <TB1>     INFO: 2377130 events read in total (94827ms).
[14:44:37.954] <TB1>     INFO: 3307200 events read in total (132274ms).
[14:44:37.993] <TB1>     INFO: Test took 133372ms.
[14:44:38.080] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:38.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:40.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:41.762] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:43.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:45.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:46.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:48.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:50.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:52.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:53.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:55.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:57.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:58.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:00.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:02.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:04.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:05.941] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331714560
[14:45:05.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.66758, thr difference RMS: 1.24978
[14:45:05.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.00718, thr difference RMS: 1.47703
[14:45:05.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.56149, thr difference RMS: 1.47703
[14:45:05.942] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.29387, thr difference RMS: 1.42501
[14:45:05.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.45867, thr difference RMS: 1.6951
[14:45:05.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.79944, thr difference RMS: 1.58534
[14:45:05.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.78381, thr difference RMS: 1.71627
[14:45:05.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.6642, thr difference RMS: 1.6717
[14:45:05.943] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.7935, thr difference RMS: 1.35308
[14:45:05.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.13899, thr difference RMS: 1.68121
[14:45:05.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.19284, thr difference RMS: 1.42995
[14:45:05.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.5802, thr difference RMS: 1.19973
[14:45:05.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.71556, thr difference RMS: 1.15509
[14:45:05.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.75244, thr difference RMS: 1.70923
[14:45:05.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.6185, thr difference RMS: 1.27045
[14:45:05.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.824, thr difference RMS: 1.27363
[14:45:05.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.67362, thr difference RMS: 1.23012
[14:45:05.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.10119, thr difference RMS: 1.47549
[14:45:05.945] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.41034, thr difference RMS: 1.48529
[14:45:05.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.18863, thr difference RMS: 1.43754
[14:45:05.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.4043, thr difference RMS: 1.68569
[14:45:05.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.75656, thr difference RMS: 1.58951
[14:45:05.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.68074, thr difference RMS: 1.71047
[14:45:05.946] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.73555, thr difference RMS: 1.67165
[14:45:05.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.6136, thr difference RMS: 1.33582
[14:45:05.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.08938, thr difference RMS: 1.67897
[14:45:05.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.0692, thr difference RMS: 1.41879
[14:45:05.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.5828, thr difference RMS: 1.2075
[14:45:05.947] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.67174, thr difference RMS: 1.11951
[14:45:05.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.70354, thr difference RMS: 1.69983
[14:45:05.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.6022, thr difference RMS: 1.25283
[14:45:05.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.81521, thr difference RMS: 1.25932
[14:45:05.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.7387, thr difference RMS: 1.22078
[14:45:05.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.1987, thr difference RMS: 1.48094
[14:45:05.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.36135, thr difference RMS: 1.4976
[14:45:05.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.24771, thr difference RMS: 1.43958
[14:45:05.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.38665, thr difference RMS: 1.69444
[14:45:05.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.87628, thr difference RMS: 1.5936
[14:45:05.949] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.63564, thr difference RMS: 1.70219
[14:45:05.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.9399, thr difference RMS: 1.65318
[14:45:05.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.4551, thr difference RMS: 1.33984
[14:45:05.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.16186, thr difference RMS: 1.66889
[14:45:05.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.07305, thr difference RMS: 1.44369
[14:45:05.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.84592, thr difference RMS: 1.17887
[14:45:05.950] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.74892, thr difference RMS: 1.14126
[14:45:05.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.68611, thr difference RMS: 1.68932
[14:45:05.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.69862, thr difference RMS: 1.24529
[14:45:05.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.81801, thr difference RMS: 1.23615
[14:45:05.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.77816, thr difference RMS: 1.1975
[14:45:05.951] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.25379, thr difference RMS: 1.46235
[14:45:05.952] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.34316, thr difference RMS: 1.49925
[14:45:05.952] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.37356, thr difference RMS: 1.44224
[14:45:05.952] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.40742, thr difference RMS: 1.68135
[14:45:05.952] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.07141, thr difference RMS: 1.57187
[14:45:05.952] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.59487, thr difference RMS: 1.70342
[14:45:05.953] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.01105, thr difference RMS: 1.65053
[14:45:05.953] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.2817, thr difference RMS: 1.33865
[14:45:05.953] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.34389, thr difference RMS: 1.65089
[14:45:05.953] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.08384, thr difference RMS: 1.41068
[14:45:05.953] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.97833, thr difference RMS: 1.19417
[14:45:05.954] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.8391, thr difference RMS: 1.14831
[14:45:05.954] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.67725, thr difference RMS: 1.68346
[14:45:05.954] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.84501, thr difference RMS: 1.25113
[14:45:05.954] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.87757, thr difference RMS: 1.26108
[14:45:06.058] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:45:06.062] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2264 seconds
[14:45:06.062] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:45:06.770] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:45:06.770] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:45:06.774] <TB1>     INFO: ######################################################################
[14:45:06.774] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:45:06.774] <TB1>     INFO: ######################################################################
[14:45:06.775] <TB1>     INFO:    ----------------------------------------------------------------------
[14:45:06.775] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:45:06.775] <TB1>     INFO:    ----------------------------------------------------------------------
[14:45:06.775] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:45:06.786] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:45:06.786] <TB1>     INFO:     run 1 of 1
[14:45:06.786] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:07.128] <TB1>     INFO: Expecting 59072000 events.
[14:45:36.431] <TB1>     INFO: 1072600 events read in total (28588ms).
[14:46:04.930] <TB1>     INFO: 2140400 events read in total (57087ms).
[14:46:33.407] <TB1>     INFO: 3208200 events read in total (85564ms).
[14:47:01.912] <TB1>     INFO: 4280000 events read in total (114069ms).
[14:47:30.383] <TB1>     INFO: 5349400 events read in total (142540ms).
[14:47:58.781] <TB1>     INFO: 6417400 events read in total (170938ms).
[14:48:27.289] <TB1>     INFO: 7488600 events read in total (199446ms).
[14:48:55.602] <TB1>     INFO: 8557800 events read in total (227759ms).
[14:49:24.060] <TB1>     INFO: 9626600 events read in total (256217ms).
[14:49:52.425] <TB1>     INFO: 10698000 events read in total (284582ms).
[14:50:20.776] <TB1>     INFO: 11767800 events read in total (312933ms).
[14:50:49.229] <TB1>     INFO: 12836200 events read in total (341386ms).
[14:51:17.741] <TB1>     INFO: 13908200 events read in total (369898ms).
[14:51:46.178] <TB1>     INFO: 14977400 events read in total (398335ms).
[14:52:14.589] <TB1>     INFO: 16045600 events read in total (426746ms).
[14:52:43.084] <TB1>     INFO: 17117600 events read in total (455241ms).
[14:53:11.574] <TB1>     INFO: 18185800 events read in total (483731ms).
[14:53:39.958] <TB1>     INFO: 19254000 events read in total (512115ms).
[14:54:08.505] <TB1>     INFO: 20325000 events read in total (540662ms).
[14:54:36.942] <TB1>     INFO: 21395000 events read in total (569099ms).
[14:55:06.220] <TB1>     INFO: 22463400 events read in total (598377ms).
[14:55:35.356] <TB1>     INFO: 23535800 events read in total (627513ms).
[14:56:03.840] <TB1>     INFO: 24605200 events read in total (655997ms).
[14:56:32.301] <TB1>     INFO: 25673800 events read in total (684458ms).
[14:57:00.860] <TB1>     INFO: 26746600 events read in total (713017ms).
[14:57:29.192] <TB1>     INFO: 27815800 events read in total (741349ms).
[14:57:57.585] <TB1>     INFO: 28887000 events read in total (769742ms).
[14:58:26.067] <TB1>     INFO: 29957000 events read in total (798224ms).
[14:58:54.498] <TB1>     INFO: 31025600 events read in total (826655ms).
[14:59:22.932] <TB1>     INFO: 32096400 events read in total (855089ms).
[14:59:51.394] <TB1>     INFO: 33166400 events read in total (883551ms).
[15:00:19.844] <TB1>     INFO: 34234400 events read in total (912001ms).
[15:00:48.222] <TB1>     INFO: 35304400 events read in total (940379ms).
[15:01:16.748] <TB1>     INFO: 36375000 events read in total (968905ms).
[15:01:45.144] <TB1>     INFO: 37443800 events read in total (997301ms).
[15:02:13.624] <TB1>     INFO: 38514400 events read in total (1025781ms).
[15:02:42.014] <TB1>     INFO: 39584400 events read in total (1054171ms).
[15:03:10.367] <TB1>     INFO: 40652200 events read in total (1082524ms).
[15:03:38.759] <TB1>     INFO: 41721000 events read in total (1110916ms).
[15:04:07.197] <TB1>     INFO: 42792600 events read in total (1139354ms).
[15:04:35.581] <TB1>     INFO: 43860800 events read in total (1167738ms).
[15:05:03.973] <TB1>     INFO: 44928800 events read in total (1196130ms).
[15:05:32.442] <TB1>     INFO: 45999600 events read in total (1224599ms).
[15:06:00.423] <TB1>     INFO: 47068000 events read in total (1252580ms).
[15:06:28.468] <TB1>     INFO: 48136000 events read in total (1280625ms).
[15:06:56.882] <TB1>     INFO: 49205200 events read in total (1309039ms).
[15:07:25.259] <TB1>     INFO: 50275600 events read in total (1337416ms).
[15:07:53.585] <TB1>     INFO: 51343400 events read in total (1365742ms).
[15:08:21.952] <TB1>     INFO: 52410800 events read in total (1394109ms).
[15:08:50.349] <TB1>     INFO: 53480000 events read in total (1422506ms).
[15:09:18.756] <TB1>     INFO: 54550400 events read in total (1450913ms).
[15:09:47.046] <TB1>     INFO: 55618600 events read in total (1479203ms).
[15:10:15.455] <TB1>     INFO: 56686600 events read in total (1507612ms).
[15:10:43.914] <TB1>     INFO: 57758000 events read in total (1536071ms).
[15:11:12.235] <TB1>     INFO: 58826800 events read in total (1564392ms).
[15:11:18.982] <TB1>     INFO: 59072000 events read in total (1571139ms).
[15:11:18.003] <TB1>     INFO: Test took 1572217ms.
[15:11:19.067] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:19.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:11:19.199] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:20.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:11:20.362] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:21.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:11:21.531] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:22.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:11:22.678] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:23.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:11:23.850] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:25.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:11:25.021] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:26.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:11:26.183] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:27.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:11:27.353] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:28.548] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:11:28.548] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:29.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:11:29.726] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:30.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:11:30.903] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:32.065] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:11:32.065] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:33.243] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:11:33.243] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:34.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:34.425] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:35.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:35.617] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:36.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:36.776] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:37.951] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 456851456
[15:11:37.984] <TB1>     INFO: PixTestScurves::scurves() done 
[15:11:37.984] <TB1>     INFO: Vcal mean:  35.08  35.09  35.13  35.18  35.07  35.10  35.05  35.09  35.12  35.11  35.05  35.01  35.06  35.13  35.02  35.03 
[15:11:37.984] <TB1>     INFO: Vcal RMS:    0.68   0.68   0.69   0.70   0.65   0.64   0.67   0.67   0.78   0.65   0.78   0.67   0.68   0.70   0.67   0.66 
[15:11:37.984] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:11:38.061] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:11:38.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:11:38.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:11:38.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:11:38.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:11:38.061] <TB1>     INFO: ######################################################################
[15:11:38.061] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:11:38.061] <TB1>     INFO: ######################################################################
[15:11:38.064] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:11:38.406] <TB1>     INFO: Expecting 41600 events.
[15:11:42.616] <TB1>     INFO: 41600 events read in total (3483ms).
[15:11:42.617] <TB1>     INFO: Test took 4553ms.
[15:11:42.625] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:42.625] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:11:42.625] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:11:42.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 1, 62] has eff 0/10
[15:11:42.631] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 1, 62]
[15:11:42.636] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:11:42.636] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:11:42.636] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:11:42.636] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:11:42.974] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:11:43.331] <TB1>     INFO: Expecting 41600 events.
[15:11:47.643] <TB1>     INFO: 41600 events read in total (3597ms).
[15:11:47.644] <TB1>     INFO: Test took 4669ms.
[15:11:47.652] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:47.652] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:11:47.652] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:11:47.657] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.294
[15:11:47.657] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:11:47.657] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.151
[15:11:47.657] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:11:47.657] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.84
[15:11:47.657] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 158
[15:11:47.657] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.073
[15:11:47.657] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 168
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.46
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 162
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.88
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.584
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 178
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.467
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 164
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.104
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.058
[15:11:47.658] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.178
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.095
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.358
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.483
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.298
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.287
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:11:47.659] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:11:47.660] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:11:47.748] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:11:48.098] <TB1>     INFO: Expecting 41600 events.
[15:11:52.483] <TB1>     INFO: 41600 events read in total (3670ms).
[15:11:52.484] <TB1>     INFO: Test took 4736ms.
[15:11:52.495] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:52.496] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:11:52.496] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:11:52.500] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:11:52.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 2
[15:11:52.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5624
[15:11:52.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 76
[15:11:52.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9942
[15:11:52.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,32] phvalue 75
[15:11:52.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.5909
[15:11:52.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 48
[15:11:52.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.5424
[15:11:52.501] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 64
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.8659
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 58
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1315
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 78
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9088
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 73
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9905
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 62
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.8774
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 53
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9321
[15:11:52.502] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 73
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.5246
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,32] phvalue 85
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.5791
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [22 ,12] phvalue 59
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8147
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 78
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9789
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 70
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9571
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 73
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.5648
[15:11:52.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 80
[15:11:52.505] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 0 0
[15:11:52.904] <TB1>     INFO: Expecting 2560 events.
[15:11:53.866] <TB1>     INFO: 2560 events read in total (247ms).
[15:11:53.869] <TB1>     INFO: Test took 1364ms.
[15:11:53.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:53.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 32, 1 1
[15:11:54.373] <TB1>     INFO: Expecting 2560 events.
[15:11:55.331] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:55.331] <TB1>     INFO: Test took 1462ms.
[15:11:55.332] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:55.332] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[15:11:55.840] <TB1>     INFO: Expecting 2560 events.
[15:11:56.796] <TB1>     INFO: 2560 events read in total (241ms).
[15:11:56.797] <TB1>     INFO: Test took 1465ms.
[15:11:56.797] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:56.797] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 3 3
[15:11:57.308] <TB1>     INFO: Expecting 2560 events.
[15:11:58.267] <TB1>     INFO: 2560 events read in total (244ms).
[15:11:58.268] <TB1>     INFO: Test took 1471ms.
[15:11:58.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:58.269] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 4 4
[15:11:58.775] <TB1>     INFO: Expecting 2560 events.
[15:11:59.733] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:59.733] <TB1>     INFO: Test took 1464ms.
[15:11:59.734] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:59.734] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 5 5
[15:12:00.241] <TB1>     INFO: Expecting 2560 events.
[15:12:01.200] <TB1>     INFO: 2560 events read in total (244ms).
[15:12:01.201] <TB1>     INFO: Test took 1467ms.
[15:12:01.201] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:01.202] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[15:12:01.709] <TB1>     INFO: Expecting 2560 events.
[15:12:02.668] <TB1>     INFO: 2560 events read in total (244ms).
[15:12:02.668] <TB1>     INFO: Test took 1466ms.
[15:12:02.668] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:02.669] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 7 7
[15:12:03.176] <TB1>     INFO: Expecting 2560 events.
[15:12:04.137] <TB1>     INFO: 2560 events read in total (246ms).
[15:12:04.137] <TB1>     INFO: Test took 1468ms.
[15:12:04.138] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:04.138] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 8 8
[15:12:04.646] <TB1>     INFO: Expecting 2560 events.
[15:12:05.604] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:05.604] <TB1>     INFO: Test took 1466ms.
[15:12:05.604] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:05.604] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[15:12:06.112] <TB1>     INFO: Expecting 2560 events.
[15:12:07.069] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:07.070] <TB1>     INFO: Test took 1465ms.
[15:12:07.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:07.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 32, 10 10
[15:12:07.579] <TB1>     INFO: Expecting 2560 events.
[15:12:08.535] <TB1>     INFO: 2560 events read in total (242ms).
[15:12:08.535] <TB1>     INFO: Test took 1465ms.
[15:12:08.536] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:08.536] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 22, 12, 11 11
[15:12:09.043] <TB1>     INFO: Expecting 2560 events.
[15:12:09.001] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:09.002] <TB1>     INFO: Test took 1466ms.
[15:12:09.003] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:09.003] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 12 12
[15:12:10.509] <TB1>     INFO: Expecting 2560 events.
[15:12:11.468] <TB1>     INFO: 2560 events read in total (244ms).
[15:12:11.468] <TB1>     INFO: Test took 1465ms.
[15:12:11.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:11.469] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 13 13
[15:12:11.976] <TB1>     INFO: Expecting 2560 events.
[15:12:12.934] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:12.935] <TB1>     INFO: Test took 1466ms.
[15:12:12.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:12.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 14 14
[15:12:13.442] <TB1>     INFO: Expecting 2560 events.
[15:12:14.400] <TB1>     INFO: 2560 events read in total (243ms).
[15:12:14.400] <TB1>     INFO: Test took 1465ms.
[15:12:14.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:14.400] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 15 15
[15:12:14.908] <TB1>     INFO: Expecting 2560 events.
[15:12:15.867] <TB1>     INFO: 2560 events read in total (244ms).
[15:12:15.867] <TB1>     INFO: Test took 1467ms.
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC9
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:12:15.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:12:15.870] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:16.377] <TB1>     INFO: Expecting 655360 events.
[15:12:28.127] <TB1>     INFO: 655360 events read in total (11035ms).
[15:12:28.138] <TB1>     INFO: Expecting 655360 events.
[15:12:39.711] <TB1>     INFO: 655360 events read in total (11001ms).
[15:12:39.726] <TB1>     INFO: Expecting 655360 events.
[15:12:51.272] <TB1>     INFO: 655360 events read in total (10981ms).
[15:12:51.292] <TB1>     INFO: Expecting 655360 events.
[15:13:02.954] <TB1>     INFO: 655360 events read in total (11103ms).
[15:13:02.980] <TB1>     INFO: Expecting 655360 events.
[15:13:14.554] <TB1>     INFO: 655360 events read in total (11020ms).
[15:13:14.582] <TB1>     INFO: Expecting 655360 events.
[15:13:26.226] <TB1>     INFO: 655360 events read in total (11091ms).
[15:13:26.258] <TB1>     INFO: Expecting 655360 events.
[15:13:37.802] <TB1>     INFO: 655360 events read in total (10996ms).
[15:13:37.839] <TB1>     INFO: Expecting 655360 events.
[15:13:49.362] <TB1>     INFO: 655360 events read in total (10980ms).
[15:13:49.403] <TB1>     INFO: Expecting 655360 events.
[15:14:01.110] <TB1>     INFO: 655360 events read in total (11166ms).
[15:14:01.156] <TB1>     INFO: Expecting 655360 events.
[15:14:12.795] <TB1>     INFO: 655360 events read in total (11103ms).
[15:14:12.844] <TB1>     INFO: Expecting 655360 events.
[15:14:24.536] <TB1>     INFO: 655360 events read in total (11165ms).
[15:14:24.590] <TB1>     INFO: Expecting 655360 events.
[15:14:36.202] <TB1>     INFO: 655360 events read in total (11085ms).
[15:14:36.259] <TB1>     INFO: Expecting 655360 events.
[15:14:47.879] <TB1>     INFO: 655360 events read in total (11093ms).
[15:14:47.942] <TB1>     INFO: Expecting 655360 events.
[15:14:59.578] <TB1>     INFO: 655360 events read in total (11110ms).
[15:14:59.645] <TB1>     INFO: Expecting 655360 events.
[15:15:11.237] <TB1>     INFO: 655360 events read in total (11065ms).
[15:15:11.310] <TB1>     INFO: Expecting 655360 events.
[15:15:22.994] <TB1>     INFO: 655360 events read in total (11158ms).
[15:15:23.070] <TB1>     INFO: Test took 187200ms.
[15:15:23.167] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:23.474] <TB1>     INFO: Expecting 655360 events.
[15:15:35.219] <TB1>     INFO: 655360 events read in total (11031ms).
[15:15:35.230] <TB1>     INFO: Expecting 655360 events.
[15:15:46.819] <TB1>     INFO: 655360 events read in total (11021ms).
[15:15:46.834] <TB1>     INFO: Expecting 655360 events.
[15:15:58.411] <TB1>     INFO: 655360 events read in total (11009ms).
[15:15:58.431] <TB1>     INFO: Expecting 655360 events.
[15:16:10.005] <TB1>     INFO: 655360 events read in total (11013ms).
[15:16:10.028] <TB1>     INFO: Expecting 655360 events.
[15:16:21.740] <TB1>     INFO: 655360 events read in total (11151ms).
[15:16:21.769] <TB1>     INFO: Expecting 655360 events.
[15:16:33.039] <TB1>     INFO: 655360 events read in total (10721ms).
[15:16:33.073] <TB1>     INFO: Expecting 655360 events.
[15:16:44.363] <TB1>     INFO: 655360 events read in total (10746ms).
[15:16:44.399] <TB1>     INFO: Expecting 655360 events.
[15:16:55.649] <TB1>     INFO: 655360 events read in total (10702ms).
[15:16:55.691] <TB1>     INFO: Expecting 655360 events.
[15:17:07.112] <TB1>     INFO: 655360 events read in total (10880ms).
[15:17:07.158] <TB1>     INFO: Expecting 655360 events.
[15:17:18.872] <TB1>     INFO: 655360 events read in total (11173ms).
[15:17:18.923] <TB1>     INFO: Expecting 655360 events.
[15:17:30.560] <TB1>     INFO: 655360 events read in total (11111ms).
[15:17:30.613] <TB1>     INFO: Expecting 655360 events.
[15:17:42.195] <TB1>     INFO: 655360 events read in total (11054ms).
[15:17:42.253] <TB1>     INFO: Expecting 655360 events.
[15:17:53.838] <TB1>     INFO: 655360 events read in total (11059ms).
[15:17:53.902] <TB1>     INFO: Expecting 655360 events.
[15:18:05.445] <TB1>     INFO: 655360 events read in total (11016ms).
[15:18:05.510] <TB1>     INFO: Expecting 655360 events.
[15:18:17.186] <TB1>     INFO: 655360 events read in total (11149ms).
[15:18:17.257] <TB1>     INFO: Expecting 655360 events.
[15:18:28.807] <TB1>     INFO: 655360 events read in total (11023ms).
[15:18:28.883] <TB1>     INFO: Test took 185716ms.
[15:18:29.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:18:29.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:18:29.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:18:29.068] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:18:29.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:18:29.069] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:18:29.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:18:29.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:18:29.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.071] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:18:29.071] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.071] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:18:29.071] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.072] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:18:29.072] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.072] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:18:29.072] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:18:29.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:18:29.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:18:29.073] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:18:29.074] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:18:29.074] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.081] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.088] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:18:29.095] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:18:29.101] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:18:29.108] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:18:29.115] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:18:29.122] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:18:29.129] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.135] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.142] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.149] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.156] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:18:29.163] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.170] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:18:29.176] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:18:29.183] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:18:29.190] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:18:29.197] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:18:29.204] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:18:29.210] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:18:29.217] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:18:29.224] <TB1>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:18:29.231] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.238] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.245] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.252] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.258] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.265] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.272] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.279] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.286] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:29.293] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:18:29.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C0.dat
[15:18:29.322] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C1.dat
[15:18:29.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C2.dat
[15:18:29.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C3.dat
[15:18:29.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C4.dat
[15:18:29.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C5.dat
[15:18:29.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C6.dat
[15:18:29.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C7.dat
[15:18:29.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C8.dat
[15:18:29.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C9.dat
[15:18:29.323] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C10.dat
[15:18:29.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C11.dat
[15:18:29.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C12.dat
[15:18:29.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C13.dat
[15:18:29.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C14.dat
[15:18:29.324] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C15.dat
[15:18:29.670] <TB1>     INFO: Expecting 41600 events.
[15:18:33.486] <TB1>     INFO: 41600 events read in total (3101ms).
[15:18:33.486] <TB1>     INFO: Test took 4160ms.
[15:18:34.139] <TB1>     INFO: Expecting 41600 events.
[15:18:37.967] <TB1>     INFO: 41600 events read in total (3113ms).
[15:18:37.967] <TB1>     INFO: Test took 4173ms.
[15:18:38.623] <TB1>     INFO: Expecting 41600 events.
[15:18:42.438] <TB1>     INFO: 41600 events read in total (3100ms).
[15:18:42.439] <TB1>     INFO: Test took 4167ms.
[15:18:42.746] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:42.877] <TB1>     INFO: Expecting 2560 events.
[15:18:43.835] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:43.835] <TB1>     INFO: Test took 1089ms.
[15:18:43.837] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:44.344] <TB1>     INFO: Expecting 2560 events.
[15:18:45.300] <TB1>     INFO: 2560 events read in total (241ms).
[15:18:45.301] <TB1>     INFO: Test took 1464ms.
[15:18:45.303] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:45.809] <TB1>     INFO: Expecting 2560 events.
[15:18:46.767] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:46.767] <TB1>     INFO: Test took 1464ms.
[15:18:46.769] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:47.276] <TB1>     INFO: Expecting 2560 events.
[15:18:48.234] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:48.235] <TB1>     INFO: Test took 1466ms.
[15:18:48.237] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:48.743] <TB1>     INFO: Expecting 2560 events.
[15:18:49.701] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:49.702] <TB1>     INFO: Test took 1465ms.
[15:18:49.703] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:50.210] <TB1>     INFO: Expecting 2560 events.
[15:18:51.168] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:51.168] <TB1>     INFO: Test took 1465ms.
[15:18:51.170] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:51.678] <TB1>     INFO: Expecting 2560 events.
[15:18:52.636] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:52.637] <TB1>     INFO: Test took 1467ms.
[15:18:52.639] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:53.145] <TB1>     INFO: Expecting 2560 events.
[15:18:54.103] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:54.103] <TB1>     INFO: Test took 1465ms.
[15:18:54.105] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:54.612] <TB1>     INFO: Expecting 2560 events.
[15:18:55.570] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:55.570] <TB1>     INFO: Test took 1465ms.
[15:18:55.573] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:56.079] <TB1>     INFO: Expecting 2560 events.
[15:18:57.037] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:57.037] <TB1>     INFO: Test took 1464ms.
[15:18:57.039] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:57.546] <TB1>     INFO: Expecting 2560 events.
[15:18:58.504] <TB1>     INFO: 2560 events read in total (244ms).
[15:18:58.504] <TB1>     INFO: Test took 1465ms.
[15:18:58.506] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:59.012] <TB1>     INFO: Expecting 2560 events.
[15:18:59.970] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:59.971] <TB1>     INFO: Test took 1465ms.
[15:18:59.973] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:00.479] <TB1>     INFO: Expecting 2560 events.
[15:19:01.438] <TB1>     INFO: 2560 events read in total (244ms).
[15:19:01.439] <TB1>     INFO: Test took 1466ms.
[15:19:01.441] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:01.947] <TB1>     INFO: Expecting 2560 events.
[15:19:02.905] <TB1>     INFO: 2560 events read in total (243ms).
[15:19:02.906] <TB1>     INFO: Test took 1466ms.
[15:19:02.908] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:03.414] <TB1>     INFO: Expecting 2560 events.
[15:19:04.372] <TB1>     INFO: 2560 events read in total (243ms).
[15:19:04.372] <TB1>     INFO: Test took 1465ms.
[15:19:04.374] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:04.881] <TB1>     INFO: Expecting 2560 events.
[15:19:05.839] <TB1>     INFO: 2560 events read in total (243ms).
[15:19:05.839] <TB1>     INFO: Test took 1465ms.
[15:19:05.842] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:06.349] <TB1>     INFO: Expecting 2560 events.
[15:19:07.307] <TB1>     INFO: 2560 events read in total (243ms).
[15:19:07.307] <TB1>     INFO: Test took 1465ms.
[15:19:07.310] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:07.816] <TB1>     INFO: Expecting 2560 events.
[15:19:08.772] <TB1>     INFO: 2560 events read in total (241ms).
[15:19:08.773] <TB1>     INFO: Test took 1463ms.
[15:19:08.775] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:09.281] <TB1>     INFO: Expecting 2560 events.
[15:19:10.239] <TB1>     INFO: 2560 events read in total (243ms).
[15:19:10.240] <TB1>     INFO: Test took 1466ms.
[15:19:10.241] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:10.748] <TB1>     INFO: Expecting 2560 events.
[15:19:11.705] <TB1>     INFO: 2560 events read in total (242ms).
[15:19:11.706] <TB1>     INFO: Test took 1465ms.
[15:19:11.707] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:12.214] <TB1>     INFO: Expecting 2560 events.
[15:19:13.171] <TB1>     INFO: 2560 events read in total (242ms).
[15:19:13.171] <TB1>     INFO: Test took 1464ms.
[15:19:13.174] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:13.680] <TB1>     INFO: Expecting 2560 events.
[15:19:14.638] <TB1>     INFO: 2560 events read in total (243ms).
[15:19:14.639] <TB1>     INFO: Test took 1465ms.
[15:19:14.641] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:15.146] <TB1>     INFO: Expecting 2560 events.
[15:19:16.102] <TB1>     INFO: 2560 events read in total (242ms).
[15:19:16.103] <TB1>     INFO: Test took 1462ms.
[15:19:16.106] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:16.611] <TB1>     INFO: Expecting 2560 events.
[15:19:17.570] <TB1>     INFO: 2560 events read in total (244ms).
[15:19:17.570] <TB1>     INFO: Test took 1465ms.
[15:19:17.572] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:18.079] <TB1>     INFO: Expecting 2560 events.
[15:19:19.035] <TB1>     INFO: 2560 events read in total (242ms).
[15:19:19.036] <TB1>     INFO: Test took 1464ms.
[15:19:19.037] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:19.544] <TB1>     INFO: Expecting 2560 events.
[15:19:20.500] <TB1>     INFO: 2560 events read in total (241ms).
[15:19:20.501] <TB1>     INFO: Test took 1464ms.
[15:19:20.503] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:21.010] <TB1>     INFO: Expecting 2560 events.
[15:19:21.966] <TB1>     INFO: 2560 events read in total (242ms).
[15:19:21.966] <TB1>     INFO: Test took 1463ms.
[15:19:21.968] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:22.474] <TB1>     INFO: Expecting 2560 events.
[15:19:23.431] <TB1>     INFO: 2560 events read in total (242ms).
[15:19:23.431] <TB1>     INFO: Test took 1463ms.
[15:19:23.433] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:23.940] <TB1>     INFO: Expecting 2560 events.
[15:19:24.897] <TB1>     INFO: 2560 events read in total (242ms).
[15:19:24.897] <TB1>     INFO: Test took 1464ms.
[15:19:24.899] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:25.406] <TB1>     INFO: Expecting 2560 events.
[15:19:26.364] <TB1>     INFO: 2560 events read in total (243ms).
[15:19:26.364] <TB1>     INFO: Test took 1465ms.
[15:19:26.366] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:26.873] <TB1>     INFO: Expecting 2560 events.
[15:19:27.831] <TB1>     INFO: 2560 events read in total (243ms).
[15:19:27.831] <TB1>     INFO: Test took 1465ms.
[15:19:27.833] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:28.340] <TB1>     INFO: Expecting 2560 events.
[15:19:29.296] <TB1>     INFO: 2560 events read in total (242ms).
[15:19:29.296] <TB1>     INFO: Test took 1463ms.
[15:19:30.315] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:19:30.315] <TB1>     INFO: PH scale (per ROC):    80  77  79  78  75  78  80  78  79  74  69  83  84  67  86  81
[15:19:30.315] <TB1>     INFO: PH offset (per ROC):  173 176 194 181 190 173 176 186 191 176 173 182 170 182 171 167
[15:19:30.484] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:19:30.487] <TB1>     INFO: ######################################################################
[15:19:30.487] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:19:30.487] <TB1>     INFO: ######################################################################
[15:19:30.487] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:19:30.500] <TB1>     INFO: scanning low vcal = 10
[15:19:30.841] <TB1>     INFO: Expecting 41600 events.
[15:19:34.570] <TB1>     INFO: 41600 events read in total (3014ms).
[15:19:34.571] <TB1>     INFO: Test took 4071ms.
[15:19:34.572] <TB1>     INFO: scanning low vcal = 20
[15:19:35.078] <TB1>     INFO: Expecting 41600 events.
[15:19:38.793] <TB1>     INFO: 41600 events read in total (3000ms).
[15:19:38.794] <TB1>     INFO: Test took 4222ms.
[15:19:38.797] <TB1>     INFO: scanning low vcal = 30
[15:19:39.301] <TB1>     INFO: Expecting 41600 events.
[15:19:43.030] <TB1>     INFO: 41600 events read in total (3014ms).
[15:19:43.031] <TB1>     INFO: Test took 4234ms.
[15:19:43.032] <TB1>     INFO: scanning low vcal = 40
[15:19:43.536] <TB1>     INFO: Expecting 41600 events.
[15:19:47.773] <TB1>     INFO: 41600 events read in total (3522ms).
[15:19:47.774] <TB1>     INFO: Test took 4742ms.
[15:19:47.777] <TB1>     INFO: scanning low vcal = 50
[15:19:48.197] <TB1>     INFO: Expecting 41600 events.
[15:19:52.454] <TB1>     INFO: 41600 events read in total (3542ms).
[15:19:52.456] <TB1>     INFO: Test took 4679ms.
[15:19:52.459] <TB1>     INFO: scanning low vcal = 60
[15:19:52.880] <TB1>     INFO: Expecting 41600 events.
[15:19:57.127] <TB1>     INFO: 41600 events read in total (3532ms).
[15:19:57.128] <TB1>     INFO: Test took 4669ms.
[15:19:57.132] <TB1>     INFO: scanning low vcal = 70
[15:19:57.556] <TB1>     INFO: Expecting 41600 events.
[15:20:01.841] <TB1>     INFO: 41600 events read in total (3570ms).
[15:20:01.842] <TB1>     INFO: Test took 4710ms.
[15:20:01.845] <TB1>     INFO: scanning low vcal = 80
[15:20:02.266] <TB1>     INFO: Expecting 41600 events.
[15:20:06.530] <TB1>     INFO: 41600 events read in total (3549ms).
[15:20:06.531] <TB1>     INFO: Test took 4686ms.
[15:20:06.534] <TB1>     INFO: scanning low vcal = 90
[15:20:06.957] <TB1>     INFO: Expecting 41600 events.
[15:20:11.203] <TB1>     INFO: 41600 events read in total (3531ms).
[15:20:11.204] <TB1>     INFO: Test took 4670ms.
[15:20:11.207] <TB1>     INFO: scanning low vcal = 100
[15:20:11.629] <TB1>     INFO: Expecting 41600 events.
[15:20:16.015] <TB1>     INFO: 41600 events read in total (3672ms).
[15:20:16.016] <TB1>     INFO: Test took 4809ms.
[15:20:16.019] <TB1>     INFO: scanning low vcal = 110
[15:20:16.442] <TB1>     INFO: Expecting 41600 events.
[15:20:20.695] <TB1>     INFO: 41600 events read in total (3538ms).
[15:20:20.695] <TB1>     INFO: Test took 4676ms.
[15:20:20.698] <TB1>     INFO: scanning low vcal = 120
[15:20:21.120] <TB1>     INFO: Expecting 41600 events.
[15:20:25.372] <TB1>     INFO: 41600 events read in total (3537ms).
[15:20:25.373] <TB1>     INFO: Test took 4675ms.
[15:20:25.376] <TB1>     INFO: scanning low vcal = 130
[15:20:25.799] <TB1>     INFO: Expecting 41600 events.
[15:20:30.090] <TB1>     INFO: 41600 events read in total (3576ms).
[15:20:30.091] <TB1>     INFO: Test took 4715ms.
[15:20:30.093] <TB1>     INFO: scanning low vcal = 140
[15:20:30.515] <TB1>     INFO: Expecting 41600 events.
[15:20:34.771] <TB1>     INFO: 41600 events read in total (3541ms).
[15:20:34.772] <TB1>     INFO: Test took 4678ms.
[15:20:34.775] <TB1>     INFO: scanning low vcal = 150
[15:20:35.195] <TB1>     INFO: Expecting 41600 events.
[15:20:39.446] <TB1>     INFO: 41600 events read in total (3536ms).
[15:20:39.447] <TB1>     INFO: Test took 4672ms.
[15:20:39.450] <TB1>     INFO: scanning low vcal = 160
[15:20:39.870] <TB1>     INFO: Expecting 41600 events.
[15:20:44.121] <TB1>     INFO: 41600 events read in total (3537ms).
[15:20:44.121] <TB1>     INFO: Test took 4671ms.
[15:20:44.124] <TB1>     INFO: scanning low vcal = 170
[15:20:44.546] <TB1>     INFO: Expecting 41600 events.
[15:20:48.793] <TB1>     INFO: 41600 events read in total (3533ms).
[15:20:48.793] <TB1>     INFO: Test took 4669ms.
[15:20:48.799] <TB1>     INFO: scanning low vcal = 180
[15:20:49.218] <TB1>     INFO: Expecting 41600 events.
[15:20:53.476] <TB1>     INFO: 41600 events read in total (3543ms).
[15:20:53.477] <TB1>     INFO: Test took 4678ms.
[15:20:53.479] <TB1>     INFO: scanning low vcal = 190
[15:20:53.903] <TB1>     INFO: Expecting 41600 events.
[15:20:58.181] <TB1>     INFO: 41600 events read in total (3563ms).
[15:20:58.181] <TB1>     INFO: Test took 4701ms.
[15:20:58.184] <TB1>     INFO: scanning low vcal = 200
[15:20:58.606] <TB1>     INFO: Expecting 41600 events.
[15:21:02.868] <TB1>     INFO: 41600 events read in total (3547ms).
[15:21:02.868] <TB1>     INFO: Test took 4684ms.
[15:21:02.871] <TB1>     INFO: scanning low vcal = 210
[15:21:03.294] <TB1>     INFO: Expecting 41600 events.
[15:21:07.538] <TB1>     INFO: 41600 events read in total (3529ms).
[15:21:07.539] <TB1>     INFO: Test took 4668ms.
[15:21:07.542] <TB1>     INFO: scanning low vcal = 220
[15:21:07.965] <TB1>     INFO: Expecting 41600 events.
[15:21:12.230] <TB1>     INFO: 41600 events read in total (3550ms).
[15:21:12.231] <TB1>     INFO: Test took 4689ms.
[15:21:12.235] <TB1>     INFO: scanning low vcal = 230
[15:21:12.655] <TB1>     INFO: Expecting 41600 events.
[15:21:16.923] <TB1>     INFO: 41600 events read in total (3554ms).
[15:21:16.924] <TB1>     INFO: Test took 4689ms.
[15:21:16.927] <TB1>     INFO: scanning low vcal = 240
[15:21:17.349] <TB1>     INFO: Expecting 41600 events.
[15:21:21.617] <TB1>     INFO: 41600 events read in total (3552ms).
[15:21:21.618] <TB1>     INFO: Test took 4691ms.
[15:21:21.621] <TB1>     INFO: scanning low vcal = 250
[15:21:22.044] <TB1>     INFO: Expecting 41600 events.
[15:21:26.329] <TB1>     INFO: 41600 events read in total (3570ms).
[15:21:26.329] <TB1>     INFO: Test took 4708ms.
[15:21:26.333] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:21:26.753] <TB1>     INFO: Expecting 41600 events.
[15:21:31.021] <TB1>     INFO: 41600 events read in total (3553ms).
[15:21:31.022] <TB1>     INFO: Test took 4689ms.
[15:21:31.025] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:21:31.445] <TB1>     INFO: Expecting 41600 events.
[15:21:35.709] <TB1>     INFO: 41600 events read in total (3549ms).
[15:21:35.710] <TB1>     INFO: Test took 4685ms.
[15:21:35.714] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:21:36.135] <TB1>     INFO: Expecting 41600 events.
[15:21:40.385] <TB1>     INFO: 41600 events read in total (3535ms).
[15:21:40.386] <TB1>     INFO: Test took 4672ms.
[15:21:40.389] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:21:40.812] <TB1>     INFO: Expecting 41600 events.
[15:21:45.065] <TB1>     INFO: 41600 events read in total (3538ms).
[15:21:45.065] <TB1>     INFO: Test took 4676ms.
[15:21:45.070] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:21:45.489] <TB1>     INFO: Expecting 41600 events.
[15:21:49.731] <TB1>     INFO: 41600 events read in total (3528ms).
[15:21:49.732] <TB1>     INFO: Test took 4662ms.
[15:21:50.284] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:21:50.286] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:21:50.287] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:21:50.287] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:21:50.287] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:21:50.287] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:21:50.287] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:21:50.288] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:21:50.288] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:21:50.288] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:21:50.288] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:21:50.288] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:21:50.289] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:21:50.289] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:21:50.289] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:21:50.289] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:21:50.289] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:22:28.836] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:22:28.836] <TB1>     INFO: non-linearity mean:  0.955 0.965 0.961 0.961 0.953 0.960 0.970 0.959 0.958 0.957 0.962 0.960 0.961 0.958 0.961 0.959
[15:22:28.836] <TB1>     INFO: non-linearity RMS:   0.006 0.004 0.005 0.006 0.006 0.005 0.003 0.005 0.006 0.006 0.005 0.005 0.004 0.007 0.004 0.005
[15:22:28.836] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:22:28.859] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:22:28.881] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:22:28.904] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:22:28.926] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:22:28.949] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:22:28.971] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:22:28.994] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:22:29.016] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:22:29.038] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:22:29.061] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:22:29.083] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:22:29.106] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:22:29.128] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:22:29.151] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:22:29.173] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-43_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:22:29.195] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:22:29.196] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:22:29.203] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:22:29.203] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:22:29.206] <TB1>     INFO: ######################################################################
[15:22:29.206] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:22:29.206] <TB1>     INFO: ######################################################################
[15:22:29.208] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:22:29.219] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:22:29.219] <TB1>     INFO:     run 1 of 1
[15:22:29.219] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:22:29.561] <TB1>     INFO: Expecting 3120000 events.
[15:23:21.247] <TB1>     INFO: 1333030 events read in total (50971ms).
[15:24:12.288] <TB1>     INFO: 2666000 events read in total (102012ms).
[15:24:29.829] <TB1>     INFO: 3120000 events read in total (119553ms).
[15:24:29.863] <TB1>     INFO: Test took 120645ms.
[15:24:29.926] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:30.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:31.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:32.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:34.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:24:35.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:24:37.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:24:38.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:24:40.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:41.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:42.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:44.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:45.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:47.100] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:48.505] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:49.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:51.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:52.682] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 384331776
[15:24:52.729] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:24:52.730] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.813, RMS = 1.04587
[15:24:52.730] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:52.730] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:24:52.730] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9938, RMS = 0.97367
[15:24:52.730] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:24:52.731] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:24:52.731] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2109, RMS = 0.969584
[15:24:52.731] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:24:52.731] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:24:52.731] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9613, RMS = 1.12626
[15:24:52.731] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:24:52.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:24:52.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5431, RMS = 0.789541
[15:24:52.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:24:52.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:24:52.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0389, RMS = 0.871156
[15:24:52.732] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:24:52.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:24:52.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6949, RMS = 0.832837
[15:24:52.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:24:52.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:24:52.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8466, RMS = 0.914943
[15:24:52.733] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:24:52.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:24:52.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3297, RMS = 0.848663
[15:24:52.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:52.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:24:52.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.524, RMS = 0.947793
[15:24:52.734] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:24:52.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:24:52.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6605, RMS = 1.66308
[15:24:52.735] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:24:52.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:24:52.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.35, RMS = 1.81729
[15:24:52.736] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:24:52.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:24:52.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8365, RMS = 0.863231
[15:24:52.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:52.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:24:52.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3355, RMS = 1.07978
[15:24:52.737] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:24:52.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:24:52.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.498, RMS = 1.10967
[15:24:52.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:24:52.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:24:52.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.696, RMS = 1.01109
[15:24:52.738] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:24:52.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:24:52.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2661, RMS = 1.27273
[15:24:52.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:24:52.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:24:52.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7406, RMS = 1.31912
[15:24:52.739] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:24:52.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:24:52.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1995, RMS = 0.90369
[15:24:52.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:24:52.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:24:52.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4481, RMS = 1.13986
[15:24:52.740] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:24:52.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:24:52.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1558, RMS = 1.02883
[15:24:52.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:52.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:24:52.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2995, RMS = 1.09337
[15:24:52.741] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:24:52.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:24:52.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7923, RMS = 0.92588
[15:24:52.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:24:52.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:24:52.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8686, RMS = 1.10869
[15:24:52.742] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:24:52.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:24:52.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3163, RMS = 1.44535
[15:24:52.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:52.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:24:52.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8196, RMS = 1.44398
[15:24:52.743] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:24:52.744] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:24:52.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4589, RMS = 0.975036
[15:24:52.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:24:52.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:24:52.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5545, RMS = 1.04472
[15:24:52.745] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:24:52.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:24:52.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.3584, RMS = 1.84666
[15:24:52.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:24:52.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:24:52.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0444, RMS = 1.93987
[15:24:52.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:24:52.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:24:52.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8314, RMS = 1.25897
[15:24:52.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:24:52.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:24:52.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.722, RMS = 1.48311
[15:24:52.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:24:52.750] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:24:52.750] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
[15:24:52.751] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:24:52.868] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:24:52.868] <TB1>     INFO: enter test to run
[15:24:52.868] <TB1>     INFO:   test:  no parameter change
[15:24:52.869] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 388.3mA
[15:24:52.870] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 480.7mA
[15:24:52.870] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[15:24:52.870] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:24:53.348] <TB1>    QUIET: Connection to board 26 closed.
[15:24:53.349] <TB1>     INFO: pXar: this is the end, my friend
[15:24:53.349] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
