# map_reduce_verilog
Still in progress
