m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/pknad/Documents/EEE333_verilog/half_adder_tutorial
vhomework2_1
Z0 !s110 1705204966
!i10b 1
!s100 2]_:W3FzDKgk_Wj;MBB@m2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IB4FYF0LP[ZNF=c8f;J7S^1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/pknad/Documents/EEE333_verilog/homework2
Z4 w1705204536
Z5 8C:/Users/pknad/Documents/EEE333_verilog/homework2/homework2.v
Z6 FC:/Users/pknad/Documents/EEE333_verilog/homework2/homework2.v
!i122 17
L0 3 4
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1705204966.000000
Z9 !s107 C:/Users/pknad/Documents/EEE333_verilog/homework2/homework2.v|
Z10 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/pknad/Documents/EEE333_verilog/homework2/homework2.v|
!i113 1
Z11 o-work work
Z12 tCvgOpt 0
vhomework2_2
R0
!i10b 1
!s100 _;M1UU0bNc9:=jml1:c^X2
R1
IbdnQb:7IoX_XM@12ZbJNR3
R2
R3
R4
R5
R6
!i122 17
L0 9 4
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vtest_hwk2
!s110 1705204538
!i10b 1
!s100 L8_N_?0M:Fz>Rkb6JWTVG2
R1
IVERDIiF8lJXFNE<:mni[[2
R2
R3
w1705202604
Z13 8C:/Users/pknad/Documents/EEE333_verilog/homework2/test_hwk2.v
Z14 FC:/Users/pknad/Documents/EEE333_verilog/homework2/test_hwk2.v
!i122 12
L0 2 17
R7
r1
!s85 0
31
!s108 1705204538.000000
!s107 C:/Users/pknad/Documents/EEE333_verilog/homework2/test_hwk2.v|
Z15 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/pknad/Documents/EEE333_verilog/homework2/test_hwk2.v|
!i113 1
R11
R12
vtest_hwk2_1
Z16 !s110 1705204967
!i10b 1
!s100 iBT2RBiSd2Pi:6<VFbQH30
R1
IBknk@2oW]]lj05S6KWLL:2
R2
R3
Z17 w1705204948
R13
R14
!i122 18
L0 3 17
R7
r1
!s85 0
31
Z18 !s108 1705204967.000000
Z19 !s107 C:/Users/pknad/Documents/EEE333_verilog/homework2/test_hwk2.v|
R15
!i113 1
R11
R12
vtest_hwk2_2
R16
!i10b 1
!s100 W_<^WE3jEcNnd=17;fJQ42
R1
IUC]`BB]]TUTkW:aemKW]>1
R2
R3
R17
R13
R14
!i122 18
L0 23 25
R7
r1
!s85 0
31
R18
R19
R15
!i113 1
R11
R12
