#ifndef __STATION_DMA_H
#define __STATION_DMA_H
#define STATION_DMA_BASE_ADDR 0x02000000
#define STATION_DMA_SYSTEM_CFG_WIDTH 64
#define STATION_DMA_SYSTEM_CFG_WIDTH_IN_BYTE 8
#define STATION_DMA_SYSTEM_CFG_OFFSET 0x000002d0
#define STATION_DMA_SYSTEM_CFG_ADDR 0x020002d0
#define STATION_DMA_SOFTWARE_INT_ORV32_WIDTH 64
#define STATION_DMA_SOFTWARE_INT_ORV32_WIDTH_IN_BYTE 8
#define STATION_DMA_SOFTWARE_INT_ORV32_OFFSET 0x00000000
#define STATION_DMA_SOFTWARE_INT_ORV32_ADDR 0x02000000
#define STATION_DMA_MTIMECMP_VP_0_WIDTH 64
#define STATION_DMA_MTIMECMP_VP_0_WIDTH_IN_BYTE 8
#define STATION_DMA_MTIMECMP_VP_0_OFFSET 0x00004000
#define STATION_DMA_MTIMECMP_VP_0_ADDR 0x02004000
#define STATION_DMA_MTIMECMP_VP_1_WIDTH 64
#define STATION_DMA_MTIMECMP_VP_1_WIDTH_IN_BYTE 8
#define STATION_DMA_MTIMECMP_VP_1_OFFSET 0x00004008
#define STATION_DMA_MTIMECMP_VP_1_ADDR 0x02004008
#define STATION_DMA_MTIMECMP_VP_2_WIDTH 64
#define STATION_DMA_MTIMECMP_VP_2_WIDTH_IN_BYTE 8
#define STATION_DMA_MTIMECMP_VP_2_OFFSET 0x00004010
#define STATION_DMA_MTIMECMP_VP_2_ADDR 0x02004010
#define STATION_DMA_MTIMECMP_VP_3_WIDTH 64
#define STATION_DMA_MTIMECMP_VP_3_WIDTH_IN_BYTE 8
#define STATION_DMA_MTIMECMP_VP_3_OFFSET 0x00004018
#define STATION_DMA_MTIMECMP_VP_3_ADDR 0x02004018
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_WIDTH 64
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_WIDTH_IN_BYTE 8
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_OFFSET__DEPTH_0 0x00000008
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_0 0x02000008
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_OFFSET__DEPTH_1 0x00000010
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_1 0x02000010
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_OFFSET__DEPTH_2 0x00000018
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_2 0x02000018
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_OFFSET__DEPTH_3 0x00000020
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_3 0x02000020
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_WIDTH 64
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_WIDTH_IN_BYTE 8
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_OFFSET__DEPTH_0 0x00000028
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_0 0x02000028
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_OFFSET__DEPTH_1 0x00000030
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_1 0x02000030
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_OFFSET__DEPTH_2 0x00000038
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_2 0x02000038
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_OFFSET__DEPTH_3 0x00000040
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_3 0x02000040
#define STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_WIDTH 64
#define STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_WIDTH_IN_BYTE 8
#define STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_OFFSET__DEPTH_0 0x00000048
#define STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_ADDR__DEPTH_0 0x02000048
#define STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_OFFSET__DEPTH_1 0x00000050
#define STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_ADDR__DEPTH_1 0x02000050
#define STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_OFFSET__DEPTH_2 0x00000058
#define STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_ADDR__DEPTH_2 0x02000058
#define STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_OFFSET__DEPTH_3 0x00000060
#define STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_ADDR__DEPTH_3 0x02000060
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_WIDTH 64
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_WIDTH_IN_BYTE 8
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_OFFSET__DEPTH_0 0x00000068
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_0 0x02000068
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_OFFSET__DEPTH_1 0x00000070
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_1 0x02000070
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_OFFSET__DEPTH_2 0x00000078
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_2 0x02000078
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_OFFSET__DEPTH_3 0x00000080
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_3 0x02000080
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_WIDTH 64
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_WIDTH_IN_BYTE 8
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_OFFSET__DEPTH_0 0x00000088
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_0 0x02000088
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_OFFSET__DEPTH_1 0x00000090
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_1 0x02000090
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_OFFSET__DEPTH_2 0x00000098
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_2 0x02000098
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_OFFSET__DEPTH_3 0x000000a0
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_3 0x020000a0
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_WIDTH 64
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_WIDTH_IN_BYTE 8
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_OFFSET__DEPTH_0 0x000000a8
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_0 0x020000a8
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_OFFSET__DEPTH_1 0x000000b0
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_1 0x020000b0
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_OFFSET__DEPTH_2 0x000000b8
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_2 0x020000b8
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_OFFSET__DEPTH_3 0x000000c0
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_3 0x020000c0
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_WIDTH 64
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_WIDTH_IN_BYTE 8
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_OFFSET__DEPTH_0 0x000000c8
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_0 0x020000c8
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_OFFSET__DEPTH_1 0x000000d0
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_1 0x020000d0
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_OFFSET__DEPTH_2 0x000000d8
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_2 0x020000d8
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_OFFSET__DEPTH_3 0x000000e0
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_3 0x020000e0
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_WIDTH 64
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_WIDTH_IN_BYTE 8
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_OFFSET__DEPTH_0 0x000000e8
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_0 0x020000e8
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_OFFSET__DEPTH_1 0x000000f0
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_1 0x020000f0
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_OFFSET__DEPTH_2 0x000000f8
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_2 0x020000f8
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_OFFSET__DEPTH_3 0x00000100
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_3 0x02000100
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_WIDTH 64
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_WIDTH_IN_BYTE 8
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_OFFSET__DEPTH_0 0x00000108
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_0 0x02000108
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_OFFSET__DEPTH_1 0x00000110
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_1 0x02000110
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_OFFSET__DEPTH_2 0x00000118
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_2 0x02000118
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_OFFSET__DEPTH_3 0x00000120
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_3 0x02000120
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_WIDTH 64
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_WIDTH_IN_BYTE 8
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_OFFSET__DEPTH_0 0x00000128
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_0 0x02000128
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_OFFSET__DEPTH_1 0x00000130
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_1 0x02000130
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_OFFSET__DEPTH_2 0x00000138
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_2 0x02000138
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_OFFSET__DEPTH_3 0x00000140
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_3 0x02000140
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_WIDTH 64
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_WIDTH_IN_BYTE 8
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_OFFSET__DEPTH_0 0x00000148
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_0 0x02000148
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_OFFSET__DEPTH_1 0x00000150
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_1 0x02000150
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_OFFSET__DEPTH_2 0x00000158
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_2 0x02000158
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_OFFSET__DEPTH_3 0x00000160
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_3 0x02000160
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_WIDTH 64
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_WIDTH_IN_BYTE 8
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_OFFSET__DEPTH_0 0x00000168
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_0 0x02000168
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_OFFSET__DEPTH_1 0x00000170
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_1 0x02000170
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_OFFSET__DEPTH_2 0x00000178
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_2 0x02000178
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_OFFSET__DEPTH_3 0x00000180
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_3 0x02000180
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_WIDTH 64
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_WIDTH_IN_BYTE 8
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_OFFSET__DEPTH_0 0x00000188
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_ADDR__DEPTH_0 0x02000188
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_OFFSET__DEPTH_1 0x00000190
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_ADDR__DEPTH_1 0x02000190
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_OFFSET__DEPTH_2 0x00000198
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_ADDR__DEPTH_2 0x02000198
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_OFFSET__DEPTH_3 0x000001a0
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_ADDR__DEPTH_3 0x020001a0
#define STATION_DMA_DMA_DEBUG_ADDR_WIDTH 64
#define STATION_DMA_DMA_DEBUG_ADDR_WIDTH_IN_BYTE 8
#define STATION_DMA_DMA_DEBUG_ADDR_OFFSET 0x000001a8
#define STATION_DMA_DMA_DEBUG_ADDR_ADDR 0x020001a8
#define STATION_DMA_DMA_DEBUG_REQ_TYPE_WIDTH 64
#define STATION_DMA_DMA_DEBUG_REQ_TYPE_WIDTH_IN_BYTE 8
#define STATION_DMA_DMA_DEBUG_REQ_TYPE_OFFSET 0x000001b0
#define STATION_DMA_DMA_DEBUG_REQ_TYPE_ADDR 0x020001b0
#define STATION_DMA_DMA_DEBUG_WR_DATA_WIDTH 64
#define STATION_DMA_DMA_DEBUG_WR_DATA_WIDTH_IN_BYTE 8
#define STATION_DMA_DMA_DEBUG_WR_DATA_OFFSET 0x000001b8
#define STATION_DMA_DMA_DEBUG_WR_DATA_ADDR 0x020001b8
#define STATION_DMA_DMA_DEBUG_RD_DATA_WIDTH 64
#define STATION_DMA_DMA_DEBUG_RD_DATA_WIDTH_IN_BYTE 8
#define STATION_DMA_DMA_DEBUG_RD_DATA_OFFSET 0x000001c0
#define STATION_DMA_DMA_DEBUG_RD_DATA_ADDR 0x020001c0
#define STATION_DMA_MTIME_WIDTH 64
#define STATION_DMA_MTIME_WIDTH_IN_BYTE 8
#define STATION_DMA_MTIME_OFFSET 0x0000bff8
#define STATION_DMA_MTIME_ADDR 0x0200bff8
#define STATION_DMA_S2DFT_MBIST_ERROR_LOG_HI_WIDTH 64
#define STATION_DMA_S2DFT_MBIST_ERROR_LOG_HI_WIDTH_IN_BYTE 8
#define STATION_DMA_S2DFT_MBIST_ERROR_LOG_HI_OFFSET 0x000001c8
#define STATION_DMA_S2DFT_MBIST_ERROR_LOG_HI_ADDR 0x020001c8
#define STATION_DMA_S2DFT_MBIST_ERROR_LOG_LO_WIDTH 64
#define STATION_DMA_S2DFT_MBIST_ERROR_LOG_LO_WIDTH_IN_BYTE 8
#define STATION_DMA_S2DFT_MBIST_ERROR_LOG_LO_OFFSET 0x000001d0
#define STATION_DMA_S2DFT_MBIST_ERROR_LOG_LO_ADDR 0x020001d0
#define STATION_DMA_DMA_THREAD0_DATA_AVAIL_SRC_SEL_WIDTH 4
#define STATION_DMA_DMA_THREAD0_DATA_AVAIL_SRC_SEL_WIDTH_IN_BYTE 1
#define STATION_DMA_DMA_THREAD0_DATA_AVAIL_SRC_SEL_OFFSET 0x000001d8
#define STATION_DMA_DMA_THREAD0_DATA_AVAIL_SRC_SEL_ADDR 0x020001d8
#define STATION_DMA_DMA_THREAD1_DATA_AVAIL_SRC_SEL_WIDTH 4
#define STATION_DMA_DMA_THREAD1_DATA_AVAIL_SRC_SEL_WIDTH_IN_BYTE 1
#define STATION_DMA_DMA_THREAD1_DATA_AVAIL_SRC_SEL_OFFSET 0x000001e0
#define STATION_DMA_DMA_THREAD1_DATA_AVAIL_SRC_SEL_ADDR 0x020001e0
#define STATION_DMA_DMA_THREAD2_DATA_AVAIL_SRC_SEL_WIDTH 4
#define STATION_DMA_DMA_THREAD2_DATA_AVAIL_SRC_SEL_WIDTH_IN_BYTE 1
#define STATION_DMA_DMA_THREAD2_DATA_AVAIL_SRC_SEL_OFFSET 0x000001e8
#define STATION_DMA_DMA_THREAD2_DATA_AVAIL_SRC_SEL_ADDR 0x020001e8
#define STATION_DMA_DMA_THREAD3_DATA_AVAIL_SRC_SEL_WIDTH 4
#define STATION_DMA_DMA_THREAD3_DATA_AVAIL_SRC_SEL_WIDTH_IN_BYTE 1
#define STATION_DMA_DMA_THREAD3_DATA_AVAIL_SRC_SEL_OFFSET 0x000001f0
#define STATION_DMA_DMA_THREAD3_DATA_AVAIL_SRC_SEL_ADDR 0x020001f0
#define STATION_DMA_MTIME_EN_WIDTH 1
#define STATION_DMA_MTIME_EN_WIDTH_IN_BYTE 1
#define STATION_DMA_MTIME_EN_OFFSET 0x000001f8
#define STATION_DMA_MTIME_EN_ADDR 0x020001f8
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_WIDTH 1
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_WIDTH_IN_BYTE 1
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_OFFSET__DEPTH_0 0x00000200
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_0 0x02000200
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_OFFSET__DEPTH_1 0x00000208
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_1 0x02000208
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_OFFSET__DEPTH_2 0x00000210
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_2 0x02000210
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_OFFSET__DEPTH_3 0x00000218
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_3 0x02000218
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_WIDTH 1
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_WIDTH_IN_BYTE 1
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_OFFSET__DEPTH_0 0x00000220
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_ADDR__DEPTH_0 0x02000220
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_OFFSET__DEPTH_1 0x00000228
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_ADDR__DEPTH_1 0x02000228
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_OFFSET__DEPTH_2 0x00000230
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_ADDR__DEPTH_2 0x02000230
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_OFFSET__DEPTH_3 0x00000238
#define STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_ADDR__DEPTH_3 0x02000238
#define STATION_DMA_DMA_THREAD_IDLE_WIDTH 1
#define STATION_DMA_DMA_THREAD_IDLE_WIDTH_IN_BYTE 1
#define STATION_DMA_DMA_THREAD_IDLE_OFFSET__DEPTH_0 0x00000240
#define STATION_DMA_DMA_THREAD_IDLE_ADDR__DEPTH_0 0x02000240
#define STATION_DMA_DMA_THREAD_IDLE_OFFSET__DEPTH_1 0x00000248
#define STATION_DMA_DMA_THREAD_IDLE_ADDR__DEPTH_1 0x02000248
#define STATION_DMA_DMA_THREAD_IDLE_OFFSET__DEPTH_2 0x00000250
#define STATION_DMA_DMA_THREAD_IDLE_ADDR__DEPTH_2 0x02000250
#define STATION_DMA_DMA_THREAD_IDLE_OFFSET__DEPTH_3 0x00000258
#define STATION_DMA_DMA_THREAD_IDLE_ADDR__DEPTH_3 0x02000258
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_WIDTH 1
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_WIDTH_IN_BYTE 1
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_OFFSET__DEPTH_0 0x00000260
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_0 0x02000260
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_OFFSET__DEPTH_1 0x00000268
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_1 0x02000268
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_OFFSET__DEPTH_2 0x00000270
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_2 0x02000270
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_OFFSET__DEPTH_3 0x00000278
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_3 0x02000278
#define STATION_DMA_DMA_THREAD_CMD_VLD_WIDTH 1
#define STATION_DMA_DMA_THREAD_CMD_VLD_WIDTH_IN_BYTE 1
#define STATION_DMA_DMA_THREAD_CMD_VLD_OFFSET__DEPTH_0 0x00000280
#define STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_0 0x02000280
#define STATION_DMA_DMA_THREAD_CMD_VLD_OFFSET__DEPTH_1 0x00000288
#define STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_1 0x02000288
#define STATION_DMA_DMA_THREAD_CMD_VLD_OFFSET__DEPTH_2 0x00000290
#define STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_2 0x02000290
#define STATION_DMA_DMA_THREAD_CMD_VLD_OFFSET__DEPTH_3 0x00000298
#define STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_3 0x02000298
#define STATION_DMA_B2S_THREAD0_INTR_WIDTH 1
#define STATION_DMA_B2S_THREAD0_INTR_WIDTH_IN_BYTE 1
#define STATION_DMA_B2S_THREAD0_INTR_OFFSET 0x000002a0
#define STATION_DMA_B2S_THREAD0_INTR_ADDR 0x020002a0
#define STATION_DMA_B2S_THREAD1_INTR_WIDTH 1
#define STATION_DMA_B2S_THREAD1_INTR_WIDTH_IN_BYTE 1
#define STATION_DMA_B2S_THREAD1_INTR_OFFSET 0x000002a8
#define STATION_DMA_B2S_THREAD1_INTR_ADDR 0x020002a8
#define STATION_DMA_B2S_THREAD2_INTR_WIDTH 1
#define STATION_DMA_B2S_THREAD2_INTR_WIDTH_IN_BYTE 1
#define STATION_DMA_B2S_THREAD2_INTR_OFFSET 0x000002b0
#define STATION_DMA_B2S_THREAD2_INTR_ADDR 0x020002b0
#define STATION_DMA_B2S_THREAD3_INTR_WIDTH 1
#define STATION_DMA_B2S_THREAD3_INTR_WIDTH_IN_BYTE 1
#define STATION_DMA_B2S_THREAD3_INTR_OFFSET 0x000002b8
#define STATION_DMA_B2S_THREAD3_INTR_ADDR 0x020002b8
#define STATION_DMA_S2DFT_MBIST_DONE_WIDTH 1
#define STATION_DMA_S2DFT_MBIST_DONE_WIDTH_IN_BYTE 1
#define STATION_DMA_S2DFT_MBIST_DONE_OFFSET 0x000002c0
#define STATION_DMA_S2DFT_MBIST_DONE_ADDR 0x020002c0
#define STATION_DMA_S2DFT_MBIST_FUNC_EN_WIDTH 1
#define STATION_DMA_S2DFT_MBIST_FUNC_EN_WIDTH_IN_BYTE 1
#define STATION_DMA_S2DFT_MBIST_FUNC_EN_OFFSET 0x000002c8
#define STATION_DMA_S2DFT_MBIST_FUNC_EN_ADDR 0x020002c8


#ifdef USE_STATION_ENUM_ARRAY
enum station_dma_addr_enum {
  station_dma_system_cfg_addr_enum = 0x020002d0,
  station_dma_software_int_orv32_addr_enum = 0x02000000,
  station_dma_mtimecmp_vp_0_addr_enum = 0x02004000,
  station_dma_mtimecmp_vp_1_addr_enum = 0x02004008,
  station_dma_mtimecmp_vp_2_addr_enum = 0x02004010,
  station_dma_mtimecmp_vp_3_addr_enum = 0x02004018,
  station_dma_s2b_dma_thread_src_addr_addr__depth_0_enum = 0x02000008,
  station_dma_s2b_dma_thread_src_addr_addr__depth_1_enum = 0x02000010,
  station_dma_s2b_dma_thread_src_addr_addr__depth_2_enum = 0x02000018,
  station_dma_s2b_dma_thread_src_addr_addr__depth_3_enum = 0x02000020,
  station_dma_s2b_dma_thread_dst_addr_addr__depth_0_enum = 0x02000028,
  station_dma_s2b_dma_thread_dst_addr_addr__depth_1_enum = 0x02000030,
  station_dma_s2b_dma_thread_dst_addr_addr__depth_2_enum = 0x02000038,
  station_dma_s2b_dma_thread_dst_addr_addr__depth_3_enum = 0x02000040,
  station_dma_s2b_dma_thread_outstanding_limit_less_1_addr__depth_0_enum = 0x02000048,
  station_dma_s2b_dma_thread_outstanding_limit_less_1_addr__depth_1_enum = 0x02000050,
  station_dma_s2b_dma_thread_outstanding_limit_less_1_addr__depth_2_enum = 0x02000058,
  station_dma_s2b_dma_thread_outstanding_limit_less_1_addr__depth_3_enum = 0x02000060,
  station_dma_s2b_dma_thread_use_8b_align_addr__depth_0_enum = 0x02000068,
  station_dma_s2b_dma_thread_use_8b_align_addr__depth_1_enum = 0x02000070,
  station_dma_s2b_dma_thread_use_8b_align_addr__depth_2_enum = 0x02000078,
  station_dma_s2b_dma_thread_use_8b_align_addr__depth_3_enum = 0x02000080,
  station_dma_s2b_dma_thread_rpt_cnt_less_1_addr__depth_0_enum = 0x02000088,
  station_dma_s2b_dma_thread_rpt_cnt_less_1_addr__depth_1_enum = 0x02000090,
  station_dma_s2b_dma_thread_rpt_cnt_less_1_addr__depth_2_enum = 0x02000098,
  station_dma_s2b_dma_thread_rpt_cnt_less_1_addr__depth_3_enum = 0x020000a0,
  station_dma_s2b_dma_thread_length_in_bytes_addr__depth_0_enum = 0x020000a8,
  station_dma_s2b_dma_thread_length_in_bytes_addr__depth_1_enum = 0x020000b0,
  station_dma_s2b_dma_thread_length_in_bytes_addr__depth_2_enum = 0x020000b8,
  station_dma_s2b_dma_thread_length_in_bytes_addr__depth_3_enum = 0x020000c0,
  station_dma_s2b_dma_thread_cbuf_size_addr__depth_0_enum = 0x020000c8,
  station_dma_s2b_dma_thread_cbuf_size_addr__depth_1_enum = 0x020000d0,
  station_dma_s2b_dma_thread_cbuf_size_addr__depth_2_enum = 0x020000d8,
  station_dma_s2b_dma_thread_cbuf_size_addr__depth_3_enum = 0x020000e0,
  station_dma_s2b_dma_thread_cbuf_thold_addr__depth_0_enum = 0x020000e8,
  station_dma_s2b_dma_thread_cbuf_thold_addr__depth_1_enum = 0x020000f0,
  station_dma_s2b_dma_thread_cbuf_thold_addr__depth_2_enum = 0x020000f8,
  station_dma_s2b_dma_thread_cbuf_thold_addr__depth_3_enum = 0x02000100,
  station_dma_dma_thread_cbuf_rp_addr_addr__depth_0_enum = 0x02000108,
  station_dma_dma_thread_cbuf_rp_addr_addr__depth_1_enum = 0x02000110,
  station_dma_dma_thread_cbuf_rp_addr_addr__depth_2_enum = 0x02000118,
  station_dma_dma_thread_cbuf_rp_addr_addr__depth_3_enum = 0x02000120,
  station_dma_dma_thread_cbuf_wp_addr_addr__depth_0_enum = 0x02000128,
  station_dma_dma_thread_cbuf_wp_addr_addr__depth_1_enum = 0x02000130,
  station_dma_dma_thread_cbuf_wp_addr_addr__depth_2_enum = 0x02000138,
  station_dma_dma_thread_cbuf_wp_addr_addr__depth_3_enum = 0x02000140,
  station_dma_s2b_dma_thread_gather_grpdepth_addr__depth_0_enum = 0x02000148,
  station_dma_s2b_dma_thread_gather_grpdepth_addr__depth_1_enum = 0x02000150,
  station_dma_s2b_dma_thread_gather_grpdepth_addr__depth_2_enum = 0x02000158,
  station_dma_s2b_dma_thread_gather_grpdepth_addr__depth_3_enum = 0x02000160,
  station_dma_s2b_dma_thread_gather_stride_addr__depth_0_enum = 0x02000168,
  station_dma_s2b_dma_thread_gather_stride_addr__depth_1_enum = 0x02000170,
  station_dma_s2b_dma_thread_gather_stride_addr__depth_2_enum = 0x02000178,
  station_dma_s2b_dma_thread_gather_stride_addr__depth_3_enum = 0x02000180,
  station_dma_s2b_dma_thread_push_mode_dst_size_addr__depth_0_enum = 0x02000188,
  station_dma_s2b_dma_thread_push_mode_dst_size_addr__depth_1_enum = 0x02000190,
  station_dma_s2b_dma_thread_push_mode_dst_size_addr__depth_2_enum = 0x02000198,
  station_dma_s2b_dma_thread_push_mode_dst_size_addr__depth_3_enum = 0x020001a0,
  station_dma_dma_debug_addr_addr_enum = 0x020001a8,
  station_dma_dma_debug_req_type_addr_enum = 0x020001b0,
  station_dma_dma_debug_wr_data_addr_enum = 0x020001b8,
  station_dma_dma_debug_rd_data_addr_enum = 0x020001c0,
  station_dma_mtime_addr_enum = 0x0200bff8,
  station_dma_s2dft_mbist_error_log_hi_addr_enum = 0x020001c8,
  station_dma_s2dft_mbist_error_log_lo_addr_enum = 0x020001d0,
  station_dma_dma_thread0_data_avail_src_sel_addr_enum = 0x020001d8,
  station_dma_dma_thread1_data_avail_src_sel_addr_enum = 0x020001e0,
  station_dma_dma_thread2_data_avail_src_sel_addr_enum = 0x020001e8,
  station_dma_dma_thread3_data_avail_src_sel_addr_enum = 0x020001f0,
  station_dma_mtime_en_addr_enum = 0x020001f8,
  station_dma_s2b_dma_thread_cbuf_mode_addr__depth_0_enum = 0x02000200,
  station_dma_s2b_dma_thread_cbuf_mode_addr__depth_1_enum = 0x02000208,
  station_dma_s2b_dma_thread_cbuf_mode_addr__depth_2_enum = 0x02000210,
  station_dma_s2b_dma_thread_cbuf_mode_addr__depth_3_enum = 0x02000218,
  station_dma_s2b_dma_thread_push_mode_addr__depth_0_enum = 0x02000220,
  station_dma_s2b_dma_thread_push_mode_addr__depth_1_enum = 0x02000228,
  station_dma_s2b_dma_thread_push_mode_addr__depth_2_enum = 0x02000230,
  station_dma_s2b_dma_thread_push_mode_addr__depth_3_enum = 0x02000238,
  station_dma_dma_thread_idle_addr__depth_0_enum = 0x02000240,
  station_dma_dma_thread_idle_addr__depth_1_enum = 0x02000248,
  station_dma_dma_thread_idle_addr__depth_2_enum = 0x02000250,
  station_dma_dma_thread_idle_addr__depth_3_enum = 0x02000258,
  station_dma_dma_thread_cbuf_full_seen_addr__depth_0_enum = 0x02000260,
  station_dma_dma_thread_cbuf_full_seen_addr__depth_1_enum = 0x02000268,
  station_dma_dma_thread_cbuf_full_seen_addr__depth_2_enum = 0x02000270,
  station_dma_dma_thread_cbuf_full_seen_addr__depth_3_enum = 0x02000278,
  station_dma_dma_thread_cmd_vld_addr__depth_0_enum = 0x02000280,
  station_dma_dma_thread_cmd_vld_addr__depth_1_enum = 0x02000288,
  station_dma_dma_thread_cmd_vld_addr__depth_2_enum = 0x02000290,
  station_dma_dma_thread_cmd_vld_addr__depth_3_enum = 0x02000298,
  station_dma_b2s_thread0_intr_addr_enum = 0x020002a0,
  station_dma_b2s_thread1_intr_addr_enum = 0x020002a8,
  station_dma_b2s_thread2_intr_addr_enum = 0x020002b0,
  station_dma_b2s_thread3_intr_addr_enum = 0x020002b8,
  station_dma_s2dft_mbist_done_addr_enum = 0x020002c0,
  station_dma_s2dft_mbist_func_en_addr_enum = 0x020002c8};
static char station_dma_addr_name_array[96][128] = {
  "STATION_DMA_SYSTEM_CFG_ADDR_ENUM",
  "STATION_DMA_SOFTWARE_INT_ORV32_ADDR_ENUM",
  "STATION_DMA_MTIMECMP_VP_0_ADDR_ENUM",
  "STATION_DMA_MTIMECMP_VP_1_ADDR_ENUM",
  "STATION_DMA_MTIMECMP_VP_2_ADDR_ENUM",
  "STATION_DMA_MTIMECMP_VP_3_ADDR_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_OUTSTANDING_LIMIT_LESS_1_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_DST_SIZE_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_DMA_DEBUG_ADDR_ADDR_ENUM",
  "STATION_DMA_DMA_DEBUG_REQ_TYPE_ADDR_ENUM",
  "STATION_DMA_DMA_DEBUG_WR_DATA_ADDR_ENUM",
  "STATION_DMA_DMA_DEBUG_RD_DATA_ADDR_ENUM",
  "STATION_DMA_MTIME_ADDR_ENUM",
  "STATION_DMA_S2DFT_MBIST_ERROR_LOG_HI_ADDR_ENUM",
  "STATION_DMA_S2DFT_MBIST_ERROR_LOG_LO_ADDR_ENUM",
  "STATION_DMA_DMA_THREAD0_DATA_AVAIL_SRC_SEL_ADDR_ENUM",
  "STATION_DMA_DMA_THREAD1_DATA_AVAIL_SRC_SEL_ADDR_ENUM",
  "STATION_DMA_DMA_THREAD2_DATA_AVAIL_SRC_SEL_ADDR_ENUM",
  "STATION_DMA_DMA_THREAD3_DATA_AVAIL_SRC_SEL_ADDR_ENUM",
  "STATION_DMA_MTIME_EN_ADDR_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_S2B_DMA_THREAD_PUSH_MODE_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_DMA_THREAD_IDLE_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_DMA_THREAD_IDLE_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_DMA_THREAD_IDLE_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_DMA_THREAD_IDLE_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_0_ENUM",
  "STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_1_ENUM",
  "STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_2_ENUM",
  "STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_3_ENUM",
  "STATION_DMA_B2S_THREAD0_INTR_ADDR_ENUM",
  "STATION_DMA_B2S_THREAD1_INTR_ADDR_ENUM",
  "STATION_DMA_B2S_THREAD2_INTR_ADDR_ENUM",
  "STATION_DMA_B2S_THREAD3_INTR_ADDR_ENUM",
  "STATION_DMA_S2DFT_MBIST_DONE_ADDR_ENUM",
  "STATION_DMA_S2DFT_MBIST_FUNC_EN_ADDR_ENUM"};
static uint64_t station_dma_addr_array[96] = {
  0x020002d0,
  0x02000000,
  0x02004000,
  0x02004008,
  0x02004010,
  0x02004018,
  0x02000008,
  0x02000010,
  0x02000018,
  0x02000020,
  0x02000028,
  0x02000030,
  0x02000038,
  0x02000040,
  0x02000048,
  0x02000050,
  0x02000058,
  0x02000060,
  0x02000068,
  0x02000070,
  0x02000078,
  0x02000080,
  0x02000088,
  0x02000090,
  0x02000098,
  0x020000a0,
  0x020000a8,
  0x020000b0,
  0x020000b8,
  0x020000c0,
  0x020000c8,
  0x020000d0,
  0x020000d8,
  0x020000e0,
  0x020000e8,
  0x020000f0,
  0x020000f8,
  0x02000100,
  0x02000108,
  0x02000110,
  0x02000118,
  0x02000120,
  0x02000128,
  0x02000130,
  0x02000138,
  0x02000140,
  0x02000148,
  0x02000150,
  0x02000158,
  0x02000160,
  0x02000168,
  0x02000170,
  0x02000178,
  0x02000180,
  0x02000188,
  0x02000190,
  0x02000198,
  0x020001a0,
  0x020001a8,
  0x020001b0,
  0x020001b8,
  0x020001c0,
  0x0200bff8,
  0x020001c8,
  0x020001d0,
  0x020001d8,
  0x020001e0,
  0x020001e8,
  0x020001f0,
  0x020001f8,
  0x02000200,
  0x02000208,
  0x02000210,
  0x02000218,
  0x02000220,
  0x02000228,
  0x02000230,
  0x02000238,
  0x02000240,
  0x02000248,
  0x02000250,
  0x02000258,
  0x02000260,
  0x02000268,
  0x02000270,
  0x02000278,
  0x02000280,
  0x02000288,
  0x02000290,
  0x02000298,
  0x020002a0,
  0x020002a8,
  0x020002b0,
  0x020002b8,
  0x020002c0,
  0x020002c8};
#endif

#endif
