
 Memory Subsystem starting...

==================================================
Loading instruction cache from: [test/test3.txt]
Whole line string: [WRITE 0001010010 abc]
Operation string: [WRITE]
Instruction data 2097153
Instruction loaded into register 2097153

Whole line string: [READ 0001010010 000000]
Operation string: [READ]
Instruction data 1050627
Instruction loaded into register 1050627

Whole line string: [WRITE 0001010010 abcd]
Operation string: [WRITE]
Instruction data 2101253
Instruction loaded into register 2101253

Whole line string: [READ 0001010010 000000]
Operation string: [READ]
Instruction data 1054727
Instruction loaded into register 1054727

==================================================

Beginning clock cycle 0
CPU to L1C: CPUWrite(0001010010) Data(abc)
L1C to L2C: Miss, Write(0001010010)
L2C to MEM: Miss, Write(0001010010)
Beginning clock cycle 1
CPU to L1C: CPURead(0001010010)
Beginning clock cycle 2
CPU to L1C: CPUWrite(0001010010) Data(abcd)
Beginning clock cycle 3
CPU to L1C: CPURead(0001010010)
Beginning clock cycle 4
Beginning clock cycle 5
Beginning clock cycle 6
Beginning clock cycle 7
Beginning clock cycle 8
Beginning clock cycle 9
Beginning clock cycle 10
Beginning clock cycle 11
Beginning clock cycle 12
Beginning clock cycle 13
Beginning clock cycle 14
Beginning clock cycle 15
Beginning clock cycle 16
Beginning clock cycle 17
MEM to L2C: Data(0001010010)
Beginning clock cycle 18
L2C To L1C: Data(0001010010)
L2C To L2D: Data(0001010010)
Beginning clock cycle 19
L1C To L1D: Data(0001010010)
Beginning clock cycle 20
L1C to L1D: Hit, Write (0001010010)
Beginning clock cycle 21
L1C to L1D: Hit, Read(0001010010)
L1D To L1C: Data(0001010010)
Beginning clock cycle 22
L1C To CPU: Data(0001010010)
L1C to L1D: Hit, Write (0001010010)
Beginning clock cycle 23
CPU: address: (0001010010) value: abc
L1C to L1D: Hit, Read(0001010010)
L1D To L1C: Data(0001010010)
Beginning clock cycle 24
L1C To CPU: Data(0001010010)
Beginning clock cycle 25
CPU: address: (0001010010) value: abcd
