;redcode
;assert 1
	SPL 0, #-22
	CMP 16, @0
	CMP 16, @0
	MOV -17, <-20
	MOV -17, <-20
	CMP 16, @0
	SPL 0, #400
	MOV -9, <-20
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -9, <-20
	ADD 271, @60
	JMP -7, -20
	SPL <693, @196
	SPL <693, @196
	SPL 12, #12
	ADD 0, 250
	SPL 0, #400
	SPL -700, -600
	ADD 0, 250
	SPL -700, -600
	JMZ 0, 900
	JMZ 0, 900
	SPL <681, #106
	SPL <681, #106
	ADD -130, 9
	JMZ -63, #20
	SUB #0, -32
	SUB #0, -32
	SUB #0, -32
	SUB #0, -32
	SUB #0, -32
	SUB 10, 9
	SUB @-30, 9
	SUB @-30, 9
	MOV -11, <20
	MOV -11, <20
	SPL <681, #106
	SUB 161, 1
	MOV -11, <20
	SUB 161, 1
	SPL 0, #400
	SPL 0, #-22
	SPL 0, #-22
	SPL 0, #-22
	JMN <-0, #-22
	CMP 16, @0
	CMP 16, @0
	SPL 0, #400
	CMP 16, @0
	CMP 16, @0
