$date
	Mon Nov 30 16:06:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dff_posedge $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clear $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$var reg 1 & preset $end
$scope module uut $end
$var wire 1 # clear $end
$var wire 1 $ clk $end
$var wire 1 % d $end
$var wire 1 & preset $end
$var wire 1 ! qbar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1%
1$
0#
1"
0!
$end
#10
0$
0%
#20
1!
0"
1$
#30
0$
1%
#40
0!
1"
1$
