ACB_AFB_COMPLEX.fig - Design of acb_afb_complex subsystem in vcu128  along with the address ranges
FINAL_SBC.fig - Design of SBC core + toplevel + Timing domains
SBC_TOPLEVEL.fig - External connections to the SBC core - ETH + VIO + DDR4 + Clocks + Reset
NIC_SUBSYSTEM.fig - Design of nic subsystem
processor_1x1x32.fig - Processor design - it is read from ../../../SOURCE/EDIF/processor_1x1x32.edn 
spi_flash_interface.fig - SPI connection with the SBC core
