<profile>

<section name = "Vitis HLS Report for 'fft'" level="0">
<item name = "Date">Fri Sep 12 02:19:36 2025
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">EQ_HLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.075 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_init_twiddle_fu_248">init_twiddle, 7, 626, 70.000 ns, 6.260 us, 7, 626, no</column>
<column name="grp_fft_Pipeline_VITIS_LOOP_50_1_fu_272">fft_Pipeline_VITIS_LOOP_50_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_fft_Pipeline_VITIS_LOOP_38_1_fu_280">fft_Pipeline_VITIS_LOOP_38_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_fft_Pipeline_VITIS_LOOP_90_6_fu_287">fft_Pipeline_VITIS_LOOP_90_6, 2, 1071, 20.000 ns, 10.710 us, 2, 1071, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_53_2">?, ?, ?, -, -, 0 ~ 1024, no</column>
<column name="- VITIS_LOOP_63_3">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_66_4">?, ?, ?, -, -, ?, no</column>
<column name="  ++ VITIS_LOOP_68_5">?, ?, 7, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 843, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">16, 127, 24211, 21786, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 432, -</column>
<column name="Register">-, -, 1039, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">6, 57, 23, 43, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_fft_Pipeline_VITIS_LOOP_38_1_fu_280">fft_Pipeline_VITIS_LOOP_38_1, 0, 0, 77, 195, 0</column>
<column name="grp_fft_Pipeline_VITIS_LOOP_50_1_fu_272">fft_Pipeline_VITIS_LOOP_50_1, 0, 0, 46, 88, 0</column>
<column name="grp_fft_Pipeline_VITIS_LOOP_90_6_fu_287">fft_Pipeline_VITIS_LOOP_90_6, 0, 0, 7405, 5457, 0</column>
<column name="grp_init_twiddle_fu_248">init_twiddle, 16, 119, 15895, 15722, 0</column>
<column name="mul_40s_24s_62_2_1_U64">mul_40s_24s_62_2_1, 0, 2, 197, 81, 0</column>
<column name="mul_40s_24s_62_2_1_U65">mul_40s_24s_62_2_1, 0, 2, 197, 81, 0</column>
<column name="mul_40s_24s_62_2_1_U66">mul_40s_24s_62_2_1, 0, 2, 197, 81, 0</column>
<column name="mul_40s_24s_62_2_1_U67">mul_40s_24s_62_2_1, 0, 2, 197, 81, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="twiddle_re_V_U">fft_twiddle_re_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 24, 1, 12288</column>
<column name="twiddle_im_V_U">fft_twiddle_re_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 24, 1, 12288</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln53_fu_330_p2">+, 0, 0, 12, 11, 1</column>
<column name="add_ln66_fu_490_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln68_fu_457_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln69_fu_463_p2">+, 0, 0, 14, 9, 9</column>
<column name="add_ln73_1_fu_479_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln73_fu_474_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln859_1_fu_572_p2">+, 0, 0, 47, 40, 40</column>
<column name="add_ln859_fu_566_p2">+, 0, 0, 47, 40, 40</column>
<column name="ret_V_9_fu_552_p2">+, 0, 0, 69, 62, 62</column>
<column name="s_3_fu_438_p2">+, 0, 0, 39, 32, 1</column>
<column name="ret_V_fu_538_p2">-, 0, 0, 69, 62, 62</column>
<column name="sub_ln859_1_fu_583_p2">-, 0, 0, 47, 40, 40</column>
<column name="sub_ln859_fu_578_p2">-, 0, 0, 47, 40, 40</column>
<column name="ap_block_state18_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln53_fu_325_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln55_fu_368_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln63_1_fu_381_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln63_fu_341_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln66_fu_429_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln68_fu_452_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="p_lshr_f_fu_420_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="m_fu_386_p2">shl, 0, 0, 100, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">93, 19, 1, 19</column>
<column name="buf_im_address0">48, 9, 10, 90</column>
<column name="buf_im_ce0">14, 3, 1, 3</column>
<column name="buf_im_ce1">9, 2, 1, 2</column>
<column name="buf_im_d0">25, 5, 40, 200</column>
<column name="buf_im_we0">14, 3, 1, 3</column>
<column name="buf_re_address0">48, 9, 10, 90</column>
<column name="buf_re_ce0">14, 3, 1, 3</column>
<column name="buf_re_ce1">9, 2, 1, 2</column>
<column name="buf_re_d0">25, 5, 40, 200</column>
<column name="buf_re_we0">14, 3, 1, 3</column>
<column name="i_1_fu_82">9, 2, 11, 22</column>
<column name="j_reg_226">9, 2, 32, 64</column>
<column name="k_reg_214">9, 2, 64, 128</column>
<column name="phi_mul_reg_237">9, 2, 9, 18</column>
<column name="s_fu_98">9, 2, 32, 64</column>
<column name="twiddle_im_V_address0">14, 3, 9, 27</column>
<column name="twiddle_im_V_ce0">14, 3, 1, 3</column>
<column name="twiddle_im_V_we0">9, 2, 1, 2</column>
<column name="twiddle_re_V_address0">14, 3, 9, 27</column>
<column name="twiddle_re_V_ce0">14, 3, 1, 3</column>
<column name="twiddle_re_V_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln53_reg_651">11, 0, 11, 0</column>
<column name="add_ln68_reg_733">32, 0, 32, 0</column>
<column name="add_ln69_reg_738">9, 0, 9, 0</column>
<column name="add_ln73_reg_753">10, 0, 10, 0</column>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="buf_im_addr_1_reg_691">10, 0, 10, 0</column>
<column name="buf_im_addr_2_reg_763">10, 0, 10, 0</column>
<column name="buf_im_addr_3_reg_832">10, 0, 10, 0</column>
<column name="buf_im_addr_reg_681">10, 0, 10, 0</column>
<column name="buf_re_addr_1_reg_686">10, 0, 10, 0</column>
<column name="buf_re_addr_2_reg_758">10, 0, 10, 0</column>
<column name="buf_re_addr_3_reg_827">10, 0, 10, 0</column>
<column name="buf_re_addr_reg_676">10, 0, 10, 0</column>
<column name="empty_54_reg_656">10, 0, 10, 0</column>
<column name="empty_55_reg_717">9, 0, 9, 0</column>
<column name="fft_size_cast_reg_629">11, 0, 32, 21</column>
<column name="grp_fft_Pipeline_VITIS_LOOP_38_1_fu_280_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fft_Pipeline_VITIS_LOOP_50_1_fu_272_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fft_Pipeline_VITIS_LOOP_90_6_fu_287_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_init_twiddle_fu_248_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_fu_82">11, 0, 11, 0</column>
<column name="icmp_ln55_reg_672">1, 0, 1, 0</column>
<column name="icmp_ln63_reg_661">1, 0, 1, 0</column>
<column name="j_reg_226">32, 0, 32, 0</column>
<column name="k_reg_214">64, 0, 64, 0</column>
<column name="logN_1_loc_fu_90">32, 0, 32, 0</column>
<column name="phi_mul_reg_237">9, 0, 9, 0</column>
<column name="pi_V_reg_843">40, 0, 40, 0</column>
<column name="pr_V_reg_837">40, 0, 40, 0</column>
<column name="r_V_17_reg_807">62, 0, 62, 0</column>
<column name="r_V_19_reg_812">62, 0, 62, 0</column>
<column name="r_V_20_reg_817">62, 0, 62, 0</column>
<column name="r_V_21_reg_822">62, 0, 62, 0</column>
<column name="reg_297">40, 0, 40, 0</column>
<column name="reg_301">40, 0, 40, 0</column>
<column name="s_fu_98">32, 0, 32, 0</column>
<column name="sext_ln66_1_reg_712">32, 0, 32, 0</column>
<column name="sext_ln66_reg_707">64, 0, 64, 0</column>
<column name="sub_ln859_1_reg_854">40, 0, 40, 0</column>
<column name="sub_ln859_reg_849">40, 0, 40, 0</column>
<column name="ti_V_reg_778">24, 0, 24, 0</column>
<column name="tr_V_reg_773">24, 0, 24, 0</column>
<column name="trunc_ln66_reg_725">10, 0, 10, 0</column>
<column name="trunc_ln8_reg_702">10, 0, 10, 0</column>
<column name="zext_ln53_reg_640">11, 0, 64, 53</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft, return value</column>
<column name="buf_re_address0">out, 10, ap_memory, buf_re, array</column>
<column name="buf_re_ce0">out, 1, ap_memory, buf_re, array</column>
<column name="buf_re_we0">out, 1, ap_memory, buf_re, array</column>
<column name="buf_re_d0">out, 40, ap_memory, buf_re, array</column>
<column name="buf_re_q0">in, 40, ap_memory, buf_re, array</column>
<column name="buf_re_address1">out, 10, ap_memory, buf_re, array</column>
<column name="buf_re_ce1">out, 1, ap_memory, buf_re, array</column>
<column name="buf_re_q1">in, 40, ap_memory, buf_re, array</column>
<column name="buf_im_address0">out, 10, ap_memory, buf_im, array</column>
<column name="buf_im_ce0">out, 1, ap_memory, buf_im, array</column>
<column name="buf_im_we0">out, 1, ap_memory, buf_im, array</column>
<column name="buf_im_d0">out, 40, ap_memory, buf_im, array</column>
<column name="buf_im_q0">in, 40, ap_memory, buf_im, array</column>
<column name="buf_im_address1">out, 10, ap_memory, buf_im, array</column>
<column name="buf_im_ce1">out, 1, ap_memory, buf_im, array</column>
<column name="buf_im_q1">in, 40, ap_memory, buf_im, array</column>
<column name="fft_size">in, 11, ap_none, fft_size, scalar</column>
<column name="inverse_offset">in, 1, ap_none, inverse_offset, scalar</column>
</table>
</item>
</section>
</profile>
