Design Entry;HDL Check||(null)||Checking HDL syntax of 'DMMain2.vhd'||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'.||Ux2FPGA.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/44||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'.||Ux2FPGA.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/45||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'.||Ux2FPGA.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxRaw.vhd'.||Ux2FPGA.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'.||Ux2FPGA.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/48||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||Ux2FPGA.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/49||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'.||Ux2FPGA.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'.||Ux2FPGA.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider.vhd'.||Ux2FPGA.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'.||Ux2FPGA.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmTypes.vhd'.||Ux2FPGA.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'.||Ux2FPGA.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd'.||Ux2FPGA.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'.||Ux2FPGA.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxFifoExtClk.vhd'.||Ux2FPGA.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'.||Ux2FPGA.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd'.||Ux2FPGA.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'.||Ux2FPGA.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd'.||Ux2FPGA.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/62||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Ux2FPGA.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/64||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/102||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/104||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/106||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/108||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/110||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/112||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/116||Ux2FPGA_sb_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/147||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/149||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/151||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/153||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/155||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/157||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Ux2FPGA.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/161||Ux2FPGA_sb_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||Ux2FPGA.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/195||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||Ux2FPGA.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/279||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/322||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/323||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/324||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/325||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/326||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/327||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/328||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/329||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/330||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/331||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/332||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/333||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/334||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/335||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/336||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/337||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/338||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/339||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/340||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/341||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/342||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/343||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/344||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/345||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/346||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/347||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/348||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/349||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/350||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/351||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/352||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Ux2FPGA.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/362||Ux2FPGA_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Ux2FPGA.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/363||Ux2FPGA_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Ux2FPGA.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/364||Ux2FPGA_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Ux2FPGA.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/365||Ux2FPGA_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Ux2FPGA.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/366||Ux2FPGA_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module DMMainPorts from library work||Ux2FPGA.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/381||Ux2FPGA.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA\Ux2FPGA.v'/linenumber/183
Implementation;Synthesis||CL318||@W:*Output Ux2Jmp has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Ux2FPGA.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/383||Ux2FPGA.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA\Ux2FPGA.v'/linenumber/67
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Ux2FPGA.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/396||Ux2FPGA_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/403||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/404||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/405||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Ux2FPGA.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/406||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||Ux2FPGA.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/407||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||Ux2FPGA.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/414||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||Ux2FPGA.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/421||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||Ux2FPGA.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/428||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||Ux2FPGA.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/435||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||Ux2FPGA.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/445||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||Ux2FPGA.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/446||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||Ux2FPGA.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/447||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||Ux2FPGA.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/448||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||Ux2FPGA.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/449||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||Ux2FPGA.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/450||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||Ux2FPGA.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/451||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||Ux2FPGA.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/452||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||Ux2FPGA.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/453||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||Ux2FPGA.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/454||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||Ux2FPGA.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/455||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||Ux2FPGA.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/456||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||Ux2FPGA.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/457||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||Ux2FPGA.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/458||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||Ux2FPGA.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/459||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||Ux2FPGA.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/460||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||Ux2FPGA.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/461||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||Ux2FPGA.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/462||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||Ux2FPGA.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/463||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||Ux2FPGA.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/464||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||Ux2FPGA.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/465||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||Ux2FPGA.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/466||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||Ux2FPGA.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/467||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||Ux2FPGA.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/468||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||Ux2FPGA.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/469||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||Ux2FPGA.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/470||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||Ux2FPGA.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/471||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||Ux2FPGA.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/472||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||Ux2FPGA.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/473||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||Ux2FPGA.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/474||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||Ux2FPGA.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/475||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||Ux2FPGA.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/476||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||Ux2FPGA.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/477||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||Ux2FPGA.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/480||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||Ux2FPGA.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/481||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||Ux2FPGA.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/482||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||Ux2FPGA.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/483||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||Ux2FPGA.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/484||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||Ux2FPGA.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/485||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||Ux2FPGA.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/486||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||Ux2FPGA.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/487||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||Ux2FPGA.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/488||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||Ux2FPGA.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/489||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||Ux2FPGA.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/490||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||Ux2FPGA.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/491||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||Ux2FPGA.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/492||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||Ux2FPGA.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/493||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||Ux2FPGA.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/494||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||Ux2FPGA.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/495||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||Ux2FPGA.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/496||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||Ux2FPGA.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/497||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||Ux2FPGA.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/498||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||Ux2FPGA.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/499||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||Ux2FPGA.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/500||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||Ux2FPGA.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/501||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||Ux2FPGA.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/502||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||Ux2FPGA.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/503||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||Ux2FPGA.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/504||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||Ux2FPGA.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/505||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||Ux2FPGA.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/506||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||Ux2FPGA.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/507||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||Ux2FPGA.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/508||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||Ux2FPGA.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/509||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||Ux2FPGA.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/510||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||Ux2FPGA.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/511||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||Ux2FPGA.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/512||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||Ux2FPGA.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/513||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||Ux2FPGA.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/514||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||Ux2FPGA.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/515||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||Ux2FPGA.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/516||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||Ux2FPGA.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/517||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||Ux2FPGA.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/518||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||Ux2FPGA.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/519||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||Ux2FPGA.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/520||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||Ux2FPGA.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/521||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||Ux2FPGA.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/522||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||Ux2FPGA.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/523||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||Ux2FPGA.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/524||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||Ux2FPGA.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/525||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||Ux2FPGA.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/526||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||Ux2FPGA.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/527||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'.||Ux2FPGA.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/575||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'.||Ux2FPGA.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/576||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'.||Ux2FPGA.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/577||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxRaw.vhd'.||Ux2FPGA.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/578||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'.||Ux2FPGA.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/579||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||Ux2FPGA.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/580||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'.||Ux2FPGA.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/581||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'.||Ux2FPGA.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/582||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider.vhd'.||Ux2FPGA.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/583||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'.||Ux2FPGA.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/584||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmTypes.vhd'.||Ux2FPGA.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/585||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'.||Ux2FPGA.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/586||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd'.||Ux2FPGA.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/587||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'.||Ux2FPGA.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/588||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxFifoExtClk.vhd'.||Ux2FPGA.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/589||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'.||Ux2FPGA.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/590||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd'.||Ux2FPGA.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/591||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'.||Ux2FPGA.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/592||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd'.||Ux2FPGA.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/593||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Ux2FPGA.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/595||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.dmmainports.dmmain.||Ux2FPGA.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/596||DMMain2.vhd(11);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/11
Implementation;Synthesis||CD231||@N: Using onehot encoding for type dacprotowritestates. For example, enumeration idle is mapped to "100000000000".||Ux2FPGA.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/597||DMMain2.vhd(479);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/479
Implementation;Synthesis||CD276||@W:Map for port adcaspiword of component registerspaceports not found||Ux2FPGA.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/598||RegisterSpace2.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/83
Implementation;Synthesis||CD276||@W:Map for port adcbspiword of component registerspaceports not found||Ux2FPGA.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/599||RegisterSpace2.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/84
Implementation;Synthesis||CD276||@W:Map for port adccspiword of component registerspaceports not found||Ux2FPGA.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/600||RegisterSpace2.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/85
Implementation;Synthesis||CD276||@W:Map for port adcdspiword of component registerspaceports not found||Ux2FPGA.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/601||RegisterSpace2.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/86
Implementation;Synthesis||CD276||@W:Map for port adcespiword of component registerspaceports not found||Ux2FPGA.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/602||RegisterSpace2.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/87
Implementation;Synthesis||CD276||@W:Map for port adcfspiword of component registerspaceports not found||Ux2FPGA.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/603||RegisterSpace2.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/88
Implementation;Synthesis||CD730||@W:Component declaration has 33 ports but entity declares 39 ports||Ux2FPGA.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/604||DMMain2.vhd(559);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/559
Implementation;Synthesis||CD326||@W:Port clkadcwrite of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.||Ux2FPGA.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/605||DMMain2.vhd(559);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/559
Implementation;Synthesis||CD326||@W:Port ppscountreset of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.||Ux2FPGA.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/606||DMMain2.vhd(559);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/559
Implementation;Synthesis||CD326||@W:Port adcfspiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.||Ux2FPGA.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/607||DMMain2.vhd(559);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/559
Implementation;Synthesis||CD326||@W:Port adcespiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.||Ux2FPGA.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/608||DMMain2.vhd(559);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/559
Implementation;Synthesis||CD326||@W:Port adcdspiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.||Ux2FPGA.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/609||DMMain2.vhd(559);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/559
Implementation;Synthesis||CD326||@W:Port adccspiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.||Ux2FPGA.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/610||DMMain2.vhd(559);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/559
Implementation;Synthesis||CD326||@W:Port adcbspiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.||Ux2FPGA.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/611||DMMain2.vhd(559);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/559
Implementation;Synthesis||CD326||@W:Port adcaspiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.||Ux2FPGA.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/612||DMMain2.vhd(559);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/559
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||Ux2FPGA.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/613||DMMain2.vhd(690);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/690
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Ux2FPGA.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/614||DMMain2.vhd(1213);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/1213
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/615||DMMain2.vhd(397);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/397
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/616||DMMain2.vhd(410);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/410
Implementation;Synthesis||CD638||@W:Signal dacsetpointwriteack is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/617||DMMain2.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/422
Implementation;Synthesis||CD638||@W:Signal dacasetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/618||DMMain2.vhd(425);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/425
Implementation;Synthesis||CD638||@W:Signal dacbsetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/619||DMMain2.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/426
Implementation;Synthesis||CD638||@W:Signal daccsetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/620||DMMain2.vhd(427);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/427
Implementation;Synthesis||CD638||@W:Signal dacdsetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/621||DMMain2.vhd(428);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/428
Implementation;Synthesis||CD638||@W:Signal dacesetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/622||DMMain2.vhd(429);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/429
Implementation;Synthesis||CD638||@W:Signal dacfsetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/623||DMMain2.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/430
Implementation;Synthesis||CD638||@W:Signal dacsetpointfromread is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/624||DMMain2.vhd(431);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/431
Implementation;Synthesis||CD638||@W:Signal dacsetpointwritereq is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/625||DMMain2.vhd(432);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/432
Implementation;Synthesis||CD638||@W:Signal nldacs_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/626||DMMain2.vhd(435);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/435
Implementation;Synthesis||CD638||@W:Signal ncsadca_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/627||DMMain2.vhd(455);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/455
Implementation;Synthesis||CD638||@W:Signal ncsadcb_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/628||DMMain2.vhd(456);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/456
Implementation;Synthesis||CD638||@W:Signal ncsadcc_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/629||DMMain2.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/457
Implementation;Synthesis||CD638||@W:Signal ncsadcd_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/630||DMMain2.vhd(458);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/458
Implementation;Synthesis||CD638||@W:Signal ncsadce_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/631||DMMain2.vhd(459);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/459
Implementation;Synthesis||CD638||@W:Signal ncsadcf_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/632||DMMain2.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/460
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||Ux2FPGA.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/633||SpiDac.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||Ux2FPGA.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/634||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||Ux2FPGA.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/641||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||Ux2FPGA.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/645||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||Ux2FPGA.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/646||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Ux2FPGA.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/647||UartTxFifoExtClk.vhd(274);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/274
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||Ux2FPGA.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/648||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||Ux2FPGA.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/652||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||Ux2FPGA.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/653||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||Ux2FPGA.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/656||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||Ux2FPGA.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/665||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||Ux2FPGA.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/666||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||Ux2FPGA.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/667||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||Ux2FPGA.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/677||IBufP3.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||Ux2FPGA.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/681||ClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||Ux2FPGA.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/685||VariableClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||Ux2FPGA.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/689||RegisterSpace2.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/14
Implementation;Synthesis||CD638||@W:Signal uart0clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/690||RegisterSpace2.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/166
Implementation;Synthesis||CD638||@W:Signal uart1clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/691||RegisterSpace2.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/167
Implementation;Synthesis||CD638||@W:Signal uart2clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/692||RegisterSpace2.vhd(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/169
Implementation;Synthesis||CD638||@W:Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/693||RegisterSpace2.vhd(172);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/172
Implementation;Synthesis||CD638||@W:Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.||Ux2FPGA.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/694||RegisterSpace2.vhd(173);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/173
Implementation;Synthesis||CL169||@W:Pruning unused register PowernEn_i_5. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/697||RegisterSpace2.vhd(249);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/249
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||Ux2FPGA.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/720||IBufP1.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||Ux2FPGA.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/724||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'/linenumber/30
Implementation;Synthesis||CL240||@W:Signal nCsAdcF_i is floating; a simulation mismatch is possible.||Ux2FPGA.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/730||DMMain2.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/460
Implementation;Synthesis||CL240||@W:Signal nCsAdcE_i is floating; a simulation mismatch is possible.||Ux2FPGA.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/731||DMMain2.vhd(459);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/459
Implementation;Synthesis||CL240||@W:Signal nCsAdcD_i is floating; a simulation mismatch is possible.||Ux2FPGA.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/732||DMMain2.vhd(458);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/458
Implementation;Synthesis||CL240||@W:Signal nCsAdcC_i is floating; a simulation mismatch is possible.||Ux2FPGA.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/733||DMMain2.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/457
Implementation;Synthesis||CL240||@W:Signal nCsAdcB_i is floating; a simulation mismatch is possible.||Ux2FPGA.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/734||DMMain2.vhd(456);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/456
Implementation;Synthesis||CL240||@W:Signal nCsAdcA_i is floating; a simulation mismatch is possible.||Ux2FPGA.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/735||DMMain2.vhd(455);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/455
Implementation;Synthesis||CL245||@W:Bit 0 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/736||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 1 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/737||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 2 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/738||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 3 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/739||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 4 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/740||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 5 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/741||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 6 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/742||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 7 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/743||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 8 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/744||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 9 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/745||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 10 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/746||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 11 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/747||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 12 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/748||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 13 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/749||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 14 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/750||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 15 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/751||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 16 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/752||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 17 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/753||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 18 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/754||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 19 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/755||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 20 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/756||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 21 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/757||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 22 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/758||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 23 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/759||DMMain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||CL245||@W:Bit 0 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/760||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 1 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/761||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 2 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/762||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 3 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/763||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 4 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/764||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 5 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/765||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 6 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/766||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 7 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/767||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 8 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/768||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 9 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/769||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 10 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/770||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 11 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/771||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 12 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/772||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 13 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/773||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 14 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/774||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 15 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/775||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 16 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/776||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 17 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/777||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 18 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/778||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 19 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/779||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 20 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/780||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 21 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/781||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 22 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/782||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 23 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/783||DMMain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||CL245||@W:Bit 0 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/784||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 1 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/785||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 2 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/786||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 3 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/787||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 4 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/788||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 5 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/789||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 6 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/790||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 7 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/791||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 8 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/792||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 9 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/793||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 10 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/794||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 11 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/795||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 12 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/796||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 13 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/797||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 14 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/798||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 15 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/799||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 16 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/800||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 17 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/801||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 18 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/802||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 19 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/803||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 20 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/804||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 21 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/805||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 22 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/806||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 23 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/807||DMMain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||CL245||@W:Bit 0 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/808||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 1 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/809||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 2 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/810||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 3 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/811||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 4 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/812||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 5 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/813||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 6 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/814||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 7 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/815||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 8 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/816||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 9 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/817||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 10 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/818||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 11 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/819||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 12 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/820||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 13 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/821||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 14 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/822||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 15 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/823||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 16 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/824||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 17 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/825||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 18 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/826||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 19 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/827||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 20 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/828||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 21 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/829||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 22 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/830||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 23 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/831||DMMain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||CL245||@W:Bit 0 of input dacwriteout of instance DMDacsB_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/832||DMMain2.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 1 of input dacwriteout of instance DMDacsB_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/833||DMMain2.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 2 of input dacwriteout of instance DMDacsB_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/834||DMMain2.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/776
Implementation;Synthesis||CL245||@W:Bit 3 of input dacwriteout of instance DMDacsB_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/835||DMMain2.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/776
Implementation;Synthesis||CL190||@W:Optimizing register bit WriteDacs to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/838||DMMain2.vhd(925);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/925
Implementation;Synthesis||CL189||@N: Register bit StateOut(4) is always 0.||Ux2FPGA.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/839||DMMain2.vhd(925);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/925
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of StateOut(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Ux2FPGA.srr(840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/840||DMMain2.vhd(925);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/925
Implementation;Synthesis||CL169||@W:Pruning unused register WriteDacs. Make sure that there are no unused intermediate registers.||Ux2FPGA.srr(841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/841||DMMain2.vhd(925);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/925
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoCount is unused.||Ux2FPGA.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/848||RegisterSpace2.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/79
Implementation;Synthesis||CL247||@W:Input port bit 7 of rst_count(7 downto 0) is unused ||Ux2FPGA.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/851||VariableClockDivider.vhd(39);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||Ux2FPGA.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/856||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input clk is unused.||Ux2FPGA.srr(861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/861||UartRxExtClk.vhd(37);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd'/linenumber/37
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register DacWriteNextState.||Ux2FPGA.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/880||DMMain2.vhd(925);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/925
Implementation;Synthesis||CL189||@N: Register bit StateOut(2) is always 0.||Ux2FPGA.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/886||DMMain2.vhd(925);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/925
Implementation;Synthesis||CL189||@N: Register bit StateOut(3) is always 0.||Ux2FPGA.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/887||DMMain2.vhd(925);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/925
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of StateOut(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Ux2FPGA.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/888||DMMain2.vhd(925);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/925
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||Ux2FPGA.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/889||DMMain2.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/52
Implementation;Synthesis||CL159||@N: Input PPS is unused.||Ux2FPGA.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/890||DMMain2.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/68
Implementation;Synthesis||CL158||@W:Inout Ux2SelJmp is unused||Ux2FPGA.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/891||DMMain2.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1027||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1028||oneshot.vhd(58);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.BootupReset.shot_i is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1029||oneshot.vhd(58);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcFSpiWord_i[23:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1030||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcESpiWord_i[23:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1031||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcDSpiWord_i[23:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1032||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcCSpiWord_i[23:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1033||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcBSpiWord_i[23:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1034||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcASpiWord_i[23:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1035||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1036||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.nHVEn1_i is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1037||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.Ux2SelJmp_i is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1038||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1039||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.PowernEnHV_i is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1040||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.HVDis2_i is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1041||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1042||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1043||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1044||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1045||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1046||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1047||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1048||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1049||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1050||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.Uart3TxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1051||clockdivider.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1052||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1053||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1054||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1055||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1056||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1057||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.we_i is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1058||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.re_i is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1059||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1060||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1061||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Tx3.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1062||uarttx.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Tx3.UartTxUart.LastGo is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1063||uarttx.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Tx3.CurrentState[1:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1064||uarttxfifoextclk.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_0.RS433_Tx3.NextState[1:0] is being ignored due to limitations in architecture. ||Ux2FPGA.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1065||uarttxfifoextclk.vhd(205);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1072||ux2fpga_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1073||ux2fpga_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1074||ux2fpga_sb_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1075||ux2fpga_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1076||ux2fpga_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver Ux2Jmp (in view: work.Ux2FPGA(verilog)) on net Ux2Jmp (in view: work.Ux2FPGA(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1077||ux2fpga.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA\Ux2FPGA.v'/linenumber/67
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1078||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1079||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1080||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1081||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1082||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1083||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1084||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1085||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1086||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1087||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1088||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1089||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1090||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1091||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance Ux2FPGA_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||Ux2FPGA.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1092||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10(implementation)) because it does not drive other instances.||Ux2FPGA.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1099||uarttxfifoextclk.vhd(192);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1100||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1101||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1102||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1103||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1104||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1105||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1106||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1107||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1108||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1109||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1110||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1111||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1112||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1113||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1114||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1115||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1116||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1117||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance AdcASpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Ux2FPGA.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1118||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance AdcBSpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Ux2FPGA.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1119||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance AdcCSpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Ux2FPGA.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1120||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance AdcDSpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Ux2FPGA.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1121||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance AdcESpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Ux2FPGA.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1122||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance AdcFSpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Ux2FPGA.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1123||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkAdcWrite[15:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Ux2FPGA.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1124||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_4(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1125||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_4(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1126||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_3(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1127||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_3(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1128||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_2(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1129||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_2(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1130||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_1(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1131||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_1(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1132||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_0(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1133||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_0(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1134||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_5(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1135||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_5(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1136||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN115||@N: Removing instance DMDacsB_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1137||dmmain2.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/776
Implementation;Synthesis||BN115||@N: Removing instance DMDacsC_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1138||dmmain2.vhd(799);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/799
Implementation;Synthesis||BN115||@N: Removing instance DMDacsD_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1139||dmmain2.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/822
Implementation;Synthesis||BN115||@N: Removing instance DMDacsE_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1140||dmmain2.vhd(845);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/845
Implementation;Synthesis||BN115||@N: Removing instance DMDacsF_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1141||dmmain2.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/868
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Ux2FPGA.srr(1142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1142||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN115||@N: Removing instance IBufMisoDacB (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1143||dmmain2.vhd(747);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/747
Implementation;Synthesis||BN115||@N: Removing instance IBufMisoDacC (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1144||dmmain2.vhd(748);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/748
Implementation;Synthesis||BN115||@N: Removing instance IBufMisoDacD (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1145||dmmain2.vhd(749);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/749
Implementation;Synthesis||BN115||@N: Removing instance IBufMisoDacE (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1146||dmmain2.vhd(750);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/750
Implementation;Synthesis||BN115||@N: Removing instance IBufMisoDacF (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1147||dmmain2.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/751
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Ux2FPGA.srr(1148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1148||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Ux2FPGA.srr(1149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1149||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Ux2FPGA.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1150||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Ux2FPGA.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1151||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.8\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1152||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.9\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1153||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.10\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1154||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.11\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1155||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.12\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1156||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.13\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1157||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.14\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1158||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.15\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1159||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.16\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1160||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.17\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1161||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.18\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1162||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.21\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1163||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN115||@N: Removing instance GenRamDataBus\.23\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||Ux2FPGA.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1164||dmmain2.vhd(539);liberoaction://cross_probe/hdl/file/'<project>\hdl\DMMain2.vhd'/linenumber/539
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Ux2FPGA.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1165||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP2Ports_9(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1166||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP2Ports_8(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1167||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP2Ports_7(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1168||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP2Ports_6(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1169||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP2Ports_5(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1170||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_31(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1171||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_2(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1172||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_27(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1173||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_25(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1174||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_23(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1175||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_21(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1176||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_19(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1177||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_17(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1178||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_15(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1179||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_13(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1180||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_11(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1181||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_18(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1182||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance O (in view: work.IBufP1Ports_14(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1183||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP2Ports_9(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1184||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP2Ports_8(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1185||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP2Ports_7(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1186||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP2Ports_6(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1187||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance Temp1 (in view: work.IBufP2Ports_5(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1188||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1189||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1190||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1191||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1192||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1193||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1194||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1195||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1196||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Ux2FPGA.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1197||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist Ux2FPGA ||Ux2FPGA.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1198||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||Ux2FPGA.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1202||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||Ux2FPGA.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1203||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock Ux2FPGA_sb_0/CCC_0/GL0 due to black box Ux2FPGA_sb_0.CCC_0.CCC_INST ||Ux2FPGA.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1204||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/12
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Ux2FPGA.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1241||null;null
Implementation;Synthesis||MO111||@N: Tristate driver Ux2Jmp (in view: work.Ux2FPGA(verilog)) on net Ux2Jmp (in view: work.Ux2FPGA(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1243||ux2fpga.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA\Ux2FPGA.v'/linenumber/67
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\Ux2FPGA_cck.rpt" .||Ux2FPGA.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1265||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1318||ux2fpga_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1319||ux2fpga_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1320||ux2fpga_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1321||ux2fpga_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1322||ux2fpga_sb_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver Ux2Jmp (in view: work.Ux2FPGA(verilog)) on net Ux2Jmp (in view: work.Ux2FPGA(verilog)) has its enable tied to GND.||Ux2FPGA.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1323||ux2fpga.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA\Ux2FPGA.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1324||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1325||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1326||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||Ux2FPGA.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1327||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN114||@W:Removing instance Ux2FPGA_sb_0.SYSRESET_POR (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1328||ux2fpga_sb.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\Ux2FPGA_sb.v'/linenumber/422
Implementation;Synthesis||BN115||@N: Removing instance Ux2FPGA_sb_0.CORERESETP_0 (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1329||ux2fpga_sb.v(338);liberoaction://cross_probe/hdl/file/'<project>\component\work\Ux2FPGA_sb\Ux2FPGA_sb.v'/linenumber/338
Implementation;Synthesis||BN362||@N: Removing sequential instance PPSCountReset (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Ux2FPGA.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1330||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance WriteClkAdc (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Ux2FPGA.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1331||registerspace2.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\RegisterSpace2.vhd'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||Ux2FPGA.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1332||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Ux2FPGA.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1333||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart3BitClockDiv.ClkDiv[6:0] ||Ux2FPGA.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1342||variableclockdivider.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance BootupReset.ClkDiv[9:0] ||Ux2FPGA.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1343||oneshot.vhd(58);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Ux2FPGA.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1345||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||Ux2FPGA.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1346||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||Ux2FPGA.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1347||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||Ux2FPGA.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1348||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Ux2FPGA.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1350||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1(rtl) instance fifo_i.counter_r[10:0]  ||Ux2FPGA.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1351||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1(rtl) instance fifo_i.waddr_r[9:0] ||Ux2FPGA.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1352||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1(rtl) instance fifo_i.raddr_r[9:0] ||Ux2FPGA.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1353||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO161||@W:Register bit SpiRst (in view view:work.SpiDacPorts_work_dmmainports_dmmain_0layer1_5(spidac)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Ux2FPGA.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1354||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.GenRamDataBus\.22\.IBUF_RamData_i.O (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1358||ibufp1.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.IBufMisoDacA.O (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1359||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.IBufMisoDacA.Temp1 (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1360||ibufp2.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.SpiBitPos[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1362||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.SpiBitPos[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1363||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.SpiBitPos[0] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1364||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.XferComplete_i (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1365||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[8] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1366||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[7] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1367||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[6] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1368||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[5] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1369||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[4] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1370||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1371||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1372||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1373||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[0] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1374||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.SpiBitPos[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1375||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.SpiBitPos[4] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1376||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.Sck_i (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1377||spimaster.vhd(89);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DMMainPorts_0.DMDacsA_i.LastSpiXferComplete (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.||Ux2FPGA.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1387||spidac.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'/linenumber/141
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_0.Uart3FifoReset_i_arst on CLKINT  I_83 ||Ux2FPGA.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1416||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_0.UartClk3 on CLKINT  I_84 ||Ux2FPGA.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1417||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_0.shot_i_arst on CLKINT  I_85 ||Ux2FPGA.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1418||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_0.UartTxClk3 on CLKINT  I_86 ||Ux2FPGA.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1419||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0_PAD with period 19.61ns ||Ux2FPGA.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1457||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 9.80ns ||Ux2FPGA.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1458||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL1 with period 9.80ns ||Ux2FPGA.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1459||null;null
Implementation;Synthesis||MT615||@N: Found clock Ux2FPGA_sb_0/CCC_0/GL0 with period 4.90ns ||Ux2FPGA.srr(1460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1460||null;null
Implementation;Synthesis||MT548||@W:Source for clock Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.||Ux2FPGA.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1496||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT548||@W:Source for clock uart3clk not found in netlist.||Ux2FPGA.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1497||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT548||@W:Source for clock uart3txclk not found in netlist.||Ux2FPGA.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1498||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { Ux2FPGA_sb_0.CORERESETP_0.ddr_settled Ux2FPGA_sb_0.CORERESETP_0.count_ddr_enable Ux2FPGA_sb_0.CORERESETP_0.release_sdif*_core Ux2FPGA_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1934||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { Ux2FPGA_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { Ux2FPGA_sb_0.CORERESETP_0.sm0_areset_n_rcosc Ux2FPGA_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1935||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { Ux2FPGA_sb_0.CORERESETP_0.MSS_HPMS_READY_int Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { Ux2FPGA_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1936||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PSEL Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PWRITE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Ux2FPGA_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Ux2FPGA_sb_0.CORERESETP_0.SOFT_RESET_F2M Ux2FPGA_sb_0.CORERESETP_0.SOFT_M3_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1937||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1938||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { Ux2FPGA_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||Ux2FPGA.srr(1939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Ux2FPGA.srr'/linenumber/1939||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\ux2fpga\synthesis.fdc'/linenumber/20
Implementation;Place and Route;RootName:Ux2FPGA
Implementation;Place and Route||(null)||Please refer to the log file for details about 8 Info(s)||Ux2FPGA_layout_log.log;liberoaction://open_report/file/Ux2FPGA_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Ux2FPGA
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Ux2FPGA_generateBitstream.log;liberoaction://open_report/file/Ux2FPGA_generateBitstream.log||(null);(null)
