

================================================================
== Vitis HLS Report for 'convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2'
================================================================
* Date:           Wed Nov  6 15:52:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Sobel_Edge_Detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.980 us|  0.980 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1_VITIS_LOOP_21_2  |       96|       96|        25|          9|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      839|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      328|    -|
|Register             |        -|     -|      737|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      737|     1251|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln18_1_fu_319_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln18_fu_593_p2                  |         +|   0|  0|   9|           2|           1|
    |add_ln21_fu_581_p2                  |         +|   0|  0|   9|           2|           1|
    |add_ln31_1_fu_473_p2                |         +|   0|  0|  13|           6|           6|
    |add_ln31_2_fu_483_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln31_3_fu_489_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln31_4_fu_495_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln31_5_fu_501_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln31_6_fu_527_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln31_fu_467_p2                  |         +|   0|  0|  64|          64|          64|
    |add_ln33_1_fu_635_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln33_2_fu_641_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln33_3_fu_645_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln33_4_fu_650_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln33_5_fu_655_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln33_6_fu_660_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln33_fu_629_p2                  |         +|   0|  0|  39|          32|          32|
    |empty_22_fu_407_p2                  |         +|   0|  0|  71|          64|          64|
    |indvars_iv_next26_dup3_fu_365_p2    |         +|   0|  0|  10|           3|           1|
    |sum_fu_666_p2                       |         +|   0|  0|  32|          32|          32|
    |tmp_fu_397_p2                       |         +|   0|  0|  14|           7|           3|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage6_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_788                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op116_writereq_state2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_313_p2                 |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln21_1_fu_587_p2               |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln21_fu_337_p2                 |      icmp|   0|  0|  12|           3|           4|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |        or|   0|  0|   2|           1|           1|
    |or_ln14_fu_343_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln14_fu_349_p3               |    select|   0|  0|   2|           1|           1|
    |select_ln18_1_fu_371_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln18_fu_357_p3               |    select|   0|  0|   2|           1|           2|
    |select_ln31_fu_533_p3               |    select|   0|  0|   3|           1|           2|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 839|         698|         692|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  54|         10|    1|         10|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar20_load        |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_load          |   9|          2|    2|          4|
    |ap_sig_allocacmp_j_1                  |   9|          2|    3|          6|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_AW                         |   9|          2|    1|          2|
    |gmem_blk_n_B                          |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |gmem_blk_n_W                          |   9|          2|    1|          2|
    |grp_fu_259_p0                         |  20|          4|   32|        128|
    |grp_fu_259_p1                         |  54|         10|   32|        320|
    |i_fu_118                              |   9|          2|    3|          6|
    |indvar20_fu_110                       |   9|          2|    2|          4|
    |indvar_flatten_fu_126                 |   9|          2|    4|          8|
    |indvar_fu_122                         |   9|          2|    2|          4|
    |j_fu_106                              |   9|          2|    3|          6|
    |m_axi_gmem_ARADDR                     |  20|          4|   64|        256|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 328|         68|  167|        790|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln181_fu_114                  |   2|   0|    2|          0|
    |add_ln33_1_reg_799                |  32|   0|   32|          0|
    |add_ln33_reg_794                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_1_reg_772               |  64|   0|   64|          0|
    |gmem_addr_2_reg_778               |  64|   0|   64|          0|
    |gmem_addr_3_reg_784               |  64|   0|   64|          0|
    |gmem_addr_reg_766                 |  64|   0|   64|          0|
    |i_fu_118                          |   3|   0|    3|          0|
    |icmp_ln18_reg_758                 |   1|   0|    1|          0|
    |icmp_ln21_1_reg_790               |   1|   0|    1|          0|
    |indvar20_fu_110                   |   2|   0|    2|          0|
    |indvar_flatten_fu_126             |   4|   0|    4|          0|
    |indvar_fu_122                     |   2|   0|    2|          0|
    |j_fu_106                          |   3|   0|    3|          0|
    |mul_ln33_1_reg_804                |  32|   0|   32|          0|
    |mul_ln33_5_reg_809                |  32|   0|   32|          0|
    |mul_ln33_8_reg_814                |  32|   0|   32|          0|
    |or_ln14_reg_762                   |   1|   0|    1|          0|
    |reg_263                           |  32|   0|   32|          0|
    |reg_268                           |  32|   0|   32|          0|
    |reg_272                           |  32|   0|   32|          0|
    |reg_277                           |  32|   0|   32|          0|
    |sum_reg_819                       |  32|   0|   32|          0|
    |icmp_ln18_reg_758                 |  64|  32|    1|          0|
    |icmp_ln21_1_reg_790               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 737|  64|  611|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                               gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                               gmem|       pointer|
|x                    |   in|   64|     ap_none|                                                  x|        scalar|
|w_2                  |   in|   32|     ap_none|                                                w_2|        scalar|
|w_5                  |   in|   32|     ap_none|                                                w_5|        scalar|
|w_1                  |   in|   32|     ap_none|                                                w_1|        scalar|
|w_8                  |   in|   32|     ap_none|                                                w_8|        scalar|
|w                    |   in|   32|     ap_none|                                                  w|        scalar|
|w_6                  |   in|   32|     ap_none|                                                w_6|        scalar|
|w_4                  |   in|   32|     ap_none|                                                w_4|        scalar|
|w_3                  |   in|   32|     ap_none|                                                w_3|        scalar|
|w_7                  |   in|   32|     ap_none|                                                w_7|        scalar|
|output_r             |   in|   64|     ap_none|                                           output_r|        scalar|
+---------------------+-----+-----+------------+---------------------------------------------------+--------------+

