From c109f9ce717f9123e796f009d6dd6c26c94691f7 Mon Sep 17 00:00:00 2001
From: Yang Shi <yang.shi@windriver.com>
Date: Wed, 23 Mar 2011 13:47:45 +0800
Subject: [PATCH 1/5] WRHV: Cavium: Redefine ICACHE_FLUSH IPI number

Sinec Hyp can't recognize IPI sub action, so register 3 IPIs,
reschedule, call function and icache flush for GOS. And, they have
continuous IRQ number, so redefine icache flush IPI number to 0x3.

Signed-off-by: Yang Shi <yang.shi@windriver.com>
---
 arch/mips/include/asm/smp.h |    4 ++++
 1 files changed, 4 insertions(+), 0 deletions(-)

diff --git a/arch/mips/include/asm/smp.h b/arch/mips/include/asm/smp.h
index af42385..ac2bd55 100644
--- a/arch/mips/include/asm/smp.h
+++ b/arch/mips/include/asm/smp.h
@@ -39,7 +39,11 @@ extern int __cpu_logical_map[NR_CPUS];
 #define SMP_RESCHEDULE_YOURSELF	0x1	/* XXX braindead */
 #define SMP_CALL_FUNCTION	0x2
 /* Octeon - Tell another core to flush its icache */
+#ifdef CONFIG_WRHV
+#define SMP_ICACHE_FLUSH	0x3
+#else
 #define SMP_ICACHE_FLUSH	0x4
+#endif
 
 extern volatile cpumask_t cpu_callin_map;
 
-- 
1.7.0.4

