Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Wed Oct  1 10:03:05 2025
| Host         : Alex running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder8_timing_summary_routed.rpt -pb adder8_timing_summary_routed.pb -rpx adder8_timing_summary_routed.rpx -warn_on_violation
| Design       : adder8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.326ns  (logic 5.572ns (41.816%)  route 7.754ns (58.184%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           4.097     5.555    sw_IBUF[10]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.679 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.836     6.514    led_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           1.007     7.646    led_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.150     7.796 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.814     9.609    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716    13.326 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.326    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.150ns  (logic 5.336ns (40.579%)  route 7.814ns (59.421%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           4.097     5.555    sw_IBUF[10]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.679 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.836     6.514    led_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           1.007     7.646    led_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.124     7.770 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.874     9.644    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.150 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.150    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.761ns  (logic 5.331ns (41.773%)  route 7.430ns (58.227%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           4.097     5.555    sw_IBUF[10]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.679 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.836     6.514    led_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.781     7.419    led_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.543 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.717     9.260    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.761 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.761    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.077ns  (logic 5.444ns (45.081%)  route 6.633ns (54.919%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           4.097     5.555    sw_IBUF[10]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.679 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.836     6.514    led_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.152     6.666 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.700     8.366    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.711    12.077 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.077    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.652ns  (logic 5.313ns (45.601%)  route 6.338ns (54.399%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           4.064     5.518    sw_IBUF[8]
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.152     5.670 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.275     7.945    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    11.652 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.652    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.552ns  (logic 5.108ns (44.220%)  route 6.444ns (55.780%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=4, routed)           4.064     5.518    sw_IBUF[8]
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.124     5.642 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.380     8.022    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.552 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.552    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.420ns  (logic 5.215ns (45.665%)  route 6.205ns (54.335%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           4.097     5.555    sw_IBUF[10]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.679 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.446     6.124    led_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y18          LUT3 (Prop_lut3_I0_O)        0.124     6.248 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     7.911    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.420 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.420    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.206ns  (logic 5.083ns (45.360%)  route 6.123ns (54.640%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           4.451     5.909    sw_IBUF[10]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     6.033 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     7.705    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.206 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.206    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.481ns (65.036%)  route 0.796ns (34.964%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.432     0.667    sw_IBUF[5]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.712 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.364     1.075    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.277 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.277    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.470ns (64.042%)  route 0.825ns (35.958%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.404     0.622    sw_IBUF[6]
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.667 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.421     1.088    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.296 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.296    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.468ns (63.749%)  route 0.835ns (36.251%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.492     0.713    sw_IBUF[0]
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.758 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.101    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.303 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.303    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.472ns (62.412%)  route 0.886ns (37.588%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           0.558     0.774    sw_IBUF[3]
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.045     0.819 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.329     1.148    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.358 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.358    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.539ns (63.148%)  route 0.898ns (36.852%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.550     0.769    sw_IBUF[4]
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.048     0.817 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.165    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.272     2.436 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.436    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.558ns (63.639%)  route 0.890ns (36.361%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.502     0.736    sw_IBUF[5]
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.046     0.782 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.388     1.170    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.448 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.448    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.505ns (58.873%)  route 1.051ns (41.127%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.443     0.672    sw_IBUF[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.717 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.609     1.326    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.556 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.556    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.531ns (57.294%)  route 1.141ns (42.706%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.564     0.785    sw_IBUF[0]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.042     0.827 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.578     1.404    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.672 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.672    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





