/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:50:44 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_moca_extras.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:44p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_EXTRAS_H__
#define BCHP_MOCA_EXTRAS_H__

/***************************************************************************
 *MOCA_EXTRAS - MOCA_EXTRAS registers
 ***************************************************************************/
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_EN    0x002a1400 /* Host2MoCA Interrupt Enable */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_TRIG  0x002a1404 /* Host2MoCA Interrupt Trigger */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_STATUS 0x002a1408 /* Host2MoCA Interrupt Status */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN    0x002a140c /* MoCA2Host Interrupt Enable */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG  0x002a1410 /* MoCA2Host Interrupt Enable */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS 0x002a1414 /* MoCA2Host Interrupt Status */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE0        0x002a1418 /* General Purpose Register 0 */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE1        0x002a141c /* General Purpose Register 1 */
#define BCHP_MOCA_EXTRAS_REG_SIDE_BAND_GMII_FC   0x002a1420 /* Side-Band GMII Flow Control */
#define BCHP_MOCA_EXTRAS_REG_LEDS                0x002a1424 /* Led Control Register */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS         0x002a1428 /* MoCA General Status Register */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL        0x002a142c /* Test Port Mux Control */
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL             0x002a1430 /* MII Management Interface - Data Control */
#define BCHP_MOCA_EXTRAS_REG_MDC_DIVIDER         0x002a1434 /* MII Management Interface  MDC Clock divider */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01         0x002a1438 /* REFPLL Configuration Register R01 */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02         0x002a143c /* REFPLL Configuration Register R02 */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R03         0x002a1440 /* REFPLL Configuration Register R03 */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04         0x002a1444 /* REFPLL Configuration Register R04 */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05         0x002a1448 /* REFPLL Configuration Register R05 */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_SEL         0x002a144c /* REFPLL Configuration Select Register */
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG        0x002a1450 /* Contains the MOCA version */
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL            0x002a1454 /* Configuration of the PHY APB interface */
#define BCHP_MOCA_EXTRAS_TP_SEL                  0x002a1458 /* Selection of the tp overlay */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL               0x002a145c /* Selection of the tpcap */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE2        0x002a1460 /* General Purpose Register 2 */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE3        0x002a1464 /* General Purpose Register 3 */

/***************************************************************************
 *REG_HOST2MOCA_INT_EN - Host2MoCA Interrupt Enable
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_EN :: reserved0 [31:08] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_EN_reserved0_MASK       0xffffff00
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_EN_reserved0_SHIFT      8

/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_EN :: ie [07:00] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_EN_ie_MASK              0x000000ff
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_EN_ie_SHIFT             0

/***************************************************************************
 *REG_HOST2MOCA_INT_TRIG - Host2MoCA Interrupt Trigger
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_TRIG :: reserved0 [31:08] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_TRIG_reserved0_MASK     0xffffff00
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_TRIG_reserved0_SHIFT    8

/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_TRIG :: it [07:00] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_TRIG_it_MASK            0x000000ff
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_TRIG_it_SHIFT           0

/***************************************************************************
 *REG_HOST2MOCA_INT_STATUS - Host2MoCA Interrupt Status
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_STATUS_reserved0_MASK   0xffffff00
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_STATUS_reserved0_SHIFT  8

/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_STATUS :: is [07:00] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_STATUS_is_MASK          0x000000ff
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_STATUS_is_SHIFT         0

/***************************************************************************
 *REG_MOCA2HOST_INT_EN - MoCA2Host Interrupt Enable
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_EN :: reserved0 [31:10] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_reserved0_MASK       0xfffffc00
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_reserved0_SHIFT      10

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_EN :: ddr_end_ie [09:09] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_ddr_end_ie_MASK      0x00000200
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_ddr_end_ie_SHIFT     9

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_EN :: ddr_start_ie [08:08] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_ddr_start_ie_MASK    0x00000100
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_ddr_start_ie_SHIFT   8

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_EN :: gen_ie [07:00] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_gen_ie_MASK          0x000000ff
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_gen_ie_SHIFT         0

/***************************************************************************
 *REG_MOCA2HOST_INT_TRIG - MoCA2Host Interrupt Enable
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_TRIG :: reserved0 [31:10] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_reserved0_MASK     0xfffffc00
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_reserved0_SHIFT    10

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_TRIG :: ddr_end_it [09:09] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_ddr_end_it_MASK    0x00000200
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_ddr_end_it_SHIFT   9

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_TRIG :: ddr_start_it [08:08] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_ddr_start_it_MASK  0x00000100
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_ddr_start_it_SHIFT 8

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_TRIG :: gen_it [07:00] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_gen_it_MASK        0x000000ff
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_gen_it_SHIFT       0

/***************************************************************************
 *REG_MOCA2HOST_INT_STATUS - MoCA2Host Interrupt Status
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_STATUS :: reserved0 [31:10] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_reserved0_MASK   0xfffffc00
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_reserved0_SHIFT  10

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_STATUS :: ddr_end_is [09:09] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_ddr_end_is_MASK  0x00000200
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_ddr_end_is_SHIFT 9

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_STATUS :: ddr_start_is [08:08] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_ddr_start_is_MASK 0x00000100
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_ddr_start_is_SHIFT 8

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_STATUS :: gen_is [07:00] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_gen_is_MASK      0x000000ff
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_gen_is_SHIFT     0

/***************************************************************************
 *REG_GEN_PURPOSE0 - General Purpose Register 0
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE0 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE0_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE0_gen_SHIFT                0

/***************************************************************************
 *REG_GEN_PURPOSE1 - General Purpose Register 1
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE1 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE1_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE1_gen_SHIFT                0

/***************************************************************************
 *REG_SIDE_BAND_GMII_FC - Side-Band GMII Flow Control
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_SIDE_BAND_GMII_FC :: reserved0 [31:08] */
#define BCHP_MOCA_EXTRAS_REG_SIDE_BAND_GMII_FC_reserved0_MASK      0xffffff00
#define BCHP_MOCA_EXTRAS_REG_SIDE_BAND_GMII_FC_reserved0_SHIFT     8

/* MOCA_EXTRAS :: REG_SIDE_BAND_GMII_FC :: fc [07:00] */
#define BCHP_MOCA_EXTRAS_REG_SIDE_BAND_GMII_FC_fc_MASK             0x000000ff
#define BCHP_MOCA_EXTRAS_REG_SIDE_BAND_GMII_FC_fc_SHIFT            0

/***************************************************************************
 *REG_LEDS - Led Control Register
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_LEDS :: reserved0 [31:02] */
#define BCHP_MOCA_EXTRAS_REG_LEDS_reserved0_MASK                   0xfffffffc
#define BCHP_MOCA_EXTRAS_REG_LEDS_reserved0_SHIFT                  2

/* MOCA_EXTRAS :: REG_LEDS :: led_link [01:01] */
#define BCHP_MOCA_EXTRAS_REG_LEDS_led_link_MASK                    0x00000002
#define BCHP_MOCA_EXTRAS_REG_LEDS_led_link_SHIFT                   1

/* MOCA_EXTRAS :: REG_LEDS :: led_active [00:00] */
#define BCHP_MOCA_EXTRAS_REG_LEDS_led_active_MASK                  0x00000001
#define BCHP_MOCA_EXTRAS_REG_LEDS_led_active_SHIFT                 0

/***************************************************************************
 *REG_MOCA_STATUS - MoCA General Status Register
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_MOCA_STATUS :: reserved0 [31:13] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_reserved0_MASK            0xffffe000
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_reserved0_SHIFT           13

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: endian [12:12] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_endian_MASK               0x00001000
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_endian_SHIFT              12

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: dac_pll_lock [11:11] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_dac_pll_lock_MASK         0x00000800
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_dac_pll_lock_SHIFT        11

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: ref_freq_lock [10:10] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_ref_freq_lock_MASK        0x00000400
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_ref_freq_lock_SHIFT       10

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: lo_mixpll_lock [09:09] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_lo_mixpll_lock_MASK       0x00000200
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_lo_mixpll_lock_SHIFT      9

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: lo_mixpll_popcap [08:08] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_lo_mixpll_popcap_MASK     0x00000100
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_lo_mixpll_popcap_SHIFT    8

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: dbg_mode [07:07] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_dbg_mode_MASK             0x00000080
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_dbg_mode_SHIFT            7

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: cpu_clk_ratio [06:06] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_cpu_clk_ratio_MASK        0x00000040
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_cpu_clk_ratio_SHIFT       6

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: std_alone [05:05] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_std_alone_MASK            0x00000020
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_std_alone_SHIFT           5

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: strap_pins [04:00] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_strap_pins_MASK           0x0000001f
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_strap_pins_SHIFT          0

/***************************************************************************
 *REG_TEST_MUX_SEL - Test Port Mux Control
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: reserved0 [31:17] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_reserved0_MASK           0xfffe0000
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_reserved0_SHIFT          17

/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: gmii_mux_gpio_sel [16:16] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_gmii_mux_gpio_sel_MASK   0x00010000
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_gmii_mux_gpio_sel_SHIFT  16

/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: reserved1 [15:09] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_reserved1_MASK           0x0000fe00
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_reserved1_SHIFT          9

/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: mdc_oe [08:08] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_mdc_oe_MASK              0x00000100
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_mdc_oe_SHIFT             8

/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: mux_sel [07:05] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_mux_sel_MASK             0x000000e0
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_mux_sel_SHIFT            5

/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: clk_sel [04:02] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_clk_sel_MASK             0x0000001c
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_clk_sel_SHIFT            2

/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: phy_mac_sel [01:00] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_phy_mac_sel_MASK         0x00000003
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_phy_mac_sel_SHIFT        0

/***************************************************************************
 *REG_MD_CTRL - MII Management Interface - Data Control
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_MD_CTRL :: data [31:16] */
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_data_MASK                     0xffff0000
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_data_SHIFT                    16

/* MOCA_EXTRAS :: REG_MD_CTRL :: reserved0 [15:13] */
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_reserved0_MASK                0x0000e000
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_reserved0_SHIFT               13

/* MOCA_EXTRAS :: REG_MD_CTRL :: regad [12:08] */
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_regad_MASK                    0x00001f00
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_regad_SHIFT                   8

/* MOCA_EXTRAS :: REG_MD_CTRL :: phyad [07:03] */
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_phyad_MASK                    0x000000f8
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_phyad_SHIFT                   3

/* MOCA_EXTRAS :: REG_MD_CTRL :: reserved1 [02:02] */
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_reserved1_MASK                0x00000004
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_reserved1_SHIFT               2

/* MOCA_EXTRAS :: REG_MD_CTRL :: op [01:01] */
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_op_MASK                       0x00000002
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_op_SHIFT                      1

/* MOCA_EXTRAS :: REG_MD_CTRL :: go [00:00] */
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_go_MASK                       0x00000001
#define BCHP_MOCA_EXTRAS_REG_MD_CTRL_go_SHIFT                      0

/***************************************************************************
 *REG_MDC_DIVIDER - MII Management Interface  MDC Clock divider
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_MDC_DIVIDER :: reserved0 [31:08] */
#define BCHP_MOCA_EXTRAS_REG_MDC_DIVIDER_reserved0_MASK            0xffffff00
#define BCHP_MOCA_EXTRAS_REG_MDC_DIVIDER_reserved0_SHIFT           8

/* MOCA_EXTRAS :: REG_MDC_DIVIDER :: div [07:00] */
#define BCHP_MOCA_EXTRAS_REG_MDC_DIVIDER_div_MASK                  0x000000ff
#define BCHP_MOCA_EXTRAS_REG_MDC_DIVIDER_div_SHIFT                 0

/***************************************************************************
 *OUT_REF_INT_R01 - REFPLL Configuration Register R01
 ***************************************************************************/
/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: i_REF_ClfCNT [31:30] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_ClfCNT_MASK         0xc0000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_ClfCNT_SHIFT        30

/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: i_REF_DIV_Mdiv2_PWRDN [29:29] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_DIV_Mdiv2_PWRDN_MASK 0x20000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_DIV_Mdiv2_PWRDN_SHIFT 29

/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: i_REF_DIV_fb_PWRDN [28:28] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_DIV_fb_PWRDN_MASK   0x10000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_DIV_fb_PWRDN_SHIFT  28

/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: i_REF_DIV_fbreg_PWRDN [27:27] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_DIV_fbreg_PWRDN_MASK 0x08000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_DIV_fbreg_PWRDN_SHIFT 27

/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: i_REF_DIV_refbuf_PWRDN [26:26] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_DIV_refbuf_PWRDN_MASK 0x04000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_DIV_refbuf_PWRDN_SHIFT 26

/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: i_REF_IGEN_PWRDN [25:25] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_IGEN_PWRDN_MASK     0x02000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_IGEN_PWRDN_SHIFT    25

/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: spare_0 [24:24] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_spare_0_MASK              0x01000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_spare_0_SHIFT             24

/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: i_REF_DIV_fb [23:16] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_DIV_fb_MASK         0x00ff0000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_DIV_fb_SHIFT        16

/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: spare_1 [15:15] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_spare_1_MASK              0x00008000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_spare_1_SHIFT             15

/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: i_REF_OUTCMOS_PWRDN_m [14:08] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_OUTCMOS_PWRDN_m_MASK 0x00007f00
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_OUTCMOS_PWRDN_m_SHIFT 8

/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: i_REF_OUTCML_diode_PWRDN [07:07] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_OUTCML_diode_PWRDN_MASK 0x00000080
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_OUTCML_diode_PWRDN_SHIFT 7

/* MOCA_EXTRAS :: OUT_REF_INT_R01 :: i_REF_OUTCML_PWRDN_m [06:00] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_OUTCML_PWRDN_m_MASK 0x0000007f
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R01_i_REF_OUTCML_PWRDN_m_SHIFT 0

/***************************************************************************
 *OUT_REF_INT_R02 - REFPLL Configuration Register R02
 ***************************************************************************/
/* MOCA_EXTRAS :: OUT_REF_INT_R02 :: i_REF_OUTDIV_reg_PWRDN [31:31] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_reg_PWRDN_MASK 0x80000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_reg_PWRDN_SHIFT 31

/* MOCA_EXTRAS :: OUT_REF_INT_R02 :: i_REF_OUTDIV_RESET_m [30:24] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_RESET_m_MASK 0x7f000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_RESET_m_SHIFT 24

/* MOCA_EXTRAS :: OUT_REF_INT_R02 :: i_REF_OUTDIV_IGEN_PWRDN [23:23] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_IGEN_PWRDN_MASK 0x00800000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_IGEN_PWRDN_SHIFT 23

/* MOCA_EXTRAS :: OUT_REF_INT_R02 :: i_REF_OUTDIV_PWRDN_m [22:16] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_PWRDN_m_MASK 0x007f0000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_PWRDN_m_SHIFT 16

/* MOCA_EXTRAS :: OUT_REF_INT_R02 :: i_REF_OUTDIV_m0 [15:08] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_m0_MASK      0x0000ff00
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_m0_SHIFT     8

/* MOCA_EXTRAS :: OUT_REF_INT_R02 :: i_REF_OUTDIV_m1 [07:00] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_m1_MASK      0x000000ff
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R02_i_REF_OUTDIV_m1_SHIFT     0

/***************************************************************************
 *OUT_REF_INT_R03 - REFPLL Configuration Register R03
 ***************************************************************************/
/* MOCA_EXTRAS :: OUT_REF_INT_R03 :: i_REF_OUTDIV_m2 [31:24] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R03_i_REF_OUTDIV_m2_MASK      0xff000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R03_i_REF_OUTDIV_m2_SHIFT     24

/* MOCA_EXTRAS :: OUT_REF_INT_R03 :: i_REF_OUTDIV_m3 [23:16] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R03_i_REF_OUTDIV_m3_MASK      0x00ff0000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R03_i_REF_OUTDIV_m3_SHIFT     16

/* MOCA_EXTRAS :: OUT_REF_INT_R03 :: i_REF_OUTDIV_m4 [15:08] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R03_i_REF_OUTDIV_m4_MASK      0x0000ff00
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R03_i_REF_OUTDIV_m4_SHIFT     8

/* MOCA_EXTRAS :: OUT_REF_INT_R03 :: i_REF_OUTDIV_m5 [07:00] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R03_i_REF_OUTDIV_m5_MASK      0x000000ff
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R03_i_REF_OUTDIV_m5_SHIFT     0

/***************************************************************************
 *OUT_REF_INT_R04 - REFPLL Configuration Register R04
 ***************************************************************************/
/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_OUTDIV_m6 [31:24] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_OUTDIV_m6_MASK      0xff000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_OUTDIV_m6_SHIFT     24

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_PFD_DLY [23:22] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_PFD_DLY_MASK        0x00c00000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_PFD_DLY_SHIFT       22

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_PFD_RESET [21:21] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_PFD_RESET_MASK      0x00200000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_PFD_RESET_SHIFT     21

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_QP_ICTRL [20:18] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_QP_ICTRL_MASK       0x001c0000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_QP_ICTRL_SHIFT      18

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_QP_PWRDN [17:17] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_QP_PWRDN_MASK       0x00020000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_QP_PWRDN_SHIFT      17

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_REGQPPFD_PWRDN [16:16] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_REGQPPFD_PWRDN_MASK 0x00010000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_REGQPPFD_PWRDN_SHIFT 16

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_VCO_PWRUP [15:15] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_VCO_PWRUP_MASK      0x00008000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_VCO_PWRUP_SHIFT     15

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_VCObuf_latch_on [14:14] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_VCObuf_latch_on_MASK 0x00004000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_VCObuf_latch_on_SHIFT 14

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_div2rst [13:13] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_div2rst_MASK        0x00002000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_div2rst_SHIFT       13

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_Mdiv2rst [12:12] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_Mdiv2rst_MASK       0x00001000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_Mdiv2rst_SHIFT      12

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_fbdivrst [11:11] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_fbdivrst_MASK       0x00000800
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_fbdivrst_SHIFT      11

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_ld_EN [10:10] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_ld_EN_MASK          0x00000400
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_ld_EN_SHIFT         10

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_ld_RESET_STRT [09:09] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_ld_RESET_STRT_MASK  0x00000200
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_ld_RESET_STRT_SHIFT 9

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_UGB_pwrup [08:08] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_UGB_pwrup_MASK      0x00000100
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_UGB_pwrup_SHIFT     8

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_lf_rcntl [07:05] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_lf_rcntl_MASK       0x000000e0
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_lf_rcntl_SHIFT      5

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_mux_PWRUP [04:04] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_mux_PWRUP_MASK      0x00000010
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_mux_PWRUP_SHIFT     4

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_mux_fboff [03:03] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_mux_fboff_MASK      0x00000008
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_mux_fboff_SHIFT     3

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: i_REF_mux_sel [02:01] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_mux_sel_MASK        0x00000006
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_i_REF_mux_sel_SHIFT       1

/* MOCA_EXTRAS :: OUT_REF_INT_R04 :: spare_0 [00:00] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_spare_0_MASK              0x00000001
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R04_spare_0_SHIFT             0

/***************************************************************************
 *OUT_REF_INT_R05 - REFPLL Configuration Register R05
 ***************************************************************************/
/* MOCA_EXTRAS :: OUT_REF_INT_R05 :: i_REF_ref_cmlbias [31:30] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_i_REF_ref_cmlbias_MASK    0xc0000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_i_REF_ref_cmlbias_SHIFT   30

/* MOCA_EXTRAS :: OUT_REF_INT_R05 :: i_REF_vcrst [29:29] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_i_REF_vcrst_MASK          0x20000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_i_REF_vcrst_SHIFT         29

/* MOCA_EXTRAS :: OUT_REF_INT_R05 :: spare_0 [28:24] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_spare_0_MASK              0x1f000000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_spare_0_SHIFT             24

/* MOCA_EXTRAS :: OUT_REF_INT_R05 :: spare_1 [23:23] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_spare_1_MASK              0x00800000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_spare_1_SHIFT             23

/* MOCA_EXTRAS :: OUT_REF_INT_R05 :: i_REF_OUTCML_lowcur [22:16] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_i_REF_OUTCML_lowcur_MASK  0x007f0000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_i_REF_OUTCML_lowcur_SHIFT 16

/* MOCA_EXTRAS :: OUT_REF_INT_R05 :: spare_2 [15:15] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_spare_2_MASK              0x00008000
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_spare_2_SHIFT             15

/* MOCA_EXTRAS :: OUT_REF_INT_R05 :: i_REF_clken_m [14:08] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_i_REF_clken_m_MASK        0x00007f00
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_i_REF_clken_m_SHIFT       8

/* MOCA_EXTRAS :: OUT_REF_INT_R05 :: spare_3 [07:07] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_spare_3_MASK              0x00000080
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_spare_3_SHIFT             7

/* MOCA_EXTRAS :: OUT_REF_INT_R05 :: i_REF_bypass_en [06:00] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_i_REF_bypass_en_MASK      0x0000007f
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_R05_i_REF_bypass_en_SHIFT     0

/***************************************************************************
 *OUT_REF_INT_SEL - REFPLL Configuration Select Register
 ***************************************************************************/
/* MOCA_EXTRAS :: OUT_REF_INT_SEL :: reserved0 [31:01] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_SEL_reserved0_MASK            0xfffffffe
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_SEL_reserved0_SHIFT           1

/* MOCA_EXTRAS :: OUT_REF_INT_SEL :: pll_sel [00:00] */
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_SEL_pll_sel_MASK              0x00000001
#define BCHP_MOCA_EXTRAS_OUT_REF_INT_SEL_pll_sel_SHIFT             0

/***************************************************************************
 *MOCA_VERSION_REG - Contains the MOCA version
 ***************************************************************************/
/* MOCA_EXTRAS :: MOCA_VERSION_REG :: device_id [31:16] */
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_device_id_MASK           0xffff0000
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_device_id_SHIFT          16

/* MOCA_EXTRAS :: MOCA_VERSION_REG :: revision_id [15:08] */
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_revision_id_MASK         0x0000ff00
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_revision_id_SHIFT        8

/* MOCA_EXTRAS :: MOCA_VERSION_REG :: subversion_id [07:00] */
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_subversion_id_MASK       0x000000ff
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_subversion_id_SHIFT      0

/***************************************************************************
 *PHY_APB_CTRL - Configuration of the PHY APB interface
 ***************************************************************************/
/* MOCA_EXTRAS :: PHY_APB_CTRL :: reserved0 [31:03] */
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL_reserved0_MASK               0xfffffff8
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL_reserved0_SHIFT              3

/* MOCA_EXTRAS :: PHY_APB_CTRL :: back_door [02:02] */
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL_back_door_MASK               0x00000004
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL_back_door_SHIFT              2

/* MOCA_EXTRAS :: PHY_APB_CTRL :: ratio [01:00] */
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL_ratio_MASK                   0x00000003
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL_ratio_SHIFT                  0

/***************************************************************************
 *TP_SEL - Selection of the tp overlay
 ***************************************************************************/
/* MOCA_EXTRAS :: TP_SEL :: sel [31:00] */
#define BCHP_MOCA_EXTRAS_TP_SEL_sel_MASK                           0xffffffff
#define BCHP_MOCA_EXTRAS_TP_SEL_sel_SHIFT                          0

/***************************************************************************
 *TPCAP_SEL - Selection of the tpcap
 ***************************************************************************/
/* MOCA_EXTRAS :: TPCAP_SEL :: reserved0 [31:04] */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_reserved0_MASK                  0xfffffff0
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_reserved0_SHIFT                 4

/* MOCA_EXTRAS :: TPCAP_SEL :: overlay [03:03] */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_overlay_MASK                    0x00000008
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_overlay_SHIFT                   3

/* MOCA_EXTRAS :: TPCAP_SEL :: sel [02:00] */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_sel_MASK                        0x00000007
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_sel_SHIFT                       0

/***************************************************************************
 *REG_GEN_PURPOSE2 - General Purpose Register 2
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE2 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE2_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE2_gen_SHIFT                0

/***************************************************************************
 *REG_GEN_PURPOSE3 - General Purpose Register 3
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE3 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE3_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE3_gen_SHIFT                0

#endif /* #ifndef BCHP_MOCA_EXTRAS_H__ */

/* End of File */
