# combinational_logic
This is a combinational logic implemented with Verilog using Vivado, this is a challenge from a course of EDX called Introduction to hardware Design by the University of Galileo. 

The Reto.v is where thw code is created with the following combinational logic:

