module ibex_lockstep (
	clk_i,
	rst_ni,
	hart_id_i,
	boot_addr_i,
	cheriot_enable_i,
	instr_req_i,
	instr_gnt_i,
	instr_rvalid_i,
	instr_addr_i,
	instr_rdata_i,
	instr_err_i,
	data_req_i,
	data_gnt_i,
	data_rvalid_i,
	data_we_i,
	data_be_i,
	data_addr_i,
	data_wdata_i,
	data_tag_i,
	data_rdata_i,
	data_rdata_tag_i,
	data_err_i,
	rf_rdata_a_i,
	rf_rdata_b_i,
	rf_wcap_wb_i,
	rf_rcap_a_i,
	rf_rcap_b_i,
	ic_tag_req_i,
	ic_tag_write_i,
	ic_tag_addr_i,
	ic_tag_wdata_i,
	ic_tag_rdata_i,
	ic_data_req_i,
	ic_data_write_i,
	ic_data_addr_i,
	ic_data_wdata_i,
	ic_data_rdata_i,
	ic_scr_key_valid_i,
	ic_scr_key_req_i,
	irq_software_i,
	irq_timer_i,
	irq_external_i,
	irq_fast_i,
	irq_nm_i,
	irq_pending_i,
	debug_req_i,
	crash_dump_i,
	double_fault_seen_i,
	fetch_enable_i,
	mcounteren_writable_i,
	alert_minor_o,
	alert_major_internal_o,
	alert_major_bus_o,
	core_busy_i,
	test_en_i,
	scan_rst_ni,
	lockstep_cmp_en_o,
	data_req_shadow_o,
	data_we_shadow_o,
	data_be_shadow_o,
	data_addr_shadow_o,
	data_wdata_shadow_o,
	data_wdata_intg_shadow_o,
	instr_req_shadow_o,
	instr_addr_shadow_o
);
	parameter integer BaseIsa = 32'sd0;
	parameter [31:0] LockstepOffset = 1;
	parameter [0:0] PMPEnable = 1'b0;
	parameter [31:0] PMPGranularity = 0;
	parameter [31:0] PMPNumRegions = 4;
	localparam [31:0] ibex_pkg_PMP_MAX_REGIONS = 16;
	localparam [95:0] ibex_pkg_PmpCfgRst = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
	parameter [95:0] PMPRstCfg = ibex_pkg_PmpCfgRst;
	localparam [31:0] ibex_pkg_PMP_ADDR_MSB = 33;
	localparam [543:0] ibex_pkg_PmpAddrRst = 544'h0;
	parameter [543:0] PMPRstAddr = ibex_pkg_PmpAddrRst;
	localparam [2:0] ibex_pkg_PmpMseccfgRst = 3'b000;
	parameter [2:0] PMPRstMsecCfg = ibex_pkg_PmpMseccfgRst;
	parameter [31:0] MHPMCounterNum = 0;
	parameter [31:0] MHPMCounterWidth = 40;
	parameter [0:0] RV32E = 1'b0;
	parameter integer RV32M = 32'sd2;
	parameter integer RV32B = 32'sd0;
	parameter integer RV32ZC = 32'sd3;
	parameter [0:0] BranchTargetALU = 1'b0;
	parameter [0:0] WritebackStage = 1'b0;
	parameter [0:0] ICache = 1'b0;
	parameter [0:0] ICacheECC = 1'b0;
	parameter [0:0] ICacheTweakInfection = 1'b0;
	localparam [31:0] ibex_pkg_BUS_SIZE = 32;
	parameter [31:0] BusSizeECC = ibex_pkg_BUS_SIZE;
	localparam [31:0] ibex_pkg_ADDR_W = 32;
	localparam [31:0] ibex_pkg_IC_LINE_SIZE = 64;
	localparam [31:0] ibex_pkg_IC_LINE_BYTES = 8;
	localparam [31:0] ibex_pkg_IC_NUM_WAYS = 2;
	localparam [31:0] ibex_pkg_IC_SIZE_BYTES = 4096;
	localparam [31:0] ibex_pkg_IC_NUM_LINES = (ibex_pkg_IC_SIZE_BYTES / ibex_pkg_IC_NUM_WAYS) / ibex_pkg_IC_LINE_BYTES;
	localparam [31:0] ibex_pkg_IC_INDEX_W = $clog2(ibex_pkg_IC_NUM_LINES);
	localparam [31:0] ibex_pkg_IC_LINE_W = 3;
	localparam [31:0] ibex_pkg_IC_TAG_SIZE = ((ibex_pkg_ADDR_W - ibex_pkg_IC_INDEX_W) - ibex_pkg_IC_LINE_W) + 1;
	parameter [31:0] TagSizeECC = ibex_pkg_IC_TAG_SIZE;
	parameter [31:0] LineSizeECC = ibex_pkg_IC_LINE_SIZE;
	parameter [0:0] BranchPredictor = 1'b0;
	parameter [0:0] DbgTriggerEn = 1'b0;
	parameter [31:0] DbgHwBreakNum = 1;
	parameter [0:0] ResetAll = 1'b0;
	localparam signed [31:0] ibex_pkg_LfsrWidth = 32;
	localparam [31:0] ibex_pkg_RndCnstLfsrSeedDefault = 32'hac533bf4;
	parameter [31:0] RndCnstLfsrSeed = ibex_pkg_RndCnstLfsrSeedDefault;
	localparam [159:0] ibex_pkg_RndCnstLfsrPermDefault = 160'h1e35ecba467fd1b12e958152c04fa43878a8daed;
	parameter [159:0] RndCnstLfsrPerm = ibex_pkg_RndCnstLfsrPermDefault;
	parameter [0:0] SecureIbex = 1'b0;
	parameter [0:0] DummyInstructions = 1'b0;
	parameter [0:0] RegFileECC = 1'b0;
	parameter [31:0] RegFileDataWidth = 32;
	parameter [31:0] RegFileDataEccWidth = 39;
	localparam [31:0] ibex_cheriot_pkg_REGCAP_W = 35;
	parameter [31:0] RegFileCapEccWidth = 42;
	parameter integer RegFile = 32'sd0;
	parameter [0:0] MemECC = 1'b0;
	parameter [31:0] MemDataWidth = (MemECC ? 39 : 32);
	parameter [31:0] DmBaseAddr = 32'h1a110000;
	parameter [31:0] DmAddrMask = 32'h00000fff;
	parameter [31:0] DmHaltAddr = 32'h1a110800;
	parameter [31:0] DmExceptionAddr = 32'h1a110808;
	parameter [31:0] CsrMvendorId = 32'b00000000000000000000000000000000;
	parameter [31:0] CsrMimpId = 32'b00000000000000000000000000000000;
	input wire clk_i;
	input wire rst_ni;
	input wire [31:0] hart_id_i;
	input wire [31:0] boot_addr_i;
	localparam signed [31:0] ibex_pkg_IbexMuBiWidth = 4;
	input wire [3:0] cheriot_enable_i;
	input wire instr_req_i;
	input wire instr_gnt_i;
	input wire instr_rvalid_i;
	input wire [31:0] instr_addr_i;
	input wire [MemDataWidth - 1:0] instr_rdata_i;
	input wire instr_err_i;
	input wire data_req_i;
	input wire data_gnt_i;
	input wire data_rvalid_i;
	input wire data_we_i;
	input wire [3:0] data_be_i;
	input wire [31:0] data_addr_i;
	input wire [31:0] data_wdata_i;
	input wire data_tag_i;
	input wire [MemDataWidth - 1:0] data_rdata_i;
	input wire data_rdata_tag_i;
	input wire data_err_i;
	input wire [RegFileDataWidth - 1:0] rf_rdata_a_i;
	input wire [RegFileDataWidth - 1:0] rf_rdata_b_i;
	localparam [31:0] ibex_cheriot_pkg_CBOUND_W = 9;
	localparam [31:0] ibex_cheriot_pkg_CEXP_W = 4;
	localparam [31:0] ibex_cheriot_pkg_CPERMS_W = 6;
	localparam [31:0] ibex_cheriot_pkg_OTYPE_W = 3;
	input wire [34:0] rf_wcap_wb_i;
	input wire [34:0] rf_rcap_a_i;
	input wire [34:0] rf_rcap_b_i;
	input wire [1:0] ic_tag_req_i;
	input wire ic_tag_write_i;
	input wire [ibex_pkg_IC_INDEX_W - 1:0] ic_tag_addr_i;
	input wire [TagSizeECC - 1:0] ic_tag_wdata_i;
	input wire [(ibex_pkg_IC_NUM_WAYS * TagSizeECC) - 1:0] ic_tag_rdata_i;
	input wire [1:0] ic_data_req_i;
	input wire ic_data_write_i;
	input wire [ibex_pkg_IC_INDEX_W - 1:0] ic_data_addr_i;
	input wire [LineSizeECC - 1:0] ic_data_wdata_i;
	input wire [(ibex_pkg_IC_NUM_WAYS * LineSizeECC) - 1:0] ic_data_rdata_i;
	input wire ic_scr_key_valid_i;
	input wire ic_scr_key_req_i;
	input wire irq_software_i;
	input wire irq_timer_i;
	input wire irq_external_i;
	input wire [14:0] irq_fast_i;
	input wire irq_nm_i;
	input wire irq_pending_i;
	input wire debug_req_i;
	input wire [159:0] crash_dump_i;
	input wire double_fault_seen_i;
	input wire [3:0] fetch_enable_i;
	input wire [3:0] mcounteren_writable_i;
	output wire alert_minor_o;
	output wire alert_major_internal_o;
	output wire alert_major_bus_o;
	input wire [3:0] core_busy_i;
	input wire test_en_i;
	input wire scan_rst_ni;
	output wire [3:0] lockstep_cmp_en_o;
	output wire data_req_shadow_o;
	output wire data_we_shadow_o;
	output wire [3:0] data_be_shadow_o;
	output wire [31:0] data_addr_shadow_o;
	output wire [31:0] data_wdata_shadow_o;
	output wire [6:0] data_wdata_intg_shadow_o;
	output wire instr_req_shadow_o;
	output wire [31:0] instr_addr_shadow_o;
	function automatic integer prim_util_pkg_vbits;
		input integer value;
		prim_util_pkg_vbits = (value == 1 ? 1 : $clog2(value));
	endfunction
	localparam [31:0] LockstepOffsetW = prim_util_pkg_vbits(LockstepOffset);
	localparam [31:0] OutputsOffset = LockstepOffset + 1;
	wire rst_shadow_cnt_err;
	wire [3:0] rst_shadow_set_d;
	wire [3:0] rst_shadow_set_q;
	wire rst_shadow_n;
	reg [3:0] enable_cmp_d;
	wire [3:0] enable_cmp_q;
	localparam [3:0] ibex_pkg_IbexMuBiOff = 4'b1010;
	localparam [3:0] ibex_pkg_IbexMuBiOn = 4'b0101;
	function automatic [LockstepOffsetW - 1:0] sv2v_cast_92B04;
		input reg [LockstepOffsetW - 1:0] inp;
		sv2v_cast_92B04 = inp;
	endfunction
	generate
		if (LockstepOffset > 1) begin : gen_reset_counter
			wire [LockstepOffsetW - 1:0] rst_shadow_cnt;
			prim_count #(
				.Width(LockstepOffsetW),
				.ResetValue(sv2v_cast_92B04(1'b0))
			) u_rst_shadow_cnt(
				.clk_i(clk_i),
				.rst_ni(rst_ni),
				.clr_i(1'b0),
				.set_i(1'b0),
				.set_cnt_i(1'sb0),
				.incr_en_i(1'b1),
				.decr_en_i(1'b0),
				.step_i(sv2v_cast_92B04(1'b1)),
				.commit_i(1'b1),
				.cnt_o(rst_shadow_cnt),
				.cnt_after_commit_o(),
				.err_o(rst_shadow_cnt_err)
			);
			assign rst_shadow_set_d = (rst_shadow_cnt >= sv2v_cast_92B04(LockstepOffset - 1) ? ibex_pkg_IbexMuBiOn : ibex_pkg_IbexMuBiOff);
			wire [4:1] sv2v_tmp_D6389;
			assign sv2v_tmp_D6389 = rst_shadow_set_q;
			always @(*) enable_cmp_d = sv2v_tmp_D6389;
		end
		else begin : gen_no_reset_counter
			assign rst_shadow_set_d = ibex_pkg_IbexMuBiOn;
			assign rst_shadow_cnt_err = 1'b0;
			always @(posedge clk_i or negedge rst_ni)
				if (!rst_ni)
					enable_cmp_d <= ibex_pkg_IbexMuBiOff;
				else
					enable_cmp_d <= ibex_pkg_IbexMuBiOn;
			wire [2:0] unused_bits;
			assign unused_bits = rst_shadow_set_q[3:1];
		end
	endgenerate
	prim_generic_flop #(
		.Width(ibex_pkg_IbexMuBiWidth),
		.ResetValue(ibex_pkg_IbexMuBiOff)
	) u_prim_rst_shadow_set_flop(
		.clk_i(clk_i),
		.rst_ni(rst_ni),
		.d_i(rst_shadow_set_d),
		.q_o(rst_shadow_set_q)
	);
	prim_generic_flop #(
		.Width(ibex_pkg_IbexMuBiWidth),
		.ResetValue(ibex_pkg_IbexMuBiOff)
	) u_prim_enable_cmp_flop(
		.clk_i(clk_i),
		.rst_ni(rst_ni),
		.d_i(enable_cmp_d),
		.q_o(enable_cmp_q)
	);
	prim_generic_clock_mux2 #(.NoFpgaBufG(1'b1)) u_prim_rst_shadow_n_mux2(
		.clk0_i(rst_shadow_set_q[0]),
		.clk1_i(scan_rst_ni),
		.sel_i(test_en_i),
		.clk_o(rst_shadow_n)
	);
	reg [(LockstepOffset * ((((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 70)) - 1:0] shadow_inputs_q;
	wire [(((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 69:0] shadow_inputs_in;
	wire [(ibex_pkg_IC_NUM_WAYS * TagSizeECC) - 1:0] shadow_tag_rdata_delayed;
	wire [(ibex_pkg_IC_NUM_WAYS * LineSizeECC) - 1:0] shadow_data_rdata_delayed;
	function automatic [(((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 69:0] sv2v_cast_A5139;
		input reg [(((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 69:0] inp;
		sv2v_cast_A5139 = inp;
	endfunction
	function automatic [TagSizeECC - 1:0] sv2v_cast_51117;
		input reg [TagSizeECC - 1:0] inp;
		sv2v_cast_51117 = inp;
	endfunction
	function automatic [LineSizeECC - 1:0] sv2v_cast_C86ED;
		input reg [LineSizeECC - 1:0] inp;
		sv2v_cast_C86ED = inp;
	endfunction
	generate
		if (LockstepOffset > 1) begin : gen_multi_cycle_delay
			reg [(LockstepOffset * TagSizeECC) - 1:0] shadow_tag_rdata_q [0:1];
			reg [(LockstepOffset * LineSizeECC) - 1:0] shadow_data_rdata_q [0:1];
			assign shadow_tag_rdata_delayed = shadow_tag_rdata_q[0];
			assign shadow_data_rdata_delayed = shadow_data_rdata_q[0];
			always @(posedge clk_i or negedge rst_ni)
				if (!rst_ni) begin : sv2v_autoblock_1
					reg [31:0] i;
					for (i = 0; i < LockstepOffset; i = i + 1)
						begin
							shadow_inputs_q[i * ((((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 70)+:(((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 70] <= sv2v_cast_A5139(1'sb0);
							shadow_tag_rdata_q[i] <= {LockstepOffset {sv2v_cast_51117(0)}};
							shadow_data_rdata_q[i] <= {LockstepOffset {sv2v_cast_C86ED(0)}};
						end
				end
				else begin
					begin : sv2v_autoblock_2
						reg [31:0] i;
						for (i = 0; i < (LockstepOffset - 1); i = i + 1)
							begin
								shadow_inputs_q[i * ((((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 70)+:(((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 70] <= shadow_inputs_q[(i + 1) * ((((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 70)+:(((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 70];
								shadow_tag_rdata_q[i] <= shadow_tag_rdata_q[i + 1];
								shadow_data_rdata_q[i] <= shadow_data_rdata_q[i + 1];
							end
					end
					shadow_inputs_q[(LockstepOffset - 1) * ((((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 70)+:(((((((((((2 + MemDataWidth) + 3) + MemDataWidth) + 2) + RegFileDataWidth) + RegFileDataWidth) + 20) + ibex_pkg_IbexMuBiWidth) + ibex_pkg_IbexMuBiWidth) + 1) + ibex_pkg_IbexMuBiWidth) + 70] <= shadow_inputs_in;
					shadow_tag_rdata_q[LockstepOffset - 1] <= ic_tag_rdata_i;
					shadow_data_rdata_q[LockstepOffset - 1] <= ic_data_rdata_i;
				end
		end
		else begin : gen_single_cycle_delay
			reg [(ibex_pkg_IC_NUM_WAYS * TagSizeECC) - 1:0] shadow_tag_rdata_q;
			reg [(ibex_pkg_IC_NUM_WAYS * LineSizeECC) - 1:0] shadow_data_rdata_q;
			assign shadow_tag_rdata_delayed = shadow_tag_rdata_q;
			assign shadow_data_rdata_delayed = shadow_data_rdata_q;
			always @(posedge clk_i or negedge rst_ni)
				if (!rst_ni) begin
					shadow_inputs_q <= sv2v_cast_A5139(1'sb0);
					shadow_tag_rdata_q <= {ibex_pkg_IC_NUM_WAYS {sv2v_cast_51117(0)}};
					shadow_data_rdata_q <= {ibex_pkg_IC_NUM_WAYS {sv2v_cast_C86ED(0)}};
				end
				else begin
					shadow_inputs_q <= shadow_inputs_in;
					shadow_tag_rdata_q <= ic_tag_rdata_i;
					shadow_data_rdata_q <= ic_data_rdata_i;
				end
		end
	endgenerate
	assign shadow_inputs_in[2 + (MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))))] = instr_gnt_i;
	assign shadow_inputs_in[1 + (MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))))] = instr_rvalid_i;
	assign shadow_inputs_in[MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102)))))-:((MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102)))))) >= (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 103))))) ? ((MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102)))))) - (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 103)))))) + 1 : ((3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 103))))) - (MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))))) + 1)] = instr_rdata_i;
	assign shadow_inputs_in[3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))] = instr_err_i;
	assign shadow_inputs_in[2 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))] = data_gnt_i;
	assign shadow_inputs_in[1 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))] = data_rvalid_i;
	assign shadow_inputs_in[MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102)))-:((MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102)))) >= (2 + (RegFileDataWidth + (RegFileDataWidth + 103))) ? ((MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102)))) - (2 + (RegFileDataWidth + (RegFileDataWidth + 103)))) + 1 : ((2 + (RegFileDataWidth + (RegFileDataWidth + 103))) - (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))) + 1)] = data_rdata_i;
	assign shadow_inputs_in[2 + (RegFileDataWidth + (RegFileDataWidth + 102))] = data_rdata_tag_i;
	assign shadow_inputs_in[1 + (RegFileDataWidth + (RegFileDataWidth + 102))] = data_err_i;
	assign shadow_inputs_in[RegFileDataWidth + (RegFileDataWidth + 102)-:((RegFileDataWidth + (RegFileDataWidth + 102)) >= (RegFileDataWidth + 103) ? ((RegFileDataWidth + (RegFileDataWidth + 102)) - (RegFileDataWidth + 103)) + 1 : ((RegFileDataWidth + 103) - (RegFileDataWidth + (RegFileDataWidth + 102))) + 1)] = rf_rdata_a_i;
	assign shadow_inputs_in[RegFileDataWidth + 102-:((RegFileDataWidth + 102) >= 103 ? RegFileDataWidth : 104 - (RegFileDataWidth + 102))] = rf_rdata_b_i;
	assign shadow_inputs_in[102] = irq_software_i;
	assign shadow_inputs_in[101] = irq_timer_i;
	assign shadow_inputs_in[100] = irq_external_i;
	assign shadow_inputs_in[99-:15] = irq_fast_i;
	assign shadow_inputs_in[84] = irq_nm_i;
	assign shadow_inputs_in[83] = debug_req_i;
	assign shadow_inputs_in[82-:4] = fetch_enable_i;
	assign shadow_inputs_in[78-:4] = mcounteren_writable_i;
	assign shadow_inputs_in[74] = ic_scr_key_valid_i;
	assign shadow_inputs_in[73-:4] = cheriot_enable_i;
	assign shadow_inputs_in[69-:35] = rf_rcap_a_i;
	assign shadow_inputs_in[34-:35] = rf_rcap_b_i;
	reg [(((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? (OutputsOffset * (((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 35)) - 1 : (OutputsOffset * (1 - (((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34))) + (((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 33)):(((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? 0 : ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34)] core_outputs_q;
	wire [((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34:0] core_outputs_in;
	wire [((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34:0] shadow_outputs_d;
	reg [((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34:0] shadow_outputs_q;
	assign core_outputs_in[104 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))] = instr_req_i;
	assign core_outputs_in[103 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((106 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (74 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((103 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (71 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((71 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (103 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)] = instr_addr_i;
	assign core_outputs_in[71 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))] = data_req_i;
	assign core_outputs_in[70 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))] = data_we_i;
	assign core_outputs_in[69 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((72 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (68 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((69 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (69 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)] = data_be_i;
	assign core_outputs_in[65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((68 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (36 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)] = data_addr_i;
	assign core_outputs_in[33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((36 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (4 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (1 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((1 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)] = data_wdata_i;
	assign core_outputs_in[1 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))] = data_tag_i;
	assign core_outputs_in[ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))-:((3 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))) - (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))) + 1 : ((1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))) - (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) + 1)] = ic_tag_req_i;
	assign core_outputs_in[1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))] = ic_tag_write_i;
	assign core_outputs_in[ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))-:((ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))) >= (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))) ? ((ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) - (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) + 1 : ((TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))) - (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))) + 1)] = ic_tag_addr_i;
	assign core_outputs_in[TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))-:((TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))) >= (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))) ? ((TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))) - (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))) + 1 : ((ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))) - (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) + 1)] = ic_tag_wdata_i;
	assign core_outputs_in[ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))-:((3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))) >= (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))) ? ((ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))) - (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))) + 1 : ((1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))) - (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))) + 1)] = ic_data_req_i;
	assign core_outputs_in[1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))] = ic_data_write_i;
	assign core_outputs_in[ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)-:((ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)) >= (LineSizeECC + 202) ? ((ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)) - (LineSizeECC + 202)) + 1 : ((LineSizeECC + 202) - (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))) + 1)] = ic_data_addr_i;
	assign core_outputs_in[LineSizeECC + 201-:((LineSizeECC + 201) >= 202 ? LineSizeECC : 203 - (LineSizeECC + 201))] = ic_data_wdata_i;
	assign core_outputs_in[201] = ic_scr_key_req_i;
	assign core_outputs_in[200] = irq_pending_i;
	assign core_outputs_in[199-:160] = crash_dump_i;
	assign core_outputs_in[39] = double_fault_seen_i;
	assign core_outputs_in[38-:4] = core_busy_i;
	assign core_outputs_in[34-:35] = rf_wcap_wb_i;
	always @(posedge clk_i) begin
		begin : sv2v_autoblock_3
			reg [31:0] i;
			for (i = 0; i < (OutputsOffset - 1); i = i + 1)
				core_outputs_q[(((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? 0 : ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34) + (i * (((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 35 : 1 - (((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34)))+:(((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 35 : 1 - (((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34))] <= core_outputs_q[(((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? 0 : ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34) + ((i + 1) * (((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 35 : 1 - (((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34)))+:(((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 35 : 1 - (((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34))];
		end
		core_outputs_q[(((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? 0 : ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34) + ((OutputsOffset - 1) * (((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 35 : 1 - (((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34)))+:(((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 35 : 1 - (((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34))] <= core_outputs_in;
	end
	wire [RegFileDataEccWidth - 1:0] shadow_rf_wdata_wb_ecc;
	wire [4:0] shadow_rf_raddr_a;
	wire [4:0] shadow_rf_raddr_b;
	wire [4:0] shadow_rf_waddr_wb;
	wire shadow_rf_we_wb;
	wire shadow_dummy_instr_id;
	wire shadow_dummy_instr_wb;
	wire [6:0] shadow_data_wdata_intg;
	wire [MemDataWidth - 1:0] shadow_data_wdata_full;
	wire shadow_alert_minor;
	wire shadow_alert_major_internal;
	wire shadow_alert_major_bus;
	wire [(RegFileDataEccWidth - RegFileDataWidth) - 1:0] shadow_rf_rdata_a_intg;
	wire [(RegFileDataEccWidth - RegFileDataWidth) - 1:0] shadow_rf_rdata_b_intg;
	wire [RegFileCapEccWidth - 1:0] shadow_rf_wcap_ecc_wb;
	wire [6:0] shadow_rf_rcap_a_ecc;
	wire [6:0] shadow_rf_rcap_b_ecc;
	function automatic [34:0] sv2v_cast_11991;
		input reg [34:0] inp;
		sv2v_cast_11991 = inp;
	endfunction
	function automatic [34:0] ibex_cheriot_pkg_cheriot_regcap_to_vec;
		input reg [34:0] cap;
		ibex_cheriot_pkg_cheriot_regcap_to_vec = sv2v_cast_11991(cap);
	endfunction
	ibex_core #(
		.PMPEnable(PMPEnable),
		.PMPGranularity(PMPGranularity),
		.PMPNumRegions(PMPNumRegions),
		.PMPRstCfg(PMPRstCfg),
		.PMPRstAddr(PMPRstAddr),
		.PMPRstMsecCfg(PMPRstMsecCfg),
		.MHPMCounterNum(MHPMCounterNum),
		.MHPMCounterWidth(MHPMCounterWidth),
		.RV32E(RV32E),
		.RV32M(RV32M),
		.RV32B(RV32B),
		.RV32ZC(RV32ZC),
		.BranchTargetALU(BranchTargetALU),
		.ICache(ICache),
		.ICacheECC(ICacheECC),
		.ICacheTweakInfection(ICacheTweakInfection),
		.BusSizeECC(BusSizeECC),
		.TagSizeECC(TagSizeECC),
		.LineSizeECC(LineSizeECC),
		.BranchPredictor(BranchPredictor),
		.DbgTriggerEn(DbgTriggerEn),
		.DbgHwBreakNum(DbgHwBreakNum),
		.WritebackStage(WritebackStage),
		.ResetAll(ResetAll),
		.RndCnstLfsrSeed(RndCnstLfsrSeed),
		.RndCnstLfsrPerm(RndCnstLfsrPerm),
		.SecureIbex(SecureIbex),
		.DummyInstructions(DummyInstructions),
		.RegFileECC(RegFileECC),
		.RegFileDataWidth(RegFileDataEccWidth),
		.RegFileCapEccWidth(RegFileCapEccWidth),
		.MemECC(MemECC),
		.MemDataWidth(MemDataWidth),
		.DmBaseAddr(DmBaseAddr),
		.DmAddrMask(DmAddrMask),
		.DmHaltAddr(DmHaltAddr),
		.DmExceptionAddr(DmExceptionAddr),
		.CsrMvendorId(CsrMvendorId),
		.CsrMimpId(CsrMimpId),
		.BaseIsa(BaseIsa)
	) u_shadow_core(
		.clk_i(clk_i),
		.rst_ni(rst_shadow_n),
		.hart_id_i(hart_id_i),
		.boot_addr_i(boot_addr_i),
		.cheriot_enable_i(shadow_inputs_q[73-:4]),
		.instr_req_o(shadow_outputs_d[104 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))]),
		.instr_gnt_i(shadow_inputs_q[2 + (MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))))]),
		.instr_rvalid_i(shadow_inputs_q[1 + (MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))))]),
		.instr_addr_o(shadow_outputs_d[103 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((106 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (74 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((103 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (71 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((71 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (103 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)]),
		.instr_rdata_i(shadow_inputs_q[0 + (MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))))-:((MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102)))))) >= (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 103))))) ? ((MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102)))))) - (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 103)))))) + 1 : ((3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 103))))) - (MemDataWidth + (3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))))) + 1)]),
		.instr_err_i(shadow_inputs_q[3 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))]),
		.data_req_o(shadow_outputs_d[71 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))]),
		.data_gnt_i(shadow_inputs_q[2 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))]),
		.data_rvalid_i(shadow_inputs_q[1 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))]),
		.data_we_o(shadow_outputs_d[70 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))]),
		.data_be_o(shadow_outputs_d[69 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((72 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (68 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((69 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (69 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)]),
		.data_addr_o(shadow_outputs_d[65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((68 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (36 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)]),
		.data_wdata_o(shadow_data_wdata_full),
		.data_tag_o(shadow_outputs_d[1 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))]),
		.data_rdata_i(shadow_inputs_q[0 + (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))-:((MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102)))) >= (2 + (RegFileDataWidth + (RegFileDataWidth + 103))) ? ((MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102)))) - (2 + (RegFileDataWidth + (RegFileDataWidth + 103)))) + 1 : ((2 + (RegFileDataWidth + (RegFileDataWidth + 103))) - (MemDataWidth + (2 + (RegFileDataWidth + (RegFileDataWidth + 102))))) + 1)]),
		.data_tag_i(shadow_inputs_q[2 + (RegFileDataWidth + (RegFileDataWidth + 102))]),
		.data_err_i(shadow_inputs_q[1 + (RegFileDataWidth + (RegFileDataWidth + 102))]),
		.dummy_instr_id_o(shadow_dummy_instr_id),
		.dummy_instr_wb_o(shadow_dummy_instr_wb),
		.rf_raddr_a_o(shadow_rf_raddr_a),
		.rf_raddr_b_o(shadow_rf_raddr_b),
		.rf_waddr_wb_o(shadow_rf_waddr_wb),
		.rf_we_wb_o(shadow_rf_we_wb),
		.rf_wdata_wb_ecc_o(shadow_rf_wdata_wb_ecc),
		.rf_rdata_a_ecc_i({shadow_rf_rdata_a_intg, shadow_inputs_q[0 + (RegFileDataWidth + (RegFileDataWidth + 102))-:((RegFileDataWidth + (RegFileDataWidth + 102)) >= (RegFileDataWidth + 103) ? ((RegFileDataWidth + (RegFileDataWidth + 102)) - (RegFileDataWidth + 103)) + 1 : ((RegFileDataWidth + 103) - (RegFileDataWidth + (RegFileDataWidth + 102))) + 1)]}),
		.rf_rdata_b_ecc_i({shadow_rf_rdata_b_intg, shadow_inputs_q[0 + (RegFileDataWidth + 102)-:((RegFileDataWidth + 102) >= 103 ? RegFileDataWidth : 104 - (RegFileDataWidth + 102))]}),
		.rf_wcap_ecc_wb_o(shadow_rf_wcap_ecc_wb),
		.rf_rcap_a_ecc_i({shadow_rf_rcap_a_ecc, ibex_cheriot_pkg_cheriot_regcap_to_vec(shadow_inputs_q[69-:35])}),
		.rf_rcap_b_ecc_i({shadow_rf_rcap_b_ecc, ibex_cheriot_pkg_cheriot_regcap_to_vec(shadow_inputs_q[34-:35])}),
		.ic_tag_req_o(shadow_outputs_d[ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))-:((3 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))) - (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))) + 1 : ((1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))) - (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) + 1)]),
		.ic_tag_write_o(shadow_outputs_d[1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))]),
		.ic_tag_addr_o(shadow_outputs_d[ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))-:((ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))) >= (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))) ? ((ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) - (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) + 1 : ((TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))) - (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))) + 1)]),
		.ic_tag_wdata_o(shadow_outputs_d[TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))-:((TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))) >= (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))) ? ((TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))) - (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))) + 1 : ((ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))) - (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) + 1)]),
		.ic_tag_rdata_i(shadow_tag_rdata_delayed),
		.ic_data_req_o(shadow_outputs_d[ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))-:((3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))) >= (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))) ? ((ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))) - (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))) + 1 : ((1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))) - (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))) + 1)]),
		.ic_data_write_o(shadow_outputs_d[1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))]),
		.ic_data_addr_o(shadow_outputs_d[ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)-:((ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)) >= (LineSizeECC + 202) ? ((ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)) - (LineSizeECC + 202)) + 1 : ((LineSizeECC + 202) - (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))) + 1)]),
		.ic_data_wdata_o(shadow_outputs_d[LineSizeECC + 201-:((LineSizeECC + 201) >= 202 ? LineSizeECC : 203 - (LineSizeECC + 201))]),
		.ic_data_rdata_i(shadow_data_rdata_delayed),
		.ic_scr_key_valid_i(shadow_inputs_q[74]),
		.ic_scr_key_req_o(shadow_outputs_d[201]),
		.irq_software_i(shadow_inputs_q[102]),
		.irq_timer_i(shadow_inputs_q[101]),
		.irq_external_i(shadow_inputs_q[100]),
		.irq_fast_i(shadow_inputs_q[99-:15]),
		.irq_nm_i(shadow_inputs_q[84]),
		.irq_pending_o(shadow_outputs_d[200]),
		.debug_req_i(shadow_inputs_q[83]),
		.crash_dump_o(shadow_outputs_d[199-:160]),
		.double_fault_seen_o(shadow_outputs_d[39]),
		.fetch_enable_i(shadow_inputs_q[82-:4]),
		.mcounteren_writable_i(shadow_inputs_q[78-:4]),
		.alert_minor_o(shadow_alert_minor),
		.alert_major_internal_o(shadow_alert_major_internal),
		.alert_major_bus_o(shadow_alert_major_bus),
		.core_busy_o(shadow_outputs_d[38-:4])
	);
	function automatic [34:0] sv2v_cast_89126;
		input reg [34:0] inp;
		sv2v_cast_89126 = inp;
	endfunction
	function automatic [34:0] ibex_cheriot_pkg_cheriot_vec_to_regcap;
		input reg [34:0] vec_in;
		ibex_cheriot_pkg_cheriot_vec_to_regcap = sv2v_cast_89126(vec_in);
	endfunction
	assign shadow_outputs_d[34-:35] = ibex_cheriot_pkg_cheriot_vec_to_regcap(shadow_rf_wcap_ecc_wb[34:0]);
	assign shadow_outputs_d[33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((36 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (4 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (1 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((1 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)] = shadow_data_wdata_full[31:0];
	generate
		if (MemECC) begin : gen_shadow_wdata_ecc
			assign shadow_data_wdata_intg = shadow_data_wdata_full[MemDataWidth - 1:32];
		end
		else begin : gen_shadow_wdata_no_ecc
			assign shadow_data_wdata_intg = 1'sb0;
		end
	endgenerate
	always @(posedge clk_i) shadow_outputs_q <= shadow_outputs_d;
	wire [RegFileDataWidth - 1:0] unused_shadow_rf_wdata_wb_ecc;
	assign unused_shadow_rf_wdata_wb_ecc = shadow_rf_wdata_wb_ecc[RegFileDataWidth - 1:0];
	localparam [38:0] prim_secded_pkg_SecdedInv3932ZeroWord = 39'h2a00000000;
	localparam [6:0] prim_secded_pkg_SecdedInv6457ZeroEcc = 7'h2a;
	generate
		if (RegFile == 32'sd0) begin : gen_shadow_regfile_ff
			ibex_register_file_ff #(
				.BaseIsa(BaseIsa),
				.RV32E(RV32E),
				.DataWidth(RegFileDataEccWidth - RegFileDataWidth),
				.DummyInstructions(DummyInstructions),
				.WordZeroVal(prim_secded_pkg_SecdedInv3932ZeroWord[RegFileDataEccWidth - 1:RegFileDataWidth]),
				.CapWidth(7),
				.CapWordZeroVal(prim_secded_pkg_SecdedInv6457ZeroEcc)
			) register_file_shadow_i(
				.clk_i(clk_i),
				.rst_ni(rst_shadow_n),
				.test_en_i(test_en_i),
				.dummy_instr_id_i(shadow_dummy_instr_id),
				.dummy_instr_wb_i(shadow_dummy_instr_wb),
				.cheriot_enable_i(shadow_inputs_q[73-:4]),
				.raddr_a_i(shadow_rf_raddr_a),
				.rdata_a_o(shadow_rf_rdata_a_intg),
				.rcap_a_o(shadow_rf_rcap_a_ecc),
				.raddr_b_i(shadow_rf_raddr_b),
				.rdata_b_o(shadow_rf_rdata_b_intg),
				.rcap_b_o(shadow_rf_rcap_b_ecc),
				.waddr_a_i(shadow_rf_waddr_wb),
				.wdata_a_i(shadow_rf_wdata_wb_ecc[RegFileDataEccWidth - 1:RegFileDataWidth]),
				.wcap_a_i(shadow_rf_wcap_ecc_wb[RegFileCapEccWidth - 1:ibex_cheriot_pkg_REGCAP_W]),
				.we_a_i(shadow_rf_we_wb)
			);
		end
		else if (RegFile == 32'sd1) begin : gen_regfile_fpga
			ibex_register_file_fpga #(
				.BaseIsa(BaseIsa),
				.RV32E(RV32E),
				.DataWidth(RegFileDataEccWidth - RegFileDataWidth),
				.DummyInstructions(DummyInstructions),
				.WordZeroVal(prim_secded_pkg_SecdedInv3932ZeroWord[RegFileDataEccWidth - 1:RegFileDataWidth]),
				.CapWidth(7),
				.CapWordZeroVal(prim_secded_pkg_SecdedInv6457ZeroEcc)
			) register_file_shadow_i(
				.clk_i(clk_i),
				.rst_ni(rst_shadow_n),
				.test_en_i(test_en_i),
				.dummy_instr_id_i(shadow_dummy_instr_id),
				.dummy_instr_wb_i(shadow_dummy_instr_wb),
				.cheriot_enable_i(shadow_inputs_q[73-:4]),
				.raddr_a_i(shadow_rf_raddr_a),
				.rdata_a_o(shadow_rf_rdata_a_intg),
				.rcap_a_o(shadow_rf_rcap_a_ecc),
				.raddr_b_i(shadow_rf_raddr_b),
				.rdata_b_o(shadow_rf_rdata_b_intg),
				.rcap_b_o(shadow_rf_rcap_b_ecc),
				.waddr_a_i(shadow_rf_waddr_wb),
				.wdata_a_i(shadow_rf_wdata_wb_ecc[RegFileDataEccWidth - 1:RegFileDataWidth]),
				.wcap_a_i(shadow_rf_wcap_ecc_wb[RegFileCapEccWidth - 1:ibex_cheriot_pkg_REGCAP_W]),
				.we_a_i(shadow_rf_we_wb)
			);
		end
		else if (RegFile == 32'sd2) begin : gen_regfile_latch
			ibex_register_file_latch #(
				.BaseIsa(BaseIsa),
				.RV32E(RV32E),
				.DataWidth(RegFileDataEccWidth - RegFileDataWidth),
				.DummyInstructions(DummyInstructions),
				.WordZeroVal(prim_secded_pkg_SecdedInv3932ZeroWord[RegFileDataEccWidth - 1:RegFileDataWidth]),
				.CapWidth(7),
				.CapWordZeroVal(prim_secded_pkg_SecdedInv6457ZeroEcc)
			) register_file_shadow_i(
				.clk_i(clk_i),
				.rst_ni(rst_shadow_n),
				.test_en_i(test_en_i),
				.dummy_instr_id_i(shadow_dummy_instr_id),
				.dummy_instr_wb_i(shadow_dummy_instr_wb),
				.cheriot_enable_i(shadow_inputs_q[73-:4]),
				.raddr_a_i(shadow_rf_raddr_a),
				.rdata_a_o(shadow_rf_rdata_a_intg),
				.rcap_a_o(shadow_rf_rcap_a_ecc),
				.raddr_b_i(shadow_rf_raddr_b),
				.rdata_b_o(shadow_rf_rdata_b_intg),
				.rcap_b_o(shadow_rf_rcap_b_ecc),
				.waddr_a_i(shadow_rf_waddr_wb),
				.wdata_a_i(shadow_rf_wdata_wb_ecc[RegFileDataEccWidth - 1:RegFileDataWidth]),
				.wcap_a_i(shadow_rf_wcap_ecc_wb[RegFileCapEccWidth - 1:ibex_cheriot_pkg_REGCAP_W]),
				.we_a_i(shadow_rf_we_wb)
			);
		end
	endgenerate
	wire outputs_mismatch;
	assign outputs_mismatch = (enable_cmp_q != ibex_pkg_IbexMuBiOff) & (shadow_outputs_q != core_outputs_q[(((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? 0 : ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34) + 0+:(((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + 3) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 201) >= 0 ? ((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 35 : 1 - (((((((((107 + ibex_pkg_IC_INDEX_W) + TagSizeECC) + ibex_pkg_IC_NUM_WAYS) + 1) + ibex_pkg_IC_INDEX_W) + LineSizeECC) + 163) + ibex_pkg_IbexMuBiWidth) + 34))]);
	assign alert_major_internal_o = (outputs_mismatch | shadow_alert_major_internal) | rst_shadow_cnt_err;
	assign alert_major_bus_o = shadow_alert_major_bus;
	assign alert_minor_o = shadow_alert_minor;
	assign lockstep_cmp_en_o = enable_cmp_q;
	assign data_req_shadow_o = shadow_outputs_d[71 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))];
	assign data_we_shadow_o = shadow_outputs_d[70 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))];
	assign data_be_shadow_o = shadow_outputs_d[69 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((72 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (68 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((69 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (69 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)];
	assign data_addr_shadow_o = shadow_outputs_d[65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((68 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (36 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (65 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)];
	assign data_wdata_shadow_o = shadow_outputs_d[33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((36 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (4 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (1 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((1 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (33 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)];
	assign data_wdata_intg_shadow_o = shadow_data_wdata_intg;
	assign instr_req_shadow_o = shadow_outputs_d[104 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))];
	assign instr_addr_shadow_o = shadow_outputs_d[103 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))-:((106 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))) >= (74 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (3 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))) ? ((103 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201))))))))) - (71 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202)))))))))) + 1 : ((71 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 202))))))))) - (103 + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (TagSizeECC + (ibex_pkg_IC_NUM_WAYS + (1 + (ibex_pkg_IC_INDEX_W + (LineSizeECC + 201)))))))))) + 1)];
endmodule
