TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc61db.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;    aboutmenu.c:
                               96 ; 1    |#include "types.h"
                               97 
                               99 
                              100 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              101 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              102 ; 3    |//
                              103 ; 4    |// Filename: types.h
                              104 ; 5    |// Description: Standard data types
                              105 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              106 ; 7    |
                              107 ; 8    |#ifndef _TYPES_H
                              108 ; 9    |#define _TYPES_H
                              109 ; 10   |
                              110 ; 11   |// TODO:  move this outta here!
                              111 ; 12   |#if !defined(NOERROR)
                              112 ; 13   |#define NOERROR 0
                              113 ; 14   |#define SUCCESS 0
                              114 ; 15   |#endif 
                              115 ; 16   |#if !defined(SUCCESS)
                              116 ; 17   |#define SUCCESS  0
                              117 ; 18   |#endif
                              118 ; 19   |#if !defined(ERROR)
                              119 ; 20   |#define ERROR   -1
                              120 ; 21   |#endif
                              121 ; 22   |#if !defined(FALSE)
                              122 ; 23   |#define FALSE 0
                              123 ; 24   |#endif
                              124 ; 25   |#if !defined(TRUE)
                              125 ; 26   |#define TRUE  1
                              126 ; 27   |#endif
                              127 ; 28   |
                              128 ; 29   |#if !defined(NULL)
                              129 ; 30   |#define NULL 0
                              130 ; 31   |#endif
                              131 ; 32   |
                              132 ; 33   |#define MAX_INT     0x7FFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              133 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              134 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              135 ; 36   |#define MAX_ULONG   (-1) 
                              136 ; 37   |
                              137 ; 38   |#define WORD_SIZE   24              // word size in bits
                              138 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              139 ; 40   |
                              140 ; 41   |
                              141 ; 42   |#define BYTE    unsigned char       // btVarName
                              142 ; 43   |#define CHAR    signed char         // cVarName
                              143 ; 44   |#define USHORT  unsigned short      // usVarName
                              144 ; 45   |#define SHORT   unsigned short      // sVarName
                              145 ; 46   |#define WORD    unsigned int        // wVarName
                              146 ; 47   |#define INT     signed int          // iVarName
                              147 ; 48   |#define DWORD   unsigned long       // dwVarName
                              148 ; 49   |#define LONG    signed long         // lVarName
                              149 ; 50   |#define BOOL    unsigned int        // bVarName
                              150 ; 51   |#define FRACT   _fract              // frVarName
                              151 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              152 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              153 ; 54   |#define FLOAT   float               // fVarName
                              154 ; 55   |#define DBL     double              // dVarName
                              155 ; 56   |#define ENUM    enum                // eVarName
                              156 ; 57   |#define CMX     _complex            // cmxVarName
                              157 ; 58   |typedef WORD UCS3;                   // 
                              158 ; 59   |
                              159 ; 60   |#define UINT16  unsigned short
                              160 ; 61   |#define UINT8   unsigned char   
                              161 ; 62   |#define UINT32  unsigned long
                              162 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              163 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              164 ; 65   |#define WCHAR   UINT16
                              165 ; 66   |
                              166 ; 67   |//UINT128 is 16 bytes or 6 words
                              167 ; 68   |typedef struct UINT128_3500 {   
                              168 ; 69   |    int val[6];     
                              169 ; 70   |} UINT128_3500;
                              170 ; 71   |
                              171 ; 72   |#define UINT128   UINT128_3500
                              172 ; 73   |
                              173 ; 74   |// Little endian word packed byte strings:   
                              174 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              175 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              176 ; 77   |// Little endian word packed byte strings:   
                              177 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              178 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              179 ; 80   |
                              180 ; 81   |// Declare Memory Spaces To Use When Coding
                              181 ; 82   |// A. Sector Buffers
                              182 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              183 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              184 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              185 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              186 
                              188 
                              189 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              190 ; 88   |// B. Media DDI Memory
                              191 ; 89   |#define MEDIA_DDI_MEM _Y
                              192 ; 90   |
                              193 ; 91   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              194 ; 92   |
                              195 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              196 ; 94   |// Examples of circular pointers:
                              197 ; 95   |//    INT CIRC cpiVarName
                              198 ; 96   |//    DWORD CIRC cpdwVarName
                              199 ; 97   |
                              200 ; 98   |#define RETCODE INT                 // rcVarName
                              201 ; 99   |
                              202 ; 100  |// generic bitfield structure
                              203 ; 101  |struct Bitfield {
                              204 ; 102  |    unsigned int B0  :1;
                              205 ; 103  |    unsigned int B1  :1;
                              206 ; 104  |    unsigned int B2  :1;
                              207 ; 105  |    unsigned int B3  :1;
                              208 ; 106  |    unsigned int B4  :1;
                              209 ; 107  |    unsigned int B5  :1;
                              210 ; 108  |    unsigned int B6  :1;
                              211 ; 109  |    unsigned int B7  :1;
                              212 ; 110  |    unsigned int B8  :1;
                              213 ; 111  |    unsigned int B9  :1;
                              214 ; 112  |    unsigned int B10 :1;
                              215 ; 113  |    unsigned int B11 :1;
                              216 ; 114  |    unsigned int B12 :1;
                              217 ; 115  |    unsigned int B13 :1;
                              218 ; 116  |    unsigned int B14 :1;
                              219 ; 117  |    unsigned int B15 :1;
                              220 ; 118  |    unsigned int B16 :1;
                              221 ; 119  |    unsigned int B17 :1;
                              222 ; 120  |    unsigned int B18 :1;
                              223 ; 121  |    unsigned int B19 :1;
                              224 ; 122  |    unsigned int B20 :1;
                              225 ; 123  |    unsigned int B21 :1;
                              226 ; 124  |    unsigned int B22 :1;
                              227 ; 125  |    unsigned int B23 :1;
                              228 ; 126  |};
                              229 ; 127  |
                              230 ; 128  |union BitInt {
                              231 ; 129  |        struct Bitfield B;
                              232 ; 130  |        int        I;
                              233 ; 131  |};
                              234 ; 132  |
                              235 ; 133  |#define MAX_MSG_LENGTH 10
                              236 ; 134  |struct CMessage
                              237 ; 135  |{
                              238 ; 136  |        unsigned int m_uLength;
                              239 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              240 ; 138  |};
                              241 ; 139  |
                              242 ; 140  |typedef struct {
                              243 ; 141  |    WORD m_wLength;
                              244 ; 142  |    WORD m_wMessage;
                              245 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              246 ; 144  |} Message;
                              247 ; 145  |
                              248 ; 146  |struct MessageQueueDescriptor
                              249 ; 147  |{
                              250 ; 148  |        int *m_pBase;
                              251 ; 149  |        int m_iModulo;
                              252 ; 150  |        int m_iSize;
                              253 ; 151  |        int *m_pHead;
                              254 ; 152  |        int *m_pTail;
                              255 ; 153  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              256 ; 154  |
                              257 ; 155  |struct ModuleEntry
                              258 ; 156  |{
                              259 ; 157  |    int m_iSignaledEventMask;
                              260 ; 158  |    int m_iWaitEventMask;
                              261 ; 159  |    int m_iResourceOfCode;
                              262 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              263 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              264 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              265 ; 163  |    int m_uTimeOutHigh;
                              266 ; 164  |    int m_uTimeOutLow;
                              267 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              268 ; 166  |};
                              269 ; 167  |
                              270 ; 168  |union WaitMask{
                              271 ; 169  |    struct B{
                              272 ; 170  |        unsigned int m_bNone     :1;
                              273 ; 171  |        unsigned int m_bMessage  :1;
                              274 ; 172  |        unsigned int m_bTimer    :1;
                              275 ; 173  |        unsigned int m_bButton   :1;
                              276 ; 174  |    } B;
                              277 ; 175  |    int I;
                              278 ; 176  |} ;
                              279 ; 177  |
                              280 ; 178  |
                              281 ; 179  |struct Button {
                              282 ; 180  |        WORD wButtonEvent;
                              283 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              284 ; 182  |};
                              285 ; 183  |
                              286 ; 184  |struct Message {
                              287 ; 185  |        WORD wMsgLength;
                              288 ; 186  |        WORD wMsgCommand;
                              289 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              290 ; 188  |};
                              291 ; 189  |
                              292 ; 190  |union EventTypes {
                              293 ; 191  |        struct CMessage msg;
                              294 ; 192  |        struct Button Button ;
                              295 ; 193  |        struct Message Message;
                              296 ; 194  |};
                              297 ; 195  |
                              298 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              299 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              300 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              301 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              302 ; 200  |
                              303 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              304 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              305 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              306 ; 204  |
                              307 ; 205  |#if DEBUG
                              308 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              309 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              310 ; 208  |#else 
                              311 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              312 ; 210  |#define DebugBuildAssert(x)    
                              313 ; 211  |#endif
                              314 ; 212  |
                              315 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              316 ; 214  |//  #pragma asm
                              317 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              318 ; 216  |//  #pragma endasm
                              319 ; 217  |
                              320 ; 218  |
                              321 ; 219  |#ifdef COLOR_262K
                              322 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              323 ; 221  |#elif defined(COLOR_65K)
                              324 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              325 ; 223  |#else
                              326 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              327 ; 225  |#endif
                              328 ; 226  |    
                              329 ; 227  |#endif // #ifndef _TYPES_H
                              330 
                              332 
                              333 ; 2    |#include "exec.h"
                              334 
                              336 
                              337 ; 1    |#ifndef EXEC_H
                              338 ; 2    |#define EXEC_H
                              339 ; 3    |
                              340 ; 4    |
                              341 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              342 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              343 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              344 ; 8    |
                              345 ; 9    |
                              346 ; 10   |#endif
                              347 
                              349 
                              350 ; 3    |#include "menumanager.h"
                              351 
                              353 
                              354 ; 1    |#ifndef _EXEC_H
                              355 ; 2    |#define _EXEC_H
                              356 ; 3    |
                              357 ; 4    |#include "types.h"
                              358 
                              360 
                              361 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              362 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              363 ; 3    |//
                              364 ; 4    |// Filename: types.h
                              365 ; 5    |// Description: Standard data types
                              366 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              367 ; 7    |
                              368 ; 8    |#ifndef _TYPES_H
                              369 ; 9    |#define _TYPES_H
                              370 ; 10   |
                              371 ; 11   |// TODO:  move this outta here!
                              372 ; 12   |#if !defined(NOERROR)
                              373 ; 13   |#define NOERROR 0
                              374 ; 14   |#define SUCCESS 0
                              375 ; 15   |#endif 
                              376 ; 16   |#if !defined(SUCCESS)
                              377 ; 17   |#define SUCCESS  0
                              378 ; 18   |#endif
                              379 ; 19   |#if !defined(ERROR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              380 ; 20   |#define ERROR   -1
                              381 ; 21   |#endif
                              382 ; 22   |#if !defined(FALSE)
                              383 ; 23   |#define FALSE 0
                              384 ; 24   |#endif
                              385 ; 25   |#if !defined(TRUE)
                              386 ; 26   |#define TRUE  1
                              387 ; 27   |#endif
                              388 ; 28   |
                              389 ; 29   |#if !defined(NULL)
                              390 ; 30   |#define NULL 0
                              391 ; 31   |#endif
                              392 ; 32   |
                              393 ; 33   |#define MAX_INT     0x7FFFFF
                              394 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              395 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              396 ; 36   |#define MAX_ULONG   (-1) 
                              397 ; 37   |
                              398 ; 38   |#define WORD_SIZE   24              // word size in bits
                              399 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              400 ; 40   |
                              401 ; 41   |
                              402 ; 42   |#define BYTE    unsigned char       // btVarName
                              403 ; 43   |#define CHAR    signed char         // cVarName
                              404 ; 44   |#define USHORT  unsigned short      // usVarName
                              405 ; 45   |#define SHORT   unsigned short      // sVarName
                              406 ; 46   |#define WORD    unsigned int        // wVarName
                              407 ; 47   |#define INT     signed int          // iVarName
                              408 ; 48   |#define DWORD   unsigned long       // dwVarName
                              409 ; 49   |#define LONG    signed long         // lVarName
                              410 ; 50   |#define BOOL    unsigned int        // bVarName
                              411 ; 51   |#define FRACT   _fract              // frVarName
                              412 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              413 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              414 ; 54   |#define FLOAT   float               // fVarName
                              415 ; 55   |#define DBL     double              // dVarName
                              416 ; 56   |#define ENUM    enum                // eVarName
                              417 ; 57   |#define CMX     _complex            // cmxVarName
                              418 ; 58   |typedef WORD UCS3;                   // 
                              419 ; 59   |
                              420 ; 60   |#define UINT16  unsigned short
                              421 ; 61   |#define UINT8   unsigned char   
                              422 ; 62   |#define UINT32  unsigned long
                              423 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              424 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              425 ; 65   |#define WCHAR   UINT16
                              426 ; 66   |
                              427 ; 67   |//UINT128 is 16 bytes or 6 words
                              428 ; 68   |typedef struct UINT128_3500 {   
                              429 ; 69   |    int val[6];     
                              430 ; 70   |} UINT128_3500;
                              431 ; 71   |
                              432 ; 72   |#define UINT128   UINT128_3500
                              433 ; 73   |
                              434 ; 74   |// Little endian word packed byte strings:   
                              435 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              436 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              437 ; 77   |// Little endian word packed byte strings:   
                              438 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              439 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              440 ; 80   |
                              441 ; 81   |// Declare Memory Spaces To Use When Coding
                              442 ; 82   |// A. Sector Buffers
                              443 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              444 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              445 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              446 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              447 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              448 ; 88   |// B. Media DDI Memory
                              449 ; 89   |#define MEDIA_DDI_MEM _Y
                              450 ; 90   |
                              451 ; 91   |
                              452 ; 92   |
                              453 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              454 ; 94   |// Examples of circular pointers:
                              455 ; 95   |//    INT CIRC cpiVarName
                              456 ; 96   |//    DWORD CIRC cpdwVarName
                              457 ; 97   |
                              458 ; 98   |#define RETCODE INT                 // rcVarName
                              459 ; 99   |
                              460 ; 100  |// generic bitfield structure
                              461 ; 101  |struct Bitfield {
                              462 ; 102  |    unsigned int B0  :1;
                              463 ; 103  |    unsigned int B1  :1;
                              464 ; 104  |    unsigned int B2  :1;
                              465 ; 105  |    unsigned int B3  :1;
                              466 ; 106  |    unsigned int B4  :1;
                              467 ; 107  |    unsigned int B5  :1;
                              468 ; 108  |    unsigned int B6  :1;
                              469 ; 109  |    unsigned int B7  :1;
                              470 ; 110  |    unsigned int B8  :1;
                              471 ; 111  |    unsigned int B9  :1;
                              472 ; 112  |    unsigned int B10 :1;
                              473 ; 113  |    unsigned int B11 :1;
                              474 ; 114  |    unsigned int B12 :1;
                              475 ; 115  |    unsigned int B13 :1;
                              476 ; 116  |    unsigned int B14 :1;
                              477 ; 117  |    unsigned int B15 :1;
                              478 ; 118  |    unsigned int B16 :1;
                              479 ; 119  |    unsigned int B17 :1;
                              480 ; 120  |    unsigned int B18 :1;
                              481 ; 121  |    unsigned int B19 :1;
                              482 ; 122  |    unsigned int B20 :1;
                              483 ; 123  |    unsigned int B21 :1;
                              484 ; 124  |    unsigned int B22 :1;
                              485 ; 125  |    unsigned int B23 :1;
                              486 ; 126  |};
                              487 ; 127  |
                              488 ; 128  |union BitInt {
                              489 ; 129  |        struct Bitfield B;
                              490 ; 130  |        int        I;
                              491 ; 131  |};
                              492 ; 132  |
                              493 ; 133  |#define MAX_MSG_LENGTH 10
                              494 ; 134  |struct CMessage
                              495 ; 135  |{
                              496 ; 136  |        unsigned int m_uLength;
                              497 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              498 ; 138  |};
                              499 ; 139  |
                              500 ; 140  |typedef struct {
                              501 ; 141  |    WORD m_wLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              502 ; 142  |    WORD m_wMessage;
                              503 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              504 ; 144  |} Message;
                              505 ; 145  |
                              506 ; 146  |struct MessageQueueDescriptor
                              507 ; 147  |{
                              508 ; 148  |        int *m_pBase;
                              509 ; 149  |        int m_iModulo;
                              510 ; 150  |        int m_iSize;
                              511 ; 151  |        int *m_pHead;
                              512 ; 152  |        int *m_pTail;
                              513 ; 153  |};
                              514 ; 154  |
                              515 ; 155  |struct ModuleEntry
                              516 ; 156  |{
                              517 ; 157  |    int m_iSignaledEventMask;
                              518 ; 158  |    int m_iWaitEventMask;
                              519 ; 159  |    int m_iResourceOfCode;
                              520 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              521 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              522 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              523 ; 163  |    int m_uTimeOutHigh;
                              524 ; 164  |    int m_uTimeOutLow;
                              525 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              526 ; 166  |};
                              527 ; 167  |
                              528 ; 168  |union WaitMask{
                              529 ; 169  |    struct B{
                              530 ; 170  |        unsigned int m_bNone     :1;
                              531 ; 171  |        unsigned int m_bMessage  :1;
                              532 ; 172  |        unsigned int m_bTimer    :1;
                              533 ; 173  |        unsigned int m_bButton   :1;
                              534 ; 174  |    } B;
                              535 ; 175  |    int I;
                              536 ; 176  |} ;
                              537 ; 177  |
                              538 ; 178  |
                              539 ; 179  |struct Button {
                              540 ; 180  |        WORD wButtonEvent;
                              541 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              542 ; 182  |};
                              543 ; 183  |
                              544 ; 184  |struct Message {
                              545 ; 185  |        WORD wMsgLength;
                              546 ; 186  |        WORD wMsgCommand;
                              547 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              548 ; 188  |};
                              549 ; 189  |
                              550 ; 190  |union EventTypes {
                              551 ; 191  |        struct CMessage msg;
                              552 ; 192  |        struct Button Button ;
                              553 ; 193  |        struct Message Message;
                              554 ; 194  |};
                              555 ; 195  |
                              556 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              557 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              558 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              559 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              560 ; 200  |
                              561 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              562 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              563 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              564 ; 204  |
                              565 ; 205  |#if DEBUG
                              566 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              567 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              568 ; 208  |#else 
                              569 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              570 ; 210  |#define DebugBuildAssert(x)    
                              571 ; 211  |#endif
                              572 ; 212  |
                              573 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              574 ; 214  |//  #pragma asm
                              575 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              576 ; 216  |//  #pragma endasm
                              577 ; 217  |
                              578 ; 218  |
                              579 ; 219  |#ifdef COLOR_262K
                              580 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              581 ; 221  |#elif defined(COLOR_65K)
                              582 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              583 ; 223  |#else
                              584 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              585 ; 225  |#endif
                              586 ; 226  |    
                              587 ; 227  |#endif // #ifndef _TYPES_H
                              588 
                              590 
                              591 ; 5    |
                              592 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              593 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
                              594 ; 8    |
                              595 ; 9    |#if !defined(NULL)
                              596 ; 10   |#define NULL 0
                              597 ; 11   |#endif 
                              598 ; 12   |
                              599 ; 13   |#if !defined(FALSE)
                              600 ; 14   |#define FALSE 0
                              601 ; 15   |#endif
                              602 ; 16   |#if !defined(TRUE)
                              603 ; 17   |#define TRUE  !FALSE
                              604 ; 18   |#endif
                              605 ; 19   |
                              606 ; 20   |// The same memory location contains either a menu message or button event. 
                              607 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              608 ; 22   |
                              609 ; 23   |// CMessage is kept for backards compatibility.
                              610 ; 24   |// The union and 2 new structures are added to aid in readability.
                              611 ; 25   |
                              612 ; 26   |
                              613 ; 27   |#include "messages.h"
                              614 
                              616 
                              617 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              618 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              619 ; 3    |// Message defs
                              620 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              621 ; 5    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              622 ; 6    |#if (!defined(MSGEQU_INC))
                              623 ; 7    |#define MSGEQU_INC 1
                              624 ; 8    |
                              625 ; 9    |
                              626 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              627 ; 11   |
                              628 ; 12   |
                              629 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              630 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              631 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              632 ; 16   |#define MSG_TYPE_LCD 0x030000
                              633 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              634 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              635 ; 19   |#define MSG_TYPE_MENU 0x060000
                              636 ; 20   |#define MSG_TYPE_LED 0x070000
                              637 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              638 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              639 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              640 ; 24   |// Equalizer and other effects
                              641 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              642 ; 26   |#if (defined(USE_PLAYLIST3))
                              643 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              644 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              645 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              646 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              647 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              648 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              649 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              650 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              651 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              652 ; 36   |#if defined(USE_PLAYLIST5)
                              653 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              654 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              655 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              656 ; 40   |
                              657 ; 41   |// Message Structure Offsets
                              658 ; 42   |#define MSG_Length 0
                              659 ; 43   |#define MSG_ID 1
                              660 ; 44   |#define MSG_Argument1 2
                              661 ; 45   |#define MSG_Argument2 3
                              662 ; 46   |#define MSG_Argument3 4
                              663 ; 47   |#define MSG_Argument4 5
                              664 ; 48   |#define MSG_Argument5 6
                              665 ; 49   |#define MSG_Argument6 7
                              666 ; 50   |
                              667 ; 51   |
                              668 ; 52   |
                              669 ; 53   |// LCD Message IDs
                              670 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              671 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              672 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              673 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              674 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              675 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              676 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              677 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              678 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              679 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              680 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              681 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              682 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              683 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              684 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              685 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              686 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              687 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              688 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              689 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              690 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              691 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              692 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              693 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              694 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              695 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              696 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              697 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              698 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              699 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              700 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              701 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              702 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              703 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              704 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              705 ; 89   |//Param1 = left
                              706 ; 90   |//Param2 = top
                              707 ; 91   |//Param3 = right
                              708 ; 92   |//Param4 = bottom
                              709 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              710 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              711 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              712 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              713 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              714 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              715 ; 99   |
                              716 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              717 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              718 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              719 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              720 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              721 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              722 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              723 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              724 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              725 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              726 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              727 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              728 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              729 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              730 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              731 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              732 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              733 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              734 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              735 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              736 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              737 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              738 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              739 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              740 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              741 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              742 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              743 ; 127  |
                              744 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              745 ; 129  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              746 ; 130  |#if defined(CLCD_16BIT)
                              747 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              748 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              749 ; 133  |
                              750 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              751 ; 135  |#else 
                              752 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              753 ; 137  |#endif
                              754 ; 138  |
                              755 ; 139  |// If you change the LCD message ID's then you must
                              756 ; 140  |// also change the jump table in lcdapi.asm
                              757 ; 141  |
                              758 ; 142  |// Character LCD Message IDs
                              759 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              760 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              761 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              762 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                              763 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              764 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              765 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              766 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              767 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              768 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              769 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              770 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              771 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              772 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              773 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              774 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              775 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              776 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              777 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              778 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              779 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              780 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              781 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              782 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              783 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              784 ; 168  |// also change the jump table in lcdapi.asm
                              785 ; 169  |
                              786 ; 170  |// Decoder Message IDs
                              787 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              788 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              789 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              790 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              791 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              792 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              793 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              794 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              795 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              796 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              797 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              798 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                              799 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              800 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              801 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                              802 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              803 ; 187  |// If you change the Decoder message ID's, then you must
                              804 ; 188  |// also change the jump table in decoder_overlay.asm
                              805 ; 189  |// and in dec_adpcm_overlay.asm.
                              806 ; 190  |
                              807 ; 191  |// Encoder Message IDs
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              808 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              809 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              810 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              811 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              812 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              813 ; 197  |// If you change the Encoder message ID's, then you must
                              814 ; 198  |// also change the jump table in all encoder overlay modules.
                              815 ; 199  |
                              816 ; 200  |// Parser Message IDs
                              817 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              818 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              819 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              820 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              821 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              822 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              823 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              824 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              825 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              826 ; 210  |// If you change the Parser message ID's, then you must
                              827 ; 211  |// also change the jump table in parser.asm
                              828 ; 212  |
                              829 ; 213  |// Button Message IDs
                              830 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              831 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              832 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              833 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              834 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              835 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              836 ; 220  |
                              837 ; 221  |// Mixer Message IDs
                              838 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              839 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              840 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              841 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              842 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              843 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              844 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              845 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              846 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              847 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              848 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              849 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              850 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              851 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              852 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              853 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              854 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              855 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              856 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              857 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              858 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              859 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              860 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                              861 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              862 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              863 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                              864 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              865 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              866 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              867 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              868 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              869 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              870 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              871 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              872 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              873 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              874 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              875 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              876 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              877 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              878 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              879 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              880 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              881 ; 265  |// If you change the mixer message ID's then you must
                              882 ; 266  |// also change the jump table in mixer.asm
                              883 ; 267  |#define MIXER_ON 0
                              884 ; 268  |#define MIXER_OFF 1
                              885 ; 269  |
                              886 ; 270  |
                              887 ; 271  |// System Message IDs
                              888 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              889 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              890 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              891 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              892 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              893 ; 277  |// If you change the system message ID's then you must
                              894 ; 278  |// also change the jump table in systemapi.asm
                              895 ; 279  |
                              896 ; 280  |// Menu IDs
                              897 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              898 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              899 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              900 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              901 ; 285  |//sub parameters for this message:
                              902 ; 286  |#define RECORDER_START 0
                              903 ; 287  |#define RECORDER_PAUSE 0x2000
                              904 ; 288  |#define RECORDER_RESUME 0x4000
                              905 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              906 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              907 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              908 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              909 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              910 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              911 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              912 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              913 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              914 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              915 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              916 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              917 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              918 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              919 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              920 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              921 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              922 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                              923 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              924 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              925 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                              926 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              927 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              928 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              929 ; 313  |
                              930 ; 314  |// Note that other versions of this file have different msg equates.
                              931 ; 315  |// If you change the system message ID's then you must
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              932 ; 316  |// also change the jump table in all menu *.asm
                              933 ; 317  |
                              934 ; 318  |// LED Message IDs
                              935 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              936 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              937 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              938 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              939 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              940 ; 324  |// If you change the LeD message ID's then you must
                              941 ; 325  |// also change the jump table in ledapi.asm
                              942 ; 326  |
                              943 ; 327  |#if (!defined(REMOVE_FM))
                              944 ; 328  |// FM Tuner Message IDs
                              945 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              946 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              947 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              948 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              949 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              950 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              951 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              952 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              953 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              954 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              955 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              956 ; 340  |//one parameter--the sensitivity in uV
                              957 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              958 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              959 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              960 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              961 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              962 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              963 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              964 ; 348  |#endif
                              965 ; 349  |
                              966 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              967 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              968 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              969 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              970 ; 354  |
                              971 ; 355  |
                              972 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              973 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              974 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              975 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              976 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              977 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              978 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              979 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              980 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              981 ; 365  |
                              982 ; 366  |#if (defined(USE_PLAYLIST3))
                              983 ; 367  |// Music Library
                              984 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                              985 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              986 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                              987 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                              988 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              989 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              990 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              991 ; 375  |
                              992 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                              993 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              994 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                              995 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                              996 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                              997 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                              998 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                              999 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1000 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1001 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1002 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1003 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1004 ; 388  |
                             1005 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1006 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1007 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1008 ; 392  |
                             1009 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1010 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1011 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1012 ; 396  |
                             1013 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1014 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1015 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1016 ; 400  |
                             1017 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1018 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1019 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1020 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1021 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1022 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1023 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1024 ; 408  |
                             1025 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1026 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1027 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1028 ; 412  |
                             1029 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1030 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1031 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1032 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1033 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1034 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1035 ; 419  |
                             1036 ; 420  |#if defined(USE_PLAYLIST5)
                             1037 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1038 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1039 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1040 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1041 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1042 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1043 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1044 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1045 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1046 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1047 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1048 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1049 ; 433  |
                             1050 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1051 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1052 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1053 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1054 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1055 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1056 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1057 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1058 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1059 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1060 ; 444  |// Events
                             1061 ; 445  |// No event
                             1062 ; 446  |#define EVENT_NONE 0x000001   
                             1063 ; 447  |// A message has been posted
                             1064 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1065 ; 449  |// Run if wait time elapsed
                             1066 ; 450  |#define EVENT_TIMER 0x000004   
                             1067 ; 451  |// Run if a button event occured
                             1068 ; 452  |#define EVENT_BUTTON 0x000008   
                             1069 ; 453  |// Run if a background event occured
                             1070 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1071 ; 455  |// The executive should immediately repeat this module
                             1072 ; 456  |#define EVENT_REPEAT 0x000020   
                             1073 ; 457  |// Run the module's init routine
                             1074 ; 458  |#define EVENT_INIT 0x800000   
                             1075 ; 459  |
                             1076 ; 460  |#define EVENT_NONE_BITPOS 0
                             1077 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1078 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1079 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1080 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1081 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1082 ; 466  |#define EVENT_INIT_BITPOS 23
                             1083 ; 467  |
                             1084 ; 468  |// Parser Message Buffers
                             1085 ; 469  |#define ParserPlayBit 0
                             1086 ; 470  |#define ButtonPressBit 1
                             1087 ; 471  |#define ParserRwndBit 1
                             1088 ; 472  |#define ParserFfwdBit 2
                             1089 ; 473  |
                             1090 ; 474  |//NextSong Message Parameters
                             1091 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1092 ; 476  |#define NEXT_SONG 2             
                             1093 ; 477  |// ButtonPressBit1 cleared
                             1094 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1095 ; 479  |// ButtonPressBit1 set
                             1096 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1097 ; 481  |// NextSong + Ffwd
                             1098 ; 482  |#define NEXT_SONG_FFWD 4          
                             1099 ; 483  |
                             1100 ; 484  |//PrevSong Message Parameters
                             1101 ; 485  |// PrevSong + Stopped
                             1102 ; 486  |#define PREV_SONG 0          
                             1103 ; 487  |// PrevSong + Play
                             1104 ; 488  |#define PREV_SONG_PLAY 1          
                             1105 ; 489  |// PrevSong + Rwnd
                             1106 ; 490  |#define PREV_SONG_RWND 2          
                             1107 ; 491  |
                             1108 ; 492  |
                             1109 ; 493  |
                             1110 ; 494  |
                             1111 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1112 ; 496  |
                             1113 ; 497  |
                             1114 
                             1116 
                             1117 ; 28   |
                             1118 ; 29   |#endif 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1119 
                             1121 
                             1122 ; 4    |#include "messages.h"
                             1123 
                             1125 
                             1126 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1127 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             1128 ; 3    |// Message defs
                             1129 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             1130 ; 5    |
                             1131 ; 6    |#if (!defined(MSGEQU_INC))
                             1132 ; 7    |#define MSGEQU_INC 1
                             1133 ; 8    |
                             1134 ; 9    |
                             1135 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             1136 ; 11   |
                             1137 ; 12   |
                             1138 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             1139 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             1140 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             1141 ; 16   |#define MSG_TYPE_LCD 0x030000
                             1142 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             1143 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             1144 ; 19   |#define MSG_TYPE_MENU 0x060000
                             1145 ; 20   |#define MSG_TYPE_LED 0x070000
                             1146 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             1147 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             1148 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             1149 ; 24   |// Equalizer and other effects
                             1150 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             1151 ; 26   |#if (defined(USE_PLAYLIST3))
                             1152 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             1153 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             1154 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             1155 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             1156 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             1157 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             1158 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             1159 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             1160 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             1161 ; 36   |#if defined(USE_PLAYLIST5)
                             1162 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             1163 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             1164 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             1165 ; 40   |
                             1166 ; 41   |// Message Structure Offsets
                             1167 ; 42   |#define MSG_Length 0
                             1168 ; 43   |#define MSG_ID 1
                             1169 ; 44   |#define MSG_Argument1 2
                             1170 ; 45   |#define MSG_Argument2 3
                             1171 ; 46   |#define MSG_Argument3 4
                             1172 ; 47   |#define MSG_Argument4 5
                             1173 ; 48   |#define MSG_Argument5 6
                             1174 ; 49   |#define MSG_Argument6 7
                             1175 ; 50   |
                             1176 ; 51   |
                             1177 ; 52   |
                             1178 ; 53   |// LCD Message IDs
                             1179 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             1180 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             1181 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             1182 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1183 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             1184 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             1185 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             1186 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             1187 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             1188 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             1189 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             1190 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             1191 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             1192 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             1193 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             1194 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             1195 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             1196 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             1197 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             1198 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             1199 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             1200 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             1201 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             1202 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             1203 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             1204 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             1205 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             1206 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             1207 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             1208 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             1209 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             1210 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             1211 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             1212 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             1213 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             1214 ; 89   |//Param1 = left
                             1215 ; 90   |//Param2 = top
                             1216 ; 91   |//Param3 = right
                             1217 ; 92   |//Param4 = bottom
                             1218 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             1219 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             1220 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             1221 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             1222 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             1223 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             1224 ; 99   |
                             1225 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             1226 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             1227 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             1228 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             1229 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             1230 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             1231 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             1232 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             1233 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             1234 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             1235 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             1236 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             1237 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             1238 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             1239 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             1240 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             1241 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             1242 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             1243 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             1244 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1245 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             1246 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             1247 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             1248 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             1249 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             1250 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             1251 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             1252 ; 127  |
                             1253 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             1254 ; 129  |
                             1255 ; 130  |#if defined(CLCD_16BIT)
                             1256 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             1257 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             1258 ; 133  |
                             1259 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             1260 ; 135  |#else 
                             1261 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             1262 ; 137  |#endif
                             1263 ; 138  |
                             1264 ; 139  |// If you change the LCD message ID's then you must
                             1265 ; 140  |// also change the jump table in lcdapi.asm
                             1266 ; 141  |
                             1267 ; 142  |// Character LCD Message IDs
                             1268 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             1269 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             1270 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             1271 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             1272 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1273 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1274 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1275 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1276 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1277 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1278 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1279 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1280 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1281 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1282 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1283 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1284 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1285 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1286 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             1287 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1288 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1289 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1290 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1291 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1292 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1293 ; 168  |// also change the jump table in lcdapi.asm
                             1294 ; 169  |
                             1295 ; 170  |// Decoder Message IDs
                             1296 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1297 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             1298 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1299 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             1300 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             1301 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1302 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1303 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1304 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1305 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1306 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1307 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1308 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1309 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1310 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1311 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1312 ; 187  |// If you change the Decoder message ID's, then you must
                             1313 ; 188  |// also change the jump table in decoder_overlay.asm
                             1314 ; 189  |// and in dec_adpcm_overlay.asm.
                             1315 ; 190  |
                             1316 ; 191  |// Encoder Message IDs
                             1317 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1318 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1319 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1320 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1321 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1322 ; 197  |// If you change the Encoder message ID's, then you must
                             1323 ; 198  |// also change the jump table in all encoder overlay modules.
                             1324 ; 199  |
                             1325 ; 200  |// Parser Message IDs
                             1326 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1327 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1328 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1329 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1330 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1331 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1332 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1333 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1334 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1335 ; 210  |// If you change the Parser message ID's, then you must
                             1336 ; 211  |// also change the jump table in parser.asm
                             1337 ; 212  |
                             1338 ; 213  |// Button Message IDs
                             1339 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1340 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1341 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1342 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1343 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1344 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1345 ; 220  |
                             1346 ; 221  |// Mixer Message IDs
                             1347 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1348 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             1349 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1350 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1351 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1352 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1353 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1354 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1355 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1356 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1357 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1358 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1359 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             1360 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1361 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             1362 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             1363 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1364 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1365 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1366 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1367 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1368 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1369 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1370 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1371 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1372 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1373 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1374 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1375 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1376 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1377 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1378 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1379 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1380 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1381 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1382 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1383 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1384 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1385 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1386 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1387 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1388 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1389 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1390 ; 265  |// If you change the mixer message ID's then you must
                             1391 ; 266  |// also change the jump table in mixer.asm
                             1392 ; 267  |#define MIXER_ON 0
                             1393 ; 268  |#define MIXER_OFF 1
                             1394 ; 269  |
                             1395 ; 270  |
                             1396 ; 271  |// System Message IDs
                             1397 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1398 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1399 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1400 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1401 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1402 ; 277  |// If you change the system message ID's then you must
                             1403 ; 278  |// also change the jump table in systemapi.asm
                             1404 ; 279  |
                             1405 ; 280  |// Menu IDs
                             1406 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1407 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1408 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1409 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1410 ; 285  |//sub parameters for this message:
                             1411 ; 286  |#define RECORDER_START 0
                             1412 ; 287  |#define RECORDER_PAUSE 0x2000
                             1413 ; 288  |#define RECORDER_RESUME 0x4000
                             1414 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1415 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1416 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1417 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1418 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1419 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1420 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1421 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             1422 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1423 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             1424 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             1425 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1426 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1427 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1428 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1429 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1430 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1431 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1432 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1433 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1434 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1435 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1436 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1437 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1438 ; 313  |
                             1439 ; 314  |// Note that other versions of this file have different msg equates.
                             1440 ; 315  |// If you change the system message ID's then you must
                             1441 ; 316  |// also change the jump table in all menu *.asm
                             1442 ; 317  |
                             1443 ; 318  |// LED Message IDs
                             1444 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1445 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1446 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1447 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1448 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1449 ; 324  |// If you change the LeD message ID's then you must
                             1450 ; 325  |// also change the jump table in ledapi.asm
                             1451 ; 326  |
                             1452 ; 327  |#if (!defined(REMOVE_FM))
                             1453 ; 328  |// FM Tuner Message IDs
                             1454 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1455 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1456 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1457 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1458 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1459 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1460 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1461 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1462 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1463 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1464 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1465 ; 340  |//one parameter--the sensitivity in uV
                             1466 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1467 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1468 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1469 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1470 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1471 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1472 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1473 ; 348  |#endif
                             1474 ; 349  |
                             1475 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1476 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1477 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1478 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1479 ; 354  |
                             1480 ; 355  |
                             1481 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1482 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1483 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             1484 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1485 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1486 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             1487 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1488 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1489 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1490 ; 365  |
                             1491 ; 366  |#if (defined(USE_PLAYLIST3))
                             1492 ; 367  |// Music Library
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1493 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1494 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1495 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1496 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1497 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1498 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1499 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1500 ; 375  |
                             1501 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1502 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1503 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1504 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1505 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1506 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1507 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1508 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1509 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1510 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1511 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1512 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1513 ; 388  |
                             1514 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1515 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1516 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1517 ; 392  |
                             1518 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1519 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1520 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1521 ; 396  |
                             1522 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1523 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1524 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1525 ; 400  |
                             1526 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1527 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1528 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1529 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1530 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1531 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1532 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1533 ; 408  |
                             1534 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1535 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1536 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1537 ; 412  |
                             1538 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1539 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1540 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1541 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1542 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1543 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1544 ; 419  |
                             1545 ; 420  |#if defined(USE_PLAYLIST5)
                             1546 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1547 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1548 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1549 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1550 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1551 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1552 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1553 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1554 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1555 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1556 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1557 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1558 ; 433  |
                             1559 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1560 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1561 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1562 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1563 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1564 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1565 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1566 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1567 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1568 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1569 ; 444  |// Events
                             1570 ; 445  |// No event
                             1571 ; 446  |#define EVENT_NONE 0x000001   
                             1572 ; 447  |// A message has been posted
                             1573 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1574 ; 449  |// Run if wait time elapsed
                             1575 ; 450  |#define EVENT_TIMER 0x000004   
                             1576 ; 451  |// Run if a button event occured
                             1577 ; 452  |#define EVENT_BUTTON 0x000008   
                             1578 ; 453  |// Run if a background event occured
                             1579 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1580 ; 455  |// The executive should immediately repeat this module
                             1581 ; 456  |#define EVENT_REPEAT 0x000020   
                             1582 ; 457  |// Run the module's init routine
                             1583 ; 458  |#define EVENT_INIT 0x800000   
                             1584 ; 459  |
                             1585 ; 460  |#define EVENT_NONE_BITPOS 0
                             1586 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1587 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1588 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1589 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1590 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1591 ; 466  |#define EVENT_INIT_BITPOS 23
                             1592 ; 467  |
                             1593 ; 468  |// Parser Message Buffers
                             1594 ; 469  |#define ParserPlayBit 0
                             1595 ; 470  |#define ButtonPressBit 1
                             1596 ; 471  |#define ParserRwndBit 1
                             1597 ; 472  |#define ParserFfwdBit 2
                             1598 ; 473  |
                             1599 ; 474  |//NextSong Message Parameters
                             1600 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1601 ; 476  |#define NEXT_SONG 2             
                             1602 ; 477  |// ButtonPressBit1 cleared
                             1603 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1604 ; 479  |// ButtonPressBit1 set
                             1605 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1606 ; 481  |// NextSong + Ffwd
                             1607 ; 482  |#define NEXT_SONG_FFWD 4          
                             1608 ; 483  |
                             1609 ; 484  |//PrevSong Message Parameters
                             1610 ; 485  |// PrevSong + Stopped
                             1611 ; 486  |#define PREV_SONG 0          
                             1612 ; 487  |// PrevSong + Play
                             1613 ; 488  |#define PREV_SONG_PLAY 1          
                             1614 ; 489  |// PrevSong + Rwnd
                             1615 ; 490  |#define PREV_SONG_RWND 2          
                             1616 ; 491  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1617 ; 492  |
                             1618 ; 493  |
                             1619 ; 494  |
                             1620 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1621 ; 496  |
                             1622 ; 497  |
                             1623 
                             1625 
                             1626 ; 5    |#include "resource.h"
                             1627 
                             1629 
                             1630 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1631 ; 2    |//  Do not edit it directly.
                             1632 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                             1633 ; 4    |
                             1634 ; 5    |
                             1635 ; 6    |
                             1636 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1637 ; 8    |//  Do not edit it directly.
                             1638 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                             1639 ; 10   |
                             1640 ; 11   |
                             1641 ; 12   |
                             1642 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1643 ; 14   |//  Do not edit it directly.
                             1644 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                             1645 ; 16   |
                             1646 ; 17   |
                             1647 ; 18   |
                             1648 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1649 ; 20   |//  Do not edit it directly.
                             1650 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                             1651 ; 22   |
                             1652 ; 23   |
                             1653 ; 24   |
                             1654 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1655 ; 26   |//  Do not edit it directly.
                             1656 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                             1657 ; 28   |
                             1658 ; 29   |
                             1659 ; 30   |
                             1660 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1661 ; 32   |//  Do not edit it directly.
                             1662 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                             1663 ; 34   |
                             1664 ; 35   |
                             1665 ; 36   |
                             1666 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1667 ; 38   |//  Do not edit it directly.
                             1668 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                             1669 ; 40   |
                             1670 ; 41   |
                             1671 ; 42   |
                             1672 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1673 ; 44   |//  Do not edit it directly.
                             1674 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                             1675 ; 46   |
                             1676 ; 47   |
                             1677 ; 48   |
                             1678 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1679 ; 50   |//  Do not edit it directly.
                             1680 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1681 ; 52   |
                             1682 ; 53   |
                             1683 ; 54   |
                             1684 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1685 ; 56   |//  Do not edit it directly.
                             1686 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                             1687 ; 58   |
                             1688 ; 59   |
                             1689 ; 60   |
                             1690 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1691 ; 62   |//  Do not edit it directly.
                             1692 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                             1693 ; 64   |
                             1694 ; 65   |
                             1695 ; 66   |
                             1696 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1697 ; 68   |//  Do not edit it directly.
                             1698 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                             1699 ; 70   |
                             1700 ; 71   |
                             1701 ; 72   |
                             1702 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1703 ; 74   |//  Do not edit it directly.
                             1704 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                             1705 ; 76   |
                             1706 ; 77   |
                             1707 ; 78   |
                             1708 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1709 ; 80   |//  Do not edit it directly.
                             1710 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                             1711 ; 82   |
                             1712 ; 83   |
                             1713 ; 84   |
                             1714 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1715 ; 86   |//  Do not edit it directly.
                             1716 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                             1717 ; 88   |
                             1718 ; 89   |
                             1719 ; 90   |
                             1720 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1721 ; 92   |//  Do not edit it directly.
                             1722 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                             1723 ; 94   |
                             1724 ; 95   |
                             1725 ; 96   |
                             1726 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1727 ; 98   |//  Do not edit it directly.
                             1728 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                             1729 ; 100  |
                             1730 ; 101  |
                             1731 ; 102  |
                             1732 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1733 ; 104  |//  Do not edit it directly.
                             1734 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                             1735 ; 106  |
                             1736 ; 107  |
                             1737 ; 108  |
                             1738 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1739 ; 110  |//  Do not edit it directly.
                             1740 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                             1741 ; 112  |
                             1742 ; 113  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1743 ; 114  |
                             1744 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1745 ; 116  |//  Do not edit it directly.
                             1746 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                             1747 ; 118  |
                             1748 ; 119  |
                             1749 ; 120  |
                             1750 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1751 ; 122  |//  Do not edit it directly.
                             1752 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                             1753 ; 124  |
                             1754 ; 125  |
                             1755 ; 126  |
                             1756 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                             1757 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                             1758 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                             1759 ; 130  |// LCD example resource listing
                             1760 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                             1761 ; 132  |
                             1762 ; 133  |#if (!defined(resources))
                             1763 ; 134  |#define resources 1
                             1764 ; 135  |
                             1765 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                             1766 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                             1767 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             1768 ; 139  |
                             1769 ; 140  |#define VERSION_MAJOR 3
                             1770 ; 141  |#define VERSION_MIDDLE 200
                             1771 ; 142  |#define VERSION_MINOR 910
                             1772 ; 143  |
                             1773 ; 144  |#define LCD_SEG_OFFSET 0x000000
                             1774 ; 145  |#define NUMBER_OF_PRESETS 10
                             1775 ; 146  |
                             1776 ; 147  |
                             1777 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             1778 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                             1779 ; 150  |//  the resource index cache if it was added.
                             1780 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                             1781 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             1782 ; 153  |
                             1783 ; 154  |//$FILENAME searchdirectory.src
                             1784 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                             1785 ; 156  |//$FILENAME shortdirmatch.src
                             1786 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                             1787 ; 158  |//$FILENAME fopen.src
                             1788 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                             1789 ; 160  |//$FILENAME musicmenu.src
                             1790 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                             1791 ; 162  |//$FILENAME changepath.src
                             1792 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                             1793 ; 164  |//$FILENAME _openandverifyslot.src
                             1794 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                             1795 ; 166  |//$FILENAME _loadslot.src
                             1796 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                             1797 ; 168  |//$FILENAME getname.src
                             1798 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                             1799 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                             1800 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                             1801 ; 172  |//$FILENAME sethandleforsearch.src
                             1802 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                             1803 ; 174  |//$FILENAME wmaWrap.src
                             1804 ; 175  |#define RSRC_WMADEC_CODE 11    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1805 ; 176  |//$FILENAME extractfilename.src
                             1806 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                             1807 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                             1808 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                             1809 ; 180  |//$FILENAME SoftTimerMod.src
                             1810 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                             1811 ; 182  |//$FILENAME GetShortfilename.src
                             1812 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                             1813 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                             1814 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                             1815 ; 186  |//$FILENAME playerstatemachine.src
                             1816 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                             1817 ; 188  |//$FILENAME SysMod.src
                             1818 ; 189  |#define RSRC_SYSMOD_CODE 18    
                             1819 ; 190  |//$FILENAME drm_b64_decodew.src
                             1820 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                             1821 ; 192  |//$FILENAME discardtrailigperiods.src
                             1822 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                             1823 ; 194  |//$FILENAME uppercase.src
                             1824 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                             1825 ; 196  |//$FILENAME strlength.src
                             1826 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                             1827 ; 198  |//$FILENAME ConverToShortname.src
                             1828 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                             1829 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                             1830 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                             1831 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                             1832 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                             1833 ; 204  |//$FILENAME drm_sst_closekey.src
                             1834 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                             1835 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                             1836 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                             1837 ; 208  |//$FILENAME freehandle.src
                             1838 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                             1839 ; 210  |//$FILENAME searchfreehandleallocate.src
                             1840 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                             1841 ; 212  |//$FILENAME _parselicenseattributes.src
                             1842 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                             1843 ; 214  |//$FILENAME variablesecstategetorset.src
                             1844 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                             1845 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                             1846 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                             1847 ; 218  |//$FILENAME drm_mgr_initialize.src
                             1848 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                             1849 ; 220  |//$FILENAME display.src
                             1850 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                             1851 ; 222  |//$FILENAME DisplayModule.src
                             1852 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                             1853 ; 224  |//$FILENAME extractpath.src
                             1854 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                             1855 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                             1856 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                             1857 ; 228  |//$FILENAME _getprivatekey.src
                             1858 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                             1859 ; 230  |//$FILENAME drm_hds_opennamespace.src
                             1860 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                             1861 ; 232  |//$FILENAME drm_hds_openslot.src
                             1862 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                             1863 ; 234  |//$FILENAME fclose.src
                             1864 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                             1865 ; 236  |//$FILENAME drm_cphr_init.src
                             1866 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1867 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                             1868 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                             1869 ; 240  |//$FILENAME drm_mgr_bind.src
                             1870 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                             1871 ; 242  |//$FILENAME _decryptcontentkey.src
                             1872 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                             1873 ; 244  |//$FILENAME drm_mac_inv32.src
                             1874 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                             1875 ; 246  |//$FILENAME drm_lic_getattribute.src
                             1876 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                             1877 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                             1878 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                             1879 ; 250  |//$FILENAME drm_dcp_getattribute.src
                             1880 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                             1881 ; 252  |//$FILENAME effectsmodules.src
                             1882 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                             1883 ; 254  |//$FILENAME janusx.src
                             1884 ; 255  |#define RSRC_JANUSX_CODE 51    
                             1885 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                             1886 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                             1887 ; 258  |//$FILENAME eval.src
                             1888 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                             1889 ; 260  |//$FILENAME _verifyslothash.src
                             1890 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                             1891 ; 262  |//$FILENAME januscommon.src
                             1892 ; 263  |#define RSRC_JANUS_COMMON 55    
                             1893 ; 264  |//$FILENAME changecase.src
                             1894 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                             1895 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                             1896 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                             1897 ; 268  |//$FILENAME _loadlicenseattributes.src
                             1898 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                             1899 ; 270  |//$FILENAME drm_hds_slotseek.src
                             1900 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                             1901 ; 272  |//$FILENAME drm_hds_slotwrite.src
                             1902 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                             1903 ; 274  |//$FILENAME drm_levl_performoperations.src
                             1904 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                             1905 ; 276  |//$FILENAME drm_lic_verifysignature.src
                             1906 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                             1907 ; 278  |//$FILENAME drm_lst_getlicense.src
                             1908 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                             1909 ; 280  |//$FILENAME drm_utl_numbertostring.src
                             1910 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                             1911 ; 282  |//$FILENAME oem_writefile.src
                             1912 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                             1913 ; 284  |//$FILENAME drm_sst_getdata.src
                             1914 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                             1915 ; 286  |//$FILENAME updatehandlemode.src
                             1916 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                             1917 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                             1918 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                             1919 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                             1920 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                             1921 ; 292  |//$FILENAME doplay_p.src
                             1922 ; 293  |#define RSRC_DOPLAY_P 70    
                             1923 ; 294  |//$FILENAME fatwritep.src
                             1924 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                             1925 ; 296  |//$FILENAME findfirst.src
                             1926 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                             1927 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                             1928 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1929 ; 300  |//$FILENAME changetorootdirectory.src
                             1930 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                             1931 ; 302  |//$FILENAME _findkeypair.src
                             1932 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                             1933 ; 304  |//$FILENAME variablemachinegetorset.src
                             1934 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                             1935 ; 306  |//$FILENAME _hdsslotenumnext.src
                             1936 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                             1937 ; 308  |//$FILENAME getlspubkey.src
                             1938 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                             1939 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                             1940 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                             1941 ; 312  |//$FILENAME drm_utl_decodekid.src
                             1942 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                             1943 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                             1944 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                             1945 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                             1946 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                             1947 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                             1948 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                             1949 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                             1950 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                             1951 ; 322  |//$FILENAME aes_enc.src
                             1952 ; 323  |#define RSRC_AES_ENC 85    
                             1953 ; 324  |//$FILENAME getprivkey.src
                             1954 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                             1955 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                             1956 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                             1957 ; 328  |//$FILENAME playlist_codebank.src
                             1958 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                             1959 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                             1960 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                             1961 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                             1962 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                             1963 ; 334  |//$FILENAME _getdevicecert.src
                             1964 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                             1965 ; 336  |//$FILENAME drm_lic_reportactions.src
                             1966 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                             1967 ; 338  |//$FILENAME drmcrt_wcsntol.src
                             1968 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                             1969 ; 340  |//$FILENAME _basicheaderchecks.src
                             1970 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                             1971 ; 342  |//$FILENAME drm_hdr_getattribute.src
                             1972 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                             1973 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                             1974 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                             1975 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                             1976 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                             1977 ; 348  |//$FILENAME drm_lst_open.src
                             1978 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                             1979 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                             1980 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                             1981 ; 352  |//$FILENAME _verifysymmerticsignature.src
                             1982 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                             1983 ; 354  |//$FILENAME oem_openfile.src
                             1984 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                             1985 ; 356  |//$FILENAME _getdrmfullpathname.src
                             1986 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                             1987 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                             1988 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                             1989 ; 360  |//$FILENAME _applydiffstostore.src
                             1990 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1991 ; 362  |//$FILENAME drm_sst_setdata.src
                             1992 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                             1993 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                             1994 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                             1995 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                             1996 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                             1997 ; 368  |//$FILENAME playerlib_extra.src
                             1998 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                             1999 ; 370  |//$FILENAME wmaCommon.src
                             2000 ; 371  |#define RSRC_WMA_COMMON 109    
                             2001 ; 372  |//$FILENAME wmainit.src
                             2002 ; 373  |#define RSRC_WMA_INIT 110    
                             2003 ; 374  |//$FILENAME playlist2traverse_codebank.src
                             2004 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                             2005 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                             2006 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                             2007 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                             2008 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                             2009 ; 380  |//$FILENAME drm_hds_closestore.src
                             2010 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                             2011 ; 382  |//$FILENAME _hdsloadsrn.src
                             2012 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                             2013 ; 384  |//$FILENAME _loadproritizedlist.src
                             2014 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                             2015 ; 386  |//$FILENAME drm_lst_initenum.src
                             2016 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                             2017 ; 388  |//$FILENAME _loadattributesintocache.src
                             2018 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                             2019 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                             2020 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                             2021 ; 392  |
                             2022 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                             2023 ; 394  |//  Menu Modules (codebanks)
                             2024 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                             2025 ; 396  |//$FILENAME mainmenu.src
                             2026 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                             2027 ; 398  |//$FILENAME displaylists.src
                             2028 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                             2029 ; 400  |
                             2030 ; 401  |//$FILENAME voicemenu.src
                             2031 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                             2032 ; 403  |//$FILENAME fmtunermenu.src
                             2033 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                             2034 ; 405  |//$FILENAME recorderstatemachine.src
                             2035 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                             2036 ; 407  |
                             2037 ; 408  |//$FILENAME eqmenu.src
                             2038 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                             2039 ; 410  |//$FILENAME playmodemenu.src
                             2040 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                             2041 ; 412  |//$FILENAME contrastmenu.src
                             2042 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                             2043 ; 414  |//$FILENAME pwrsettingsmenu.src
                             2044 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                             2045 ; 416  |//$FILENAME timedatemenu.src
                             2046 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                             2047 ; 418  |//$FILENAME settimemenu.src
                             2048 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                             2049 ; 420  |//$FILENAME setdatemenu.src
                             2050 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                             2051 ; 422  |//$FILENAME settingsmenu.src
                             2052 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2053 ; 424  |//$FILENAME string_system_menu.src
                             2054 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                             2055 ; 426  |//$FILENAME deletemenu.src
                             2056 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                             2057 ; 428  |//$FILENAME aboutmenu.src
                             2058 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                             2059 ; 430  |
                             2060 ; 431  |//$FILENAME spectrogram.src
                             2061 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                             2062 ; 433  |
                             2063 ; 434  |//$FILENAME motionvideomenu.src
                             2064 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                             2065 ; 436  |//$FILENAME motionvideomenuinitstate.src
                             2066 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                             2067 ; 438  |//$FILENAME jpegdisplaymenu.src
                             2068 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                             2069 ; 440  |//$FILENAME jpegmanualmenu.src
                             2070 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                             2071 ; 442  |//$FILENAME jpegthumbnailmenu.src
                             2072 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                             2073 ; 444  |//$FILENAME jpegslideshowmenu.src
                             2074 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                             2075 ; 446  |//$FILENAME albumartmenu.src
                             2076 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                             2077 ; 448  |//$FILENAME jpegfileutilextra.src
                             2078 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                             2079 ; 450  |
                             2080 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2081 ; 452  |// General Modules
                             2082 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2083 ; 454  |//$FILENAME MixMod.src
                             2084 ; 455  |#define RSRC_MIXMOD_CODE 145    
                             2085 ; 456  |//$FILENAME TunerModule.src
                             2086 ; 457  |#define RSRC_TUNER_MODULE 146    
                             2087 ; 458  |//$FILENAME geqoverlay.src
                             2088 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                             2089 ; 460  |
                             2090 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2091 ; 462  |// Decoders/Encoders
                             2092 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2093 ; 464  |//$FILENAME DecMod.src
                             2094 ; 465  |#define RSRC_DECMOD_CODE 148    
                             2095 ; 466  |//$FILENAME mp3p.src
                             2096 ; 467  |#define RSRC_MP3P_CODE 149    
                             2097 ; 468  |//$FILENAME mp3x.src
                             2098 ; 469  |#define RSRC_MP3X_CODE 150    
                             2099 ; 470  |//$FILENAME mp3y.src
                             2100 ; 471  |#define RSRC_MP3Y_CODE 151    
                             2101 ; 472  |//$FILENAME janusp.src
                             2102 ; 473  |#define RSRC_JANUSP_CODE 152    
                             2103 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                             2104 ; 475  |
                             2105 ; 476  |//$FILENAME decadpcmimamod.src
                             2106 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                             2107 ; 478  |//$FILENAME dec_adpcmp.src
                             2108 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                             2109 ; 480  |//$FILENAME dec_adpcmx.src
                             2110 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2111 ; 482  |//$FILENAME dec_adpcmy.src
                             2112 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                             2113 ; 484  |
                             2114 ; 485  |//$FILENAME decadpcmsmvmod.src
                             2115 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                             2116 ; 487  |//$FILENAME dec_smvadpcmp.src
                             2117 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                             2118 ; 489  |//$FILENAME dec_smvadpcmx.src
                             2119 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                             2120 ; 491  |//$FILENAME dec_smvadpcmy.src
                             2121 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                             2122 ; 493  |
                             2123 ; 494  |//$FILENAME encadpcmimamod.src
                             2124 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                             2125 ; 496  |//$FILENAME enc_adpcmp.src
                             2126 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                             2127 ; 498  |//$FILENAME enc_adpcmx.src
                             2128 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                             2129 ; 500  |//$FILENAME enc_adpcmy.src
                             2130 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                             2131 ; 502  |
                             2132 ; 503  |//$FILENAME jpeg_p.src
                             2133 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                             2134 ; 505  |//$FILENAME jpeg_x.src
                             2135 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                             2136 ; 507  |//$FILENAME jpeg_y.src
                             2137 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                             2138 ; 509  |//$FILENAME jpeg2_y.src
                             2139 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                             2140 ; 511  |//$FILENAME bmp2_y.src
                             2141 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                             2142 ; 513  |//$FILENAME bmp_p.src
                             2143 ; 514  |#define RSRC_BMP_DECODER_P 170    
                             2144 ; 515  |
                             2145 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                             2146 ; 517  |//$FILENAME smvjpeg_x.src
                             2147 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                             2148 ; 519  |//$FILENAME smvjpeg_y.src
                             2149 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                             2150 ; 521  |
                             2151 ; 522  |
                             2152 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2153 ; 524  |// System Settings
                             2154 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2155 ; 526  |//$FILENAME settings.src
                             2156 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                             2157 ; 528  |
                             2158 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2159 ; 530  |// Media Device Drivers
                             2160 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2161 ; 532  |//This resource is filled with garbage unless it is the MMC build
                             2162 ; 533  |//$FILENAME null.src
                             2163 ; 534  |#define RSRC_MMCDD_CODE 174    
                             2164 ; 535  |//$FILENAME null.src
                             2165 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                             2166 ; 537  |
                             2167 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                             2168 ; 539  |//  PlayState resources
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2169 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             2170 ; 541  |//$FILENAME play_icon_with_border.src
                             2171 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                             2172 ; 543  |//$FILENAME pause_icon_with_border.src
                             2173 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                             2174 ; 545  |//$FILENAME stop_icon_with_border.src
                             2175 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                             2176 ; 547  |//$FILENAME record_icon_with_border.src
                             2177 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                             2178 ; 549  |//$FILENAME paused_record_icon_with_border.src
                             2179 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                             2180 ; 551  |//$FILENAME ffwd_icon_with_border.src
                             2181 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                             2182 ; 553  |//$FILENAME rwnd_icon_with_border.src
                             2183 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                             2184 ; 555  |
                             2185 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                             2186 ; 557  |//  PlayMode resources
                             2187 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                             2188 ; 559  |//$FILENAME repeatall_icon.src
                             2189 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                             2190 ; 561  |//$FILENAME repeatsong_icon.src
                             2191 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                             2192 ; 563  |//$FILENAME shuffle_icon.src
                             2193 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                             2194 ; 565  |//$FILENAME random_icon.src
                             2195 ; 566  |#define RSRC_RANDOM_ICON 186    
                             2196 ; 567  |//$FILENAME repeatallclear_icon.src
                             2197 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                             2198 ; 569  |//$FILENAME repeatsongclear_icon.src
                             2199 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                             2200 ; 571  |//$FILENAME shuffleclear_icon.src
                             2201 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                             2202 ; 573  |
                             2203 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                             2204 ; 575  |//  Battery Status
                             2205 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                             2206 ; 577  |//$FILENAME battery_00.src
                             2207 ; 578  |#define RSRC_BATTERY_00 190    
                             2208 ; 579  |//$FILENAME battery_01.src
                             2209 ; 580  |#define RSRC_BATTERY_01 191    
                             2210 ; 581  |//$FILENAME battery_02.src
                             2211 ; 582  |#define RSRC_BATTERY_02 192    
                             2212 ; 583  |//$FILENAME battery_03.src
                             2213 ; 584  |#define RSRC_BATTERY_03 193    
                             2214 ; 585  |//$FILENAME battery_04.src
                             2215 ; 586  |#define RSRC_BATTERY_04 194    
                             2216 ; 587  |//$FILENAME battery_05.src
                             2217 ; 588  |#define RSRC_BATTERY_05 195    
                             2218 ; 589  |//$FILENAME battery_06.src
                             2219 ; 590  |#define RSRC_BATTERY_06 196    
                             2220 ; 591  |//$FILENAME battery_07.src
                             2221 ; 592  |#define RSRC_BATTERY_07 197    
                             2222 ; 593  |//$FILENAME battery_08.src
                             2223 ; 594  |#define RSRC_BATTERY_08 198    
                             2224 ; 595  |//$FILENAME battery_09.src
                             2225 ; 596  |#define RSRC_BATTERY_09 199    
                             2226 ; 597  |//$FILENAME battery_10.src
                             2227 ; 598  |#define RSRC_BATTERY_10 200    
                             2228 ; 599  |
                             2229 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                             2230 ; 601  |//  System Icons
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2231 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                             2232 ; 603  |//$FILENAME disk_small.src
                             2233 ; 604  |#define RSRC_DISK_ICON 201    
                             2234 ; 605  |//$FILENAME lock_small.src
                             2235 ; 606  |#define RSRC_LOCK_ICON 202    
                             2236 ; 607  |//$FILENAME icon_music_mode.src
                             2237 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                             2238 ; 609  |//$FILENAME icon_voice_mode.src
                             2239 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                             2240 ; 611  |
                             2241 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2242 ; 613  |// Volume Bitmaps
                             2243 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2244 ; 615  |//$FILENAME icon_vol_00.src
                             2245 ; 616  |#define RSRC_ICON_VOL_00 205    
                             2246 ; 617  |//$FILENAME icon_vol_01.src
                             2247 ; 618  |#define RSRC_ICON_VOL_01 206    
                             2248 ; 619  |//$FILENAME icon_vol_02.src
                             2249 ; 620  |#define RSRC_ICON_VOL_02 207    
                             2250 ; 621  |//$FILENAME icon_vol_03.src
                             2251 ; 622  |#define RSRC_ICON_VOL_03 208    
                             2252 ; 623  |//$FILENAME icon_vol_04.src
                             2253 ; 624  |#define RSRC_ICON_VOL_04 209    
                             2254 ; 625  |//$FILENAME icon_vol_05.src
                             2255 ; 626  |#define RSRC_ICON_VOL_05 210    
                             2256 ; 627  |//$FILENAME icon_vol_06.src
                             2257 ; 628  |#define RSRC_ICON_VOL_06 211    
                             2258 ; 629  |//$FILENAME icon_vol_07.src
                             2259 ; 630  |#define RSRC_ICON_VOL_07 212    
                             2260 ; 631  |//$FILENAME icon_vol_08.src
                             2261 ; 632  |#define RSRC_ICON_VOL_08 213    
                             2262 ; 633  |//$FILENAME icon_vol_09.src
                             2263 ; 634  |#define RSRC_ICON_VOL_09 214    
                             2264 ; 635  |//$FILENAME icon_vol_10.src
                             2265 ; 636  |#define RSRC_ICON_VOL_10 215    
                             2266 ; 637  |//$FILENAME icon_vol_11.src
                             2267 ; 638  |#define RSRC_ICON_VOL_11 216    
                             2268 ; 639  |//$FILENAME icon_vol_12.src
                             2269 ; 640  |#define RSRC_ICON_VOL_12 217    
                             2270 ; 641  |//$FILENAME icon_vol_13.src
                             2271 ; 642  |#define RSRC_ICON_VOL_13 218    
                             2272 ; 643  |//$FILENAME icon_vol_14.src
                             2273 ; 644  |#define RSRC_ICON_VOL_14 219    
                             2274 ; 645  |//$FILENAME icon_vol_15.src
                             2275 ; 646  |#define RSRC_ICON_VOL_15 220    
                             2276 ; 647  |//$FILENAME icon_vol_16.src
                             2277 ; 648  |#define RSRC_ICON_VOL_16 221    
                             2278 ; 649  |//$FILENAME icon_vol_17.src
                             2279 ; 650  |#define RSRC_ICON_VOL_17 222    
                             2280 ; 651  |//$FILENAME icon_vol_18.src
                             2281 ; 652  |#define RSRC_ICON_VOL_18 223    
                             2282 ; 653  |//$FILENAME icon_vol_19.src
                             2283 ; 654  |#define RSRC_ICON_VOL_19 224    
                             2284 ; 655  |//$FILENAME icon_vol_20.src
                             2285 ; 656  |#define RSRC_ICON_VOL_20 225    
                             2286 ; 657  |//$FILENAME icon_vol_21.src
                             2287 ; 658  |#define RSRC_ICON_VOL_21 226    
                             2288 ; 659  |//$FILENAME icon_vol_22.src
                             2289 ; 660  |#define RSRC_ICON_VOL_22 227    
                             2290 ; 661  |//$FILENAME icon_vol_23.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2291 ; 662  |#define RSRC_ICON_VOL_23 228    
                             2292 ; 663  |//$FILENAME icon_vol_24.src
                             2293 ; 664  |#define RSRC_ICON_VOL_24 229    
                             2294 ; 665  |//$FILENAME icon_vol_25.src
                             2295 ; 666  |#define RSRC_ICON_VOL_25 230    
                             2296 ; 667  |//$FILENAME icon_vol_26.src
                             2297 ; 668  |#define RSRC_ICON_VOL_26 231    
                             2298 ; 669  |//$FILENAME icon_vol_27.src
                             2299 ; 670  |#define RSRC_ICON_VOL_27 232    
                             2300 ; 671  |//$FILENAME icon_vol_28.src
                             2301 ; 672  |#define RSRC_ICON_VOL_28 233    
                             2302 ; 673  |//$FILENAME icon_vol_29.src
                             2303 ; 674  |#define RSRC_ICON_VOL_29 234    
                             2304 ; 675  |//$FILENAME icon_vol_30.src
                             2305 ; 676  |#define RSRC_ICON_VOL_30 235    
                             2306 ; 677  |//$FILENAME icon_vol_31.src
                             2307 ; 678  |#define RSRC_ICON_VOL_31 236    
                             2308 ; 679  |
                             2309 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2310 ; 681  |// Splash Screen Stuff
                             2311 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2312 ; 683  |//$FILENAME st_bw1.src
                             2313 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             2314 ; 685  |//$FILENAME siglogo1.src
                             2315 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             2316 ; 687  |//$FILENAME siglogo2.src
                             2317 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             2318 ; 689  |//$FILENAME siglogo3.src
                             2319 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             2320 ; 691  |//$FILENAME siglogo4.src
                             2321 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             2322 ; 693  |//$FILENAME siglogo5.src
                             2323 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             2324 ; 695  |//$FILENAME siglogo6.src
                             2325 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             2326 ; 697  |//$FILENAME siglogo7.src
                             2327 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             2328 ; 699  |//$FILENAME siglogo8.src
                             2329 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             2330 ; 701  |//$FILENAME siglogo9.src
                             2331 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             2332 ; 703  |//$FILENAME siglogo10.src
                             2333 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             2334 ; 705  |//$FILENAME siglogo11.src
                             2335 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             2336 ; 707  |//$FILENAME siglogo12.src
                             2337 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             2338 ; 709  |//$FILENAME siglogo13.src
                             2339 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                             2340 ; 711  |//$FILENAME siglogo.src
                             2341 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             2342 ; 713  |
                             2343 ; 714  |//$FILENAME locked.src
                             2344 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                             2345 ; 716  |
                             2346 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             2347 ; 718  |//  Shutdown
                             2348 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             2349 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             2350 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2351 ; 722  |//$FILENAME status_16_6_steps_0.src
                             2352 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             2353 ; 724  |//$FILENAME status_16_6_steps_1.src
                             2354 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             2355 ; 726  |//$FILENAME status_16_6_steps_2.src
                             2356 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             2357 ; 728  |//$FILENAME status_16_6_steps_3.src
                             2358 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             2359 ; 730  |//$FILENAME status_16_6_steps_4.src
                             2360 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             2361 ; 732  |//$FILENAME status_16_6_steps_5.src
                             2362 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             2363 ; 734  |//$FILENAME status_16_6_steps_6.src
                             2364 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             2365 ; 736  |
                             2366 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2367 ; 738  |// EQ
                             2368 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2369 ; 740  |//$FILENAME eq_clear_icon.src
                             2370 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             2371 ; 742  |//$FILENAME rock_icon.src
                             2372 ; 743  |#define RSRC_ROCK_ICON 262    
                             2373 ; 744  |//$FILENAME jazz_icon.src
                             2374 ; 745  |#define RSRC_JAZZ_ICON 263    
                             2375 ; 746  |//$FILENAME classic_icon.src
                             2376 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             2377 ; 748  |//$FILENAME pop_icon.src
                             2378 ; 749  |#define RSRC_POP_ICON 265    
                             2379 ; 750  |//$FILENAME custom_icon.src
                             2380 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             2381 ; 752  |
                             2382 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2383 ; 754  |// AB
                             2384 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2385 ; 756  |//$FILENAME ab_mark_a.src
                             2386 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             2387 ; 758  |//$FILENAME ab_mark_b.src
                             2388 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             2389 ; 760  |
                             2390 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2391 ; 762  |// Menu Display Resources
                             2392 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2393 ; 764  |//$FILENAME string_music_menu.src
                             2394 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             2395 ; 766  |//$FILENAME string_mvideo_menu.src
                             2396 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                             2397 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             2398 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             2399 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                             2400 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                             2401 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             2402 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             2403 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             2404 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             2405 ; 776  |//$FILENAME string_voice_menu.src
                             2406 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2407 ; 778  |//$FILENAME string_audible_menu.src
                             2408 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             2409 ; 780  |//$FILENAME string_fmtuner_menu.src
                             2410 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             2411 ; 782  |//$FILENAME string_settings_menu.src
                             2412 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             2413 ; 784  |//$FILENAME string_eq_menu.src
                             2414 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             2415 ; 786  |//$FILENAME string_playmode_menu.src
                             2416 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             2417 ; 788  |//$FILENAME string_contrast_menu.src
                             2418 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             2419 ; 790  |//$FILENAME string_pwrsavings_menu.src
                             2420 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             2421 ; 792  |//$FILENAME string_time_date_menu.src
                             2422 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             2423 ; 794  |//$FILENAME string_set_time_menu.src
                             2424 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             2425 ; 796  |//$FILENAME string_set_date_menu.src
                             2426 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             2427 ; 798  |//$FILENAME string_exit_menu.src
                             2428 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             2429 ; 800  |//$FILENAME string_rock_menu.src
                             2430 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             2431 ; 802  |//$FILENAME string_pop_menu.src
                             2432 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             2433 ; 804  |//$FILENAME string_classic_menu.src
                             2434 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             2435 ; 806  |//$FILENAME string_normal_menu.src
                             2436 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             2437 ; 808  |//$FILENAME string_jazz_menu.src
                             2438 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             2439 ; 810  |//$FILENAME string_repeat1_menu.src
                             2440 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             2441 ; 812  |//$FILENAME string_repeatall_menu.src
                             2442 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             2443 ; 814  |//$FILENAME string_shuffle_menu.src
                             2444 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             2445 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             2446 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             2447 ; 818  |//$FILENAME string_disable_menu.src
                             2448 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             2449 ; 820  |//$FILENAME string_1min_menu.src
                             2450 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             2451 ; 822  |//$FILENAME string_2min_menu.src
                             2452 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             2453 ; 824  |//$FILENAME string_5min_menu.src
                             2454 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             2455 ; 826  |//$FILENAME string_10min_menu.src
                             2456 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             2457 ; 828  |//$FILENAME string_system_menu.src
                             2458 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                             2459 ; 830  |//$FILENAME string_about_menu.src
                             2460 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             2461 ; 832  |//$FILENAME string_delete_menu.src
                             2462 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                             2463 ; 834  |//$FILENAME string_record_menu.src
                             2464 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             2465 ; 836  |//$FILENAME string_spectrogram_menu.src
                             2466 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             2467 ; 838  |
                             2468 ; 839  |//$FILENAME string_end_of_slide_show.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2469 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             2470 ; 841  |
                             2471 ; 842  |//$FILENAME string_mb.src
                             2472 ; 843  |#define RSRC_STRING_MB 307    
                             2473 ; 844  |
                             2474 ; 845  |//$FILENAME internal_media.src
                             2475 ; 846  |#define RSRC_INT_MEDIA 308    
                             2476 ; 847  |//$FILENAME external_media.src
                             2477 ; 848  |#define RSRC_EXT_MEDIA 309    
                             2478 ; 849  |
                             2479 ; 850  |//$FILENAME about_title.src
                             2480 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             2481 ; 852  |//$FILENAME player_name.src
                             2482 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             2483 ; 854  |
                             2484 ; 855  |//$FILENAME settings_title.src
                             2485 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             2486 ; 857  |//$FILENAME jpeg_display_title.src
                             2487 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             2488 ; 859  |//$FILENAME erase_title.src
                             2489 ; 860  |#define RSRC_ERASE_TITLE 314    
                             2490 ; 861  |
                             2491 ; 862  |//$FILENAME del_warning_no.src
                             2492 ; 863  |#define RSRC_DELETE_NO 315    
                             2493 ; 864  |//$FILENAME del_warning_yes.src
                             2494 ; 865  |#define RSRC_DELETE_YES 316    
                             2495 ; 866  |//$FILENAME del_warning_line1.src
                             2496 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             2497 ; 868  |//$FILENAME del_warning_line2.src
                             2498 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             2499 ; 870  |//$FILENAME lowbattery.src
                             2500 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             2501 ; 872  |//$FILENAME vbr.src
                             2502 ; 873  |#define RSRC_VBR_BITMAP 320    
                             2503 ; 874  |
                             2504 ; 875  |//$FILENAME string_song.src
                             2505 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             2506 ; 877  |//$FILENAME string_voice.src
                             2507 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             2508 ; 879  |
                             2509 ; 880  |//$FILENAME time_date_title.src
                             2510 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             2511 ; 882  |//$FILENAME set_time_title.src
                             2512 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             2513 ; 884  |//$FILENAME set_date_title.src
                             2514 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             2515 ; 886  |//$FILENAME string_searching.src
                             2516 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             2517 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             2518 ; 889  |//  Save Changes
                             2519 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                             2520 ; 891  |//$FILENAME save_changes_yes.src
                             2521 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             2522 ; 893  |//$FILENAME save_changes_no.src
                             2523 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                             2524 ; 895  |//$FILENAME save_changes_cancel.src
                             2525 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             2526 ; 897  |//$FILENAME save_changes_clear.src
                             2527 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                             2528 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                             2529 ; 900  |//  Contrast
                             2530 ; 901  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2531 ; 902  |//$FILENAME contrast_title.src
                             2532 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             2533 ; 904  |//$FILENAME contrast_frame.src
                             2534 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             2535 ; 906  |//$FILENAME contrast_level0.src
                             2536 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             2537 ; 908  |//$FILENAME contrast_level1.src
                             2538 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             2539 ; 910  |//$FILENAME contrast_level2.src
                             2540 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             2541 ; 912  |//$FILENAME contrast_level3.src
                             2542 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             2543 ; 914  |//$FILENAME contrast_level4.src
                             2544 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             2545 ; 916  |//$FILENAME contrast_level5.src
                             2546 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             2547 ; 918  |//$FILENAME contrast_level6.src
                             2548 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             2549 ; 920  |//$FILENAME contrast_level7.src
                             2550 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             2551 ; 922  |//$FILENAME contrast_level8.src
                             2552 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             2553 ; 924  |//$FILENAME contrast_level9.src
                             2554 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             2555 ; 926  |//$FILENAME contrast_level10.src
                             2556 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             2557 ; 928  |
                             2558 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2559 ; 930  |// Funclets
                             2560 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2561 ; 932  |//$FILENAME Funclet_SetRTC.src
                             2562 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             2563 ; 934  |//$FILENAME Funclet_InitRTC.src
                             2564 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             2565 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             2566 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             2567 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             2568 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             2569 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             2570 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             2571 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             2572 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             2573 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             2574 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             2575 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             2576 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             2577 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             2578 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             2579 ; 950  |//$FILENAME Funclet_ButtonInit.src
                             2580 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                             2581 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             2582 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             2583 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                             2584 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                             2585 ; 956  |//$FILENAME Funclet_StartProject.src
                             2586 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             2587 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             2588 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             2589 ; 960  |//$FILENAME null.src
                             2590 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2591 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             2592 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             2593 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             2594 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             2595 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             2596 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             2597 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             2598 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             2599 ; 970  |//$FILENAME null.src
                             2600 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             2601 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             2602 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             2603 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                             2604 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             2605 ; 976  |//$FILENAME null.src
                             2606 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             2607 ; 978  |//$FILENAME null.src
                             2608 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             2609 ; 980  |//$FILENAME null.src
                             2610 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             2611 ; 982  |//$FILENAME null.src
                             2612 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             2613 ; 984  |//$FILENAME null.src
                             2614 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             2615 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             2616 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             2617 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             2618 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             2619 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             2620 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             2621 ; 992  |//$FILENAME null.src
                             2622 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             2623 ; 994  |//$FILENAME null.src
                             2624 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             2625 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             2626 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             2627 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             2628 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             2629 ; 1000 |///////////////////////////////////////////////////////////////
                             2630 ; 1001 |// Sanyo FM Tuner Fuclet
                             2631 ; 1002 |///////////////////////////////////////////////////////////////
                             2632 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                             2633 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                             2634 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                             2635 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                             2636 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                             2637 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                             2638 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                             2639 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                             2640 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                             2641 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                             2642 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2643 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                             2644 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                             2645 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             2646 ; 1017 |
                             2647 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2648 ; 1019 |// WMA Resources
                             2649 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2650 ; 1021 |//$FILENAME wmaCore.src
                             2651 ; 1022 |#define RSRC_WMA_CORE 378    
                             2652 ; 1023 |//$FILENAME wmaMidLow.src
                             2653 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             2654 ; 1025 |//$FILENAME wmaHigh.src
                             2655 ; 1026 |#define RSRC_WMA_HIGH 380    
                             2656 ; 1027 |//$FILENAME wmaHighMid.src
                             2657 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             2658 ; 1029 |//$FILENAME wmaMid.src
                             2659 ; 1030 |#define RSRC_WMA_MID 382    
                             2660 ; 1031 |//$FILENAME wmaLow.src
                             2661 ; 1032 |#define RSRC_WMA_LOW 383    
                             2662 ; 1033 |//$FILENAME wmaX1mem.src
                             2663 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             2664 ; 1035 |//$FILENAME wmaYmem.src
                             2665 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             2666 ; 1037 |//$FILENAME wmaLXmem.src
                             2667 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             2668 ; 1039 |//$FILENAME wmaLYmem.src
                             2669 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             2670 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             2671 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             2672 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             2673 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             2674 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             2675 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             2676 ; 1047 |//$FILENAME drmpdcommon.src
                             2677 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             2678 ; 1049 |//$FILENAME januswmasupport.src
                             2679 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             2680 ; 1051 |//$FILENAME wmalicenseinit.src
                             2681 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             2682 ; 1053 |//$FILENAME wma_tables.src
                             2683 ; 1054 |#define RSRC_WMA_TABLES 394    
                             2684 ; 1055 |//$FILENAME janus_tables.src
                             2685 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             2686 ; 1057 |//$FILENAME wma_constants.src
                             2687 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             2688 ; 1059 |//$FILENAME janus_constants.src
                             2689 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             2690 ; 1061 |//$FILENAME janus_xmem.src
                             2691 ; 1062 |#define RSRC_JANUS_X 398    
                             2692 ; 1063 |//$FILENAME janusy_data.src
                             2693 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             2694 ; 1065 |
                             2695 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2696 ; 1067 |// Fonts -- these are last because they are very large
                             2697 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2698 ; 1069 |//$FILENAME font_table.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2699 ; 1070 |#define RSRC_FONT_TABLE 400    
                             2700 ; 1071 |//$FILENAME font_PGM.src
                             2701 ; 1072 |#define RSRC_PGM_8 401    
                             2702 ; 1073 |//$FILENAME font_SGMs.src
                             2703 ; 1074 |#define RSRC_SGMS_8 402    
                             2704 ; 1075 |//$FILENAME font_script_00.src
                             2705 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             2706 ; 1077 |//$FILENAME font_scripts.src
                             2707 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             2708 ; 1079 |//$FILENAME font_PDM.src
                             2709 ; 1080 |#define RSRC_PDM 405    
                             2710 ; 1081 |//$FILENAME font_SDMs.src
                             2711 ; 1082 |#define RSRC_SDMS 406    
                             2712 ; 1083 |//$FILENAME bitmap_warning.src
                             2713 ; 1084 |#define RSRC_WARNING 407    
                             2714 ; 1085 |//$FILENAME bitmap_device_full.src
                             2715 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             2716 ; 1087 |
                             2717 ; 1088 |
                             2718 ; 1089 |//$FILENAME lcd_controller_init.src
                             2719 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             2720 ; 1091 |
                             2721 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             2722 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             2723 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             2724 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             2725 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             2726 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             2727 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             2728 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             2729 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             2730 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             2731 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             2732 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             2733 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             2734 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             2735 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             2736 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             2737 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             2738 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             2739 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             2740 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             2741 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             2742 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             2743 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             2744 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             2745 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             2746 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             2747 ; 1118 |
                             2748 ; 1119 |
                             2749 ; 1120 |//$FILENAME sysrecord.src
                             2750 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                             2751 ; 1122 |
                             2752 ; 1123 |//$FILENAME string_record_settings.src
                             2753 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             2754 ; 1125 |//$FILENAME string_sample_rate.src
                             2755 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             2756 ; 1127 |//$FILENAME string_encoder.src
                             2757 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             2758 ; 1129 |//$FILENAME string_adpcm.src
                             2759 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             2760 ; 1131 |//$FILENAME string_msadpcm.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2761 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             2762 ; 1133 |//$FILENAME string_imadpcm.src
                             2763 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             2764 ; 1135 |//$FILENAME string_pcm.src
                             2765 ; 1136 |#define RSRC_STRING_PCM 430    
                             2766 ; 1137 |//$FILENAME string_internal.src
                             2767 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             2768 ; 1139 |//$FILENAME string_external.src
                             2769 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             2770 ; 1141 |//$FILENAME string_device.src
                             2771 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             2772 ; 1143 |//$FILENAME string_source.src
                             2773 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             2774 ; 1145 |//$FILENAME string_microphone.src
                             2775 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                             2776 ; 1147 |//$FILENAME string_linein.src
                             2777 ; 1148 |#define RSRC_STRING_LINEIN 436    
                             2778 ; 1149 |//$FILENAME string_bits.src
                             2779 ; 1150 |#define RSRC_STRING_BITS 437    
                             2780 ; 1151 |//$FILENAME string_4.src
                             2781 ; 1152 |#define RSRC_STRING_4 438    
                             2782 ; 1153 |//$FILENAME string_8.src
                             2783 ; 1154 |#define RSRC_STRING_8 439    
                             2784 ; 1155 |//$FILENAME string_16.src
                             2785 ; 1156 |#define RSRC_STRING_16 440    
                             2786 ; 1157 |//$FILENAME string_24.src
                             2787 ; 1158 |#define RSRC_STRING_24 441    
                             2788 ; 1159 |//$FILENAME string_fm.src
                             2789 ; 1160 |#define RSRC_STRING_FM 442    
                             2790 ; 1161 |//$FILENAME string_mono.src
                             2791 ; 1162 |#define RSRC_STRING_MONO 443    
                             2792 ; 1163 |//$FILENAME string_stereo.src
                             2793 ; 1164 |#define RSRC_STRING_STEREO 444    
                             2794 ; 1165 |//$FILENAME string_8000hz.src
                             2795 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             2796 ; 1167 |//$FILENAME string_11025hz.src
                             2797 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             2798 ; 1169 |//$FILENAME string_16000hz.src
                             2799 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             2800 ; 1171 |//$FILENAME string_22050hz.src
                             2801 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             2802 ; 1173 |//$FILENAME string_32000hz.src
                             2803 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             2804 ; 1175 |//$FILENAME string_44100hz.src
                             2805 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             2806 ; 1177 |//$FILENAME string_48000hz.src
                             2807 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             2808 ; 1179 |//$FILENAME string_channels.src
                             2809 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             2810 ; 1181 |//$FILENAME string_spaces.src
                             2811 ; 1182 |#define RSRC_STRING_SPACES 453    
                             2812 ; 1183 |//$FILENAME slider_bar.src
                             2813 ; 1184 |#define RSRC_SLIDER_BAR 454    
                             2814 ; 1185 |//$FILENAME slider_bar_inv.src
                             2815 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             2816 ; 1187 |//$FILENAME slider_track.src
                             2817 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             2818 ; 1189 |//$FILENAME string_no_files.src
                             2819 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             2820 ; 1191 |
                             2821 ; 1192 |/////////////////////////////////////////////////////////////////////
                             2822 ; 1193 |//  Time and Date Resource Strings
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2823 ; 1194 |/////////////////////////////////////////////////////////////////////
                             2824 ; 1195 |//$FILENAME string_sunday.src
                             2825 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             2826 ; 1197 |//$FILENAME string_monday.src
                             2827 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             2828 ; 1199 |//$FILENAME string_tuesday.src
                             2829 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             2830 ; 1201 |//$FILENAME string_wednesday.src
                             2831 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             2832 ; 1203 |//$FILENAME string_thursday.src
                             2833 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             2834 ; 1205 |//$FILENAME string_friday.src
                             2835 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             2836 ; 1207 |//$FILENAME string_saturday.src
                             2837 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             2838 ; 1209 |//$FILENAME string_am.src
                             2839 ; 1210 |#define RSRC_STRING_AM 465    
                             2840 ; 1211 |//$FILENAME string_pm.src
                             2841 ; 1212 |#define RSRC_STRING_PM 466    
                             2842 ; 1213 |//$FILENAME string_amclear.src
                             2843 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             2844 ; 1215 |//$FILENAME string_slash.src
                             2845 ; 1216 |#define RSRC_STRING_SLASH 468    
                             2846 ; 1217 |//$FILENAME string_colon.src
                             2847 ; 1218 |#define RSRC_STRING_COLON 469    
                             2848 ; 1219 |//$FILENAME string_12hour.src
                             2849 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             2850 ; 1221 |//$FILENAME string_24hour.src
                             2851 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             2852 ; 1223 |//$FILENAME string_format.src
                             2853 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             2854 ; 1225 |//$FILENAME string_mmddyyyy.src
                             2855 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             2856 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             2857 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             2858 ; 1229 |//$FILENAME string_yyyymmdd.src
                             2859 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             2860 ; 1231 |//$FILENAME string_ok.src
                             2861 ; 1232 |#define RSRC_STRING_OK 476    
                             2862 ; 1233 |//$FILENAME string_cancel.src
                             2863 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             2864 ; 1235 |//$FILENAME negative_sign.src
                             2865 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             2866 ; 1237 |//$FILENAME string_dec_pt5.src
                             2867 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             2868 ; 1239 |//$FILENAME string_dec_pt0.src
                             2869 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             2870 ; 1241 |//$FILENAME string_db.src
                             2871 ; 1242 |#define RSRC_DB_STRING 481    
                             2872 ; 1243 |//$FILENAME string_hz2.src
                             2873 ; 1244 |#define RSRC_HZ2_STRING 482    
                             2874 ; 1245 |
                             2875 ; 1246 |
                             2876 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             2877 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             2878 ; 1249 |//$FILENAME metadata_codebank.src
                             2879 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             2880 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             2881 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             2882 ; 1253 |//$FILENAME wmametadata_codebank.src
                             2883 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             2884 ; 1255 |//$FILENAME wavmetadata_codebank.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2885 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             2886 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             2887 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             2888 ; 1259 |//$FILENAME playlist2init_codebank.src
                             2889 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             2890 ; 1261 |
                             2891 ; 1262 |//$FILENAME delete_successful.src
                             2892 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             2893 ; 1264 |//$FILENAME delete_error.src
                             2894 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             2895 ; 1266 |//$FILENAME lic_expired.src
                             2896 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             2897 ; 1268 |//$FILENAME id3v2_codebank.src
                             2898 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                             2899 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             2900 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             2901 ; 1272 |//$FILENAME lyrics3_codebank.src
                             2902 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             2903 ; 1274 |//$FILENAME lrc_codebank.src
                             2904 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             2905 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             2906 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             2907 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             2908 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             2909 ; 1280 |//$FILENAME apicframe_codebank.src
                             2910 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             2911 ; 1282 |
                             2912 ; 1283 |//$FILENAME exmediaerror1.src
                             2913 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             2914 ; 1285 |//$FILENAME exmediaerror2.src
                             2915 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             2916 ; 1287 |//$FILENAME inmediaerror1.src
                             2917 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             2918 ; 1289 |
                             2919 ; 1290 |//$FILENAME backlight_title.src
                             2920 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             2921 ; 1292 |//$FILENAME backlight_state_on.src
                             2922 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             2923 ; 1294 |//$FILENAME backlight_state_off.src
                             2924 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             2925 ; 1296 |//$FILENAME backlightmenu.src
                             2926 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             2927 ; 1298 |//$FILENAME string_backlight_menu.src
                             2928 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             2929 ; 1300 |
                             2930 ; 1301 |//$FILENAME enc_mp3mod.src
                             2931 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             2932 ; 1303 |//$FILENAME enc_mp3p.src
                             2933 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             2934 ; 1305 |//$FILENAME enc_mp3x.src
                             2935 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             2936 ; 1307 |//$FILENAME enc_mp3y.src
                             2937 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                             2938 ; 1309 |//$FILENAME mp3_implementation.src
                             2939 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             2940 ; 1311 |//$FILENAME string_mp3.src
                             2941 ; 1312 |#define RSRC_STRING_MP3 513    
                             2942 ; 1313 |//$FILENAME string_all.src
                             2943 ; 1314 |#define RSRC_STRING_ALL 514    
                             2944 ; 1315 |
                             2945 ; 1316 |//$FILENAME mediastartup.src
                             2946 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2947 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             2948 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             2949 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             2950 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             2951 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             2952 ; 1323 |
                             2953 ; 1324 |//$FILENAME nanddatadriveinit.src
                             2954 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             2955 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             2956 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             2957 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             2958 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             2959 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             2960 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                             2961 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             2962 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             2963 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             2964 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             2965 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             2966 ; 1337 |
                             2967 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             2968 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             2969 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             2970 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             2971 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             2972 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             2973 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             2974 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             2975 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             2976 ; 1347 |
                             2977 ; 1348 |//$FILENAME vbr_codebank.src
                             2978 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             2979 ; 1350 |
                             2980 ; 1351 |//$FILENAME string_recordtest_menu.src
                             2981 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             2982 ; 1353 |//$FILENAME string_recordtest_duration.src
                             2983 ; 1354 |#define RSRC_STRING_DURATION 520    
                             2984 ; 1355 |//$FILENAME string_recordtest_time5.src
                             2985 ; 1356 |#define RSRC_STRING_TIME5 521    
                             2986 ; 1357 |//$FILENAME string_recordtest_time10.src
                             2987 ; 1358 |#define RSRC_STRING_TIME10 522    
                             2988 ; 1359 |//$FILENAME string_recordtest_time30.src
                             2989 ; 1360 |#define RSRC_STRING_TIME30 523    
                             2990 ; 1361 |//$FILENAME string_recordtest_time60.src
                             2991 ; 1362 |#define RSRC_STRING_TIME60 524    
                             2992 ; 1363 |//$FILENAME string_recordtest_time300.src
                             2993 ; 1364 |#define RSRC_STRING_TIME300 525    
                             2994 ; 1365 |//$FILENAME string_recordtest_time600.src
                             2995 ; 1366 |#define RSRC_STRING_TIME600 526    
                             2996 ; 1367 |
                             2997 ; 1368 |//$FILENAME test_title.src
                             2998 ; 1369 |#define RSRC_TEST_TITLE 527    
                             2999 ; 1370 |//$FILENAME testmenu.src
                             3000 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             3001 ; 1372 |
                             3002 ; 1373 |
                             3003 ; 1374 |//$FILENAME mmcmediastartup.src
                             3004 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             3005 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             3006 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             3007 ; 1378 |//$FILENAME mmcinfo.src
                             3008 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3009 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             3010 ; 1381 |//$FILENAME mmcerase.src
                             3011 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             3012 ; 1383 |
                             3013 ; 1384 |
                             3014 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             3015 ; 1386 |
                             3016 ; 1387 |//$FILENAME mmcenumerate.src
                             3017 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             3018 ; 1389 |//$FILENAME mmcresetdevice.src
                             3019 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             3020 ; 1391 |//$FILENAME mmcprocesscsd.src
                             3021 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             3022 ; 1393 |//$FILENAME mmcprocesscid.src
                             3023 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             3024 ; 1395 |//$FILENAME mmcprocesscid2.src
                             3025 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             3026 ; 1397 |//$FILENAME mmcdetectpresence.src
                             3027 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             3028 ; 1399 |//$FILENAME mmcserialnumberinit.src
                             3029 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                             3030 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                             3031 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             3032 ; 1403 |
                             3033 ; 1404 |//$FILENAME mmcread.src
                             3034 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             3035 ; 1406 |//$FILENAME mmcmediainit.src
                             3036 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             3037 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             3038 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             3039 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             3040 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             3041 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             3042 ; 1413 |
                             3043 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             3044 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             3045 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             3046 ; 1417 |
                             3047 ; 1418 |
                             3048 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             3049 ; 1420 |//  File system
                             3050 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             3051 ; 1422 |//$FILENAME arrangefilename.src
                             3052 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             3053 ; 1424 |//$FILENAME clearcluster.src
                             3054 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             3055 ; 1426 |//$FILENAME createdirectory.src
                             3056 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             3057 ; 1428 |//$FILENAME deletecontent.src
                             3058 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             3059 ; 1430 |//$FILENAME deleterecord.src
                             3060 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                             3061 ; 1432 |//$FILENAME fastopen.src
                             3062 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             3063 ; 1434 |//$FILENAME fcreate.src
                             3064 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                             3065 ; 1436 |//$FILENAME filegetattrib.src
                             3066 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             3067 ; 1438 |//$FILENAME filegetdate.src
                             3068 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             3069 ; 1440 |//$FILENAME filesetattrib.src
                             3070 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3071 ; 1442 |//$FILENAME filesetdate.src
                             3072 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             3073 ; 1444 |//$FILENAME fsinit.src
                             3074 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             3075 ; 1446 |//$FILENAME fsshutdown.src
                             3076 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             3077 ; 1448 |//$FILENAME readdevicerecord.src
                             3078 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             3079 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             3080 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             3081 ; 1452 |//$FILENAME setcwdhandle.src
                             3082 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             3083 ; 1454 |//$FILENAME fsdriveinit.src
                             3084 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                             3085 ; 1456 |//$FILENAME fsclearBuf.src
                             3086 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             3087 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             3088 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                             3089 ; 1460 |//$FILENAME fgetfasthandle.src
                             3090 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             3091 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             3092 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             3093 ; 1464 |//$FILENAME isfileopen.src
                             3094 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             3095 ; 1466 |//$FILENAME iscurrworkdir.src
                             3096 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             3097 ; 1468 |//$FILENAME chdir.src
                             3098 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             3099 ; 1470 |//$FILENAME chdirFromOffset.src
                             3100 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             3101 ; 1472 |//$FILENAME deletetree.src
                             3102 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             3103 ; 1474 |//$FILENAME deleteallrecords.src
                             3104 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             3105 ; 1476 |//$FILENAME cleardata.src
                             3106 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             3107 ; 1478 |//$FILENAME changetolowleveldir.src
                             3108 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             3109 ; 1480 |//$FILENAME getrecordnumber.src
                             3110 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             3111 ; 1482 |//$FILENAME fileremove.src
                             3112 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             3113 ; 1484 |//$FILENAME charactersearch.src
                             3114 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             3115 ; 1486 |//$FILENAME stringcompare.src
                             3116 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             3117 ; 1488 |//$FILENAME fopenw.src
                             3118 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             3119 ; 1490 |//$FILENAME fremove.src
                             3120 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             3121 ; 1492 |//$FILENAME fremovew.src
                             3122 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                             3123 ; 1494 |//$FILENAME mkdir.src
                             3124 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             3125 ; 1496 |//$FILENAME mkdirw.src
                             3126 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             3127 ; 1498 |//$FILENAME rmdir.src
                             3128 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             3129 ; 1500 |//$FILENAME rmdirw.src
                             3130 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             3131 ; 1502 |//$FILENAME fgetc.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3132 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             3133 ; 1504 |//$FILENAME fgets.src
                             3134 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             3135 ; 1506 |//$FILENAME fputc.src
                             3136 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             3137 ; 1508 |//$FILENAME fputs.src
                             3138 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             3139 ; 1510 |//$FILENAME arrangelongfilename.src
                             3140 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             3141 ; 1512 |//$FILENAME convert_itoa.src
                             3142 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             3143 ; 1514 |//$FILENAME createdirrecord.src
                             3144 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             3145 ; 1516 |//$FILENAME chksum.src
                             3146 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             3147 ; 1518 |//$FILENAME createshortdirrecord.src
                             3148 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             3149 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             3150 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             3151 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             3152 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             3153 ; 1524 |//$FILENAME extractfilenamew.src
                             3154 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             3155 ; 1526 |//$FILENAME extractpathw.src
                             3156 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             3157 ; 1528 |//$FILENAME findfreerecord.src
                             3158 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             3159 ; 1530 |//$FILENAME getnamew.src
                             3160 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             3161 ; 1532 |//$FILENAME isdirectoryempty.src
                             3162 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             3163 ; 1534 |//$FILENAME isshortnamevalid.src
                             3164 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             3165 ; 1536 |//$FILENAME longdirmatch.src
                             3166 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             3167 ; 1538 |//$FILENAME unicodetooem.src
                             3168 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             3169 ; 1540 |//$FILENAME matchdirrecordw.src
                             3170 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             3171 ; 1542 |//$FILENAME setcwd.src
                             3172 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             3173 ; 1544 |//$FILENAME setshortfilename.src
                             3174 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             3175 ; 1546 |//$FILENAME generatefilenametail.src
                             3176 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             3177 ; 1548 |//$FILENAME dbcstounicode.src
                             3178 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             3179 ; 1550 |//$FILENAME strcpy.src
                             3180 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             3181 ; 1552 |//$FILENAME strcpyw.src
                             3182 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             3183 ; 1554 |//$FILENAME strlengthw.src
                             3184 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                             3185 ; 1556 |//$FILENAME filesystempresent.src
                             3186 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             3187 ; 1558 |//$FILENAME DataDriveInit.src
                             3188 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             3189 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             3190 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             3191 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             3192 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             3193 ; 1564 |//$FILENAME DataDriveGetSize.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3194 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             3195 ; 1566 |//$FILENAME ConstructLongFileName.src
                             3196 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             3197 ; 1568 |//$FILENAME strcpyucs3_2.src
                             3198 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             3199 ; 1570 |//$FILENAME getvolumelabel.src
                             3200 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             3201 ; 1572 |//$FILENAME setvolumelabel.src
                             3202 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             3203 ; 1574 |//$FILENAME disk_full.src
                             3204 ; 1575 |#define RSRC_DISK_FULL 619    
                             3205 ; 1576 |//$FILENAME chkdskstartup.src
                             3206 ; 1577 |#define RSRC_CHECKDISK 620    
                             3207 ; 1578 |//$FILENAME chkdskstartupy.src
                             3208 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             3209 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             3210 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             3211 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             3212 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             3213 ; 1584 |//$FILENAME string_bit_rate.src
                             3214 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             3215 ; 1586 |//$FILENAME string_96000hz.src
                             3216 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             3217 ; 1588 |//$FILENAME string_112000hz.src
                             3218 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             3219 ; 1590 |//$FILENAME string_128000hz.src
                             3220 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             3221 ; 1592 |//$FILENAME string_160000hz.src
                             3222 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             3223 ; 1594 |//$FILENAME string_192000hz.src
                             3224 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             3225 ; 1596 |//$FILENAME string_224000hz.src
                             3226 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             3227 ; 1598 |//$FILENAME string_256000hz.src
                             3228 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             3229 ; 1600 |//$FILENAME string_320000hz.src
                             3230 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             3231 ; 1602 |//$FILENAME string_hz.src
                             3232 ; 1603 |#define RSRC_STRING_HZ 633    
                             3233 ; 1604 |//$FILENAME EncCommonp.src
                             3234 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             3235 ; 1606 |//$FILENAME adc_adcx.src
                             3236 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             3237 ; 1608 |//$FILENAME adc_adcy.src
                             3238 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             3239 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             3240 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             3241 ; 1612 |//$FILENAME string_album.src
                             3242 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             3243 ; 1614 |//$FILENAME string_encoder_song.src
                             3244 ; 1615 |#define RSRC_STRING_SONG 639    
                             3245 ; 1616 |//$FILENAME string_mode.src
                             3246 ; 1617 |#define RSRC_STRING_MODE 640    
                             3247 ; 1618 |
                             3248 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             3249 ; 1620 |// display related
                             3250 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             3251 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             3252 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             3253 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             3254 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             3255 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3256 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             3257 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             3258 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             3259 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             3260 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             3261 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             3262 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             3263 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             3264 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             3265 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             3266 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             3267 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             3268 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             3269 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                             3270 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             3271 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             3272 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             3273 ; 1644 |
                             3274 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             3275 ; 1646 |//WMDRM Related
                             3276 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             3277 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                             3278 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             3279 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                             3280 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                             3281 ; 1652 |//$FILENAME drm_bbx_initialize.src
                             3282 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             3283 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             3284 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             3285 ; 1656 |//$FILENAME verifychecksum.src
                             3286 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             3287 ; 1658 |//$FILENAME drm_b64_encodew.src
                             3288 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             3289 ; 1660 |//$FILENAME _performactions.src
                             3290 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             3291 ; 1662 |//$FILENAME _processendofchain.src
                             3292 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             3293 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             3294 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             3295 ; 1666 |//$FILENAME drmcrt_towlower.src
                             3296 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             3297 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             3298 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             3299 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             3300 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             3301 ; 1672 |//$FILENAME drmcrt_memmove.src
                             3302 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             3303 ; 1674 |//$FILENAME performoperation_part1.src
                             3304 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             3305 ; 1676 |//$FILENAME performoperation_part2.src
                             3306 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             3307 ; 1678 |//$FILENAME performoperation_part3.src
                             3308 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                             3309 ; 1680 |//$FILENAME performoperation_part4.src
                             3310 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             3311 ; 1682 |//$FILENAME performoperation_part5.src
                             3312 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             3313 ; 1684 |//$FILENAME performoperation_part6.src
                             3314 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             3315 ; 1686 |//$FILENAME isvalidfunction.src
                             3316 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             3317 ; 1688 |//$FILENAME functiongetvalue.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3318 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             3319 ; 1690 |//$FILENAME globalsetvariable.src
                             3320 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             3321 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             3322 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             3323 ; 1694 |//$FILENAME variabledrmgetorset.src
                             3324 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             3325 ; 1696 |//$FILENAME variableappgetorset.src
                             3326 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             3327 ; 1698 |//$FILENAME variablelicensegetorset.src
                             3328 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             3329 ; 1700 |//$FILENAME variablecontentgetorset.src
                             3330 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             3331 ; 1702 |//$FILENAME variabledevicegetorset.src
                             3332 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             3333 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             3334 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             3335 ; 1706 |//$FILENAME drm_hds_createstore.src
                             3336 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                             3337 ; 1708 |//$FILENAME drm_hds_init.src
                             3338 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             3339 ; 1710 |//$FILENAME drm_hds_uninit.src
                             3340 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             3341 ; 1712 |//$FILENAME drm_hds_openstore.src
                             3342 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             3343 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             3344 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             3345 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             3346 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             3347 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             3348 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             3349 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             3350 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             3351 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             3352 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             3353 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             3354 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             3355 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             3356 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             3357 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             3358 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             3359 ; 1730 |//$FILENAME _hdscleanupstore.src
                             3360 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             3361 ; 1732 |//$FILENAME drm_lst_clean.src
                             3362 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             3363 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             3364 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             3365 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             3366 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             3367 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             3368 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             3369 ; 1740 |//$FILENAME _hdscreatenamespace.src
                             3370 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                             3371 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             3372 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             3373 ; 1744 |//$FILENAME _writesrn.src
                             3374 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             3375 ; 1746 |//$FILENAME _writecommonblockheader.src
                             3376 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             3377 ; 1748 |//$FILENAME _writechildblockheader.src
                             3378 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             3379 ; 1750 |//$FILENAME _readdatablockheader.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3380 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             3381 ; 1752 |//$FILENAME _writedatablockheader.src
                             3382 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             3383 ; 1754 |//$FILENAME _hdsexpandstore.src
                             3384 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             3385 ; 1756 |//$FILENAME _hdsallocblock.src
                             3386 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             3387 ; 1758 |//$FILENAME _hdsfreeblock.src
                             3388 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             3389 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             3390 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             3391 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             3392 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             3393 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                             3394 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             3395 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             3396 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             3397 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             3398 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             3399 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             3400 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             3401 ; 1772 |//$FILENAME _hdsremoveslot.src
                             3402 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             3403 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             3404 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             3405 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             3406 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             3407 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             3408 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             3409 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             3410 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             3411 ; 1782 |//$FILENAME _hdsslotresize.src
                             3412 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             3413 ; 1784 |//$FILENAME _isnull.src
                             3414 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             3415 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             3416 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             3417 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             3418 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             3419 ; 1790 |//$FILENAME _readsrn.src
                             3420 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             3421 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             3422 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             3423 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             3424 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             3425 ; 1796 |//$FILENAME _hdsslotwrite.src
                             3426 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             3427 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             3428 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             3429 ; 1800 |//$FILENAME drm_lst_close.src
                             3430 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             3431 ; 1802 |//$FILENAME drm_lst_enumnext.src
                             3432 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                             3433 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             3434 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             3435 ; 1806 |//$FILENAME _processextensions.src
                             3436 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             3437 ; 1808 |//$FILENAME _processidlist.src
                             3438 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             3439 ; 1810 |//$FILENAME _processexclusions.src
                             3440 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             3441 ; 1812 |//$FILENAME _processinclusions.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3442 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             3443 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             3444 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             3445 ; 1816 |//$FILENAME _getopllevel.src
                             3446 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             3447 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             3448 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             3449 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             3450 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             3451 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             3452 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             3453 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             3454 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             3455 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                             3456 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             3457 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             3458 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             3459 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             3460 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             3461 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             3462 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             3463 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             3464 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             3465 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             3466 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             3467 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             3468 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             3469 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             3470 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             3471 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             3472 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             3473 ; 1844 |//$FILENAME overlappingdates.src
                             3474 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             3475 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             3476 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             3477 ; 1848 |//$FILENAME neginfdate.src
                             3478 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             3479 ; 1850 |//$FILENAME infdate.src
                             3480 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             3481 ; 1852 |//$FILENAME isexpired.src
                             3482 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             3483 ; 1854 |//$FILENAME getsecstateattr.src
                             3484 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             3485 ; 1856 |//$FILENAME setexpirycategory.src
                             3486 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             3487 ; 1858 |//$FILENAME getv2licenseinfo.src
                             3488 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             3489 ; 1860 |//$FILENAME getnextlicense.src
                             3490 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             3491 ; 1862 |//$FILENAME aggregate.src
                             3492 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             3493 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                             3494 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                             3495 ; 1866 |//$FILENAME _scannodeforattributew.src
                             3496 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             3497 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                             3498 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             3499 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             3500 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             3501 ; 1872 |//$FILENAME _createdevicestore.src
                             3502 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             3503 ; 1874 |//$FILENAME _mapdrmerror.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3504 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             3505 ; 1876 |//$FILENAME _comparemachineid.src
                             3506 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             3507 ; 1878 |//$FILENAME initmgrcontext.src
                             3508 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             3509 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             3510 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             3511 ; 1882 |//$FILENAME drm_mgr_commit.src
                             3512 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             3513 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             3514 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             3515 ; 1886 |//$FILENAME januscleandatastore.src
                             3516 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             3517 ; 1888 |//$FILENAME drm_mtr_openid.src
                             3518 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             3519 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             3520 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             3521 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             3522 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             3523 ; 1894 |//$FILENAME oem_setendoffile.src
                             3524 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             3525 ; 1896 |//$FILENAME oem_genrandombytes.src
                             3526 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             3527 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             3528 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                             3529 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             3530 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                             3531 ; 1902 |//$FILENAME oem_setdevicecert.src
                             3532 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                             3533 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             3534 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             3535 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             3536 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             3537 ; 1908 |//$FILENAME oem_getuniqueid.src
                             3538 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             3539 ; 1910 |//$FILENAME oem_getdevicecert.src
                             3540 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             3541 ; 1912 |//$FILENAME drm_snc_openstore.src
                             3542 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             3543 ; 1914 |//$FILENAME drm_snc_closestore.src
                             3544 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             3545 ; 1916 |//$FILENAME _setkidstoredata.src
                             3546 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             3547 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             3548 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             3549 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             3550 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             3551 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             3552 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             3553 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             3554 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             3555 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                             3556 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                             3557 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             3558 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             3559 ; 1930 |//$FILENAME drm_hds_createstore2.src
                             3560 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             3561 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             3562 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             3563 ; 1934 |//$FILENAME _hdsprealloc.src
                             3564 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             3565 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3566 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             3567 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             3568 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             3569 ; 1940 |//$FILENAME gendevicecertificate.src
                             3570 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             3571 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             3572 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             3573 ; 1944 |//$FILENAME copyhdsdtore.src
                             3574 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             3575 ; 1946 |//$FILENAME generatedevicecert.src
                             3576 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             3577 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             3578 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             3579 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                             3580 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             3581 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             3582 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             3583 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             3584 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             3585 ; 1956 |//$FILENAME _checksecureclock.src
                             3586 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             3587 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                             3588 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             3589 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             3590 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             3591 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             3592 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             3593 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             3594 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             3595 ; 1966 |//$FILENAME strtol.src
                             3596 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             3597 ; 1968 |//$FILENAME mktime.src
                             3598 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             3599 ; 1970 |//$FILENAME gmtime.src
                             3600 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             3601 ; 1972 |//$FILENAME localtime.src
                             3602 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             3603 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             3604 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             3605 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             3606 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             3607 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             3608 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             3609 ; 1980 |//$FILENAME oem_setsystemtime.src
                             3610 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             3611 ; 1982 |//$FILENAME const_pkcrypto.src
                             3612 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             3613 ; 1984 |//$FILENAME const_y.src
                             3614 ; 1985 |#define RSRC_CONST_Y 820    
                             3615 ; 1986 |//$FILENAME aes_dec_table.src
                             3616 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             3617 ; 1988 |//$FILENAME aes_key_table.src
                             3618 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                             3619 ; 1990 |//$FILENAME aes_enc_table.src
                             3620 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             3621 ; 1992 |//$FILENAME device_cert.src
                             3622 ; 1993 |#define RSRC_DEVCERT 824    
                             3623 ; 1994 |//$FILENAME devcert_template.src
                             3624 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             3625 ; 1996 |//$FILENAME getbase64decodedkey.src
                             3626 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             3627 ; 1998 |//$FILENAME _initslot.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3628 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             3629 ; 2000 |//$FILENAME hdsimplcommon.src
                             3630 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             3631 ; 2002 |//$FILENAME hdsimpl_p.src
                             3632 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             3633 ; 2004 |
                             3634 ; 2005 |
                             3635 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             3636 ; 2007 |//pkcrypto Related
                             3637 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             3638 ; 2009 |//$FILENAME two_adic_inverse.src
                             3639 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             3640 ; 2011 |//$FILENAME mp_shift.src
                             3641 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                             3642 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             3643 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             3644 ; 2015 |//$FILENAME set_immediate.src
                             3645 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             3646 ; 2017 |//$FILENAME multiply_immediate.src
                             3647 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             3648 ; 2019 |//$FILENAME multiply.src
                             3649 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             3650 ; 2021 |//$FILENAME divide_precondition_1.src
                             3651 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             3652 ; 2023 |//$FILENAME divide_immediate.src
                             3653 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             3654 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             3655 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             3656 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             3657 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             3658 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             3659 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             3660 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             3661 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             3662 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             3663 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             3664 ; 2035 |//$FILENAME ecaffine_addition.src
                             3665 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             3666 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             3667 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             3668 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             3669 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             3670 ; 2041 |//$FILENAME kfdesc_initialize.src
                             3671 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             3672 ; 2043 |//$FILENAME kimmediate.src
                             3673 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             3674 ; 2045 |//$FILENAME kprime_immediater.src
                             3675 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             3676 ; 2047 |//$FILENAME kprime_sqrter.src
                             3677 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             3678 ; 2049 |//$FILENAME kinitialize_prime.src
                             3679 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                             3680 ; 2051 |//$FILENAME mod_lucasuv.src
                             3681 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             3682 ; 2053 |//$FILENAME mod_lucas.src
                             3683 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                             3684 ; 2055 |//$FILENAME bucket_multiply.src
                             3685 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             3686 ; 2057 |//$FILENAME mod_exp2000.src
                             3687 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             3688 ; 2059 |//$FILENAME mod_exp.src
                             3689 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3690 ; 2061 |//$FILENAME modmul_choices1.src
                             3691 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             3692 ; 2063 |//$FILENAME mod_sqrt.src
                             3693 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             3694 ; 2065 |//$FILENAME create_modulus.src
                             3695 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             3696 ; 2067 |//$FILENAME from_modular.src
                             3697 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             3698 ; 2069 |//$FILENAME add_immediate.src
                             3699 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             3700 ; 2071 |//$FILENAME add_diff.src
                             3701 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             3702 ; 2073 |//$FILENAME add_full.src
                             3703 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                             3704 ; 2075 |//$FILENAME compare_sum_same.src
                             3705 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             3706 ; 2077 |//$FILENAME sub_immediate.src
                             3707 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             3708 ; 2079 |//$FILENAME mp_initialization.src
                             3709 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             3710 ; 2081 |//$FILENAME new_random_bytes.src
                             3711 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             3712 ; 2083 |//$FILENAME new_random_dword_interval.src
                             3713 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             3714 ; 2085 |//$FILENAME new_random_digit_interval.src
                             3715 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             3716 ; 2087 |//$FILENAME new_random_mod.src
                             3717 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             3718 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             3719 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             3720 ; 2091 |//$FILENAME new_random_digits.src
                             3721 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             3722 ; 2093 |//$FILENAME words_to_ecaffine.src
                             3723 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             3724 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             3725 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             3726 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             3727 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             3728 ; 2099 |//$FILENAME pkinit.src
                             3729 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             3730 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             3731 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             3732 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             3733 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             3734 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             3735 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             3736 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             3737 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             3738 ; 2109 |//$FILENAME fe2ipmod.src
                             3739 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             3740 ; 2111 |//$FILENAME drm_pk_sign.src
                             3741 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                             3742 ; 2113 |//$FILENAME drm_pk_verify.src
                             3743 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             3744 ; 2115 |//$FILENAME random_bytes.src
                             3745 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                             3746 ; 2117 |//$FILENAME mp_gcdex.src
                             3747 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             3748 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             3749 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             3750 ; 2121 |//$FILENAME pkcrypto_p.src
                             3751 ; 2122 |#define RSRC_PKCRYPTO_P 886    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3752 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             3753 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             3754 ; 2125 |//$FILENAME del_all_warning_line2.src
                             3755 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             3756 ; 2127 |//$FILENAME del_all_file_star.src
                             3757 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             3758 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             3759 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             3760 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             3761 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             3762 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             3763 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             3764 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             3765 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                             3766 ; 2137 |
                             3767 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             3768 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             3769 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             3770 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             3771 ; 2142 |
                             3772 ; 2143 |
                             3773 ; 2144 |// Added to allow rechargeable battery configurations to build
                             3774 ; 2145 |//$FILENAME battery_charging.src
                             3775 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             3776 ; 2147 |//$FILENAME batterychargecodebank.src
                             3777 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             3778 ; 2149 |//$FILENAME updatevolume.src
                             3779 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                             3780 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             3781 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                             3782 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                             3783 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                             3784 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             3785 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             3786 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             3787 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             3788 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             3789 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             3790 ; 2161 |//$FILENAME _iscachedevent.src
                             3791 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             3792 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             3793 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             3794 ; 2165 |//$FILENAME oem_data.src
                             3795 ; 2166 |#define RSRC_OEM_DATA 906    
                             3796 ; 2167 |//$FILENAME gpk_p.src
                             3797 ; 2168 |#define RSRC_GPK_P 907    
                             3798 ; 2169 |//$FILENAME key_data.src
                             3799 ; 2170 |#define RSRC_KEY_DATA 908    
                             3800 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             3801 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             3802 ; 2173 |//$FILENAME string_working.src
                             3803 ; 2174 |#define RSRC_STRING_WORKING 910    
                             3804 ; 2175 |//$FILENAME Funclet_loadusertime.src
                             3805 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             3806 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             3807 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                             3808 ; 2179 |
                             3809 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             3810 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             3811 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             3812 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             3813 ; 2184 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3814 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3815 ; 2186 |// Audible ACELP Resources
                             3816 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3817 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             3818 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             3819 ; 2190 |//$FILENAME AudibleAcelpP.src
                             3820 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             3821 ; 2192 |//$FILENAME AudibleAcelpX.src
                             3822 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             3823 ; 2194 |//$FILENAME AudibleAcelpY.src
                             3824 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             3825 ; 2196 |
                             3826 ; 2197 |//$FILENAME AudibleDecMod.src
                             3827 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             3828 ; 2199 |//$FILENAME audiblemp3p.src
                             3829 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             3830 ; 2201 |//$FILENAME audiblemp3x.src
                             3831 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             3832 ; 2203 |//$FILENAME audiblemp3y.src
                             3833 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             3834 ; 2205 |
                             3835 ; 2206 |//$FILENAME audiblemetadata_p.src
                             3836 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             3837 ; 2208 |//$FILENAME audiblemetadata_y.src
                             3838 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                             3839 ; 2210 |//$FILENAME audiblesongposition_p.src
                             3840 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             3841 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             3842 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             3843 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             3844 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             3845 ; 2216 |//$FILENAME audibledsa_p.src
                             3846 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             3847 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             3848 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             3849 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             3850 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             3851 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             3852 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             3853 ; 2224 |
                             3854 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3855 ; 2226 |// Effects and SRS Resources
                             3856 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3857 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             3858 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             3859 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             3860 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             3861 ; 2232 |//$FILENAME wowctrl.src
                             3862 ; 2233 |#define RSRC_WOW_CTRL 934    
                             3863 ; 2234 |
                             3864 ; 2235 |//$FILENAME wowmenu.src
                             3865 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                             3866 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             3867 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             3868 ; 2239 |//$FILENAME string_wow_menu.src
                             3869 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             3870 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             3871 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3872 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             3873 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             3874 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             3875 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             3876 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             3877 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             3878 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             3879 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             3880 ; 2251 |//$FILENAME wow_icon.src
                             3881 ; 2252 |#define RSRC_WOW_ICON 943    
                             3882 ; 2253 |
                             3883 ; 2254 |//$FILENAME wow16k.src
                             3884 ; 2255 |#define RSRC_WOW16K 944    
                             3885 ; 2256 |//$FILENAME wow32k.src
                             3886 ; 2257 |#define RSRC_WOW32K 945    
                             3887 ; 2258 |//$FILENAME wow8k.src
                             3888 ; 2259 |#define RSRC_WOW8K 946    
                             3889 ; 2260 |//$FILENAME wow11k.src
                             3890 ; 2261 |#define RSRC_WOW11K 947    
                             3891 ; 2262 |//$FILENAME wow22k.src
                             3892 ; 2263 |#define RSRC_WOW22K 948    
                             3893 ; 2264 |//$FILENAME wow24k.src
                             3894 ; 2265 |#define RSRC_WOW24K 949    
                             3895 ; 2266 |//$FILENAME wow44k.src
                             3896 ; 2267 |#define RSRC_WOW44K 950    
                             3897 ; 2268 |//$FILENAME wow48k.src
                             3898 ; 2269 |#define RSRC_WOW48K 951    
                             3899 ; 2270 |
                             3900 ; 2271 |//$FILENAME wow16k_Y.src
                             3901 ; 2272 |#define RSRC_WOW16K_Y 952    
                             3902 ; 2273 |//$FILENAME wow32k_Y.src
                             3903 ; 2274 |#define RSRC_WOW32K_Y 953    
                             3904 ; 2275 |//$FILENAME wow8k_Y.src
                             3905 ; 2276 |#define RSRC_WOW8K_Y 954    
                             3906 ; 2277 |//$FILENAME wow11k_Y.src
                             3907 ; 2278 |#define RSRC_WOW11K_Y 955    
                             3908 ; 2279 |//$FILENAME wow22k_Y.src
                             3909 ; 2280 |#define RSRC_WOW22K_Y 956    
                             3910 ; 2281 |//$FILENAME wow24k_Y.src
                             3911 ; 2282 |#define RSRC_WOW24K_Y 957    
                             3912 ; 2283 |//$FILENAME wow44k_Y.src
                             3913 ; 2284 |#define RSRC_WOW44K_Y 958    
                             3914 ; 2285 |//$FILENAME wow48k_Y.src
                             3915 ; 2286 |#define RSRC_WOW48K_Y 959    
                             3916 ; 2287 |
                             3917 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             3918 ; 2289 |// Audible Section Navigation
                             3919 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             3920 ; 2291 |//$FILENAME audible_secnav.src
                             3921 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                             3922 ; 2293 |
                             3923 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3924 ; 2295 |// PLAYLIST3 and Music Library
                             3925 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3926 ; 2297 |
                             3927 ; 2298 |//$FILENAME build_ml.src
                             3928 ; 2299 |#define RSRC_BUILD_ML 961    
                             3929 ; 2300 |//$FILENAME build_ml_warning.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3930 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             3931 ; 2302 |//$FILENAME build_ml_warning2.src
                             3932 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             3933 ; 2304 |//$FILENAME build_flash1.src
                             3934 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             3935 ; 2306 |//$FILENAME build_flash2.src
                             3936 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             3937 ; 2308 |//$FILENAME build_flash3.src
                             3938 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             3939 ; 2310 |//$FILENAME build_sd1.src
                             3940 ; 2311 |#define RSRC_BUILD_SD1 967    
                             3941 ; 2312 |//$FILENAME build_sd2.src
                             3942 ; 2313 |#define RSRC_BUILD_SD2 968    
                             3943 ; 2314 |//$FILENAME build_sd3.src
                             3944 ; 2315 |#define RSRC_BUILD_SD3 969    
                             3945 ; 2316 |//$FILENAME build_newmusic.src
                             3946 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             3947 ; 2318 |//$FILENAME sdmd.src
                             3948 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             3949 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             3950 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             3951 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             3952 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             3953 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             3954 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             3955 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             3956 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             3957 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             3958 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             3959 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             3960 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             3961 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             3962 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             3963 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             3964 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             3965 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             3966 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             3967 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             3968 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             3969 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             3970 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             3971 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             3972 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             3973 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             3974 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             3975 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             3976 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             3977 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             3978 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             3979 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             3980 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             3981 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                             3982 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                             3983 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             3984 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             3985 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                             3986 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             3987 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             3988 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             3989 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             3990 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             3991 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3992 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             3993 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             3994 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             3995 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             3996 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             3997 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             3998 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             3999 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             4000 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             4001 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             4002 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             4003 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             4004 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             4005 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                             4006 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             4007 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             4008 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             4009 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             4010 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             4011 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             4012 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             4013 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             4014 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             4015 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             4016 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             4017 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             4018 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             4019 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             4020 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             4021 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             4022 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             4023 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             4024 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             4025 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             4026 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             4027 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             4028 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             4029 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             4030 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                             4031 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             4032 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                             4033 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                             4034 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                             4035 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             4036 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             4037 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             4038 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             4039 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             4040 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             4041 ; 2412 |//$FILENAME playmusicmenu.src
                             4042 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             4043 ; 2414 |//$FILENAME browsemenu.src
                             4044 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                             4045 ; 2416 |//$FILENAME browsemenu_extra.src
                             4046 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             4047 ; 2418 |//$FILENAME string_play_all.src
                             4048 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             4049 ; 2420 |//$FILENAME string_play.src
                             4050 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             4051 ; 2422 |//$FILENAME string_unknown_year.src
                             4052 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             4053 ; 2424 |//$FILENAME string_year_width.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4054 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             4055 ; 2426 |//$FILENAME string_artist.src
                             4056 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             4057 ; 2428 |//$FILENAME string_songs.src
                             4058 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             4059 ; 2430 |//$FILENAME string_on_the_fly.src
                             4060 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             4061 ; 2432 |//$FILENAME string_new_music.src
                             4062 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             4063 ; 2434 |//$FILENAME string_genre.src
                             4064 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             4065 ; 2436 |//$FILENAME string_year.src
                             4066 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             4067 ; 2438 |//$FILENAME string_playlist.src
                             4068 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             4069 ; 2440 |//$FILENAME string_fm_rec.src
                             4070 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             4071 ; 2442 |//$FILENAME string_linein_rec.src
                             4072 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             4073 ; 2444 |//$FILENAME string_play_music.src
                             4074 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             4075 ; 2446 |//$FILENAME highlight_back.src
                             4076 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             4077 ; 2448 |//$FILENAME newmusicmenu.src
                             4078 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             4079 ; 2450 |//$FILENAME string_1_day.src
                             4080 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             4081 ; 2452 |//$FILENAME string_1_week.src
                             4082 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             4083 ; 2454 |//$FILENAME string_1_month.src
                             4084 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             4085 ; 2456 |//$FILENAME on_the_fly_full.src
                             4086 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             4087 ; 2458 |//$FILENAME on_the_fly_free1.src
                             4088 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             4089 ; 2460 |//$FILENAME on_the_fly_free2.src
                             4090 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             4091 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             4092 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             4093 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             4094 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             4095 ; 2466 |//$FILENAME empty_favourite.src
                             4096 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             4097 ; 2468 |//$FILENAME sd_remove.src
                             4098 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             4099 ; 2470 |//$FILENAME sd_insert.src
                             4100 ; 2471 |#define RSRC_SD_INSERT 1047    
                             4101 ; 2472 |//$FILENAME check_disk_1.src
                             4102 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             4103 ; 2474 |//$FILENAME check_disk_2.src
                             4104 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             4105 ; 2476 |//$FILENAME check_disk_3.src
                             4106 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                             4107 ; 2478 |//$FILENAME flash_error.src
                             4108 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             4109 ; 2480 |
                             4110 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4111 ; 2482 |// STFM1000 Tuner funclet
                             4112 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4113 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             4114 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             4115 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4116 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             4117 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             4118 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             4119 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             4120 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             4121 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             4122 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             4123 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             4124 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             4125 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             4126 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             4127 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             4128 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             4129 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                             4130 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             4131 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             4132 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             4133 ; 2504 |//$FILENAME decstfmmod.src
                             4134 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             4135 ; 2506 |//$FILENAME dec_stfmp.src
                             4136 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             4137 ; 2508 |//$FILENAME dec_stfmx.src
                             4138 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             4139 ; 2510 |//$FILENAME dec_stfmy.src
                             4140 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             4141 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             4142 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             4143 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             4144 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             4145 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             4146 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             4147 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             4148 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             4149 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             4150 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             4151 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             4152 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             4153 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             4154 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             4155 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             4156 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             4157 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             4158 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             4159 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             4160 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             4161 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             4162 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             4163 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             4164 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             4165 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                             4166 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                             4167 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             4168 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             4169 ; 2540 |// for RestoreDriveFromBackup
                             4170 ; 2541 |//$FILENAME restoresysdrive.src
                             4171 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             4172 ; 2543 |
                             4173 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4174 ; 2545 |// Playlist5 sources
                             4175 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4176 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             4177 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             4178 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             4179 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             4180 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             4181 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             4182 ; 2553 |//$FILENAME playlist5_playback_module.src
                             4183 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             4184 ; 2555 |//$FILENAME playlist5_browse_module.src
                             4185 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             4186 ; 2557 |
                             4187 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             4188 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             4189 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                             4190 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             4191 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             4192 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             4193 ; 2564 |
                             4194 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4195 ; 2566 |// DanhNguyen added bitmaps
                             4196 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4197 ; 2568 |//$FILENAME icon_folder.src
                             4198 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             4199 ; 2570 |//$FILENAME icon_song.src
                             4200 ; 2571 |#define RSRC_ICON_SONG 1089    
                             4201 ; 2572 |
                             4202 ; 2573 |//$FILENAME menu_music.src
                             4203 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             4204 ; 2575 |//$FILENAME vie_menu_music.src
                             4205 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             4206 ; 2577 |
                             4207 ; 2578 |//$FILENAME menu_voice.src
                             4208 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             4209 ; 2580 |//$FILENAME vie_menu_voice.src
                             4210 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             4211 ; 2582 |
                             4212 ; 2583 |//$FILENAME menu_fmtuner.src
                             4213 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             4214 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             4215 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             4216 ; 2587 |
                             4217 ; 2588 |//$FILENAME menu_record.src
                             4218 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             4219 ; 2590 |//$FILENAME vie_menu_record.src
                             4220 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             4221 ; 2592 |
                             4222 ; 2593 |//$FILENAME menu_settings.src
                             4223 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             4224 ; 2595 |//$FILENAME vie_menu_settings.src
                             4225 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             4226 ; 2597 |
                             4227 ; 2598 |//$FILENAME menu_shutdown.src
                             4228 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                             4229 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             4230 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             4231 ; 2602 |
                             4232 ; 2603 |//$FILENAME menu_clock.src
                             4233 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             4234 ; 2605 |//$FILENAME vie_menu_clock.src
                             4235 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             4236 ; 2607 |
                             4237 ; 2608 |//$FILENAME menu_ab.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4238 ; 2609 |#define RSRC_MENU_AB 1104    
                             4239 ; 2610 |//$FILENAME vie_menu_ab.src
                             4240 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             4241 ; 2612 |
                             4242 ; 2613 |//$FILENAME menu_delete.src
                             4243 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             4244 ; 2615 |//$FILENAME vie_menu_delete.src
                             4245 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             4246 ; 2617 |
                             4247 ; 2618 |//$FILENAME menu_about.src
                             4248 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             4249 ; 2620 |//$FILENAME vie_menu_about.src
                             4250 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             4251 ; 2622 |
                             4252 ; 2623 |//$FILENAME menu_exit.src
                             4253 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             4254 ; 2625 |//$FILENAME vie_menu_exit.src
                             4255 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             4256 ; 2627 |
                             4257 ; 2628 |//$FILENAME music_play_all.src
                             4258 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             4259 ; 2630 |//$FILENAME vie_music_play_all.src
                             4260 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             4261 ; 2632 |
                             4262 ; 2633 |//$FILENAME music_folder_internal.src
                             4263 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             4264 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             4265 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             4266 ; 2637 |
                             4267 ; 2638 |//$FILENAME music_folder_external.src
                             4268 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             4269 ; 2640 |//$FILENAME vie_music_folder_external.src
                             4270 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             4271 ; 2642 |
                             4272 ; 2643 |//$FILENAME music_songs.src
                             4273 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             4274 ; 2645 |//$FILENAME vie_music_songs.src
                             4275 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             4276 ; 2647 |
                             4277 ; 2648 |//$FILENAME music_favorites.src
                             4278 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             4279 ; 2650 |//$FILENAME vie_music_favorites.src
                             4280 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             4281 ; 2652 |
                             4282 ; 2653 |//$FILENAME music_fm_record.src
                             4283 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                             4284 ; 2655 |//$FILENAME vie_music_fm_record.src
                             4285 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                             4286 ; 2657 |
                             4287 ; 2658 |//$FILENAME music_exit.src
                             4288 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                             4289 ; 2660 |//$FILENAME vie_music_exit.src
                             4290 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                             4291 ; 2662 |
                             4292 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             4293 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                             4294 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             4295 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             4296 ; 2667 |
                             4297 ; 2668 |//$FILENAME browse_music_folder_external.src
                             4298 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             4299 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4300 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             4301 ; 2672 |
                             4302 ; 2673 |//$FILENAME browse_music_list_songs.src
                             4303 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             4304 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             4305 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             4306 ; 2677 |
                             4307 ; 2678 |//$FILENAME browse_music_favourites.src
                             4308 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             4309 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             4310 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             4311 ; 2682 |
                             4312 ; 2683 |//$FILENAME browse_music_fm_files.src
                             4313 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                             4314 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             4315 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             4316 ; 2687 |
                             4317 ; 2688 |//$FILENAME browse_voice.src
                             4318 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             4319 ; 2690 |//$FILENAME vie_browse_voice.src
                             4320 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             4321 ; 2692 |
                             4322 ; 2693 |//$FILENAME favourites_list_add.src
                             4323 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             4324 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             4325 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             4326 ; 2697 |
                             4327 ; 2698 |//$FILENAME favourites_list_remove.src
                             4328 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             4329 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             4330 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             4331 ; 2702 |
                             4332 ; 2703 |//$FILENAME favourites_list_is_full.src
                             4333 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             4334 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             4335 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             4336 ; 2707 |
                             4337 ; 2708 |//$FILENAME about_screen_1.src
                             4338 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             4339 ; 2710 |//$FILENAME vie_about_screen_1.src
                             4340 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                             4341 ; 2712 |
                             4342 ; 2713 |//$FILENAME about_screen_2.src
                             4343 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             4344 ; 2715 |//$FILENAME vie_about_screen_2.src
                             4345 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             4346 ; 2717 |
                             4347 ; 2718 |//$FILENAME about_screen_3.src
                             4348 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             4349 ; 2720 |//$FILENAME vie_about_screen_3.src
                             4350 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                             4351 ; 2722 |
                             4352 ; 2723 |//$FILENAME about_screen_4.src
                             4353 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             4354 ; 2725 |//$FILENAME vie_about_screen_4.src
                             4355 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                             4356 ; 2727 |
                             4357 ; 2728 |//$FILENAME time_date_exit_title.src
                             4358 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             4359 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             4360 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             4361 ; 2732 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4362 ; 2733 |//$FILENAME time_clean_desktop.src
                             4363 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             4364 ; 2735 |//$FILENAME time_dash.src
                             4365 ; 2736 |#define RSRC_TIME_DASH 1155    
                             4366 ; 2737 |
                             4367 ; 2738 |//$FILENAME time_day_7.src
                             4368 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             4369 ; 2740 |//$FILENAME vie_time_day_7.src
                             4370 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             4371 ; 2742 |//$FILENAME time_day_cn.src
                             4372 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             4373 ; 2744 |//$FILENAME vie_time_day_cn.src
                             4374 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             4375 ; 2746 |//$FILENAME time_day_2.src
                             4376 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             4377 ; 2748 |//$FILENAME vie_time_day_2.src
                             4378 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             4379 ; 2750 |//$FILENAME time_day_3.src
                             4380 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             4381 ; 2752 |//$FILENAME vie_time_day_3.src
                             4382 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             4383 ; 2754 |//$FILENAME time_day_4.src
                             4384 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             4385 ; 2756 |//$FILENAME vie_time_day_4.src
                             4386 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             4387 ; 2758 |//$FILENAME time_day_5.src
                             4388 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             4389 ; 2760 |//$FILENAME vie_time_day_5.src
                             4390 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             4391 ; 2762 |//$FILENAME time_day_6.src
                             4392 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             4393 ; 2764 |//$FILENAME vie_time_day_6.src
                             4394 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             4395 ; 2766 |
                             4396 ; 2767 |//$FILENAME time_month_1.src
                             4397 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             4398 ; 2769 |//$FILENAME vie_time_month_1.src
                             4399 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             4400 ; 2771 |//$FILENAME time_month_2.src
                             4401 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             4402 ; 2773 |//$FILENAME vie_time_month_2.src
                             4403 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             4404 ; 2775 |//$FILENAME time_month_3.src
                             4405 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             4406 ; 2777 |//$FILENAME vie_time_month_3.src
                             4407 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             4408 ; 2779 |//$FILENAME time_month_4.src
                             4409 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             4410 ; 2781 |//$FILENAME vie_time_month_4.src
                             4411 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             4412 ; 2783 |//$FILENAME time_month_5.src
                             4413 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             4414 ; 2785 |//$FILENAME vie_time_month_5.src
                             4415 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             4416 ; 2787 |//$FILENAME time_month_6.src
                             4417 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                             4418 ; 2789 |//$FILENAME vie_time_month_6.src
                             4419 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             4420 ; 2791 |//$FILENAME time_month_7.src
                             4421 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             4422 ; 2793 |//$FILENAME vie_time_month_7.src
                             4423 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4424 ; 2795 |//$FILENAME time_month_8.src
                             4425 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             4426 ; 2797 |//$FILENAME vie_time_month_8.src
                             4427 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             4428 ; 2799 |//$FILENAME time_month_9.src
                             4429 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             4430 ; 2801 |//$FILENAME vie_time_month_9.src
                             4431 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             4432 ; 2803 |//$FILENAME time_month_10.src
                             4433 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             4434 ; 2805 |//$FILENAME vie_time_month_10.src
                             4435 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             4436 ; 2807 |//$FILENAME time_month_11.src
                             4437 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                             4438 ; 2809 |//$FILENAME vie_time_month_11.src
                             4439 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             4440 ; 2811 |//$FILENAME time_month_12.src
                             4441 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             4442 ; 2813 |//$FILENAME vie_time_month_12.src
                             4443 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             4444 ; 2815 |
                             4445 ; 2816 |//$FILENAME time_num_am.src
                             4446 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             4447 ; 2818 |//$FILENAME time_num_am.src
                             4448 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             4449 ; 2820 |//$FILENAME settime_format_12h.src
                             4450 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             4451 ; 2822 |//$FILENAME settime_format_24h.src
                             4452 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             4453 ; 2824 |//$FILENAME setdate_format_dmy.src
                             4454 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             4455 ; 2826 |//$FILENAME setdate_format_mdy.src
                             4456 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             4457 ; 2828 |//$FILENAME setdate_format_ymd.src
                             4458 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             4459 ; 2830 |
                             4460 ; 2831 |//$FILENAME time_num_large_0.src
                             4461 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             4462 ; 2833 |//$FILENAME time_num_large_1.src
                             4463 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             4464 ; 2835 |//$FILENAME time_num_large_2.src
                             4465 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             4466 ; 2837 |//$FILENAME time_num_large_3.src
                             4467 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             4468 ; 2839 |//$FILENAME time_num_large_4.src
                             4469 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             4470 ; 2841 |//$FILENAME time_num_large_5.src
                             4471 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             4472 ; 2843 |//$FILENAME time_num_large_6.src
                             4473 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             4474 ; 2845 |//$FILENAME time_num_large_7.src
                             4475 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             4476 ; 2847 |//$FILENAME time_num_large_8.src
                             4477 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             4478 ; 2849 |//$FILENAME time_num_large_9.src
                             4479 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                             4480 ; 2851 |
                             4481 ; 2852 |//$FILENAME time_num_medium_0.src
                             4482 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             4483 ; 2854 |//$FILENAME time_num_medium_1.src
                             4484 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             4485 ; 2856 |//$FILENAME time_num_medium_2.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4486 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             4487 ; 2858 |//$FILENAME time_num_medium_3.src
                             4488 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             4489 ; 2860 |//$FILENAME time_num_medium_4.src
                             4490 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             4491 ; 2862 |//$FILENAME time_num_medium_5.src
                             4492 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             4493 ; 2864 |//$FILENAME time_num_medium_6.src
                             4494 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             4495 ; 2866 |//$FILENAME time_num_medium_7.src
                             4496 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             4497 ; 2868 |//$FILENAME time_num_medium_8.src
                             4498 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             4499 ; 2870 |//$FILENAME time_num_medium_9.src
                             4500 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             4501 ; 2872 |
                             4502 ; 2873 |//$FILENAME time_colon.src
                             4503 ; 2874 |#define RSRC_TIME_COLON 1221    
                             4504 ; 2875 |
                             4505 ; 2876 |//$FILENAME settings_backlight_title.src
                             4506 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             4507 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             4508 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             4509 ; 2880 |//$FILENAME settings_playmode_title.src
                             4510 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             4511 ; 2882 |
                             4512 ; 2883 |//$FILENAME settings_contrast_title.src
                             4513 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             4514 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             4515 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             4516 ; 2887 |
                             4517 ; 2888 |//$FILENAME settings_eq_title.src
                             4518 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             4519 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             4520 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             4521 ; 2892 |
                             4522 ; 2893 |//$FILENAME settings_exit_title.src
                             4523 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             4524 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             4525 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             4526 ; 2897 |
                             4527 ; 2898 |//$FILENAME settings_set_date_title.src
                             4528 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             4529 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             4530 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             4531 ; 2902 |
                             4532 ; 2903 |//$FILENAME settings_set_time_title.src
                             4533 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             4534 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                             4535 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                             4536 ; 2907 |
                             4537 ; 2908 |//$FILENAME settings_playmode_normal.src
                             4538 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                             4539 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             4540 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             4541 ; 2912 |
                             4542 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             4543 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             4544 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             4545 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             4546 ; 2917 |
                             4547 ; 2918 |//$FILENAME settings_playmode_repeatall.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4548 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             4549 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             4550 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             4551 ; 2922 |
                             4552 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             4553 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             4554 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             4555 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             4556 ; 2927 |
                             4557 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             4558 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             4559 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             4560 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             4561 ; 2932 |
                             4562 ; 2933 |//$FILENAME settings_backlight_on.src
                             4563 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             4564 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             4565 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             4566 ; 2937 |
                             4567 ; 2938 |//$FILENAME settings_backlight_10s.src
                             4568 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             4569 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             4570 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             4571 ; 2942 |
                             4572 ; 2943 |//$FILENAME settings_backlight_20s.src
                             4573 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             4574 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             4575 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             4576 ; 2947 |
                             4577 ; 2948 |//$FILENAME settings_backlight_30s.src
                             4578 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             4579 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             4580 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             4581 ; 2952 |
                             4582 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             4583 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             4584 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             4585 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             4586 ; 2957 |
                             4587 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             4588 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             4589 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             4590 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             4591 ; 2962 |
                             4592 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             4593 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             4594 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             4595 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             4596 ; 2967 |
                             4597 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             4598 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                             4599 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             4600 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                             4601 ; 2972 |
                             4602 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             4603 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                             4604 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             4605 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             4606 ; 2977 |
                             4607 ; 2978 |//$FILENAME settings_languages_eng.src
                             4608 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             4609 ; 2980 |//$FILENAME settings_languages_vie.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4610 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             4611 ; 2982 |
                             4612 ; 2983 |//$FILENAME fraction_dot.src
                             4613 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             4614 ; 2985 |
                             4615 ; 2986 |//$FILENAME fm_background.src
                             4616 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             4617 ; 2988 |//$FILENAME vie_fm_background.src
                             4618 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             4619 ; 2990 |
                             4620 ; 2991 |//$FILENAME searching_please_wait.src
                             4621 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             4622 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             4623 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                             4624 ; 2995 |
                             4625 ; 2996 |//$FILENAME fm_auto_search.src
                             4626 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             4627 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             4628 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             4629 ; 3000 |
                             4630 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             4631 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             4632 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             4633 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             4634 ; 3005 |
                             4635 ; 3006 |#endif //IF (!@def(resources))
                             4636 ; 3007 |
                             4637 
                             4639 
                             4640 ; 6    |#include "buttons.h"
                             4641 
                             4643 
                             4644 ; 1    |#ifndef _BUTTONS_H
                             4645 ; 2    |#define _BUTTONS_H
                             4646 ; 3    |
                             4647 ; 4    |#include "types.h"
                             4648 
                             4650 
                             4651 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4652 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4653 ; 3    |//
                             4654 ; 4    |// Filename: types.h
                             4655 ; 5    |// Description: Standard data types
                             4656 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4657 ; 7    |
                             4658 ; 8    |#ifndef _TYPES_H
                             4659 ; 9    |#define _TYPES_H
                             4660 ; 10   |
                             4661 ; 11   |// TODO:  move this outta here!
                             4662 ; 12   |#if !defined(NOERROR)
                             4663 ; 13   |#define NOERROR 0
                             4664 ; 14   |#define SUCCESS 0
                             4665 ; 15   |#endif 
                             4666 ; 16   |#if !defined(SUCCESS)
                             4667 ; 17   |#define SUCCESS  0
                             4668 ; 18   |#endif
                             4669 ; 19   |#if !defined(ERROR)
                             4670 ; 20   |#define ERROR   -1
                             4671 ; 21   |#endif
                             4672 ; 22   |#if !defined(FALSE)
                             4673 ; 23   |#define FALSE 0
                             4674 ; 24   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4675 ; 25   |#if !defined(TRUE)
                             4676 ; 26   |#define TRUE  1
                             4677 ; 27   |#endif
                             4678 ; 28   |
                             4679 ; 29   |#if !defined(NULL)
                             4680 ; 30   |#define NULL 0
                             4681 ; 31   |#endif
                             4682 ; 32   |
                             4683 ; 33   |#define MAX_INT     0x7FFFFF
                             4684 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4685 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4686 ; 36   |#define MAX_ULONG   (-1) 
                             4687 ; 37   |
                             4688 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4689 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4690 ; 40   |
                             4691 ; 41   |
                             4692 ; 42   |#define BYTE    unsigned char       // btVarName
                             4693 ; 43   |#define CHAR    signed char         // cVarName
                             4694 ; 44   |#define USHORT  unsigned short      // usVarName
                             4695 ; 45   |#define SHORT   unsigned short      // sVarName
                             4696 ; 46   |#define WORD    unsigned int        // wVarName
                             4697 ; 47   |#define INT     signed int          // iVarName
                             4698 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4699 ; 49   |#define LONG    signed long         // lVarName
                             4700 ; 50   |#define BOOL    unsigned int        // bVarName
                             4701 ; 51   |#define FRACT   _fract              // frVarName
                             4702 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4703 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4704 ; 54   |#define FLOAT   float               // fVarName
                             4705 ; 55   |#define DBL     double              // dVarName
                             4706 ; 56   |#define ENUM    enum                // eVarName
                             4707 ; 57   |#define CMX     _complex            // cmxVarName
                             4708 ; 58   |typedef WORD UCS3;                   // 
                             4709 ; 59   |
                             4710 ; 60   |#define UINT16  unsigned short
                             4711 ; 61   |#define UINT8   unsigned char   
                             4712 ; 62   |#define UINT32  unsigned long
                             4713 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4714 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4715 ; 65   |#define WCHAR   UINT16
                             4716 ; 66   |
                             4717 ; 67   |//UINT128 is 16 bytes or 6 words
                             4718 ; 68   |typedef struct UINT128_3500 {   
                             4719 ; 69   |    int val[6];     
                             4720 ; 70   |} UINT128_3500;
                             4721 ; 71   |
                             4722 ; 72   |#define UINT128   UINT128_3500
                             4723 ; 73   |
                             4724 ; 74   |// Little endian word packed byte strings:   
                             4725 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4726 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4727 ; 77   |// Little endian word packed byte strings:   
                             4728 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4729 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4730 ; 80   |
                             4731 ; 81   |// Declare Memory Spaces To Use When Coding
                             4732 ; 82   |// A. Sector Buffers
                             4733 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4734 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4735 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4736 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4737 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4738 ; 88   |// B. Media DDI Memory
                             4739 ; 89   |#define MEDIA_DDI_MEM _Y
                             4740 ; 90   |
                             4741 ; 91   |
                             4742 ; 92   |
                             4743 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4744 ; 94   |// Examples of circular pointers:
                             4745 ; 95   |//    INT CIRC cpiVarName
                             4746 ; 96   |//    DWORD CIRC cpdwVarName
                             4747 ; 97   |
                             4748 ; 98   |#define RETCODE INT                 // rcVarName
                             4749 ; 99   |
                             4750 ; 100  |// generic bitfield structure
                             4751 ; 101  |struct Bitfield {
                             4752 ; 102  |    unsigned int B0  :1;
                             4753 ; 103  |    unsigned int B1  :1;
                             4754 ; 104  |    unsigned int B2  :1;
                             4755 ; 105  |    unsigned int B3  :1;
                             4756 ; 106  |    unsigned int B4  :1;
                             4757 ; 107  |    unsigned int B5  :1;
                             4758 ; 108  |    unsigned int B6  :1;
                             4759 ; 109  |    unsigned int B7  :1;
                             4760 ; 110  |    unsigned int B8  :1;
                             4761 ; 111  |    unsigned int B9  :1;
                             4762 ; 112  |    unsigned int B10 :1;
                             4763 ; 113  |    unsigned int B11 :1;
                             4764 ; 114  |    unsigned int B12 :1;
                             4765 ; 115  |    unsigned int B13 :1;
                             4766 ; 116  |    unsigned int B14 :1;
                             4767 ; 117  |    unsigned int B15 :1;
                             4768 ; 118  |    unsigned int B16 :1;
                             4769 ; 119  |    unsigned int B17 :1;
                             4770 ; 120  |    unsigned int B18 :1;
                             4771 ; 121  |    unsigned int B19 :1;
                             4772 ; 122  |    unsigned int B20 :1;
                             4773 ; 123  |    unsigned int B21 :1;
                             4774 ; 124  |    unsigned int B22 :1;
                             4775 ; 125  |    unsigned int B23 :1;
                             4776 ; 126  |};
                             4777 ; 127  |
                             4778 ; 128  |union BitInt {
                             4779 ; 129  |        struct Bitfield B;
                             4780 ; 130  |        int        I;
                             4781 ; 131  |};
                             4782 ; 132  |
                             4783 ; 133  |#define MAX_MSG_LENGTH 10
                             4784 ; 134  |struct CMessage
                             4785 ; 135  |{
                             4786 ; 136  |        unsigned int m_uLength;
                             4787 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4788 ; 138  |};
                             4789 ; 139  |
                             4790 ; 140  |typedef struct {
                             4791 ; 141  |    WORD m_wLength;
                             4792 ; 142  |    WORD m_wMessage;
                             4793 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4794 ; 144  |} Message;
                             4795 ; 145  |
                             4796 ; 146  |struct MessageQueueDescriptor
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4797 ; 147  |{
                             4798 ; 148  |        int *m_pBase;
                             4799 ; 149  |        int m_iModulo;
                             4800 ; 150  |        int m_iSize;
                             4801 ; 151  |        int *m_pHead;
                             4802 ; 152  |        int *m_pTail;
                             4803 ; 153  |};
                             4804 ; 154  |
                             4805 ; 155  |struct ModuleEntry
                             4806 ; 156  |{
                             4807 ; 157  |    int m_iSignaledEventMask;
                             4808 ; 158  |    int m_iWaitEventMask;
                             4809 ; 159  |    int m_iResourceOfCode;
                             4810 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4811 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4812 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4813 ; 163  |    int m_uTimeOutHigh;
                             4814 ; 164  |    int m_uTimeOutLow;
                             4815 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4816 ; 166  |};
                             4817 ; 167  |
                             4818 ; 168  |union WaitMask{
                             4819 ; 169  |    struct B{
                             4820 ; 170  |        unsigned int m_bNone     :1;
                             4821 ; 171  |        unsigned int m_bMessage  :1;
                             4822 ; 172  |        unsigned int m_bTimer    :1;
                             4823 ; 173  |        unsigned int m_bButton   :1;
                             4824 ; 174  |    } B;
                             4825 ; 175  |    int I;
                             4826 ; 176  |} ;
                             4827 ; 177  |
                             4828 ; 178  |
                             4829 ; 179  |struct Button {
                             4830 ; 180  |        WORD wButtonEvent;
                             4831 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4832 ; 182  |};
                             4833 ; 183  |
                             4834 ; 184  |struct Message {
                             4835 ; 185  |        WORD wMsgLength;
                             4836 ; 186  |        WORD wMsgCommand;
                             4837 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4838 ; 188  |};
                             4839 ; 189  |
                             4840 ; 190  |union EventTypes {
                             4841 ; 191  |        struct CMessage msg;
                             4842 ; 192  |        struct Button Button ;
                             4843 ; 193  |        struct Message Message;
                             4844 ; 194  |};
                             4845 ; 195  |
                             4846 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4847 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4848 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4849 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4850 ; 200  |
                             4851 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4852 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4853 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4854 ; 204  |
                             4855 ; 205  |#if DEBUG
                             4856 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4857 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4858 ; 208  |#else 
                             4859 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4860 ; 210  |#define DebugBuildAssert(x)    
                             4861 ; 211  |#endif
                             4862 ; 212  |
                             4863 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4864 ; 214  |//  #pragma asm
                             4865 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4866 ; 216  |//  #pragma endasm
                             4867 ; 217  |
                             4868 ; 218  |
                             4869 ; 219  |#ifdef COLOR_262K
                             4870 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4871 ; 221  |#elif defined(COLOR_65K)
                             4872 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4873 ; 223  |#else
                             4874 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4875 ; 225  |#endif
                             4876 ; 226  |    
                             4877 ; 227  |#endif // #ifndef _TYPES_H
                             4878 
                             4880 
                             4881 ; 5    |
                             4882 ; 6    |//These must match the definintions in buttondefs.inc, otherwise the button presses will t
                                  rigger
                             4883 ; 7    |//unexpected events.
                             4884 ; 8    |
                             4885 ; 9    |#define PR_RW           0
                             4886 ; 10   |#define PH_RW                   1
                             4887 ; 11   |#define PR_FF           2
                             4888 ; 12   |#define PH_FF           3
                             4889 ; 13   |#define PR_MENU         4
                             4890 ; 14   |#define PH_MENU         5
                             4891 ; 15   |#define PR_RV           6
                             4892 ; 16   |#define PH_RV           7
                             4893 ; 17   |#define PR_PLAY                 8
                             4894 ; 18   |#define PH_PLAY         9
                             4895 ; 19   |#define PR_HOLD         10
                             4896 ; 20   |#define PH_HOLD         11
                             4897 ; 21   |#define PR_VOL_DOWN     12
                             4898 ; 22   |#define PR_VOL_UP       13
                             4899 ; 23   |
                             4900 ; 24   |
                             4901 ; 25   |
                             4902 ; 26   |
                             4903 ; 27   |#define PH_VOL_DOWN     14
                             4904 ; 28   |#define PH_VOL_UP       15
                             4905 ; 29   |#define PR_MODE         24
                             4906 ; 30   |#define PR_STOP                 25
                             4907 ; 31   |#define PH_STOP         26
                             4908 ; 32   |#define PR_RECORD      27
                             4909 ; 33   |#define PH_RECORD       28
                             4910 ; 34   |#define PR_AB           33
                             4911 ; 35   |#define PR_ERASE        34
                             4912 ; 36   |#define PH_ERASE        35
                             4913 ; 37   |#define PR_EQ           36
                             4914 ; 38   |#define PH_EQ       37
                             4915 ; 39   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4916 ; 40   |
                             4917 ; 41   |
                             4918 ; 42   |
                             4919 ; 43   |extern WORD g_wLastButton;
                             4920 ; 44   |
                             4921 ; 45   |#endif //_BUTTONS_H
                             4922 
                             4924 
                             4925 ; 7    |#include "menus.h"
                             4926 
                             4928 
                             4929 ; 1    |#ifndef _MENU_H
                             4930 ; 2    |#define _MENU_H
                             4931 ; 3    |
                             4932 ; 4    |#include "types.h"
                             4933 
                             4935 
                             4936 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4937 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4938 ; 3    |//
                             4939 ; 4    |// Filename: types.h
                             4940 ; 5    |// Description: Standard data types
                             4941 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4942 ; 7    |
                             4943 ; 8    |#ifndef _TYPES_H
                             4944 ; 9    |#define _TYPES_H
                             4945 ; 10   |
                             4946 ; 11   |// TODO:  move this outta here!
                             4947 ; 12   |#if !defined(NOERROR)
                             4948 ; 13   |#define NOERROR 0
                             4949 ; 14   |#define SUCCESS 0
                             4950 ; 15   |#endif 
                             4951 ; 16   |#if !defined(SUCCESS)
                             4952 ; 17   |#define SUCCESS  0
                             4953 ; 18   |#endif
                             4954 ; 19   |#if !defined(ERROR)
                             4955 ; 20   |#define ERROR   -1
                             4956 ; 21   |#endif
                             4957 ; 22   |#if !defined(FALSE)
                             4958 ; 23   |#define FALSE 0
                             4959 ; 24   |#endif
                             4960 ; 25   |#if !defined(TRUE)
                             4961 ; 26   |#define TRUE  1
                             4962 ; 27   |#endif
                             4963 ; 28   |
                             4964 ; 29   |#if !defined(NULL)
                             4965 ; 30   |#define NULL 0
                             4966 ; 31   |#endif
                             4967 ; 32   |
                             4968 ; 33   |#define MAX_INT     0x7FFFFF
                             4969 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4970 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4971 ; 36   |#define MAX_ULONG   (-1) 
                             4972 ; 37   |
                             4973 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4974 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4975 ; 40   |
                             4976 ; 41   |
                             4977 ; 42   |#define BYTE    unsigned char       // btVarName
                             4978 ; 43   |#define CHAR    signed char         // cVarName
                             4979 ; 44   |#define USHORT  unsigned short      // usVarName
                             4980 ; 45   |#define SHORT   unsigned short      // sVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4981 ; 46   |#define WORD    unsigned int        // wVarName
                             4982 ; 47   |#define INT     signed int          // iVarName
                             4983 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4984 ; 49   |#define LONG    signed long         // lVarName
                             4985 ; 50   |#define BOOL    unsigned int        // bVarName
                             4986 ; 51   |#define FRACT   _fract              // frVarName
                             4987 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4988 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4989 ; 54   |#define FLOAT   float               // fVarName
                             4990 ; 55   |#define DBL     double              // dVarName
                             4991 ; 56   |#define ENUM    enum                // eVarName
                             4992 ; 57   |#define CMX     _complex            // cmxVarName
                             4993 ; 58   |typedef WORD UCS3;                   // 
                             4994 ; 59   |
                             4995 ; 60   |#define UINT16  unsigned short
                             4996 ; 61   |#define UINT8   unsigned char   
                             4997 ; 62   |#define UINT32  unsigned long
                             4998 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4999 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5000 ; 65   |#define WCHAR   UINT16
                             5001 ; 66   |
                             5002 ; 67   |//UINT128 is 16 bytes or 6 words
                             5003 ; 68   |typedef struct UINT128_3500 {   
                             5004 ; 69   |    int val[6];     
                             5005 ; 70   |} UINT128_3500;
                             5006 ; 71   |
                             5007 ; 72   |#define UINT128   UINT128_3500
                             5008 ; 73   |
                             5009 ; 74   |// Little endian word packed byte strings:   
                             5010 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5011 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5012 ; 77   |// Little endian word packed byte strings:   
                             5013 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5014 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5015 ; 80   |
                             5016 ; 81   |// Declare Memory Spaces To Use When Coding
                             5017 ; 82   |// A. Sector Buffers
                             5018 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5019 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5020 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5021 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5022 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5023 ; 88   |// B. Media DDI Memory
                             5024 ; 89   |#define MEDIA_DDI_MEM _Y
                             5025 ; 90   |
                             5026 ; 91   |
                             5027 ; 92   |
                             5028 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5029 ; 94   |// Examples of circular pointers:
                             5030 ; 95   |//    INT CIRC cpiVarName
                             5031 ; 96   |//    DWORD CIRC cpdwVarName
                             5032 ; 97   |
                             5033 ; 98   |#define RETCODE INT                 // rcVarName
                             5034 ; 99   |
                             5035 ; 100  |// generic bitfield structure
                             5036 ; 101  |struct Bitfield {
                             5037 ; 102  |    unsigned int B0  :1;
                             5038 ; 103  |    unsigned int B1  :1;
                             5039 ; 104  |    unsigned int B2  :1;
                             5040 ; 105  |    unsigned int B3  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5041 ; 106  |    unsigned int B4  :1;
                             5042 ; 107  |    unsigned int B5  :1;
                             5043 ; 108  |    unsigned int B6  :1;
                             5044 ; 109  |    unsigned int B7  :1;
                             5045 ; 110  |    unsigned int B8  :1;
                             5046 ; 111  |    unsigned int B9  :1;
                             5047 ; 112  |    unsigned int B10 :1;
                             5048 ; 113  |    unsigned int B11 :1;
                             5049 ; 114  |    unsigned int B12 :1;
                             5050 ; 115  |    unsigned int B13 :1;
                             5051 ; 116  |    unsigned int B14 :1;
                             5052 ; 117  |    unsigned int B15 :1;
                             5053 ; 118  |    unsigned int B16 :1;
                             5054 ; 119  |    unsigned int B17 :1;
                             5055 ; 120  |    unsigned int B18 :1;
                             5056 ; 121  |    unsigned int B19 :1;
                             5057 ; 122  |    unsigned int B20 :1;
                             5058 ; 123  |    unsigned int B21 :1;
                             5059 ; 124  |    unsigned int B22 :1;
                             5060 ; 125  |    unsigned int B23 :1;
                             5061 ; 126  |};
                             5062 ; 127  |
                             5063 ; 128  |union BitInt {
                             5064 ; 129  |        struct Bitfield B;
                             5065 ; 130  |        int        I;
                             5066 ; 131  |};
                             5067 ; 132  |
                             5068 ; 133  |#define MAX_MSG_LENGTH 10
                             5069 ; 134  |struct CMessage
                             5070 ; 135  |{
                             5071 ; 136  |        unsigned int m_uLength;
                             5072 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5073 ; 138  |};
                             5074 ; 139  |
                             5075 ; 140  |typedef struct {
                             5076 ; 141  |    WORD m_wLength;
                             5077 ; 142  |    WORD m_wMessage;
                             5078 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5079 ; 144  |} Message;
                             5080 ; 145  |
                             5081 ; 146  |struct MessageQueueDescriptor
                             5082 ; 147  |{
                             5083 ; 148  |        int *m_pBase;
                             5084 ; 149  |        int m_iModulo;
                             5085 ; 150  |        int m_iSize;
                             5086 ; 151  |        int *m_pHead;
                             5087 ; 152  |        int *m_pTail;
                             5088 ; 153  |};
                             5089 ; 154  |
                             5090 ; 155  |struct ModuleEntry
                             5091 ; 156  |{
                             5092 ; 157  |    int m_iSignaledEventMask;
                             5093 ; 158  |    int m_iWaitEventMask;
                             5094 ; 159  |    int m_iResourceOfCode;
                             5095 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5096 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5097 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5098 ; 163  |    int m_uTimeOutHigh;
                             5099 ; 164  |    int m_uTimeOutLow;
                             5100 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5101 ; 166  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5102 ; 167  |
                             5103 ; 168  |union WaitMask{
                             5104 ; 169  |    struct B{
                             5105 ; 170  |        unsigned int m_bNone     :1;
                             5106 ; 171  |        unsigned int m_bMessage  :1;
                             5107 ; 172  |        unsigned int m_bTimer    :1;
                             5108 ; 173  |        unsigned int m_bButton   :1;
                             5109 ; 174  |    } B;
                             5110 ; 175  |    int I;
                             5111 ; 176  |} ;
                             5112 ; 177  |
                             5113 ; 178  |
                             5114 ; 179  |struct Button {
                             5115 ; 180  |        WORD wButtonEvent;
                             5116 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5117 ; 182  |};
                             5118 ; 183  |
                             5119 ; 184  |struct Message {
                             5120 ; 185  |        WORD wMsgLength;
                             5121 ; 186  |        WORD wMsgCommand;
                             5122 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5123 ; 188  |};
                             5124 ; 189  |
                             5125 ; 190  |union EventTypes {
                             5126 ; 191  |        struct CMessage msg;
                             5127 ; 192  |        struct Button Button ;
                             5128 ; 193  |        struct Message Message;
                             5129 ; 194  |};
                             5130 ; 195  |
                             5131 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5132 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5133 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5134 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5135 ; 200  |
                             5136 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5137 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5138 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5139 ; 204  |
                             5140 ; 205  |#if DEBUG
                             5141 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5142 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5143 ; 208  |#else 
                             5144 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5145 ; 210  |#define DebugBuildAssert(x)    
                             5146 ; 211  |#endif
                             5147 ; 212  |
                             5148 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5149 ; 214  |//  #pragma asm
                             5150 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5151 ; 216  |//  #pragma endasm
                             5152 ; 217  |
                             5153 ; 218  |
                             5154 ; 219  |#ifdef COLOR_262K
                             5155 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5156 ; 221  |#elif defined(COLOR_65K)
                             5157 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5158 ; 223  |#else
                             5159 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5160 ; 225  |#endif
                             5161 ; 226  |    
                             5162 ; 227  |#endif // #ifndef _TYPES_H
                             5163 
                             5165 
                             5166 ; 5    |
                             5167 ; 6    |#define TIMER_ANIMATE           0
                             5168 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                             5169 ; 8    |#define TIMER_BATT_CHK          2
                             5170 ; 9    |#define TIMER_SONG_CHANGE       3
                             5171 ; 10   |#define TIMER_TUNER                             4
                             5172 ; 11   |#define TIMER_BACKLIGHT                 5
                             5173 ; 12   |#define TIMER_FFRWND                6
                             5174 ; 13   |#define TIMER_BATTERY_CHARGER   7
                             5175 ; 14   |#define TIMER_TIMEDATE                  8
                             5176 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use toge
                                  ther
                             5177 ; 16   |#define TIMER_APIC_UPDATE               9
                             5178 ; 17   |
                             5179 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                             5180 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                             5181 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                             5182 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                             5183 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                             5184 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                             5185 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                             5186 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5187 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                             5188 ; 27   |#ifdef USE_PLAYLIST3
                             5189 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                             5190 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                             5191 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                             5192 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                             5193 ; 32   |
                             5194 ; 33   |#define PLAYLIST_ENABLE         (0)
                             5195 ; 34   |#endif
                             5196 ; 35   |#define ANIMATE_PERIOD          (100)
                             5197 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                             5198 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                             5199 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                             5200 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
                             5201 ; 40   |#ifdef USE_PLAYLIST5
                             5202 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                             5203 ; 42   |#endif
                             5204 ; 43   |
                             5205 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5206 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                             5207 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                             5208 ; 47   |
                             5209 ; 48   |// used with shutdown menu
                             5210 ; 49   |// FORCESHUTDOWN does not allow abort
                             5211 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                             5212 ; 51   |#define FORCESHUTDOWN                   TRUE
                             5213 ; 52   |#define USERSHUTDOWN                    FALSE
                             5214 ; 53   |
                             5215 ; 54   |// if low battery display low battery message
                             5216 ; 55   |#define LOWBATT                                 TRUE
                             5217 ; 56   |#define REGBATT                                 FALSE
                             5218 ; 57   |
                             5219 ; 58   |//Backlight Define Statements
                             5220 ; 59   |#ifdef CLCD
                             5221 ; 60   |#ifdef CLCD_16BIT
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5222 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                             5223 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5224 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5225 ; 64   |#define BACKLIGHT_ON                            0x06C000
                             5226 ; 65   |#define BACKLIGHT_OFF                           0x024000
                             5227 ; 66   |#else
                             5228 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                             5229 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5230 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5231 ; 70   |#define BACKLIGHT_ON                            0x006000
                             5232 ; 71   |#define BACKLIGHT_OFF                           0x002000
                             5233 ; 72   |#endif
                             5234 ; 73   |#else
                             5235 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                             5236 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                             5237 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5238 ; 77   |#define BACKLIGHT_ON                            TRUE
                             5239 ; 78   |#define BACKLIGHT_OFF                           FALSE
                             5240 ; 79   |#endif
                             5241 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 second
                                  s
                             5242 ; 81   |
                             5243 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                             5244 ; 83   |#define INCREMENT 1
                             5245 ; 84   |#define DECREMENT 0
                             5246 ; 85   |
                             5247 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                             5248 ; 87   |//states that aren't included in the displayed list.
                             5249 ; 88   |#define MENU_EXIT       101
                             5250 ; 89   |#define MENU_MAIN       100
                             5251 ; 90   |
                             5252 ; 91   |// menu flags
                             5253 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                             5254 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesti
                                  ng to music
                             5255 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save cha
                                  nges?
                             5256 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                             5257 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesti
                                  ng to voice/fm menu and start recording
                             5258 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesti
                                  ng to music
                             5259 ; 98   |#endif
                             5260 ; 99   |
                             5261 ; 100  |#define LANGUAGES_ENG   0
                             5262 ; 101  |#define LANGUAGES_VIE   1
                             5263 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                             5264 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                             5265 ; 104  |
                             5266 ; 105  |// 1 word menu variable -- bit flags
                             5267 ; 106  |extern struct Bitfield g_MenuFlags;
                             5268 ; 107  |
                             5269 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                             5270 ; 109  |extern union EventTypes gEventInfo;
                             5271 ; 110  |
                             5272 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                             5273 ; 112  |extern INT g_iCurrentMenu;
                             5274 ; 113  |
                             5275 ; 114  |//Backlight State
                             5276 ; 115  |extern INT g_iBackLightState;
                             5277 ; 116  |
                             5278 ; 117  |//Language state
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5279 ; 118  |extern INT g_iLanguage;
                             5280 ; 119  |
                             5281 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                             5282 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                             5283 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                             5284 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                             5285 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                             5286 ; 125  |#ifdef USE_PLAYLIST3
                             5287 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                             5288 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                             5289 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5290 ; 129  |#endif // #ifdef USE_PLAYLIST3
                             5291 ; 130  |#ifdef MOTION_VIDEO
                             5292 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                             5293 ; 132  |#endif
                             5294 ; 133  |#ifdef JPEG_APP
                             5295 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                             5296 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                             5297 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                             5298 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                             5299 ; 138  |#endif
                             5300 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                             5301 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                             5302 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                             5303 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                             5304 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                             5305 ; 144  |
                             5306 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                             5307 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                             5308 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                             5309 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                             5310 ; 149  |#ifdef USE_PLAYLIST5
                             5311 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5312 ; 151  |#endif
                             5313 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                             5314 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                             5315 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                             5316 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                             5317 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                             5318 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
                             5319 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                             5320 ; 159  |
                             5321 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                             5322 ; 161  |void _reentrant RecordTestMenu(void);
                             5323 ; 162  |
                             5324 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                             5325 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5326 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5327 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5328 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                             5329 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             5330 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                             5331 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                             5332 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                             5333 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                             5334 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                             5335 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                             5336 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                             5337 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                             5338 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
                             5339 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                             5340 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5341 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                             5342 ; 181  |_reentrant void ChangePlaySet(INT mode);
                             5343 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                             5344 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                             5345 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                             5346 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                             5347 ; 186  |#endif
                             5348 ; 187  |
                             5349 
                             5351 
                             5352 ; 8    |#include "display.h"
                             5353 
                             5355 
                             5356 ; 1    |#ifndef _DISPLAY_H
                             5357 ; 2    |#define _DISPLAY_H
                             5358 ; 3    |
                             5359 ; 4    |//Display bits
                             5360 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             5361 ; 6    |
                             5362 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             5363 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             5364 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             5365 ; 10   |
                             5366 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not
                                   map
                             5367 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             5368 ; 13   |//things that are specific for that menu.
                             5369 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             5370 ; 15   |
                             5371 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             5372 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             5373 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             5374 ; 19   |
                             5375 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             5376 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             5377 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             5378 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             5379 ; 24   |
                             5380 ; 25   |//Playback info
                             5381 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             5382 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             5383 ; 28   |
                             5384 ; 29   |//Track Info
                             5385 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             5386 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             5387 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             5388 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             5389 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             5390 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             5391 ; 36   |
                             5392 ; 37   |//Device status info
                             5393 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             5394 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             5395 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             5396 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             5397 ; 42   |
                             5398 ; 43   |#ifdef PLAYER_STRESS
                             5399 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for th
                                  is player stress test bit below.
                             5400 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             5401 ; 46   |#endif
                             5402 ; 47   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5403 ; 48   |
                             5404 ; 49   |union DisplayHints
                             5405 ; 50   |{
                             5406 ; 51   |    struct {
                             5407 ; 52   |        int ClearDisplay        :1;//0
                             5408 ; 53   |        int EncoderTrackTime    :1;//1
                             5409 ; 54   |        int EncoderTrackName    :1;//2
                             5410 ; 55   |        int RecordMode          :1;//3
                             5411 ; 56   |        int Misc                :1;//4
                             5412 ; 57   |        int FMTunerFrequency    :1;//5
                             5413 ; 58   |        int FMTunerPreset       :1;//6
                             5414 ; 59   |        int FMTunerStrength     :1;//7
                             5415 ; 60   |        int TotalTrackTime      :1;//8
                             5416 ; 61   |        int PlayState           :1;//9
                             5417 ; 62   |        int ABIcon              :1;//10
                             5418 ; 63   |        int PlayMode            :1;//11
                             5419 ; 64   |        int PlaySet             :1;//12
                             5420 ; 65   |        int EQ                  :1;//13
                             5421 ; 66   |        int Volume              :1;//14
                             5422 ; 67   |        int SongArtistAlbum     :1;//15
                             5423 ; 68   |        int SongTitle           :1;//16
                             5424 ; 69   |        int CurrentTrack        :1;//17
                             5425 ; 70   |        int TrackTime           :1;//18
                             5426 ; 71   |        int Bitrate             :1;//19
                             5427 ; 72   |        int LockIcon            :1;//20
                             5428 ; 73   |        int Disk                :1;//21
                             5429 ; 74   |        int Battery             :1;//22
                             5430 ; 75   |#ifdef PLAYER_STRESS
                             5431 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already tak
                                  en by album art. 23 is last bit in word.
                             5432 ; 77   |#else
                             5433 ; 78   |        int AlbumArt            :1;//23
                             5434 ; 79   |#endif
                             5435 ; 80   |    } bits;
                             5436 ; 81   |    WORD I;
                             5437 ; 82   |};
                             5438 ; 83   |
                             5439 ; 84   |// setup default display for all menus
                             5440 ; 85   |// can be adjusted in each menus as required.
                             5441 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             5442 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5443 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5444 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5445 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5446 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5447 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5448 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5449 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5450 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5451 ; 96   |                                )
                             5452 ; 97   |
                             5453 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5454 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5455 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5456 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5457 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5458 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5459 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5460 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5461 ; 106  |                                )
                             5462 ; 107  |
                             5463 ; 108  |//-----------------------------------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5464 ; 109  |#ifdef JPEG_ALBUM_ART
                             5465 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5466 ; 111  |#else
                             5467 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5468 ; 113  |#endif
                             5469 ; 114  |
                             5470 ; 115  |#ifdef PLAYER_STRESS
                             5471 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             5472 ; 117  |#else
                             5473 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             5474 ; 119  |#endif
                             5475 ; 120  |
                             5476 ; 121  |
                             5477 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5478 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5479 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5480 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5481 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5482 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5483 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5484 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5485 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5486 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5487 ; 132  |                                )
                             5488 ; 133  |
                             5489 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5490 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5491 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5492 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5493 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5494 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5495 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5496 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5497 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5498 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5499 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5500 ; 145  |                                )
                             5501 ; 146  |//-----------------------------------------------
                             5502 ; 147  |
                             5503 ; 148  |
                             5504 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BI
                                  TPOS))
                             5505 ; 150  |
                             5506 ; 151  |
                             5507 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5508 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             5509 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5510 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5511 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5512 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5513 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5514 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5515 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5516 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5517 ; 162  |                                )
                             5518 ; 163  |
                             5519 ; 164  |
                             5520 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             5521 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             5522 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5523 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5524 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5525 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5526 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             5527 ; 172  |                                )
                             5528 ; 173  |
                             5529 ; 174  |#ifdef USE_PLAYLIST3
                             5530 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             5531 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5532 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5533 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5534 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5535 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5536 ; 181  |                                )
                             5537 ; 182  |#else
                             5538 ; 183  |#ifdef USE_PLAYLIST5
                             5539 ; 184  |#if 0
                             5540 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5541 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             5542 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5543 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5544 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5545 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5546 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5547 ; 192  |                                )
                             5548 ; 193  |#else
                             5549 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5550 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             5551 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5552 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5553 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5554 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5555 ; 200  |                                )
                             5556 ; 201  |#endif
                             5557 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             5558 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             5559 ; 204  |
                             5560 ; 205  |
                             5561 ; 206  |
                             5562 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5563 ; 208  |
                             5564 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             5565 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             5566 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             5567 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             5568 ; 213  |                                        )     // (SDK2.520)
                             5569 ; 214  |
                             5570 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(
                                  1<<DISPLAY_MISC_BITPOS))
                             5571 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5572 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5573 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5574 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5575 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             5576 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITP
                                  OS))
                             5577 ; 222  |
                             5578 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5579 ; 224  |
                             5580 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             5581 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             5582 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5583 ; 228  |                                                                        (1<<DISPLAY_ENCODE
                                  R_TRACK_NAME_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5584 ; 229  |                                                                        (1<<DISPLAY_PLAYST
                                  ATE_BITPOS)|\ 
                             5585 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             5586 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             5587 ; 232  |                                                                        )
                             5588 ; 233  |
                             5589 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5590 ; 235  |// used during track update to force total time update
                             5591 ; 236  |#define AUTOUPDATE              FALSE
                             5592 ; 237  |#define FORCEUPDATE             TRUE
                             5593 ; 238  |
                             5594 ; 239  |
                             5595 ; 240  |// based on font used for title/artist display
                             5596 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             5597 ; 242  |
                             5598 ; 243  |
                             5599 ; 244  |// LCD dimensions
                             5600 ; 245  |#ifdef LDS514_LCD
                             5601 ; 246  |#define   LCD_SIZE_X       96
                             5602 ; 247  |#define   LCD_SIZE_Y       64
                             5603 ; 248  |#endif
                             5604 ; 249  |
                             5605 ; 250  |#ifdef ILI814_LCD
                             5606 ; 251  |#define   LCD_SIZE_X       96
                             5607 ; 252  |#define   LCD_SIZE_Y       64
                             5608 ; 253  |#endif
                             5609 ; 254  |
                             5610 ; 255  |#ifdef ML9341_LCD
                             5611 ; 256  |#define   LCD_SIZE_X       96
                             5612 ; 257  |#define   LCD_SIZE_Y       96
                             5613 ; 258  |#endif
                             5614 ; 259  |
                             5615 ; 260  |#ifdef SSD1332_LCD
                             5616 ; 261  |#define   LCD_SIZE_X       96
                             5617 ; 262  |#define   LCD_SIZE_Y       64
                             5618 ; 263  |#endif
                             5619 ; 264  |
                             5620 ; 265  |#ifdef S6B33B0A_LCD
                             5621 ; 266  |#define   LCD_SIZE_X       128
                             5622 ; 267  |#define   LCD_SIZE_Y       159
                             5623 ; 268  |#endif
                             5624 ; 269  |
                             5625 ; 270  |#ifdef SED15XX_LCD
                             5626 ; 271  |#define LCD_SIZE_X                      128
                             5627 ; 272  |#define LCD_SIZE_Y                      64
                             5628 ; 273  |#endif
                             5629 ; 274  |
                             5630 ; 275  |#define LCD_SIZE_ROW                     8
                             5631 ; 276  |
                             5632 ; 277  |#define TOP_OF_SCREEN           0
                             5633 ; 278  |#define LEFT_OF_SCREEN          0
                             5634 ; 279  |
                             5635 ; 280  |#ifdef LDS514_LCD
                             5636 ; 281  |#define   SCREEN_WIDTH       96
                             5637 ; 282  |#define   SCREEN_HEIGHT       64
                             5638 ; 283  |#endif
                             5639 ; 284  |
                             5640 ; 285  |#ifdef ILI814_LCD
                             5641 ; 286  |#define   SCREEN_WIDTH       96
                             5642 ; 287  |#define   SCREEN_HEIGHT       64
                             5643 ; 288  |#endif
                             5644 ; 289  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5645 ; 290  |#ifdef ML9341_LCD
                             5646 ; 291  |#define   SCREEN_WIDTH       96
                             5647 ; 292  |#define   SCREEN_HEIGHT       96
                             5648 ; 293  |#endif
                             5649 ; 294  |
                             5650 ; 295  |#ifdef SSD1332_LCD
                             5651 ; 296  |#define   SCREEN_WIDTH       96
                             5652 ; 297  |#define   SCREEN_HEIGHT       64
                             5653 ; 298  |#endif
                             5654 ; 299  |
                             5655 ; 300  |#ifdef S6B33B0A_LCD
                             5656 ; 301  |#define   SCREEN_WIDTH       128
                             5657 ; 302  |#define   SCREEN_HEIGHT       159
                             5658 ; 303  |#endif
                             5659 ; 304  |
                             5660 ; 305  |#ifdef SED15XX_LCD
                             5661 ; 306  |#define SCREEN_WIDTH            128
                             5662 ; 307  |#define SCREEN_HEIGHT           64
                             5663 ; 308  |#endif
                             5664 ; 309  |
                             5665 ; 310  |#define CHAR_SIZE_X             6
                             5666 ; 311  |#define CHAR_SIZE_Y             8
                             5667 ; 312  |
                             5668 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             5669 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             5670 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             5671 ; 316  |
                             5672 ; 317  |// Top row in order from left to right
                             5673 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             5674 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             5675 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             5676 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             5677 ; 322  |
                             5678 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             5679 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             5680 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             5681 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             5682 ; 327  |
                             5683 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             5684 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             5685 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             5686 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             5687 ; 332  |
                             5688 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             5689 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             5690 ; 335  |#define AB_ICON_X_SIZE          12
                             5691 ; 336  |#define AB_ICON_Y_SIZE          8
                             5692 ; 337  |
                             5693 ; 338  |#ifdef  AUDIBLE
                             5694 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             5695 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             5696 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             5697 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             5698 ; 343  |#endif
                             5699 ; 344  |
                             5700 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             5701 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             5702 ; 347  |#define EQ_ICON_X_SIZE          22
                             5703 ; 348  |#define EQ_ICON_Y_SIZE          8
                             5704 ; 349  |
                             5705 ; 350  |#ifdef WOW
                             5706 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5707 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             5708 ; 353  |#endif
                             5709 ; 354  |
                             5710 ; 355  |
                             5711 ; 356  |// Media icon
                             5712 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             5713 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             5714 ; 359  |#define DISK_X_SIZE             8
                             5715 ; 360  |#define DISK_Y_SIZE             8
                             5716 ; 361  |
                             5717 ; 362  |// Hold icon
                             5718 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             5719 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             5720 ; 365  |#define LOCK_ICON_X_SIZE        8
                             5721 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             5722 ; 367  |
                             5723 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             5724 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             5725 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             5726 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             5727 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             5728 ; 373  |
                             5729 ; 374  |// Second row from left to right
                             5730 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             5731 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             5732 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             5733 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             5734 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             5735 ; 380  |#define VOLUME_NUM_ICONS        27
                             5736 ; 381  |
                             5737 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             5738 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             5739 ; 384  |
                             5740 ; 385  |//Lyrics Position
                             5741 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             5742 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             5743 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             5744 ; 389  |
                             5745 ; 390  |// Music menu
                             5746 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5747 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5748 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             5749 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             5750 ; 395  |
                             5751 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             5752 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             5753 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             5754 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             5755 ; 400  |
                             5756 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             5757 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             5758 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             5759 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             5760 ; 405  |
                             5761 ; 406  |#ifdef USE_PLAYLIST5
                             5762 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             5763 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5764 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             5765 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             5766 ; 411  |
                             5767 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5768 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5769 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             5770 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             5771 ; 416  |
                             5772 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             5773 ; 418  |#else
                             5774 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             5775 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5776 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             5777 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             5778 ; 423  |
                             5779 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5780 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5781 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             5782 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             5783 ; 428  |
                             5784 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             5785 ; 430  |#endif
                             5786 ; 431  |
                             5787 ; 432  |
                             5788 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             5789 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5790 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             5791 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             5792 ; 437  |
                             5793 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             5794 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             5795 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             5796 ; 441  |
                             5797 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             5798 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             5799 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             5800 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             5801 ; 446  |
                             5802 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             5803 ; 448  |#define VBR_FLAG_Y_POS      8
                             5804 ; 449  |#define VBR_FLAG_X_SIZE     20
                             5805 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             5806 ; 451  |#ifdef JPEG_ALBUM_ART
                             5807 ; 452  |// Album art display parameters:
                             5808 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             5809 ; 454  |#define ALBUM_ART_Y_POS         80
                             5810 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             5811 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             5812 ; 457  |#endif
                             5813 ; 458  |
                             5814 ; 459  |// Recording Display
                             5815 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             5816 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5817 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             5818 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             5819 ; 464  |
                             5820 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             5821 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             5822 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             5823 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             5824 ; 469  |
                             5825 ; 470  |// Playback Display with hours added.
                             5826 ; 471  |#ifdef LDS514_LCD
                             5827 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5828 ; 473  |#endif
                             5829 ; 474  |
                             5830 ; 475  |#ifdef ILI814_LCD
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5831 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5832 ; 477  |#endif
                             5833 ; 478  |
                             5834 ; 479  |#ifdef ML9341_LCD
                             5835 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5836 ; 481  |#endif
                             5837 ; 482  |
                             5838 ; 483  |#ifdef SSD1332_LCD
                             5839 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5840 ; 485  |#endif
                             5841 ; 486  |
                             5842 ; 487  |#ifdef S6B33B0A_LCD
                             5843 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5844 ; 489  |#endif
                             5845 ; 490  |
                             5846 ; 491  |#ifdef SED15XX_LCD
                             5847 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5848 ; 493  |#endif
                             5849 ; 494  |
                             5850 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             5851 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             5852 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             5853 ; 498  |
                             5854 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             5855 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             5856 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             5857 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             5858 ; 503  |
                             5859 ; 504  |//Clear entire Track Time when song changes.
                             5860 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             5861 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             5862 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             5863 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             5864 ; 509  |
                             5865 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             5866 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             5867 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             5868 ; 513  |
                             5869 ; 514  | //DVRWARN
                             5870 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             5871 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             5872 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             5873 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             5874 ; 519  |
                             5875 ; 520  |//Shutdown
                             5876 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             5877 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             5878 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             5879 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             5880 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             5881 ; 526  |
                             5882 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             5883 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             5884 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             5885 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             5886 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             5887 ; 532  |
                             5888 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             5889 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             5890 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             5891 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             5892 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5893 ; 538  |
                             5894 ; 539  |
                             5895 ; 540  |//Contrast Display
                             5896 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5897 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5898 ; 543  |
                             5899 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             5900 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             5901 ; 546  |#define CONTRAST_X_SIZE             96
                             5902 ; 547  |#define CONTRAST_Y_SIZE             8
                             5903 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             5904 ; 549  |
                             5905 ; 550  |//Backlight Display
                             5906 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5907 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             5908 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             5909 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             5910 ; 555  |
                             5911 ; 556  |//settings title display
                             5912 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5913 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5914 ; 559  |//jpeg display title display
                             5915 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5916 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5917 ; 562  |//erase files title display
                             5918 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5919 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             5920 ; 565  |
                             5921 ; 566  |// Splashscreen
                             5922 ; 567  |#ifdef LDS514_LCD
                             5923 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5924 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5925 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             5926 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             5927 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5928 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5929 ; 574  |#endif
                             5930 ; 575  |
                             5931 ; 576  |#ifdef ILI814_LCD
                             5932 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5933 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5934 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             5935 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             5936 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5937 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5938 ; 583  |#endif
                             5939 ; 584  |
                             5940 ; 585  |#ifdef ML9341_LCD
                             5941 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5942 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5943 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             5944 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             5945 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5946 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5947 ; 592  |#endif
                             5948 ; 593  |
                             5949 ; 594  |#ifdef SSD1332_LCD
                             5950 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5951 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5952 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             5953 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             5954 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5955 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5956 ; 601  |#endif
                             5957 ; 602  |
                             5958 ; 603  |#ifdef S6B33B0A_LCD
                             5959 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5960 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             5961 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             5962 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             5963 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5964 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5965 ; 610  |#endif
                             5966 ; 611  |
                             5967 ; 612  |#ifdef SED15XX_LCD
                             5968 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5969 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             5970 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             5971 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             5972 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5973 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5974 ; 619  |#endif
                             5975 ; 620  |
                             5976 ; 621  |// FM tuner
                             5977 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             5978 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             5979 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             5980 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             5981 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             5982 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             5983 ; 628  |
                             5984 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             5985 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             5986 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             5987 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             5988 ; 633  |
                             5989 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             5990 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             5991 ; 636  |
                             5992 ; 637  |// About menu
                             5993 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5994 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             5995 ; 640  |// starting row -- use offsets for the rest
                             5996 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             5997 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             5998 ; 643  |
                             5999 ; 644  |#ifdef PLAYER_STRESS
                             6000 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             6001 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             6002 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             6003 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             6004 ; 649  |#endif
                             6005 ; 650  |
                             6006 ; 651  |
                             6007 ; 652  |// Delete Menu
                             6008 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             6009 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             6010 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             6011 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             6012 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             6013 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6014 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             6015 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6016 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6017 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6018 ; 663  |
                             6019 ; 664  |_reentrant void DisplayClear (void);
                             6020 ; 665  |_reentrant void DisplayLowBattery (void);
                             6021 ; 666  |
                             6022 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             6023 ; 668  |
                             6024 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             6025 ; 670  |#ifdef WOW
                             6026 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             6027 ; 672  |#endif
                             6028 ; 673  |extern _X BOOL g_bSongStringScroll;
                             6029 ; 674  |extern _X INT  g_iSongStringOffset;
                             6030 ; 675  |extern _X INT  g_iSongStringLength;
                             6031 ; 676  |
                             6032 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             6033 ; 678  |extern _X INT  g_iArtistStringOffset;
                             6034 ; 679  |extern _X INT  g_iArtistStringLength;
                             6035 ; 680  |
                             6036 ; 681  |
                             6037 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             6038 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             6039 ; 684  |extern _X INT  g_iAlbumStringLength;
                             6040 ; 685  |extern int g_iVolume_Control_Mode;
                             6041 ; 686  |extern int g_iAB_Control_Mode;
                             6042 ; 687  |
                             6043 ; 688  |
                             6044 ; 689  |#endif //_DISPLAY_H
                             6045 
                             6047 
                             6048 ; 9    |#include "mainmenu.h"
                             6049 
                             6051 
                             6052 ; 1    |#ifndef _MAIN_MENU_H
                             6053 ; 2    |#define _MAIN_MENU_H
                             6054 ; 3    |
                             6055 ; 4    |// menus in mainmenu
                             6056 ; 5    |#define MAINMENU_FIRST  0
                             6057 ; 6    |
                             6058 ; 7    |enum _MENU_ID
                             6059 ; 8    |{
                             6060 ; 9    |        MENU_MUSIC = 0,
                             6061 ; 10   |#ifdef JPEG_APP
                             6062 ; 11   |        MENU_JPEG_DISPLAY,
                             6063 ; 12   |#endif
                             6064 ; 13   |#ifdef MOTION_VIDEO
                             6065 ; 14   |        MENU_MVIDEO,
                             6066 ; 15   |#endif
                             6067 ; 16   |        MENU_VOICE,
                             6068 ; 17   |
                             6069 ; 18   |/*This version does not use PL5
                             6070 ; 19   |#ifdef USE_PLAYLIST5
                             6071 ; 20   |#ifndef REMOVE_FM
                             6072 ; 21   |    MENU_FMREC,
                             6073 ; 22   |#endif
                             6074 ; 23   |    MENU_LINEIN,
                             6075 ; 24   |#ifdef AUDIBLE
                             6076 ; 25   |        MENU_AUDIBLE,
                             6077 ; 26   |#endif
                             6078 ; 27   |#endif  // #ifdef USE_PLAYLIST5
                             6079 ; 28   |*/
                             6080 ; 29   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6081 ; 30   |#ifdef USE_PLAYLIST3
                             6082 ; 31   |#ifdef AUDIBLE
                             6083 ; 32   |        MENU_AUDIBLE,
                             6084 ; 33   |#endif
                             6085 ; 34   |#endif
                             6086 ; 35   |#ifndef REMOVE_FM
                             6087 ; 36   |        MENU_FMTUNER,
                             6088 ; 37   |#endif
                             6089 ; 38   |        MENU_RECORD,
                             6090 ; 39   |        MENU_SETTINGS,
                             6091 ; 40   |        MENU_SHUTDOWN,
                             6092 ; 41   |        MENU_TIME_DATE,
                             6093 ; 42   |        MENU_AB,
                             6094 ; 43   |        MENU_DELETE,
                             6095 ; 44   |        MENU_ABOUT,
                             6096 ; 45   |#ifdef SPECTRUM_ANAL
                             6097 ; 46   |        MENU_SPECTROGRAM,
                             6098 ; 47   |#endif
                             6099 ; 48   |        MENU_MAIN_EXIT
                             6100 ; 49   |};
                             6101 ; 50   |
                             6102 ; 51   |
                             6103 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                             6104 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                             6105 ; 54   |
                             6106 ; 55   |#ifdef S6B33B0A_LCD
                             6107 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                             6108 ; 57   |#endif
                             6109 ; 58   |
                             6110 ; 59   |#ifdef SED15XX_LCD
                             6111 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                             6112 ; 61   |#endif
                             6113 ; 62   |
                             6114 ; 63   |
                             6115 ; 64   |// Media error constants
                             6116 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                             6117 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                             6118 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                             6119 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                             6120 ; 69   |// supported in the current code.)
                             6121 ; 70   |
                             6122 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                             6123 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             6124 ; 73   |
                             6125 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                             6126 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             6127 ; 76   |
                             6128 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                             6129 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                             6130 ; 79   |
                             6131 ; 80   |#ifdef USE_PLAYLIST3
                             6132 ; 81   |extern INT  g_current_index;
                             6133 ; 82   |extern INT  g_current_size;
                             6134 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                             6135 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                             6136 ; 85   |extern INT  g_iFileHandle;
                             6137 ; 86   |extern INT  g_ML_save_on_exit;
                             6138 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                             6139 ; 88   |#endif  // USE_PLAYLIST3
                             6140 ; 89   |
                             6141 ; 90   |////////////////////////////////////////////////////////////////////////////////
                             6142 ; 91   |//  Prototypes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6143 ; 92   |////////////////////////////////////////////////////////////////////////////////
                             6144 ; 93   |#ifdef USE_PLAYLIST3
                             6145 ; 94   |void _reentrant ML_building_engine_init(void);
                             6146 ; 95   |#endif  // USE_PLAYLIST3
                             6147 ; 96   |
                             6148 ; 97   |#endif
                             6149 
                             6151 
                             6152 ; 10   |#include "project.h"
                             6153 
                             6155 
                             6156 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             6157 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             6158 ; 3    |//  Filename: project.inc
                             6159 ; 4    |//  Description: 
                             6160 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             6161 ; 6    |
                             6162 ; 7    |#if (!defined(_PROJECT_INC))
                             6163 ; 8    |#define _PROJECT_INC 1
                             6164 ; 9    |
                             6165 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             6166 ; 11   |#include "hwequ.h"
                             6167 
                             6169 
                             6170 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             6171 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             6172 ; 3    |//  File        : hwequ.inc
                             6173 ; 4    |//  Description : STMP Hardware Constants
                             6174 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             6175 ; 6    |
                             6176 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             6177 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             6178 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             6179 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             6180 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             6181 ; 12   |
                             6182 ; 13   |#if (!defined(HWEQU_INC))
                             6183 ; 14   |#define HWEQU_INC 1
                             6184 ; 15   |
                             6185 ; 16   |#include "types.h"
                             6186 
                             6188 
                             6189 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6190 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6191 ; 3    |//
                             6192 ; 4    |// Filename: types.h
                             6193 ; 5    |// Description: Standard data types
                             6194 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6195 ; 7    |
                             6196 ; 8    |#ifndef _TYPES_H
                             6197 ; 9    |#define _TYPES_H
                             6198 ; 10   |
                             6199 ; 11   |// TODO:  move this outta here!
                             6200 ; 12   |#if !defined(NOERROR)
                             6201 ; 13   |#define NOERROR 0
                             6202 ; 14   |#define SUCCESS 0
                             6203 ; 15   |#endif 
                             6204 ; 16   |#if !defined(SUCCESS)
                             6205 ; 17   |#define SUCCESS  0
                             6206 ; 18   |#endif
                             6207 ; 19   |#if !defined(ERROR)
                             6208 ; 20   |#define ERROR   -1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6209 ; 21   |#endif
                             6210 ; 22   |#if !defined(FALSE)
                             6211 ; 23   |#define FALSE 0
                             6212 ; 24   |#endif
                             6213 ; 25   |#if !defined(TRUE)
                             6214 ; 26   |#define TRUE  1
                             6215 ; 27   |#endif
                             6216 ; 28   |
                             6217 ; 29   |#if !defined(NULL)
                             6218 ; 30   |#define NULL 0
                             6219 ; 31   |#endif
                             6220 ; 32   |
                             6221 ; 33   |#define MAX_INT     0x7FFFFF
                             6222 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6223 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6224 ; 36   |#define MAX_ULONG   (-1) 
                             6225 ; 37   |
                             6226 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6227 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6228 ; 40   |
                             6229 ; 41   |
                             6230 ; 42   |#define BYTE    unsigned char       // btVarName
                             6231 ; 43   |#define CHAR    signed char         // cVarName
                             6232 ; 44   |#define USHORT  unsigned short      // usVarName
                             6233 ; 45   |#define SHORT   unsigned short      // sVarName
                             6234 ; 46   |#define WORD    unsigned int        // wVarName
                             6235 ; 47   |#define INT     signed int          // iVarName
                             6236 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6237 ; 49   |#define LONG    signed long         // lVarName
                             6238 ; 50   |#define BOOL    unsigned int        // bVarName
                             6239 ; 51   |#define FRACT   _fract              // frVarName
                             6240 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6241 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6242 ; 54   |#define FLOAT   float               // fVarName
                             6243 ; 55   |#define DBL     double              // dVarName
                             6244 ; 56   |#define ENUM    enum                // eVarName
                             6245 ; 57   |#define CMX     _complex            // cmxVarName
                             6246 ; 58   |typedef WORD UCS3;                   // 
                             6247 ; 59   |
                             6248 ; 60   |#define UINT16  unsigned short
                             6249 ; 61   |#define UINT8   unsigned char   
                             6250 ; 62   |#define UINT32  unsigned long
                             6251 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6252 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6253 ; 65   |#define WCHAR   UINT16
                             6254 ; 66   |
                             6255 ; 67   |//UINT128 is 16 bytes or 6 words
                             6256 ; 68   |typedef struct UINT128_3500 {   
                             6257 ; 69   |    int val[6];     
                             6258 ; 70   |} UINT128_3500;
                             6259 ; 71   |
                             6260 ; 72   |#define UINT128   UINT128_3500
                             6261 ; 73   |
                             6262 ; 74   |// Little endian word packed byte strings:   
                             6263 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6264 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6265 ; 77   |// Little endian word packed byte strings:   
                             6266 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6267 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6268 ; 80   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6269 ; 81   |// Declare Memory Spaces To Use When Coding
                             6270 ; 82   |// A. Sector Buffers
                             6271 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6272 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6273 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6274 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6275 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6276 ; 88   |// B. Media DDI Memory
                             6277 ; 89   |#define MEDIA_DDI_MEM _Y
                             6278 ; 90   |
                             6279 ; 91   |
                             6280 ; 92   |
                             6281 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6282 ; 94   |// Examples of circular pointers:
                             6283 ; 95   |//    INT CIRC cpiVarName
                             6284 ; 96   |//    DWORD CIRC cpdwVarName
                             6285 ; 97   |
                             6286 ; 98   |#define RETCODE INT                 // rcVarName
                             6287 ; 99   |
                             6288 ; 100  |// generic bitfield structure
                             6289 ; 101  |struct Bitfield {
                             6290 ; 102  |    unsigned int B0  :1;
                             6291 ; 103  |    unsigned int B1  :1;
                             6292 ; 104  |    unsigned int B2  :1;
                             6293 ; 105  |    unsigned int B3  :1;
                             6294 ; 106  |    unsigned int B4  :1;
                             6295 ; 107  |    unsigned int B5  :1;
                             6296 ; 108  |    unsigned int B6  :1;
                             6297 ; 109  |    unsigned int B7  :1;
                             6298 ; 110  |    unsigned int B8  :1;
                             6299 ; 111  |    unsigned int B9  :1;
                             6300 ; 112  |    unsigned int B10 :1;
                             6301 ; 113  |    unsigned int B11 :1;
                             6302 ; 114  |    unsigned int B12 :1;
                             6303 ; 115  |    unsigned int B13 :1;
                             6304 ; 116  |    unsigned int B14 :1;
                             6305 ; 117  |    unsigned int B15 :1;
                             6306 ; 118  |    unsigned int B16 :1;
                             6307 ; 119  |    unsigned int B17 :1;
                             6308 ; 120  |    unsigned int B18 :1;
                             6309 ; 121  |    unsigned int B19 :1;
                             6310 ; 122  |    unsigned int B20 :1;
                             6311 ; 123  |    unsigned int B21 :1;
                             6312 ; 124  |    unsigned int B22 :1;
                             6313 ; 125  |    unsigned int B23 :1;
                             6314 ; 126  |};
                             6315 ; 127  |
                             6316 ; 128  |union BitInt {
                             6317 ; 129  |        struct Bitfield B;
                             6318 ; 130  |        int        I;
                             6319 ; 131  |};
                             6320 ; 132  |
                             6321 ; 133  |#define MAX_MSG_LENGTH 10
                             6322 ; 134  |struct CMessage
                             6323 ; 135  |{
                             6324 ; 136  |        unsigned int m_uLength;
                             6325 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6326 ; 138  |};
                             6327 ; 139  |
                             6328 ; 140  |typedef struct {
                             6329 ; 141  |    WORD m_wLength;
                             6330 ; 142  |    WORD m_wMessage;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6331 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6332 ; 144  |} Message;
                             6333 ; 145  |
                             6334 ; 146  |struct MessageQueueDescriptor
                             6335 ; 147  |{
                             6336 ; 148  |        int *m_pBase;
                             6337 ; 149  |        int m_iModulo;
                             6338 ; 150  |        int m_iSize;
                             6339 ; 151  |        int *m_pHead;
                             6340 ; 152  |        int *m_pTail;
                             6341 ; 153  |};
                             6342 ; 154  |
                             6343 ; 155  |struct ModuleEntry
                             6344 ; 156  |{
                             6345 ; 157  |    int m_iSignaledEventMask;
                             6346 ; 158  |    int m_iWaitEventMask;
                             6347 ; 159  |    int m_iResourceOfCode;
                             6348 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6349 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             6350 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6351 ; 163  |    int m_uTimeOutHigh;
                             6352 ; 164  |    int m_uTimeOutLow;
                             6353 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6354 ; 166  |};
                             6355 ; 167  |
                             6356 ; 168  |union WaitMask{
                             6357 ; 169  |    struct B{
                             6358 ; 170  |        unsigned int m_bNone     :1;
                             6359 ; 171  |        unsigned int m_bMessage  :1;
                             6360 ; 172  |        unsigned int m_bTimer    :1;
                             6361 ; 173  |        unsigned int m_bButton   :1;
                             6362 ; 174  |    } B;
                             6363 ; 175  |    int I;
                             6364 ; 176  |} ;
                             6365 ; 177  |
                             6366 ; 178  |
                             6367 ; 179  |struct Button {
                             6368 ; 180  |        WORD wButtonEvent;
                             6369 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6370 ; 182  |};
                             6371 ; 183  |
                             6372 ; 184  |struct Message {
                             6373 ; 185  |        WORD wMsgLength;
                             6374 ; 186  |        WORD wMsgCommand;
                             6375 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6376 ; 188  |};
                             6377 ; 189  |
                             6378 ; 190  |union EventTypes {
                             6379 ; 191  |        struct CMessage msg;
                             6380 ; 192  |        struct Button Button ;
                             6381 ; 193  |        struct Message Message;
                             6382 ; 194  |};
                             6383 ; 195  |
                             6384 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6385 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6386 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6387 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6388 ; 200  |
                             6389 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6390 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6391 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6392 ; 204  |
                             6393 ; 205  |#if DEBUG
                             6394 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6395 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6396 ; 208  |#else 
                             6397 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             6398 ; 210  |#define DebugBuildAssert(x)    
                             6399 ; 211  |#endif
                             6400 ; 212  |
                             6401 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6402 ; 214  |//  #pragma asm
                             6403 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6404 ; 216  |//  #pragma endasm
                             6405 ; 217  |
                             6406 ; 218  |
                             6407 ; 219  |#ifdef COLOR_262K
                             6408 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             6409 ; 221  |#elif defined(COLOR_65K)
                             6410 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             6411 ; 223  |#else
                             6412 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             6413 ; 225  |#endif
                             6414 ; 226  |    
                             6415 ; 227  |#endif // #ifndef _TYPES_H
                             6416 
                             6418 
                             6419 ; 17   |#include "regsclkctrl.h"
                             6420 
                             6422 
                             6423 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             6424 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             6425 ; 3    |
                             6426 ; 4    |
                             6427 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             6428 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             6429 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             6430 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             6431 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             6432 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             6433 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             6434 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             6435 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             6436 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             6437 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             6438 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             6439 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             6440 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             6441 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             6442 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             6443 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             6444 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             6445 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             6446 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             6447 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             6448 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             6449 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             6450 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             6451 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6452 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             6453 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             6454 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             6455 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             6456 ; 34   |
                             6457 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             6458 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             6459 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             6460 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             6461 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             6462 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             6463 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             6464 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             6465 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             6466 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             6467 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             6468 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             6469 ; 47   |
                             6470 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             6471 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             6472 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             6473 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             6474 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             6475 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             6476 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             6477 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             6478 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             6479 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             6480 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             6481 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             6482 ; 60   |
                             6483 ; 61   |typedef union               
                             6484 ; 62   |{
                             6485 ; 63   |    struct
                             6486 ; 64   |    {
                             6487 ; 65   |        int CKRST       :1; // Clock Reset
                             6488 ; 66   |        int LTC         :1;
                             6489 ; 67   |        int PLLEN       :1;
                             6490 ; 68   |        int XTLEN       :1;
                             6491 ; 69   |        int FLB         :1;
                             6492 ; 70   |        unsigned ADIV   :3;
                             6493 ; 71   |        int CKSRC       :1;
                             6494 ; 72   |        unsigned DDIV   :3;
                             6495 ; 73   |        unsigned PDIV   :5;
                             6496 ; 74   |        int PWDN        :1;
                             6497 ; 75   |        int ACKEN       :1;
                             6498 ; 76   |        int LOCK        :1;
                             6499 ; 77   |        unsigned ADIV1  :3;
                             6500 ; 78   |        unsigned DDIV_MSB:1;
                             6501 ; 79   |    } B;
                             6502 ; 80   |
                             6503 ; 81   |    int I;
                             6504 ; 82   |    unsigned int U;
                             6505 ; 83   |
                             6506 ; 84   |} ccr_type;
                             6507 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             6508 ; 86   |
                             6509 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             6510 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             6511 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             6512 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             6513 ; 91   |#define HW_RCR_IRQA_BITPOS 8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6514 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             6515 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             6516 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             6517 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             6518 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             6519 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             6520 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             6521 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             6522 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             6523 ; 101  |
                             6524 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             6525 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             6526 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             6527 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             6528 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             6529 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             6530 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             6531 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             6532 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             6533 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             6534 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             6535 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             6536 ; 114  |
                             6537 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             6538 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             6539 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             6540 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             6541 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             6542 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             6543 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             6544 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             6545 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             6546 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             6547 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             6548 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             6549 ; 127  |
                             6550 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             6551 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             6552 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             6553 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             6554 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             6555 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             6556 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             6557 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             6558 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             6559 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             6560 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             6561 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             6562 ; 140  |
                             6563 ; 141  |typedef union               
                             6564 ; 142  |{
                             6565 ; 143  |    struct
                             6566 ; 144  |   {
                             6567 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             6568 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             6569 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             6570 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             6571 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             6572 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             6573 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             6574 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             6575 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6576 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             6577 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             6578 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             6579 ; 157  |    } B;
                             6580 ; 158  |
                             6581 ; 159  |    int I;
                             6582 ; 160  |    unsigned int U;
                             6583 ; 161  |
                             6584 ; 162  |} rcr_type;
                             6585 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             6586 ; 164  |
                             6587 ; 165  |
                             6588 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             6589 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             6590 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             6591 ; 169  |
                             6592 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             6593 ; 171  |
                             6594 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             6595 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             6596 ; 174  |typedef union               
                             6597 ; 175  |{
                             6598 ; 176  |    struct
                             6599 ; 177  |   {
                             6600 ; 178  |        int LOW;
                             6601 ; 179  |    } B;
                             6602 ; 180  |
                             6603 ; 181  |    int I;
                             6604 ; 182  |    unsigned int U;
                             6605 ; 183  |
                             6606 ; 184  |} dclkcntl_type;
                             6607 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             6608 ; 186  |
                             6609 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             6610 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             6611 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             6612 ; 190  |
                             6613 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             6614 ; 192  |
                             6615 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                             6616 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             6617 ; 195  |typedef union               
                             6618 ; 196  |{
                             6619 ; 197  |    struct
                             6620 ; 198  |   {
                             6621 ; 199  |        int HIGH;
                             6622 ; 200  |    } B;
                             6623 ; 201  |
                             6624 ; 202  |    int I;
                             6625 ; 203  |    unsigned int U;
                             6626 ; 204  |
                             6627 ; 205  |} dclkcntu_type;
                             6628 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             6629 ; 207  |
                             6630 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             6631 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             6632 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             6633 ; 211  |
                             6634 ; 212  |// Clock count register (lower)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6635 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             6636 ; 214  |// Clock count register (upper)
                             6637 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             6638 ; 216  |// Cycle steal count register
                             6639 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             6640 ; 218  |
                             6641 ; 219  |#endif
                             6642 ; 220  |
                             6643 ; 221  |
                             6644 
                             6646 
                             6647 ; 18   |#include "regscore.h"
                             6648 
                             6650 
                             6651 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             6652 ; 2    |#define __REGS_STATUS_INC 1
                             6653 ; 3    |
                             6654 ; 4    |
                             6655 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             6656 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             6657 ; 7    |#define HW_OMR_MA_BITPOS 0
                             6658 ; 8    |#define HW_OMR_MB_BITPOS 1
                             6659 ; 9    |#define HW_OMR_DE_BITPOS 2
                             6660 ; 10   |#define HW_OMR_YE_BITPOS 3
                             6661 ; 11   |#define HW_OMR_MC_BITPOS 4
                             6662 ; 12   |#define HW_OMR_SD_BITPOS 6
                             6663 ; 13   |
                             6664 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             6665 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             6666 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             6667 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             6668 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             6669 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             6670 ; 20   |
                             6671 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             6672 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             6673 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             6674 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             6675 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             6676 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             6677 ; 27   |
                             6678 ; 28   |
                             6679 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             6680 ; 30   |//  Status Register (HW_SR) Bit Positions
                             6681 ; 31   |#define HW_SR_C_BITPOS 0
                             6682 ; 32   |#define HW_SR_O_BITPOS 1
                             6683 ; 33   |#define HW_SR_Z_BITPOS 2
                             6684 ; 34   |#define HW_SR_N_BITPOS 3
                             6685 ; 35   |#define HW_SR_U_BITPOS 4
                             6686 ; 36   |#define HW_SR_E_BITPOS 5
                             6687 ; 37   |#define HW_SR_L_BITPOS 6
                             6688 ; 38   |#define HW_SR_IM_BITPOS 8
                             6689 ; 39   |#define HW_SR_IM0_BITPOS 8
                             6690 ; 40   |#define HW_SR_IM1_BITPOS 9
                             6691 ; 41   |#define HW_SR_SM_BITPOS 10
                             6692 ; 42   |#define HW_SR_SM0_BITPOS 10
                             6693 ; 43   |#define HW_SR_SM1_BITPOS 11
                             6694 ; 44   |#define HW_SR_TM_BITPOS 13
                             6695 ; 45   |#define HW_SR_DP_BITPOS 14
                             6696 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             6697 ; 47   |
                             6698 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6699 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             6700 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             6701 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             6702 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             6703 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             6704 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             6705 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             6706 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             6707 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             6708 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             6709 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             6710 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             6711 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             6712 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             6713 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             6714 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             6715 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             6716 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             6717 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             6718 ; 68   |
                             6719 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             6720 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             6721 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             6722 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             6723 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             6724 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             6725 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             6726 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             6727 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             6728 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             6729 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             6730 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             6731 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             6732 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             6733 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             6734 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             6735 ; 85   |
                             6736 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             6737 ; 87   |//  RAM/ROM Config Register Bit Positions
                             6738 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             6739 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             6740 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             6741 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             6742 ; 92   |#endif
                             6743 ; 93   |
                             6744 ; 94   |
                             6745 
                             6747 
                             6748 ; 19   |#include "regscodec.h"
                             6749 
                             6751 
                             6752 ; 1    |#if !(defined(regscodecinc))
                             6753 ; 2    |#define regscodecinc 1
                             6754 ; 3    |
                             6755 ; 4    |
                             6756 ; 5    |
                             6757 ; 6    |#include "types.h"
                             6758 
                             6760 
                             6761 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6762 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6763 ; 3    |//
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6764 ; 4    |// Filename: types.h
                             6765 ; 5    |// Description: Standard data types
                             6766 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6767 ; 7    |
                             6768 ; 8    |#ifndef _TYPES_H
                             6769 ; 9    |#define _TYPES_H
                             6770 ; 10   |
                             6771 ; 11   |// TODO:  move this outta here!
                             6772 ; 12   |#if !defined(NOERROR)
                             6773 ; 13   |#define NOERROR 0
                             6774 ; 14   |#define SUCCESS 0
                             6775 ; 15   |#endif 
                             6776 ; 16   |#if !defined(SUCCESS)
                             6777 ; 17   |#define SUCCESS  0
                             6778 ; 18   |#endif
                             6779 ; 19   |#if !defined(ERROR)
                             6780 ; 20   |#define ERROR   -1
                             6781 ; 21   |#endif
                             6782 ; 22   |#if !defined(FALSE)
                             6783 ; 23   |#define FALSE 0
                             6784 ; 24   |#endif
                             6785 ; 25   |#if !defined(TRUE)
                             6786 ; 26   |#define TRUE  1
                             6787 ; 27   |#endif
                             6788 ; 28   |
                             6789 ; 29   |#if !defined(NULL)
                             6790 ; 30   |#define NULL 0
                             6791 ; 31   |#endif
                             6792 ; 32   |
                             6793 ; 33   |#define MAX_INT     0x7FFFFF
                             6794 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6795 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6796 ; 36   |#define MAX_ULONG   (-1) 
                             6797 ; 37   |
                             6798 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6799 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6800 ; 40   |
                             6801 ; 41   |
                             6802 ; 42   |#define BYTE    unsigned char       // btVarName
                             6803 ; 43   |#define CHAR    signed char         // cVarName
                             6804 ; 44   |#define USHORT  unsigned short      // usVarName
                             6805 ; 45   |#define SHORT   unsigned short      // sVarName
                             6806 ; 46   |#define WORD    unsigned int        // wVarName
                             6807 ; 47   |#define INT     signed int          // iVarName
                             6808 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6809 ; 49   |#define LONG    signed long         // lVarName
                             6810 ; 50   |#define BOOL    unsigned int        // bVarName
                             6811 ; 51   |#define FRACT   _fract              // frVarName
                             6812 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6813 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6814 ; 54   |#define FLOAT   float               // fVarName
                             6815 ; 55   |#define DBL     double              // dVarName
                             6816 ; 56   |#define ENUM    enum                // eVarName
                             6817 ; 57   |#define CMX     _complex            // cmxVarName
                             6818 ; 58   |typedef WORD UCS3;                   // 
                             6819 ; 59   |
                             6820 ; 60   |#define UINT16  unsigned short
                             6821 ; 61   |#define UINT8   unsigned char   
                             6822 ; 62   |#define UINT32  unsigned long
                             6823 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6824 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6825 ; 65   |#define WCHAR   UINT16
                             6826 ; 66   |
                             6827 ; 67   |//UINT128 is 16 bytes or 6 words
                             6828 ; 68   |typedef struct UINT128_3500 {   
                             6829 ; 69   |    int val[6];     
                             6830 ; 70   |} UINT128_3500;
                             6831 ; 71   |
                             6832 ; 72   |#define UINT128   UINT128_3500
                             6833 ; 73   |
                             6834 ; 74   |// Little endian word packed byte strings:   
                             6835 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6836 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6837 ; 77   |// Little endian word packed byte strings:   
                             6838 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6839 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6840 ; 80   |
                             6841 ; 81   |// Declare Memory Spaces To Use When Coding
                             6842 ; 82   |// A. Sector Buffers
                             6843 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6844 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6845 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6846 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6847 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6848 ; 88   |// B. Media DDI Memory
                             6849 ; 89   |#define MEDIA_DDI_MEM _Y
                             6850 ; 90   |
                             6851 ; 91   |
                             6852 ; 92   |
                             6853 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6854 ; 94   |// Examples of circular pointers:
                             6855 ; 95   |//    INT CIRC cpiVarName
                             6856 ; 96   |//    DWORD CIRC cpdwVarName
                             6857 ; 97   |
                             6858 ; 98   |#define RETCODE INT                 // rcVarName
                             6859 ; 99   |
                             6860 ; 100  |// generic bitfield structure
                             6861 ; 101  |struct Bitfield {
                             6862 ; 102  |    unsigned int B0  :1;
                             6863 ; 103  |    unsigned int B1  :1;
                             6864 ; 104  |    unsigned int B2  :1;
                             6865 ; 105  |    unsigned int B3  :1;
                             6866 ; 106  |    unsigned int B4  :1;
                             6867 ; 107  |    unsigned int B5  :1;
                             6868 ; 108  |    unsigned int B6  :1;
                             6869 ; 109  |    unsigned int B7  :1;
                             6870 ; 110  |    unsigned int B8  :1;
                             6871 ; 111  |    unsigned int B9  :1;
                             6872 ; 112  |    unsigned int B10 :1;
                             6873 ; 113  |    unsigned int B11 :1;
                             6874 ; 114  |    unsigned int B12 :1;
                             6875 ; 115  |    unsigned int B13 :1;
                             6876 ; 116  |    unsigned int B14 :1;
                             6877 ; 117  |    unsigned int B15 :1;
                             6878 ; 118  |    unsigned int B16 :1;
                             6879 ; 119  |    unsigned int B17 :1;
                             6880 ; 120  |    unsigned int B18 :1;
                             6881 ; 121  |    unsigned int B19 :1;
                             6882 ; 122  |    unsigned int B20 :1;
                             6883 ; 123  |    unsigned int B21 :1;
                             6884 ; 124  |    unsigned int B22 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6885 ; 125  |    unsigned int B23 :1;
                             6886 ; 126  |};
                             6887 ; 127  |
                             6888 ; 128  |union BitInt {
                             6889 ; 129  |        struct Bitfield B;
                             6890 ; 130  |        int        I;
                             6891 ; 131  |};
                             6892 ; 132  |
                             6893 ; 133  |#define MAX_MSG_LENGTH 10
                             6894 ; 134  |struct CMessage
                             6895 ; 135  |{
                             6896 ; 136  |        unsigned int m_uLength;
                             6897 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6898 ; 138  |};
                             6899 ; 139  |
                             6900 ; 140  |typedef struct {
                             6901 ; 141  |    WORD m_wLength;
                             6902 ; 142  |    WORD m_wMessage;
                             6903 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6904 ; 144  |} Message;
                             6905 ; 145  |
                             6906 ; 146  |struct MessageQueueDescriptor
                             6907 ; 147  |{
                             6908 ; 148  |        int *m_pBase;
                             6909 ; 149  |        int m_iModulo;
                             6910 ; 150  |        int m_iSize;
                             6911 ; 151  |        int *m_pHead;
                             6912 ; 152  |        int *m_pTail;
                             6913 ; 153  |};
                             6914 ; 154  |
                             6915 ; 155  |struct ModuleEntry
                             6916 ; 156  |{
                             6917 ; 157  |    int m_iSignaledEventMask;
                             6918 ; 158  |    int m_iWaitEventMask;
                             6919 ; 159  |    int m_iResourceOfCode;
                             6920 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6921 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             6922 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6923 ; 163  |    int m_uTimeOutHigh;
                             6924 ; 164  |    int m_uTimeOutLow;
                             6925 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6926 ; 166  |};
                             6927 ; 167  |
                             6928 ; 168  |union WaitMask{
                             6929 ; 169  |    struct B{
                             6930 ; 170  |        unsigned int m_bNone     :1;
                             6931 ; 171  |        unsigned int m_bMessage  :1;
                             6932 ; 172  |        unsigned int m_bTimer    :1;
                             6933 ; 173  |        unsigned int m_bButton   :1;
                             6934 ; 174  |    } B;
                             6935 ; 175  |    int I;
                             6936 ; 176  |} ;
                             6937 ; 177  |
                             6938 ; 178  |
                             6939 ; 179  |struct Button {
                             6940 ; 180  |        WORD wButtonEvent;
                             6941 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6942 ; 182  |};
                             6943 ; 183  |
                             6944 ; 184  |struct Message {
                             6945 ; 185  |        WORD wMsgLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6946 ; 186  |        WORD wMsgCommand;
                             6947 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6948 ; 188  |};
                             6949 ; 189  |
                             6950 ; 190  |union EventTypes {
                             6951 ; 191  |        struct CMessage msg;
                             6952 ; 192  |        struct Button Button ;
                             6953 ; 193  |        struct Message Message;
                             6954 ; 194  |};
                             6955 ; 195  |
                             6956 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6957 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6958 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6959 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6960 ; 200  |
                             6961 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6962 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6963 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6964 ; 204  |
                             6965 ; 205  |#if DEBUG
                             6966 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6967 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6968 ; 208  |#else 
                             6969 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             6970 ; 210  |#define DebugBuildAssert(x)    
                             6971 ; 211  |#endif
                             6972 ; 212  |
                             6973 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6974 ; 214  |//  #pragma asm
                             6975 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6976 ; 216  |//  #pragma endasm
                             6977 ; 217  |
                             6978 ; 218  |
                             6979 ; 219  |#ifdef COLOR_262K
                             6980 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             6981 ; 221  |#elif defined(COLOR_65K)
                             6982 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             6983 ; 223  |#else
                             6984 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             6985 ; 225  |#endif
                             6986 ; 226  |    
                             6987 ; 227  |#endif // #ifndef _TYPES_H
                             6988 
                             6990 
                             6991 ; 7    |
                             6992 ; 8    |
                             6993 ; 9    |
                             6994 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             6995 ; 11   |
                             6996 ; 12   |//   SYSTEM STMP Registers 
                             6997 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             6998 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             6999 ; 15   |
                             7000 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             7001 ; 17   |
                             7002 ; 18   |
                             7003 ; 19   |
                             7004 ; 20   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7005 ; 21   |
                             7006 ; 22   |
                             7007 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             7008 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             7009 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             7010 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             7011 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             7012 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             7013 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             7014 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             7015 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             7016 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             7017 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             7018 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             7019 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             7020 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             7021 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             7022 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             7023 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             7024 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             7025 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             7026 ; 42   |
                             7027 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             7028 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             7029 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             7030 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             7031 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             7032 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             7033 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             7034 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             7035 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             7036 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             7037 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             7038 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             7039 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             7040 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             7041 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             7042 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             7043 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             7044 ; 60   |
                             7045 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             7046 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             7047 ; 63   |
                             7048 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7049 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7050 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7051 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7052 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7053 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7054 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7055 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             7056 ; 72   |
                             7057 ; 73   |#if defined(CAPLESS_HP)
                             7058 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             7059 ; 75   |#else 
                             7060 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             7061 ; 77   |#endif
                             7062 ; 78   |
                             7063 ; 79   |// Headphone control register
                             7064 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             7065 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             7066 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7067 ; 83   |typedef union               
                             7068 ; 84   |{
                             7069 ; 85   |    struct {
                             7070 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             7071 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             7072 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             7073 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             7074 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             7075 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             7076 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             7077 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             7078 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             7079 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             7080 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             7081 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             7082 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             7083 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             7084 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             7085 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             7086 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             7087 ; 103  |    } B;
                             7088 ; 104  |    int I;
                             7089 ; 105  |    unsigned int U;
                             7090 ; 106  |} hpctrl_type;
                             7091 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             7092 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             7093 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             7094 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             7095 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             7096 ; 112  |
                             7097 ; 113  |
                             7098 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             7099 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             7100 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             7101 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             7102 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             7103 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             7104 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             7105 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             7106 ; 122  |
                             7107 ; 123  |
                             7108 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             7109 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             7110 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             7111 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             7112 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             7113 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             7114 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             7115 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             7116 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             7117 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             7118 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             7119 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             7120 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             7121 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             7122 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             7123 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             7124 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             7125 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             7126 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             7127 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             7128 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7129 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             7130 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             7131 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             7132 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             7133 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             7134 ; 150  |
                             7135 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             7136 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             7137 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             7138 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             7139 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             7140 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             7141 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             7142 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             7143 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             7144 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             7145 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             7146 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             7147 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             7148 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             7149 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             7150 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             7151 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             7152 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             7153 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             7154 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             7155 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             7156 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             7157 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             7158 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             7159 ; 175  |
                             7160 ; 176  |
                             7161 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             7162 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             7163 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             7164 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             7165 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             7166 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             7167 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             7168 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             7169 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             7170 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             7171 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             7172 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             7173 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             7174 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             7175 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             7176 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             7177 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             7178 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             7179 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             7180 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             7181 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             7182 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             7183 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             7184 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             7185 ; 201  |
                             7186 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             7187 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             7188 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             7189 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             7190 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7191 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             7192 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             7193 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             7194 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             7195 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             7196 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             7197 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             7198 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             7199 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             7200 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             7201 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             7202 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             7203 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             7204 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             7205 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             7206 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             7207 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             7208 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             7209 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             7210 ; 226  |
                             7211 ; 227  |typedef union               
                             7212 ; 228  |{
                             7213 ; 229  |    struct {
                             7214 ; 230  |        int INV_USB_CLK            : 1;
                             7215 ; 231  |        int USB_DFF_BYPASS         : 1;
                             7216 ; 232  |        int HOLD_GND               : 1;
                             7217 ; 233  |        int ACKI                   : 1;
                             7218 ; 234  |        int ASD2X                  : 1;
                             7219 ; 235  |        int PCPCU                  : 1;
                             7220 ; 236  |        int PCPCD                  : 1;
                             7221 ; 237  |        int DCKI                   : 1;
                             7222 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             7223 ; 239  |        int PSRN                   : 1;
                             7224 ; 240  |        int FX2                    : 1;
                             7225 ; 241  |        int VCOS                   : 1;
                             7226 ; 242  |        int XBCO                   : 1;
                             7227 ; 243  |        int XBGC                   : 1;
                             7228 ; 244  |        int ADTHD                  : 1;
                             7229 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             7230 ; 246  |        int PWDADC                 : 1;
                             7231 ; 247  |        int MICBIAS1               : 1;
                             7232 ; 248  |        int EZD                    : 1;
                             7233 ; 249  |        int DZCDA                  : 1;
                             7234 ; 250  |        int DZCFM                  : 1;
                             7235 ; 251  |        int DZCLI                  : 1;
                             7236 ; 252  |        int DZCMI                  : 1;
                             7237 ; 253  |        int DZCMA                  : 1;
                             7238 ; 254  |    } B;
                             7239 ; 255  |    int I;
                             7240 ; 256  |    unsigned int U;
                             7241 ; 257  |} mix_tbr_type;
                             7242 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             7243 ; 259  |
                             7244 ; 260  |
                             7245 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             7246 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             7247 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             7248 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             7249 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             7250 ; 266  |
                             7251 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             7252 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7253 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             7254 ; 270  |
                             7255 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             7256 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             7257 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             7258 ; 274  |
                             7259 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             7260 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             7261 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             7262 ; 278  |
                             7263 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             7264 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             7265 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             7266 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             7267 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             7268 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             7269 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             7270 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             7271 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             7272 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             7273 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             7274 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             7275 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             7276 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             7277 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             7278 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             7279 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             7280 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             7281 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             7282 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             7283 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             7284 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             7285 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             7286 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             7287 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             7288 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             7289 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             7290 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             7291 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             7292 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             7293 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             7294 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             7295 ; 311  |
                             7296 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             7297 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             7298 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             7299 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             7300 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             7301 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             7302 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             7303 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             7304 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             7305 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             7306 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             7307 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             7308 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             7309 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             7310 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             7311 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             7312 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             7313 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             7314 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7315 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             7316 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             7317 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             7318 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             7319 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             7320 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             7321 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             7322 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             7323 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             7324 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             7325 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             7326 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             7327 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             7328 ; 344  |
                             7329 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             7330 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             7331 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             7332 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             7333 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             7334 ; 350  |
                             7335 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             7336 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             7337 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             7338 ; 354  |
                             7339 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             7340 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             7341 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             7342 ; 358  |
                             7343 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             7344 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             7345 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             7346 ; 362  |
                             7347 ; 363  |
                             7348 ; 364  |typedef union               
                             7349 ; 365  |{
                             7350 ; 366  |    struct
                             7351 ; 367  |    {
                             7352 ; 368  |        unsigned MR :5;
                             7353 ; 369  |        int         :3;
                             7354 ; 370  |        unsigned ML :5;
                             7355 ; 371  |        int         :2;
                             7356 ; 372  |        int MUTE    :1;
                             7357 ; 373  |    } B;
                             7358 ; 374  |    int I;
                             7359 ; 375  |    unsigned int U;
                             7360 ; 376  |} mix_mastervr_type;
                             7361 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             7362 ; 378  |
                             7363 ; 379  |
                             7364 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             7365 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             7366 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             7367 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             7368 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             7369 ; 385  |
                             7370 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             7371 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             7372 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             7373 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             7374 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             7375 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             7376 ; 392  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7377 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             7378 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             7379 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             7380 ; 396  |
                             7381 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             7382 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             7383 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             7384 ; 400  |
                             7385 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             7386 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             7387 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             7388 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             7389 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             7390 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             7391 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             7392 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             7393 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             7394 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             7395 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             7396 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             7397 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             7398 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             7399 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             7400 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             7401 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             7402 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             7403 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             7404 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             7405 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             7406 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             7407 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             7408 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             7409 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             7410 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             7411 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             7412 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             7413 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             7414 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             7415 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             7416 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             7417 ; 433  |
                             7418 ; 434  |typedef union               
                             7419 ; 435  |{
                             7420 ; 436  |    struct {
                             7421 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             7422 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             7423 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             7424 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             7425 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             7426 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             7427 ; 443  |    } B;
                             7428 ; 444  |    int I;
                             7429 ; 445  |    unsigned int U;
                             7430 ; 446  |} mix_micinvr_type;
                             7431 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             7432 ; 448  |
                             7433 ; 449  |
                             7434 ; 450  |
                             7435 ; 451  |
                             7436 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             7437 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             7438 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7439 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             7440 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             7441 ; 457  |
                             7442 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             7443 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             7444 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             7445 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             7446 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             7447 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             7448 ; 464  |
                             7449 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             7450 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             7451 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             7452 ; 468  |
                             7453 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             7454 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             7455 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             7456 ; 472  |
                             7457 ; 473  |typedef union               
                             7458 ; 474  |{
                             7459 ; 475  |    struct {
                             7460 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             7461 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             7462 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             7463 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             7464 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             7465 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             7466 ; 482  |    } B;
                             7467 ; 483  |    int I;
                             7468 ; 484  |    unsigned int U;
                             7469 ; 485  |} mix_line1invr_type;
                             7470 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             7471 ; 487  |
                             7472 ; 488  |
                             7473 ; 489  |
                             7474 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             7475 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             7476 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             7477 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             7478 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             7479 ; 495  |
                             7480 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             7481 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             7482 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             7483 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             7484 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             7485 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             7486 ; 502  |
                             7487 ; 503  |
                             7488 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             7489 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             7490 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             7491 ; 507  |
                             7492 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             7493 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             7494 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             7495 ; 511  |
                             7496 ; 512  |typedef union               
                             7497 ; 513  |{
                             7498 ; 514  |    struct {
                             7499 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             7500 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7501 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             7502 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             7503 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             7504 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             7505 ; 521  |    } B;
                             7506 ; 522  |    int I;
                             7507 ; 523  |    unsigned int U;
                             7508 ; 524  |} mix_line2invr_type;
                             7509 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             7510 ; 526  |
                             7511 ; 527  |
                             7512 ; 528  |
                             7513 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             7514 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             7515 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             7516 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             7517 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             7518 ; 534  |
                             7519 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             7520 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             7521 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             7522 ; 538  |
                             7523 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             7524 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             7525 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             7526 ; 542  |
                             7527 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             7528 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             7529 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             7530 ; 546  |
                             7531 ; 547  |typedef union               
                             7532 ; 548  |{
                             7533 ; 549  |    struct {
                             7534 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             7535 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             7536 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             7537 ; 553  |    } B;
                             7538 ; 554  |    int I;
                             7539 ; 555  |    unsigned int U;
                             7540 ; 556  |} mix_dacinvr_type;
                             7541 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             7542 ; 558  |
                             7543 ; 559  |
                             7544 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             7545 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             7546 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             7547 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             7548 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             7549 ; 565  |
                             7550 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             7551 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             7552 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             7553 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             7554 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             7555 ; 571  |
                             7556 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             7557 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             7558 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             7559 ; 575  |
                             7560 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             7561 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             7562 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7563 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             7564 ; 580  |
                             7565 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             7566 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             7567 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             7568 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             7569 ; 585  |
                             7570 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             7571 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             7572 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             7573 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             7574 ; 590  |
                             7575 ; 591  |typedef union               
                             7576 ; 592  |{
                             7577 ; 593  |    struct {
                             7578 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             7579 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             7580 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             7581 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             7582 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             7583 ; 599  |    } B;
                             7584 ; 600  |    int I;
                             7585 ; 601  |    unsigned int U;
                             7586 ; 602  |} mix_recselr_type;
                             7587 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             7588 ; 604  |
                             7589 ; 605  |
                             7590 ; 606  |
                             7591 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             7592 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             7593 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             7594 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             7595 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             7596 ; 612  |
                             7597 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             7598 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             7599 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             7600 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             7601 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             7602 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             7603 ; 619  |
                             7604 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             7605 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             7606 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             7607 ; 623  |
                             7608 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             7609 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             7610 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             7611 ; 627  |
                             7612 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             7613 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             7614 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             7615 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             7616 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             7617 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             7618 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             7619 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             7620 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             7621 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             7622 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             7623 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7624 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             7625 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             7626 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             7627 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             7628 ; 644  |
                             7629 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             7630 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             7631 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             7632 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             7633 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             7634 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             7635 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             7636 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             7637 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             7638 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             7639 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             7640 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             7641 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             7642 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             7643 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             7644 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             7645 ; 661  |
                             7646 ; 662  |typedef union               
                             7647 ; 663  |{
                             7648 ; 664  |    struct {
                             7649 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             7650 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             7651 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             7652 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             7653 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             7654 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             7655 ; 671  |    } B;
                             7656 ; 672  |    int I;
                             7657 ; 673  |    unsigned int U;
                             7658 ; 674  |} mix_adcgainr_type;
                             7659 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             7660 ; 676  |
                             7661 ; 677  |
                             7662 ; 678  |
                             7663 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             7664 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             7665 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             7666 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             7667 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             7668 ; 684  |
                             7669 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             7670 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             7671 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             7672 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             7673 ; 689  |
                             7674 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             7675 ; 691  |
                             7676 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             7677 ; 693  |
                             7678 ; 694  |typedef union               
                             7679 ; 695  |{
                             7680 ; 696  |    struct {
                             7681 ; 697  |                int                     : 9;
                             7682 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             7683 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             7684 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             7685 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7686 ; 702  |    } B;
                             7687 ; 703  |    int I;
                             7688 ; 704  |    unsigned int U;
                             7689 ; 705  |} mix_pwrdnr_type;
                             7690 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             7691 ; 707  |
                             7692 ; 708  |
                             7693 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             7694 ; 710  |
                             7695 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             7696 ; 712  |
                             7697 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             7698 ; 714  |
                             7699 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             7700 ; 716  |
                             7701 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             7702 ; 718  |
                             7703 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             7704 ; 720  |
                             7705 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             7706 ; 722  |
                             7707 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             7708 ; 724  |
                             7709 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             7710 ; 726  |
                             7711 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             7712 ; 728  |
                             7713 ; 729  |
                             7714 ; 730  |
                             7715 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             7716 ; 732  |
                             7717 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             7718 ; 734  |
                             7719 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             7720 ; 736  |
                             7721 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             7722 ; 738  |
                             7723 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             7724 ; 740  |
                             7725 ; 741  |
                             7726 ; 742  |
                             7727 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             7728 ; 744  |
                             7729 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             7730 ; 746  |
                             7731 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             7732 ; 748  |
                             7733 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             7734 ; 750  |
                             7735 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
                             7736 ; 752  |
                             7737 ; 753  |
                             7738 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             7739 ; 755  |
                             7740 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             7741 ; 757  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7742 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             7743 ; 759  |
                             7744 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             7745 ; 761  |
                             7746 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             7747 ; 763  |
                             7748 ; 764  |
                             7749 ; 765  |typedef union               
                             7750 ; 766  |{
                             7751 ; 767  |    struct {
                             7752 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             7753 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             7754 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             7755 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             7756 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             7757 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             7758 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             7759 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             7760 ; 776  |    } B;
                             7761 ; 777  |    int I;
                             7762 ; 778  |    unsigned int U;
                             7763 ; 779  |} mix_test_type;
                             7764 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             7765 ; 781  |
                             7766 ; 782  |
                             7767 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             7768 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             7769 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             7770 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             7771 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             7772 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             7773 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             7774 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             7775 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             7776 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             7777 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             7778 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             7779 ; 795  |
                             7780 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             7781 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             7782 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             7783 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             7784 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             7785 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             7786 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             7787 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             7788 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             7789 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             7790 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             7791 ; 807  |
                             7792 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             7793 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
                             7794 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             7795 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             7796 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7797 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             7798 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             7799 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             7800 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             7801 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             7802 ; 818  |
                             7803 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             7804 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             7805 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             7806 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             7807 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             7808 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             7809 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             7810 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             7811 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             7812 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             7813 ; 829  |
                             7814 ; 830  |typedef union               
                             7815 ; 831  |{
                             7816 ; 832  |    struct {
                             7817 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             7818 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             7819 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             7820 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             7821 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             7822 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             7823 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             7824 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             7825 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             7826 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             7827 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             7828 ; 844  |    } B;
                             7829 ; 845  |    int I;
                             7830 ; 846  |    unsigned int U;
                             7831 ; 847  |} ref_ctrl_type;
                             7832 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             7833 ; 849  |
                             7834 ; 850  |
                             7835 ; 851  |
                             7836 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             7837 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             7838 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             7839 ; 855  |//////  DAC Registers
                             7840 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             7841 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             7842 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             7843 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             7844 ; 860  |
                             7845 ; 861  |
                             7846 ; 862  |
                             7847 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             7848 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             7849 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             7850 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             7851 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             7852 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             7853 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7854 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             7855 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             7856 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             7857 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             7858 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             7859 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             7860 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             7861 ; 877  |
                             7862 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             7863 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             7864 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             7865 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             7866 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             7867 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             7868 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             7869 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             7870 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             7871 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             7872 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             7873 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             7874 ; 890  |
                             7875 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             7876 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             7877 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             7878 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             7879 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             7880 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             7881 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             7882 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             7883 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             7884 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             7885 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             7886 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             7887 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             7888 ; 904  |
                             7889 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             7890 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             7891 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             7892 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             7893 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             7894 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             7895 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             7896 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             7897 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             7898 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             7899 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             7900 ; 916  |
                             7901 ; 917  |
                             7902 ; 918  |typedef union               
                             7903 ; 919  |{
                             7904 ; 920  |    struct {
                             7905 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             7906 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             7907 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             7908 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             7909 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             7910 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             7911 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             7912 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             7913 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             7914 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             7915 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7916 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             7917 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             7918 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             7919 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             7920 ; 936  |    } B;
                             7921 ; 937  |    int I;
                             7922 ; 938  |    unsigned int U;
                             7923 ; 939  |} dac_csr_type;
                             7924 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             7925 ; 941  |
                             7926 ; 942  |
                             7927 ; 943  |
                             7928 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             7929 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             7930 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             7931 ; 947  |
                             7932 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             7933 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             7934 ; 950  |
                             7935 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             7936 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             7937 ; 953  |
                             7938 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             7939 ; 955  |
                             7940 ; 956  |typedef union               
                             7941 ; 957  |{
                             7942 ; 958  |    struct {
                             7943 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             7944 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             7945 ; 961  |    } B;
                             7946 ; 962  |    int I;
                             7947 ; 963  |    unsigned int U;
                             7948 ; 964  |} dac_srr_type;
                             7949 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             7950 ; 966  |
                             7951 ; 967  |
                             7952 ; 968  |
                             7953 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             7954 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             7955 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             7956 ; 972  |
                             7957 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             7958 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             7959 ; 975  |
                             7960 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             7961 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             7962 ; 978  |
                             7963 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             7964 ; 980  |
                             7965 ; 981  |typedef union               
                             7966 ; 982  |{
                             7967 ; 983  |    struct {
                             7968 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             7969 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             7970 ; 986  |    } B;
                             7971 ; 987  |    int I;
                             7972 ; 988  |    unsigned int U;
                             7973 ; 989  |} dac_wcr_type;
                             7974 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             7975 ; 991  |
                             7976 ; 992  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7977 ; 993  |
                             7978 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             7979 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             7980 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             7981 ; 997  |
                             7982 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             7983 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             7984 ; 1000 |
                             7985 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             7986 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             7987 ; 1003 |
                             7988 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             7989 ; 1005 |
                             7990 ; 1006 |typedef union               
                             7991 ; 1007 |{
                             7992 ; 1008 |    struct {
                             7993 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             7994 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             7995 ; 1011 |    } B;
                             7996 ; 1012 |    int I;
                             7997 ; 1013 |    unsigned int U;
                             7998 ; 1014 |} dac_cpr_type;
                             7999 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             8000 ; 1016 |
                             8001 ; 1017 |
                             8002 ; 1018 |
                             8003 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             8004 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             8005 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             8006 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             8007 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             8008 ; 1024 |
                             8009 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             8010 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             8011 ; 1027 |
                             8012 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             8013 ; 1029 |
                             8014 ; 1030 |typedef union               
                             8015 ; 1031 |{
                             8016 ; 1032 |    struct {
                             8017 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             8018 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             8019 ; 1035 |    } B;
                             8020 ; 1036 |    int I;
                             8021 ; 1037 |    unsigned int U;
                             8022 ; 1038 |} dac_mr_type;
                             8023 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             8024 ; 1040 |
                             8025 ; 1041 |
                             8026 ; 1042 |
                             8027 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             8028 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             8029 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             8030 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             8031 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             8032 ; 1048 |
                             8033 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             8034 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             8035 ; 1051 |
                             8036 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8037 ; 1053 |
                             8038 ; 1054 |typedef union               
                             8039 ; 1055 |{
                             8040 ; 1056 |    struct {
                             8041 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             8042 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             8043 ; 1059 |    } B;
                             8044 ; 1060 |    int I;
                             8045 ; 1061 |    unsigned int U;
                             8046 ; 1062 |} dac_bar_type;
                             8047 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             8048 ; 1064 |
                             8049 ; 1065 |
                             8050 ; 1066 |
                             8051 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             8052 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             8053 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             8054 ; 1070 |
                             8055 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             8056 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             8057 ; 1073 |
                             8058 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             8059 ; 1075 |
                             8060 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             8061 ; 1077 |
                             8062 ; 1078 |typedef union               
                             8063 ; 1079 |{
                             8064 ; 1080 |    struct {
                             8065 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             8066 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             8067 ; 1083 |    } B;
                             8068 ; 1084 |    int I;
                             8069 ; 1085 |    unsigned int U;
                             8070 ; 1086 |} dac_icr_type;
                             8071 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             8072 ; 1088 |
                             8073 ; 1089 |
                             8074 ; 1090 |
                             8075 ; 1091 |
                             8076 ; 1092 |
                             8077 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             8078 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             8079 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             8080 ; 1096 |//////  ADC Registers
                             8081 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             8082 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             8083 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             8084 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             8085 ; 1101 |
                             8086 ; 1102 |
                             8087 ; 1103 |
                             8088 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             8089 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             8090 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             8091 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             8092 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             8093 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             8094 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             8095 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             8096 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             8097 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8098 ; 1114 |
                             8099 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             8100 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             8101 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             8102 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             8103 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             8104 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             8105 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             8106 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             8107 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             8108 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             8109 ; 1125 |
                             8110 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             8111 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             8112 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             8113 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             8114 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             8115 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             8116 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             8117 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             8118 ; 1134 |
                             8119 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             8120 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             8121 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             8122 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             8123 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             8124 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             8125 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             8126 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             8127 ; 1143 |
                             8128 ; 1144 |typedef union               
                             8129 ; 1145 |{
                             8130 ; 1146 |    struct {
                             8131 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             8132 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             8133 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             8134 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             8135 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             8136 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             8137 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             8138 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             8139 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             8140 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             8141 ; 1157 |    } B;
                             8142 ; 1158 |    int I;
                             8143 ; 1159 |    unsigned int U;
                             8144 ; 1160 |} adc_csr_type;
                             8145 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             8146 ; 1162 |
                             8147 ; 1163 |
                             8148 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             8149 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             8150 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             8151 ; 1167 |
                             8152 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             8153 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             8154 ; 1170 |
                             8155 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             8156 ; 1172 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8157 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             8158 ; 1174 |
                             8159 ; 1175 |typedef union               
                             8160 ; 1176 |{
                             8161 ; 1177 |    struct {
                             8162 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             8163 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             8164 ; 1180 |    } B;
                             8165 ; 1181 |    int I;
                             8166 ; 1182 |    unsigned int U;
                             8167 ; 1183 |} adc_wcr_type;
                             8168 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             8169 ; 1185 |
                             8170 ; 1186 |
                             8171 ; 1187 |
                             8172 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             8173 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             8174 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             8175 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             8176 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             8177 ; 1193 |
                             8178 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             8179 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             8180 ; 1196 |
                             8181 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             8182 ; 1198 |
                             8183 ; 1199 |typedef union               
                             8184 ; 1200 |{
                             8185 ; 1201 |    struct {
                             8186 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             8187 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             8188 ; 1204 |    } B;
                             8189 ; 1205 |    int I;
                             8190 ; 1206 |    unsigned int U;
                             8191 ; 1207 |} adc_bar_type;
                             8192 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             8193 ; 1209 |
                             8194 ; 1210 |
                             8195 ; 1211 |
                             8196 ; 1212 |
                             8197 ; 1213 |
                             8198 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             8199 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             8200 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             8201 ; 1217 |
                             8202 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             8203 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             8204 ; 1220 |
                             8205 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             8206 ; 1222 |
                             8207 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             8208 ; 1224 |
                             8209 ; 1225 |typedef union               
                             8210 ; 1226 |{
                             8211 ; 1227 |    struct {
                             8212 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             8213 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             8214 ; 1230 |    } B;
                             8215 ; 1231 |    int I;
                             8216 ; 1232 |    unsigned int U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8217 ; 1233 |} adc_cpr_type;
                             8218 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             8219 ; 1235 |
                             8220 ; 1236 |
                             8221 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             8222 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             8223 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             8224 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             8225 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             8226 ; 1242 |
                             8227 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             8228 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             8229 ; 1245 |
                             8230 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             8231 ; 1247 |
                             8232 ; 1248 |typedef union               
                             8233 ; 1249 |{
                             8234 ; 1250 |    struct {
                             8235 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             8236 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             8237 ; 1253 |    } B;
                             8238 ; 1254 |    int I;
                             8239 ; 1255 |    unsigned int U;
                             8240 ; 1256 |} adc_mr_type;
                             8241 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             8242 ; 1258 |
                             8243 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             8244 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             8245 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             8246 ; 1262 |
                             8247 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             8248 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             8249 ; 1265 |
                             8250 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             8251 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             8252 ; 1268 |
                             8253 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             8254 ; 1270 |
                             8255 ; 1271 |typedef union               
                             8256 ; 1272 |{
                             8257 ; 1273 |    struct {
                             8258 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             8259 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             8260 ; 1276 |    } B;
                             8261 ; 1277 |    int I;
                             8262 ; 1278 |    unsigned int U;
                             8263 ; 1279 |} adc_srr_type;
                             8264 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             8265 ; 1281 |
                             8266 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             8267 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             8268 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             8269 ; 1285 |
                             8270 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             8271 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             8272 ; 1288 |
                             8273 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             8274 ; 1290 |
                             8275 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             8276 ; 1292 |
                             8277 ; 1293 |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8278 ; 1294 |{
                             8279 ; 1295 |    struct {
                             8280 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             8281 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             8282 ; 1298 |    } B;
                             8283 ; 1299 |    int I;
                             8284 ; 1300 |    unsigned int U;
                             8285 ; 1301 |} adc_icr_type;
                             8286 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             8287 ; 1303 |
                             8288 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             8289 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             8290 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             8291 ; 1307 |
                             8292 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             8293 ; 1309 |
                             8294 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             8295 ; 1311 |
                             8296 ; 1312 |#endif
                             8297 ; 1313 |
                             8298 
                             8300 
                             8301 ; 20   |#include "regsdcdc.h"
                             8302 
                             8304 
                             8305 ; 1    |#if !(defined(regsdcdcinc))
                             8306 ; 2    |
                             8307 ; 3    |#define regssysteminc 1
                             8308 ; 4    |
                             8309 ; 5    |
                             8310 ; 6    |
                             8311 ; 7    |#include "types.h"
                             8312 
                             8314 
                             8315 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8316 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8317 ; 3    |//
                             8318 ; 4    |// Filename: types.h
                             8319 ; 5    |// Description: Standard data types
                             8320 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8321 ; 7    |
                             8322 ; 8    |#ifndef _TYPES_H
                             8323 ; 9    |#define _TYPES_H
                             8324 ; 10   |
                             8325 ; 11   |// TODO:  move this outta here!
                             8326 ; 12   |#if !defined(NOERROR)
                             8327 ; 13   |#define NOERROR 0
                             8328 ; 14   |#define SUCCESS 0
                             8329 ; 15   |#endif 
                             8330 ; 16   |#if !defined(SUCCESS)
                             8331 ; 17   |#define SUCCESS  0
                             8332 ; 18   |#endif
                             8333 ; 19   |#if !defined(ERROR)
                             8334 ; 20   |#define ERROR   -1
                             8335 ; 21   |#endif
                             8336 ; 22   |#if !defined(FALSE)
                             8337 ; 23   |#define FALSE 0
                             8338 ; 24   |#endif
                             8339 ; 25   |#if !defined(TRUE)
                             8340 ; 26   |#define TRUE  1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8341 ; 27   |#endif
                             8342 ; 28   |
                             8343 ; 29   |#if !defined(NULL)
                             8344 ; 30   |#define NULL 0
                             8345 ; 31   |#endif
                             8346 ; 32   |
                             8347 ; 33   |#define MAX_INT     0x7FFFFF
                             8348 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8349 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8350 ; 36   |#define MAX_ULONG   (-1) 
                             8351 ; 37   |
                             8352 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8353 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8354 ; 40   |
                             8355 ; 41   |
                             8356 ; 42   |#define BYTE    unsigned char       // btVarName
                             8357 ; 43   |#define CHAR    signed char         // cVarName
                             8358 ; 44   |#define USHORT  unsigned short      // usVarName
                             8359 ; 45   |#define SHORT   unsigned short      // sVarName
                             8360 ; 46   |#define WORD    unsigned int        // wVarName
                             8361 ; 47   |#define INT     signed int          // iVarName
                             8362 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8363 ; 49   |#define LONG    signed long         // lVarName
                             8364 ; 50   |#define BOOL    unsigned int        // bVarName
                             8365 ; 51   |#define FRACT   _fract              // frVarName
                             8366 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8367 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8368 ; 54   |#define FLOAT   float               // fVarName
                             8369 ; 55   |#define DBL     double              // dVarName
                             8370 ; 56   |#define ENUM    enum                // eVarName
                             8371 ; 57   |#define CMX     _complex            // cmxVarName
                             8372 ; 58   |typedef WORD UCS3;                   // 
                             8373 ; 59   |
                             8374 ; 60   |#define UINT16  unsigned short
                             8375 ; 61   |#define UINT8   unsigned char   
                             8376 ; 62   |#define UINT32  unsigned long
                             8377 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8378 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8379 ; 65   |#define WCHAR   UINT16
                             8380 ; 66   |
                             8381 ; 67   |//UINT128 is 16 bytes or 6 words
                             8382 ; 68   |typedef struct UINT128_3500 {   
                             8383 ; 69   |    int val[6];     
                             8384 ; 70   |} UINT128_3500;
                             8385 ; 71   |
                             8386 ; 72   |#define UINT128   UINT128_3500
                             8387 ; 73   |
                             8388 ; 74   |// Little endian word packed byte strings:   
                             8389 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8390 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8391 ; 77   |// Little endian word packed byte strings:   
                             8392 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8393 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8394 ; 80   |
                             8395 ; 81   |// Declare Memory Spaces To Use When Coding
                             8396 ; 82   |// A. Sector Buffers
                             8397 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8398 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8399 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8400 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8401 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8402 ; 88   |// B. Media DDI Memory
                             8403 ; 89   |#define MEDIA_DDI_MEM _Y
                             8404 ; 90   |
                             8405 ; 91   |
                             8406 ; 92   |
                             8407 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8408 ; 94   |// Examples of circular pointers:
                             8409 ; 95   |//    INT CIRC cpiVarName
                             8410 ; 96   |//    DWORD CIRC cpdwVarName
                             8411 ; 97   |
                             8412 ; 98   |#define RETCODE INT                 // rcVarName
                             8413 ; 99   |
                             8414 ; 100  |// generic bitfield structure
                             8415 ; 101  |struct Bitfield {
                             8416 ; 102  |    unsigned int B0  :1;
                             8417 ; 103  |    unsigned int B1  :1;
                             8418 ; 104  |    unsigned int B2  :1;
                             8419 ; 105  |    unsigned int B3  :1;
                             8420 ; 106  |    unsigned int B4  :1;
                             8421 ; 107  |    unsigned int B5  :1;
                             8422 ; 108  |    unsigned int B6  :1;
                             8423 ; 109  |    unsigned int B7  :1;
                             8424 ; 110  |    unsigned int B8  :1;
                             8425 ; 111  |    unsigned int B9  :1;
                             8426 ; 112  |    unsigned int B10 :1;
                             8427 ; 113  |    unsigned int B11 :1;
                             8428 ; 114  |    unsigned int B12 :1;
                             8429 ; 115  |    unsigned int B13 :1;
                             8430 ; 116  |    unsigned int B14 :1;
                             8431 ; 117  |    unsigned int B15 :1;
                             8432 ; 118  |    unsigned int B16 :1;
                             8433 ; 119  |    unsigned int B17 :1;
                             8434 ; 120  |    unsigned int B18 :1;
                             8435 ; 121  |    unsigned int B19 :1;
                             8436 ; 122  |    unsigned int B20 :1;
                             8437 ; 123  |    unsigned int B21 :1;
                             8438 ; 124  |    unsigned int B22 :1;
                             8439 ; 125  |    unsigned int B23 :1;
                             8440 ; 126  |};
                             8441 ; 127  |
                             8442 ; 128  |union BitInt {
                             8443 ; 129  |        struct Bitfield B;
                             8444 ; 130  |        int        I;
                             8445 ; 131  |};
                             8446 ; 132  |
                             8447 ; 133  |#define MAX_MSG_LENGTH 10
                             8448 ; 134  |struct CMessage
                             8449 ; 135  |{
                             8450 ; 136  |        unsigned int m_uLength;
                             8451 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8452 ; 138  |};
                             8453 ; 139  |
                             8454 ; 140  |typedef struct {
                             8455 ; 141  |    WORD m_wLength;
                             8456 ; 142  |    WORD m_wMessage;
                             8457 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8458 ; 144  |} Message;
                             8459 ; 145  |
                             8460 ; 146  |struct MessageQueueDescriptor
                             8461 ; 147  |{
                             8462 ; 148  |        int *m_pBase;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8463 ; 149  |        int m_iModulo;
                             8464 ; 150  |        int m_iSize;
                             8465 ; 151  |        int *m_pHead;
                             8466 ; 152  |        int *m_pTail;
                             8467 ; 153  |};
                             8468 ; 154  |
                             8469 ; 155  |struct ModuleEntry
                             8470 ; 156  |{
                             8471 ; 157  |    int m_iSignaledEventMask;
                             8472 ; 158  |    int m_iWaitEventMask;
                             8473 ; 159  |    int m_iResourceOfCode;
                             8474 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8475 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8476 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8477 ; 163  |    int m_uTimeOutHigh;
                             8478 ; 164  |    int m_uTimeOutLow;
                             8479 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8480 ; 166  |};
                             8481 ; 167  |
                             8482 ; 168  |union WaitMask{
                             8483 ; 169  |    struct B{
                             8484 ; 170  |        unsigned int m_bNone     :1;
                             8485 ; 171  |        unsigned int m_bMessage  :1;
                             8486 ; 172  |        unsigned int m_bTimer    :1;
                             8487 ; 173  |        unsigned int m_bButton   :1;
                             8488 ; 174  |    } B;
                             8489 ; 175  |    int I;
                             8490 ; 176  |} ;
                             8491 ; 177  |
                             8492 ; 178  |
                             8493 ; 179  |struct Button {
                             8494 ; 180  |        WORD wButtonEvent;
                             8495 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8496 ; 182  |};
                             8497 ; 183  |
                             8498 ; 184  |struct Message {
                             8499 ; 185  |        WORD wMsgLength;
                             8500 ; 186  |        WORD wMsgCommand;
                             8501 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8502 ; 188  |};
                             8503 ; 189  |
                             8504 ; 190  |union EventTypes {
                             8505 ; 191  |        struct CMessage msg;
                             8506 ; 192  |        struct Button Button ;
                             8507 ; 193  |        struct Message Message;
                             8508 ; 194  |};
                             8509 ; 195  |
                             8510 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8511 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8512 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8513 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8514 ; 200  |
                             8515 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8516 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8517 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8518 ; 204  |
                             8519 ; 205  |#if DEBUG
                             8520 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8521 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8522 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8523 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8524 ; 210  |#define DebugBuildAssert(x)    
                             8525 ; 211  |#endif
                             8526 ; 212  |
                             8527 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8528 ; 214  |//  #pragma asm
                             8529 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8530 ; 216  |//  #pragma endasm
                             8531 ; 217  |
                             8532 ; 218  |
                             8533 ; 219  |#ifdef COLOR_262K
                             8534 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8535 ; 221  |#elif defined(COLOR_65K)
                             8536 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8537 ; 223  |#else
                             8538 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8539 ; 225  |#endif
                             8540 ; 226  |    
                             8541 ; 227  |#endif // #ifndef _TYPES_H
                             8542 
                             8544 
                             8545 ; 8    |
                             8546 ; 9    |
                             8547 ; 10   |
                             8548 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8549 ; 12   |
                             8550 ; 13   |//   SYSTEM STMP Registers 
                             8551 ; 14   |//      Last Edited 2.19.2003 M. May
                             8552 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8553 ; 16   |
                             8554 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             8555 ; 18   |
                             8556 ; 19   |
                             8557 ; 20   |
                             8558 ; 21   |
                             8559 ; 22   |
                             8560 ; 23   |
                             8561 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             8562 ; 25   |
                             8563 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             8564 ; 27   |
                             8565 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             8566 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             8567 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             8568 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             8569 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             8570 ; 33   |
                             8571 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             8572 ; 35   |
                             8573 ; 36   |
                             8574 ; 37   |
                             8575 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             8576 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             8577 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             8578 ; 41   |
                             8579 ; 42   |
                             8580 ; 43   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8581 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             8582 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             8583 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                             8584 ; 47   |
                             8585 ; 48   |
                             8586 ; 49   |
                             8587 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             8588 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             8589 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             8590 ; 53   |
                             8591 ; 54   |
                             8592 ; 55   |
                             8593 ; 56   |
                             8594 ; 57   |
                             8595 ; 58   |typedef union               
                             8596 ; 59   |{
                             8597 ; 60   |    struct {
                             8598 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             8599 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             8600 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             8601 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             8602 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             8603 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             8604 ; 67   |    } B;
                             8605 ; 68   |    unsigned int I;
                             8606 ; 69   |} dcdc1_ctrl0_type;
                             8607 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                             8608 ; 71   |
                             8609 ; 72   |
                             8610 ; 73   |
                             8611 ; 74   |
                             8612 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             8613 ; 76   |
                             8614 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             8615 ; 78   |
                             8616 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             8617 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             8618 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             8619 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             8620 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             8621 ; 84   |
                             8622 ; 85   |
                             8623 ; 86   |
                             8624 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             8625 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             8626 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             8627 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             8628 ; 91   |
                             8629 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             8630 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                             8631 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
                             8632 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             8633 ; 96   |
                             8634 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8635 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             8636 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             8637 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             8638 ; 101  |
                             8639 ; 102  |
                             8640 ; 103  |typedef union               
                             8641 ; 104  |{
                             8642 ; 105  |    struct {
                             8643 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             8644 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             8645 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             8646 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             8647 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             8648 ; 111  |    } B;
                             8649 ; 112  |    unsigned int I;
                             8650 ; 113  |} dcdc1_ctrl1_type;
                             8651 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             8652 ; 115  |
                             8653 ; 116  |
                             8654 ; 117  |
                             8655 ; 118  |
                             8656 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             8657 ; 120  |
                             8658 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             8659 ; 122  |
                             8660 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             8661 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             8662 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             8663 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             8664 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             8665 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             8666 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             8667 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             8668 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             8669 ; 132  |
                             8670 ; 133  |
                             8671 ; 134  |
                             8672 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             8673 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             8674 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             8675 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             8676 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             8677 ; 140  |
                             8678 ; 141  |
                             8679 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             8680 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             8681 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             8682 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             8683 ; 146  |
                             8684 ; 147  |
                             8685 ; 148  |
                             8686 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
                             8687 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             8688 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8689 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             8690 ; 153  |
                             8691 ; 154  |
                             8692 ; 155  |typedef union               
                             8693 ; 156  |{
                             8694 ; 157  |    struct {
                             8695 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             8696 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             8697 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             8698 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             8699 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             8700 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             8701 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             8702 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             8703 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             8704 ; 167  |    } B;
                             8705 ; 168  |    unsigned int I;
                             8706 ; 169  |} dcdc_vddio_type;
                             8707 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             8708 ; 171  |
                             8709 ; 172  |
                             8710 ; 173  |
                             8711 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             8712 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             8713 ; 176  |
                             8714 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             8715 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             8716 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             8717 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             8718 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             8719 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             8720 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             8721 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             8722 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             8723 ; 186  |
                             8724 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             8725 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             8726 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             8727 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             8728 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             8729 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             8730 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             8731 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             8732 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             8733 ; 196  |
                             8734 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             8735 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             8736 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                             8737 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
                             8738 ; 201  |
                             8739 ; 202  |typedef union               
                             8740 ; 203  |{
                             8741 ; 204  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8742 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             8743 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             8744 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             8745 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             8746 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             8747 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             8748 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             8749 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             8750 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             8751 ; 214  |    } B;
                             8752 ; 215  |   unsigned int I;
                             8753 ; 216  |        unsigned U;
                             8754 ; 217  |} dcdc_vddd_type;
                             8755 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             8756 ; 219  |
                             8757 ; 220  |
                             8758 ; 221  |
                             8759 ; 222  |
                             8760 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             8761 ; 224  |
                             8762 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             8763 ; 226  |
                             8764 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                             8765 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                             8766 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                             8767 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                             8768 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                             8769 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                             8770 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                             8771 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                             8772 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                             8773 ; 236  |
                             8774 ; 237  |
                             8775 ; 238  |
                             8776 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                             8777 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                             8778 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                             8779 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                             8780 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                             8781 ; 244  |
                             8782 ; 245  |
                             8783 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                             8784 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                             8785 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                             8786 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                             8787 ; 250  |
                             8788 ; 251  |
                             8789 ; 252  |
                             8790 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                             8791 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                             8792 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
                             8793 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                             8794 ; 257  |
                             8795 ; 258  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8796 ; 259  |typedef union               
                             8797 ; 260  |{
                             8798 ; 261  |    struct {
                             8799 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                             8800 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                             8801 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                             8802 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                             8803 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                             8804 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                             8805 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                             8806 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                             8807 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                             8808 ; 271  |    } B;
                             8809 ; 272  |    unsigned int I;
                             8810 ; 273  |} dcdc_vdda_type;
                             8811 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                             8812 ; 275  |
                             8813 ; 276  |
                             8814 ; 277  |
                             8815 ; 278  |
                             8816 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                             8817 ; 280  |
                             8818 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                             8819 ; 282  |
                             8820 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                             8821 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                             8822 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                             8823 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                             8824 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                             8825 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                             8826 ; 289  |
                             8827 ; 290  |
                             8828 ; 291  |
                             8829 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                             8830 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                             8831 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                             8832 ; 295  |
                             8833 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                             8834 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                             8835 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                             8836 ; 299  |
                             8837 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                             8838 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                             8839 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                             8840 ; 303  |
                             8841 ; 304  |
                             8842 ; 305  |typedef union               
                             8843 ; 306  |{
                             8844 ; 307  |    struct {
                             8845 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                             8846 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                             8847 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                             8848 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                             8849 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                             8850 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                             8851 ; 314  |    } B;
                             8852 ; 315  |    unsigned int I;
                             8853 ; 316  |} dcdc2_ctrl0_type; 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8854 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                             8855 ; 318  |
                             8856 ; 319  |
                             8857 ; 320  |
                             8858 ; 321  |
                             8859 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                             8860 ; 323  |
                             8861 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                             8862 ; 325  |
                             8863 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                             8864 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                             8865 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                             8866 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                             8867 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                             8868 ; 331  |
                             8869 ; 332  |
                             8870 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                             8871 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                             8872 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                             8873 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                             8874 ; 337  |
                             8875 ; 338  |
                             8876 ; 339  |
                             8877 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                             8878 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                             8879 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                             8880 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                             8881 ; 344  |
                             8882 ; 345  |
                             8883 ; 346  |
                             8884 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                             8885 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                             8886 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                             8887 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                             8888 ; 351  |
                             8889 ; 352  |
                             8890 ; 353  |typedef union               
                             8891 ; 354  |{
                             8892 ; 355  |    struct {
                             8893 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                             8894 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                             8895 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             8896 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                             8897 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             8898 ; 361  |    } B;
                             8899 ; 362  |    unsigned int I;
                             8900 ; 363  |} dcdc2_ctrl1_type;
                             8901 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                             8902 ; 365  |
                             8903 ; 366  |
                             8904 ; 367  |
                             8905 ; 368  |
                             8906 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                             8907 ; 370  |
                             8908 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                             8909 ; 372  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8910 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                             8911 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                             8912 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                             8913 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                             8914 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                             8915 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                             8916 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                             8917 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                             8918 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                             8919 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                             8920 ; 383  |
                             8921 ; 384  |
                             8922 ; 385  |
                             8923 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                             8924 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                             8925 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                             8926 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                             8927 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                             8928 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                             8929 ; 392  |
                             8930 ; 393  |
                             8931 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                             8932 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                             8933 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                             8934 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                             8935 ; 398  |
                             8936 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                             8937 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                             8938 ; 401  |
                             8939 ; 402  |
                             8940 ; 403  |
                             8941 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                             8942 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                             8943 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                             8944 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                             8945 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                             8946 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                             8947 ; 410  |
                             8948 ; 411  |
                             8949 ; 412  |typedef union               
                             8950 ; 413  |{
                             8951 ; 414  |    struct {
                             8952 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                             8953 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                             8954 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                             8955 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                             8956 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                             8957 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                             8958 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                             8959 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                             8960 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                             8961 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                             8962 ; 425  |    } B;
                             8963 ; 426  |    unsigned int I;
                             8964 ; 427  |} speed_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8965 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                             8966 ; 429  |
                             8967 ; 430  |
                             8968 ; 431  |
                             8969 ; 432  |
                             8970 ; 433  |
                             8971 ; 434  |
                             8972 ; 435  |
                             8973 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                             8974 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                             8975 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                             8976 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                             8977 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                             8978 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                             8979 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                             8980 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                             8981 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                             8982 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                             8983 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                             8984 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                             8985 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                             8986 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                             8987 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                             8988 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                             8989 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                             8990 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                             8991 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                             8992 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                             8993 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                             8994 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                             8995 ; 458  |
                             8996 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                             8997 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                             8998 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                             8999 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                             9000 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                             9001 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                             9002 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                             9003 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                             9004 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                             9005 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                             9006 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                             9007 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                             9008 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                             9009 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                             9010 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                             9011 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                             9012 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                             9013 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                             9014 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                             9015 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                             9016 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                             9017 ; 480  |
                             9018 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                             9019 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
                             9020 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                             9021 ; 484  |
                             9022 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9023 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                             9024 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                             9025 ; 488  |
                             9026 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                             9027 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                             9028 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             9029 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                             9030 ; 493  |
                             9031 ; 494  |typedef union               
                             9032 ; 495  |{
                             9033 ; 496  |    struct {
                             9034 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                             9035 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                             9036 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                             9037 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                             9038 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                             9039 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                             9040 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                             9041 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                             9042 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                             9043 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                             9044 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                             9045 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                             9046 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                             9047 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                             9048 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                             9049 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                             9050 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                             9051 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                             9052 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                             9053 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                             9054 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                             9055 ; 518  |    } B;
                             9056 ; 519  |    unsigned int I;
                             9057 ; 520  |} usb_dcdctbr_type;
                             9058 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                             9059 ; 522  |
                             9060 ; 523  |
                             9061 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                             9062 ; 525  |
                             9063 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                             9064 ; 527  |
                             9065 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                             9066 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                             9067 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                             9068 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                             9069 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                             9070 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                             9071 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                             9072 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                             9073 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                             9074 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                             9075 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                             9076 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                             9077 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9078 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                             9079 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                             9080 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                             9081 ; 544  |
                             9082 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                             9083 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                             9084 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                             9085 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                             9086 ; 549  |
                             9087 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                             9088 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                             9089 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                             9090 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                             9091 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                             9092 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                             9093 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                             9094 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                             9095 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                             9096 ; 559  |
                             9097 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                             9098 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                             9099 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                             9100 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                             9101 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                             9102 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                             9103 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                             9104 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                             9105 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                             9106 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                             9107 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                             9108 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                             9109 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                             9110 ; 573  |
                             9111 ; 574  |
                             9112 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                             9113 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                             9114 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                             9115 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                             9116 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                             9117 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                             9118 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
                             9119 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                             9120 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9121 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                             9122 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                             9123 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                             9124 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                             9125 ; 588  |
                             9126 ; 589  |typedef union               
                             9127 ; 590  |{
                             9128 ; 591  |    struct {
                             9129 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                             9130 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                             9131 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                             9132 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                             9133 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                             9134 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                             9135 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                             9136 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                             9137 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                             9138 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                             9139 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                             9140 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                             9141 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                             9142 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                             9143 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                             9144 ; 607  |    } B;
                             9145 ; 608  |    unsigned int I;
                             9146 ; 609  |} usb_pwr_charge_type;
                             9147 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                             9148 ; 611  |
                             9149 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                             9150 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                             9151 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                             9152 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                             9153 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                             9154 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                             9155 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                             9156 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                             9157 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                             9158 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                             9159 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                             9160 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                             9161 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                             9162 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                             9163 ; 626  |
                             9164 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                             9165 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                             9166 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                             9167 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                             9168 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                             9169 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                             9170 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                             9171 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                             9172 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                             9173 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                             9174 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9175 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                             9176 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                             9177 ; 640  |
                             9178 ; 641  |typedef union               
                             9179 ; 642  |{
                             9180 ; 643  |    struct {       
                             9181 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                             9182 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                             9183 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                             9184 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                             9185 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                             9186 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                             9187 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                             9188 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                             9189 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                             9190 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                             9191 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                             9192 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                             9193 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                             9194 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                             9195 ; 658  |    } B;
                             9196 ; 659  |    int I;
                             9197 ; 660  |} usb_dcdcpersist_type;
                             9198 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                             9199 ; 662  |
                             9200 ; 663  |
                             9201 ; 664  |
                             9202 ; 665  |#endif
                             9203 ; 666  |
                             9204 ; 667  |
                             9205 ; 668  |
                             9206 
                             9208 
                             9209 ; 21   |#include "regsemc.h"
                             9210 
                             9212 
                             9213 ; 1    |#if !(defined(__REGS_EMC_INC))
                             9214 ; 2    |#define __REGS_EMC_INC 1
                             9215 ; 3    |
                             9216 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             9217 ; 5    |//   Module base addresses
                             9218 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             9219 ; 7    |#define HW_EMC_BASEADDR 0xF000
                             9220 ; 8    |
                             9221 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                             9222 ; 10   |//  EMC Registers
                             9223 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                             9224 ; 12   |
                             9225 ; 13   |
                             9226 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                             9227 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                             9228 ; 16   |
                             9229 ; 17   |typedef union               /*Flash Control Register*/
                             9230 ; 18   |{
                             9231 ; 19   |    struct
                             9232 ; 20   |    {
                             9233 ; 21   |    int KICK        :1;
                             9234 ; 22   |    int RW          :1;
                             9235 ; 23   |    int TCIE        :1;
                             9236 ; 24   |    int IRQP        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9237 ; 25   |    unsigned MMD    :2;
                             9238 ; 26   |    unsigned NB     :11;
                             9239 ; 27   |    unsigned RSVD   :4;
                             9240 ; 28   |    int SRST        :1;
                             9241 ; 29   |    } B;
                             9242 ; 30   |    int I;
                             9243 ; 31   |} flcr_type;
                             9244 ; 32   |
                             9245 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                             9246 ; 34   |#define HW_FLCR_RW_BITPOS 1
                             9247 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                             9248 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                             9249 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                             9250 ; 38   |#define HW_FLCR_NB_BITPOS 6
                             9251 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                             9252 ; 40   |
                             9253 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                             9254 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                             9255 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                             9256 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                             9257 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                             9258 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                             9259 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                             9260 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                             9261 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                             9262 ; 50   |
                             9263 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                             9264 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                             9265 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                             9266 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                             9267 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                             9268 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                             9269 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                             9270 ; 58   |
                             9271 ; 59   |
                             9272 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                             9273 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                             9274 ; 62   |
                             9275 ; 63   |typedef union           /* Flash Start Address Low*/
                             9276 ; 64   |{
                             9277 ; 65   |    struct
                             9278 ; 66   |    {
                             9279 ; 67   |    unsigned XA     : 24;
                             9280 ; 68   |    } B;
                             9281 ; 69   |    int I;
                             9282 ; 70   |} flsalr_type;
                             9283 ; 71   |
                             9284 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                             9285 ; 73   |
                             9286 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                             9287 ; 75   |
                             9288 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                             9289 ; 77   |
                             9290 ; 78   |
                             9291 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                             9292 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                             9293 ; 81   |
                             9294 ; 82   |typedef union           /* Flash Start Address High*/
                             9295 ; 83   |{
                             9296 ; 84   |    struct
                             9297 ; 85   |    {
                             9298 ; 86   |    unsigned XA     :8;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9299 ; 87   |    unsigned DA     :16;
                             9300 ; 88   |    } B;
                             9301 ; 89   |    int I;
                             9302 ; 90   |} flsahr_type;
                             9303 ; 91   |
                             9304 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                             9305 ; 93   |
                             9306 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                             9307 ; 95   |
                             9308 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                             9309 ; 97   |
                             9310 ; 98   |
                             9311 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                             9312 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                             9313 ; 101  |
                             9314 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                             9315 ; 103  |{
                             9316 ; 104  |    struct
                             9317 ; 105  |    {
                             9318 ; 106  |        int WP          :1;
                             9319 ; 107  |        int CDP         :1;
                             9320 ; 108  |        unsigned SM     :2;
                             9321 ; 109  |        int XATTR       :1;
                             9322 ; 110  |        int CRST        :1;
                             9323 ; 111  |        int XWT         :1;
                             9324 ; 112  |        int RI          :1;
                             9325 ; 113  |        int IFCE        :1;
                             9326 ; 114  |        int ISCE        :1;
                             9327 ; 115  |        int INCE        :1;
                             9328 ; 116  |        int IFCS        :1;
                             9329 ; 117  |        int ISCS        :1;
                             9330 ; 118  |        int INCS        :1;
                             9331 ; 119  |        unsigned CFAI   :2;
                             9332 ; 120  |        int XDDI        :1;
                             9333 ; 121  |        unsigned CS     :2;
                             9334 ; 122  |        int CRE         :1;
                             9335 ; 123  |        unsigned VS     :2;
                             9336 ; 124  |        int DASP        :1;
                             9337 ; 125  |        int MODE16      :1; 
                             9338 ; 126  |    } B;
                             9339 ; 127  |    int I;
                             9340 ; 128  |} flcfcr_type;
                             9341 ; 129  |
                             9342 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                             9343 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                             9344 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                             9345 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                             9346 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                             9347 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                             9348 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                             9349 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                             9350 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                             9351 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                             9352 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                             9353 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                             9354 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                             9355 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                             9356 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                             9357 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                             9358 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                             9359 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                             9360 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9361 ; 149  |
                             9362 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                             9363 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                             9364 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                             9365 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                             9366 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                             9367 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                             9368 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                             9369 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                             9370 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                             9371 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                             9372 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                             9373 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                             9374 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                             9375 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                             9376 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                             9377 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                             9378 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                             9379 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                             9380 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                             9381 ; 169  |
                             9382 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                             9383 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                             9384 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                             9385 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                             9386 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                             9387 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                             9388 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                             9389 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                             9390 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                             9391 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                             9392 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                             9393 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                             9394 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                             9395 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                             9396 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                             9397 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                             9398 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                             9399 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                             9400 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                             9401 ; 189  |
                             9402 ; 190  |
                             9403 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                             9404 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                             9405 ; 193  |
                             9406 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                             9407 ; 195  |{
                             9408 ; 196  |    struct
                             9409 ; 197  |    {
                             9410 ; 198  |        unsigned TRWSU  :5;
                             9411 ; 199  |        unsigned TRPW   :7;
                             9412 ; 200  |        unsigned TWPW   :7;
                             9413 ; 201  |        unsigned TRWH   :5;
                             9414 ; 202  |    } B;
                             9415 ; 203  |    int I;
                             9416 ; 204  |} flcftmr1r_type;
                             9417 ; 205  |
                             9418 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                             9419 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                             9420 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                             9421 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                             9422 ; 210  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9423 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                             9424 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                             9425 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                             9426 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                             9427 ; 215  |
                             9428 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                             9429 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                             9430 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                             9431 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                             9432 ; 220  |
                             9433 ; 221  |
                             9434 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                             9435 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                             9436 ; 224  |
                             9437 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                             9438 ; 226  |{
                             9439 ; 227  |    struct
                             9440 ; 228  |    {
                             9441 ; 229  |        unsigned TWW    :4;
                             9442 ; 230  |        unsigned TWTO   :10;
                             9443 ; 231  |        unsigned THW    :5; 
                             9444 ; 232  |        unsigned TRAQ   :5;
                             9445 ; 233  |    } B;
                             9446 ; 234  |    int I;
                             9447 ; 235  |} flcftmr2r_type;
                             9448 ; 236  |
                             9449 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                             9450 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                             9451 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                             9452 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                             9453 ; 241  |
                             9454 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                             9455 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                             9456 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                             9457 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                             9458 ; 246  |
                             9459 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                             9460 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                             9461 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                             9462 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                             9463 ; 251  |
                             9464 ; 252  |
                             9465 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                             9466 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                             9467 ; 255  |
                             9468 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                             9469 ; 257  |{
                             9470 ; 258  |    struct
                             9471 ; 259  |    {
                             9472 ; 260  |        unsigned CS     :2;
                             9473 ; 261  |        int SE          :1;
                             9474 ; 262  |        int WP          :1;
                             9475 ; 263  |        int SIZE        :1;
                             9476 ; 264  |        int ICMD        :8;
                             9477 ; 265  |        int TOIE        :1;
                             9478 ; 266  |        int BPIE        :1;
                             9479 ; 267  |        int TOIRQ       :1;
                             9480 ; 268  |        int BPIRQ       :1;
                             9481 ; 269  |    } B;
                             9482 ; 270  |    int I;
                             9483 ; 271  |} flsmcr_type;
                             9484 ; 272  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9485 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                             9486 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                             9487 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                             9488 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                             9489 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                             9490 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                             9491 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                             9492 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                             9493 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                             9494 ; 282  |
                             9495 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                             9496 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                             9497 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                             9498 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                             9499 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                             9500 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                             9501 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                             9502 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                             9503 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                             9504 ; 292  |
                             9505 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                             9506 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                             9507 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                             9508 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                             9509 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                             9510 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                             9511 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                             9512 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                             9513 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                             9514 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                             9515 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                             9516 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                             9517 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                             9518 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                             9519 ; 307  |
                             9520 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                             9521 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                             9522 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                             9523 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                             9524 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                             9525 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                             9526 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                             9527 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                             9528 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                             9529 ; 317  |
                             9530 ; 318  |
                             9531 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                             9532 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                             9533 ; 321  |
                             9534 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                             9535 ; 323  |{
                             9536 ; 324  |    struct
                             9537 ; 325  |    {
                             9538 ; 326  |        unsigned TRWSU  :5;
                             9539 ; 327  |        unsigned TRPW   :6;
                             9540 ; 328  |        unsigned TWPW   :6;
                             9541 ; 329  |        unsigned TRWH   :5;
                             9542 ; 330  |    } B;
                             9543 ; 331  |    int I;
                             9544 ; 332  |} flsmtmr1r_type;
                             9545 ; 333  |
                             9546 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9547 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                             9548 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                             9549 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                             9550 ; 338  |
                             9551 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                             9552 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                             9553 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                             9554 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                             9555 ; 343  |
                             9556 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                             9557 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                             9558 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                             9559 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                             9560 ; 348  |
                             9561 ; 349  |
                             9562 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                             9563 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                             9564 ; 352  |
                             9565 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                             9566 ; 354  |{
                             9567 ; 355  |    struct
                             9568 ; 356  |    {
                             9569 ; 357  |        unsigned TWT    :6;
                             9570 ; 358  |        unsigned TWTO   :18;
                             9571 ; 359  |    } B;
                             9572 ; 360  |    int I;
                             9573 ; 361  |} flsmtmr2r_type;
                             9574 ; 362  |
                             9575 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                             9576 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                             9577 ; 365  |
                             9578 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                             9579 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                             9580 ; 368  |
                             9581 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                             9582 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                             9583 ; 371  |
                             9584 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                             9585 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                             9586 ; 374  |typedef union 
                             9587 ; 375  |{
                             9588 ; 376  |  struct
                             9589 ; 377  |  {
                             9590 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                             9591 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                             9592 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                             9593 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                             9594 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                             9595 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                             9596 ; 384  |    int PAD0          :17;    
                             9597 ; 385  |  } B;
                             9598 ; 386  |  int I;
                             9599 ; 387  |} flcr2_type;
                             9600 ; 388  |
                             9601 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                             9602 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                             9603 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                             9604 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                             9605 ; 393  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9606 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                             9607 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                             9608 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                             9609 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                             9610 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                             9611 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                             9612 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                             9613 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                             9614 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                             9615 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                             9616 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                             9617 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                             9618 ; 406  |
                             9619 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             9620 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             9621 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             9622 ; 410  |
                             9623 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                             9624 ; 412  |
                             9625 ; 413  |#endif
                             9626 ; 414  |
                             9627 
                             9629 
                             9630 ; 22   |#include "regsgpio.h"
                             9631 
                             9633 
                             9634 ; 1    |#if !(defined(__REGS_GPIO_INC))
                             9635 ; 2    |#define __REGS_GPIO_INC 1
                             9636 ; 3    |
                             9637 ; 4    |#include "types.h"
                             9638 
                             9640 
                             9641 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9642 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9643 ; 3    |//
                             9644 ; 4    |// Filename: types.h
                             9645 ; 5    |// Description: Standard data types
                             9646 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9647 ; 7    |
                             9648 ; 8    |#ifndef _TYPES_H
                             9649 ; 9    |#define _TYPES_H
                             9650 ; 10   |
                             9651 ; 11   |// TODO:  move this outta here!
                             9652 ; 12   |#if !defined(NOERROR)
                             9653 ; 13   |#define NOERROR 0
                             9654 ; 14   |#define SUCCESS 0
                             9655 ; 15   |#endif 
                             9656 ; 16   |#if !defined(SUCCESS)
                             9657 ; 17   |#define SUCCESS  0
                             9658 ; 18   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9659 ; 19   |#if !defined(ERROR)
                             9660 ; 20   |#define ERROR   -1
                             9661 ; 21   |#endif
                             9662 ; 22   |#if !defined(FALSE)
                             9663 ; 23   |#define FALSE 0
                             9664 ; 24   |#endif
                             9665 ; 25   |#if !defined(TRUE)
                             9666 ; 26   |#define TRUE  1
                             9667 ; 27   |#endif
                             9668 ; 28   |
                             9669 ; 29   |#if !defined(NULL)
                             9670 ; 30   |#define NULL 0
                             9671 ; 31   |#endif
                             9672 ; 32   |
                             9673 ; 33   |#define MAX_INT     0x7FFFFF
                             9674 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9675 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9676 ; 36   |#define MAX_ULONG   (-1) 
                             9677 ; 37   |
                             9678 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9679 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9680 ; 40   |
                             9681 ; 41   |
                             9682 ; 42   |#define BYTE    unsigned char       // btVarName
                             9683 ; 43   |#define CHAR    signed char         // cVarName
                             9684 ; 44   |#define USHORT  unsigned short      // usVarName
                             9685 ; 45   |#define SHORT   unsigned short      // sVarName
                             9686 ; 46   |#define WORD    unsigned int        // wVarName
                             9687 ; 47   |#define INT     signed int          // iVarName
                             9688 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9689 ; 49   |#define LONG    signed long         // lVarName
                             9690 ; 50   |#define BOOL    unsigned int        // bVarName
                             9691 ; 51   |#define FRACT   _fract              // frVarName
                             9692 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9693 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9694 ; 54   |#define FLOAT   float               // fVarName
                             9695 ; 55   |#define DBL     double              // dVarName
                             9696 ; 56   |#define ENUM    enum                // eVarName
                             9697 ; 57   |#define CMX     _complex            // cmxVarName
                             9698 ; 58   |typedef WORD UCS3;                   // 
                             9699 ; 59   |
                             9700 ; 60   |#define UINT16  unsigned short
                             9701 ; 61   |#define UINT8   unsigned char   
                             9702 ; 62   |#define UINT32  unsigned long
                             9703 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9704 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9705 ; 65   |#define WCHAR   UINT16
                             9706 ; 66   |
                             9707 ; 67   |//UINT128 is 16 bytes or 6 words
                             9708 ; 68   |typedef struct UINT128_3500 {   
                             9709 ; 69   |    int val[6];     
                             9710 ; 70   |} UINT128_3500;
                             9711 ; 71   |
                             9712 ; 72   |#define UINT128   UINT128_3500
                             9713 ; 73   |
                             9714 ; 74   |// Little endian word packed byte strings:   
                             9715 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9716 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9717 ; 77   |// Little endian word packed byte strings:   
                             9718 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9719 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9720 ; 80   |
                             9721 ; 81   |// Declare Memory Spaces To Use When Coding
                             9722 ; 82   |// A. Sector Buffers
                             9723 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9724 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9725 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9726 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9727 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9728 ; 88   |// B. Media DDI Memory
                             9729 ; 89   |#define MEDIA_DDI_MEM _Y
                             9730 ; 90   |
                             9731 ; 91   |
                             9732 ; 92   |
                             9733 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9734 ; 94   |// Examples of circular pointers:
                             9735 ; 95   |//    INT CIRC cpiVarName
                             9736 ; 96   |//    DWORD CIRC cpdwVarName
                             9737 ; 97   |
                             9738 ; 98   |#define RETCODE INT                 // rcVarName
                             9739 ; 99   |
                             9740 ; 100  |// generic bitfield structure
                             9741 ; 101  |struct Bitfield {
                             9742 ; 102  |    unsigned int B0  :1;
                             9743 ; 103  |    unsigned int B1  :1;
                             9744 ; 104  |    unsigned int B2  :1;
                             9745 ; 105  |    unsigned int B3  :1;
                             9746 ; 106  |    unsigned int B4  :1;
                             9747 ; 107  |    unsigned int B5  :1;
                             9748 ; 108  |    unsigned int B6  :1;
                             9749 ; 109  |    unsigned int B7  :1;
                             9750 ; 110  |    unsigned int B8  :1;
                             9751 ; 111  |    unsigned int B9  :1;
                             9752 ; 112  |    unsigned int B10 :1;
                             9753 ; 113  |    unsigned int B11 :1;
                             9754 ; 114  |    unsigned int B12 :1;
                             9755 ; 115  |    unsigned int B13 :1;
                             9756 ; 116  |    unsigned int B14 :1;
                             9757 ; 117  |    unsigned int B15 :1;
                             9758 ; 118  |    unsigned int B16 :1;
                             9759 ; 119  |    unsigned int B17 :1;
                             9760 ; 120  |    unsigned int B18 :1;
                             9761 ; 121  |    unsigned int B19 :1;
                             9762 ; 122  |    unsigned int B20 :1;
                             9763 ; 123  |    unsigned int B21 :1;
                             9764 ; 124  |    unsigned int B22 :1;
                             9765 ; 125  |    unsigned int B23 :1;
                             9766 ; 126  |};
                             9767 ; 127  |
                             9768 ; 128  |union BitInt {
                             9769 ; 129  |        struct Bitfield B;
                             9770 ; 130  |        int        I;
                             9771 ; 131  |};
                             9772 ; 132  |
                             9773 ; 133  |#define MAX_MSG_LENGTH 10
                             9774 ; 134  |struct CMessage
                             9775 ; 135  |{
                             9776 ; 136  |        unsigned int m_uLength;
                             9777 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9778 ; 138  |};
                             9779 ; 139  |
                             9780 ; 140  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9781 ; 141  |    WORD m_wLength;
                             9782 ; 142  |    WORD m_wMessage;
                             9783 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9784 ; 144  |} Message;
                             9785 ; 145  |
                             9786 ; 146  |struct MessageQueueDescriptor
                             9787 ; 147  |{
                             9788 ; 148  |        int *m_pBase;
                             9789 ; 149  |        int m_iModulo;
                             9790 ; 150  |        int m_iSize;
                             9791 ; 151  |        int *m_pHead;
                             9792 ; 152  |        int *m_pTail;
                             9793 ; 153  |};
                             9794 ; 154  |
                             9795 ; 155  |struct ModuleEntry
                             9796 ; 156  |{
                             9797 ; 157  |    int m_iSignaledEventMask;
                             9798 ; 158  |    int m_iWaitEventMask;
                             9799 ; 159  |    int m_iResourceOfCode;
                             9800 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9801 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9802 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9803 ; 163  |    int m_uTimeOutHigh;
                             9804 ; 164  |    int m_uTimeOutLow;
                             9805 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9806 ; 166  |};
                             9807 ; 167  |
                             9808 ; 168  |union WaitMask{
                             9809 ; 169  |    struct B{
                             9810 ; 170  |        unsigned int m_bNone     :1;
                             9811 ; 171  |        unsigned int m_bMessage  :1;
                             9812 ; 172  |        unsigned int m_bTimer    :1;
                             9813 ; 173  |        unsigned int m_bButton   :1;
                             9814 ; 174  |    } B;
                             9815 ; 175  |    int I;
                             9816 ; 176  |} ;
                             9817 ; 177  |
                             9818 ; 178  |
                             9819 ; 179  |struct Button {
                             9820 ; 180  |        WORD wButtonEvent;
                             9821 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9822 ; 182  |};
                             9823 ; 183  |
                             9824 ; 184  |struct Message {
                             9825 ; 185  |        WORD wMsgLength;
                             9826 ; 186  |        WORD wMsgCommand;
                             9827 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9828 ; 188  |};
                             9829 ; 189  |
                             9830 ; 190  |union EventTypes {
                             9831 ; 191  |        struct CMessage msg;
                             9832 ; 192  |        struct Button Button ;
                             9833 ; 193  |        struct Message Message;
                             9834 ; 194  |};
                             9835 ; 195  |
                             9836 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9837 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9838 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9839 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9840 ; 200  |
                             9841 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9842 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9843 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9844 ; 204  |
                             9845 ; 205  |#if DEBUG
                             9846 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9847 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9848 ; 208  |#else 
                             9849 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9850 ; 210  |#define DebugBuildAssert(x)    
                             9851 ; 211  |#endif
                             9852 ; 212  |
                             9853 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9854 ; 214  |//  #pragma asm
                             9855 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9856 ; 216  |//  #pragma endasm
                             9857 ; 217  |
                             9858 ; 218  |
                             9859 ; 219  |#ifdef COLOR_262K
                             9860 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9861 ; 221  |#elif defined(COLOR_65K)
                             9862 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9863 ; 223  |#else
                             9864 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9865 ; 225  |#endif
                             9866 ; 226  |    
                             9867 ; 227  |#endif // #ifndef _TYPES_H
                             9868 
                             9870 
                             9871 ; 5    |
                             9872 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             9873 ; 7    |//  Interrupt Collector Registers
                             9874 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                             9875 ; 9    |
                             9876 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                             9877 ; 11   |
                             9878 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                             9879 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                             9880 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                             9881 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                             9882 ; 16   |
                             9883 ; 17   |#define HW_GPB0_BLOCKNUM 0
                             9884 ; 18   |#define HW_GPB1_BLOCKNUM 1
                             9885 ; 19   |#define HW_GPB2_BLOCKNUM 2
                             9886 ; 20   |#define HW_GPB3_BLOCKNUM 3
                             9887 ; 21   |
                             9888 ; 22   |#define HW_GPB_GPENR 0
                             9889 ; 23   |#define HW_GPB_GPDOR 1
                             9890 ; 24   |#define HW_GPB_GPDIR 2
                             9891 ; 25   |#define HW_GPB_GPDOER 3
                             9892 ; 26   |#define HW_GPB_GPIPENR 4
                             9893 ; 27   |#define HW_GPB_GPIENR 5
                             9894 ; 28   |#define HW_GPB_GPILVLR 6
                             9895 ; 29   |#define HW_GPB_GPIPOLR 7
                             9896 ; 30   |#define HW_GPB_GPISTATR 8
                             9897 ; 31   |#define HW_GPB_GPPWR 9
                             9898 ; 32   |#define HW_GPB_GP8MA 10
                             9899 ; 33   |
                             9900 ; 34   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9901 ; 35   |
                             9902 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             9903 ; 37   |//  GPIO Register Bit Positions
                             9904 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                             9905 ; 39   |{
                             9906 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                             9907 ; 41   |    unsigned int I;
                             9908 ; 42   |    unsigned int U;
                             9909 ; 43   |} gpr_type;
                             9910 ; 44   |
                             9911 ; 45   |#define HW_GP_B0_BITPOS 0
                             9912 ; 46   |#define HW_GP_B1_BITPOS 1
                             9913 ; 47   |#define HW_GP_B2_BITPOS 2
                             9914 ; 48   |#define HW_GP_B3_BITPOS 3
                             9915 ; 49   |#define HW_GP_B4_BITPOS 4
                             9916 ; 50   |#define HW_GP_B5_BITPOS 5
                             9917 ; 51   |#define HW_GP_B6_BITPOS 6
                             9918 ; 52   |#define HW_GP_B7_BITPOS 7
                             9919 ; 53   |#define HW_GP_B8_BITPOS 8
                             9920 ; 54   |#define HW_GP_B9_BITPOS 9
                             9921 ; 55   |#define HW_GP_B10_BITPOS 10
                             9922 ; 56   |#define HW_GP_B11_BITPOS 11
                             9923 ; 57   |#define HW_GP_B12_BITPOS 12
                             9924 ; 58   |#define HW_GP_B13_BITPOS 13
                             9925 ; 59   |#define HW_GP_B14_BITPOS 14
                             9926 ; 60   |#define HW_GP_B15_BITPOS 15
                             9927 ; 61   |#define HW_GP_B16_BITPOS 16
                             9928 ; 62   |#define HW_GP_B17_BITPOS 17
                             9929 ; 63   |#define HW_GP_B18_BITPOS 18
                             9930 ; 64   |#define HW_GP_B19_BITPOS 19
                             9931 ; 65   |#define HW_GP_B20_BITPOS 20
                             9932 ; 66   |#define HW_GP_B21_BITPOS 21
                             9933 ; 67   |#define HW_GP_B22_BITPOS 22
                             9934 ; 68   |#define HW_GP_B23_BITPOS 23
                             9935 ; 69   |
                             9936 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                             9937 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                             9938 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                             9939 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                             9940 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                             9941 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                             9942 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                             9943 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                             9944 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                             9945 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                             9946 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                             9947 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                             9948 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                             9949 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                             9950 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                             9951 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                             9952 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                             9953 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                             9954 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                             9955 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                             9956 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                             9957 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                             9958 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                             9959 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                             9960 ; 94   |
                             9961 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                             9962 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9963 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                             9964 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                             9965 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                             9966 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                             9967 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                             9968 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                             9969 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                             9970 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                             9971 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                             9972 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                             9973 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                             9974 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                             9975 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                             9976 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                             9977 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                             9978 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                             9979 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                             9980 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                             9981 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                             9982 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                             9983 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                             9984 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                             9985 ; 119  |
                             9986 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             9987 ; 121  |//  GPIO 8mA Register Bit Positions
                             9988 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                             9989 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                             9990 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                             9991 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                             9992 ; 126  |
                             9993 ; 127  |
                             9994 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                             9995 ; 129  |//  Logical GPIO numbers
                             9996 ; 130  |#define HW_GPIO_000 0
                             9997 ; 131  |#define HW_GPIO_001 1
                             9998 ; 132  |#define HW_GPIO_002 2
                             9999 ; 133  |#define HW_GPIO_003 3
                            10000 ; 134  |#define HW_GPIO_004 4
                            10001 ; 135  |#define HW_GPIO_005 5
                            10002 ; 136  |#define HW_GPIO_006 6
                            10003 ; 137  |#define HW_GPIO_007 7
                            10004 ; 138  |#define HW_GPIO_008 8
                            10005 ; 139  |#define HW_GPIO_009 9
                            10006 ; 140  |#define HW_GPIO_010 10
                            10007 ; 141  |#define HW_GPIO_011 11
                            10008 ; 142  |#define HW_GPIO_012 12
                            10009 ; 143  |#define HW_GPIO_013 13
                            10010 ; 144  |#define HW_GPIO_014 14
                            10011 ; 145  |#define HW_GPIO_015 15
                            10012 ; 146  |#define HW_GPIO_016 16
                            10013 ; 147  |#define HW_GPIO_017 17
                            10014 ; 148  |#define HW_GPIO_018 18
                            10015 ; 149  |#define HW_GPIO_019 19
                            10016 ; 150  |#define HW_GPIO_020 20
                            10017 ; 151  |#define HW_GPIO_021 21
                            10018 ; 152  |#define HW_GPIO_022 22
                            10019 ; 153  |#define HW_GPIO_023 23
                            10020 ; 154  |#define HW_GPIO_024 24
                            10021 ; 155  |#define HW_GPIO_025 25
                            10022 ; 156  |#define HW_GPIO_026 26
                            10023 ; 157  |#define HW_GPIO_027 27
                            10024 ; 158  |#define HW_GPIO_028 28
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10025 ; 159  |#define HW_GPIO_029 29
                            10026 ; 160  |#define HW_GPIO_030 30
                            10027 ; 161  |#define HW_GPIO_031 31
                            10028 ; 162  |#define HW_GPIO_032 32
                            10029 ; 163  |#define HW_GPIO_033 33
                            10030 ; 164  |#define HW_GPIO_034 34
                            10031 ; 165  |#define HW_GPIO_035 35
                            10032 ; 166  |#define HW_GPIO_036 36
                            10033 ; 167  |#define HW_GPIO_037 37
                            10034 ; 168  |#define HW_GPIO_038 38
                            10035 ; 169  |#define HW_GPIO_039 39
                            10036 ; 170  |#define HW_GPIO_040 40
                            10037 ; 171  |#define HW_GPIO_041 41
                            10038 ; 172  |#define HW_GPIO_042 42
                            10039 ; 173  |#define HW_GPIO_043 43
                            10040 ; 174  |#define HW_GPIO_044 44
                            10041 ; 175  |#define HW_GPIO_045 45
                            10042 ; 176  |#define HW_GPIO_046 46
                            10043 ; 177  |#define HW_GPIO_047 47
                            10044 ; 178  |#define HW_GPIO_048 48
                            10045 ; 179  |#define HW_GPIO_049 49
                            10046 ; 180  |#define HW_GPIO_050 50
                            10047 ; 181  |#define HW_GPIO_051 51
                            10048 ; 182  |#define HW_GPIO_052 52
                            10049 ; 183  |#define HW_GPIO_053 53
                            10050 ; 184  |#define HW_GPIO_054 54
                            10051 ; 185  |#define HW_GPIO_055 55
                            10052 ; 186  |#define HW_GPIO_056 56
                            10053 ; 187  |#define HW_GPIO_057 57
                            10054 ; 188  |#define HW_GPIO_058 58
                            10055 ; 189  |#define HW_GPIO_059 59
                            10056 ; 190  |#define HW_GPIO_060 60
                            10057 ; 191  |#define HW_GPIO_061 61
                            10058 ; 192  |#define HW_GPIO_062 62
                            10059 ; 193  |#define HW_GPIO_063 63
                            10060 ; 194  |#define HW_GPIO_064 64
                            10061 ; 195  |#define HW_GPIO_065 65
                            10062 ; 196  |#define HW_GPIO_066 66
                            10063 ; 197  |#define HW_GPIO_067 67
                            10064 ; 198  |#define HW_GPIO_068 68
                            10065 ; 199  |#define HW_GPIO_069 69
                            10066 ; 200  |#define HW_GPIO_070 70
                            10067 ; 201  |#define HW_GPIO_071 71
                            10068 ; 202  |#define HW_GPIO_072 72
                            10069 ; 203  |#define HW_GPIO_073 73
                            10070 ; 204  |#define HW_GPIO_074 74
                            10071 ; 205  |#define HW_GPIO_075 75
                            10072 ; 206  |#define HW_GPIO_076 76
                            10073 ; 207  |#define HW_GPIO_077 77
                            10074 ; 208  |#define HW_GPIO_078 78
                            10075 ; 209  |#define HW_GPIO_079 79
                            10076 ; 210  |#define HW_GPIO_080 80
                            10077 ; 211  |#define HW_GPIO_081 81
                            10078 ; 212  |#define HW_GPIO_082 82
                            10079 ; 213  |#define HW_GPIO_083 83
                            10080 ; 214  |#define HW_GPIO_084 84
                            10081 ; 215  |#define HW_GPIO_085 85
                            10082 ; 216  |#define HW_GPIO_086 86
                            10083 ; 217  |#define HW_GPIO_087 87
                            10084 ; 218  |#define HW_GPIO_088 88
                            10085 ; 219  |#define HW_GPIO_089 89
                            10086 ; 220  |#define HW_GPIO_090 90
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10087 ; 221  |#define HW_GPIO_091 91
                            10088 ; 222  |#define HW_GPIO_092 92
                            10089 ; 223  |#define HW_GPIO_093 93
                            10090 ; 224  |#define HW_GPIO_094 94
                            10091 ; 225  |#define HW_GPIO_095 95
                            10092 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                            10093 ; 227  |
                            10094 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                            10095 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                            10096 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                            10097 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                            10098 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                            10099 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                            10100 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                            10101 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                            10102 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                            10103 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            10104 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                            10105 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                            10106 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                            10107 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                            10108 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                            10109 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                            10110 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                            10111 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                            10112 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                            10113 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                            10114 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            10115 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                            10116 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            10117 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            10118 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            10119 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            10120 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                            10121 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10122 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            10123 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            10124 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            10125 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            10126 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                            10127 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            10128 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            10129 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            10130 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            10131 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                            10132 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                            10133 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            10134 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            10135 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            10136 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            10137 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                            10138 ; 272  |
                            10139 ; 273  |#endif
                            10140 ; 274  |
                            10141 
                            10143 
                            10144 ; 23   |#include "regsi2c.h"
                            10145 
                            10147 
                            10148 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            10149 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            10150 ; 3    |// Filename: regsI2C.inc
                            10151 ; 4    |// Description: Register definitions for GPFLASH interface
                            10152 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            10153 ; 6    |// The following naming conventions are followed in this file.
                            10154 ; 7    |// All registers are named using the format...
                            10155 ; 8    |//     HW_<module>_<regname>
                            10156 ; 9    |// where <module> is the module name which can be any of the following...
                            10157 ; 10   |//     USB20
                            10158 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            10159 ; 12   |// module name includes a number starting from 0 for the first instance of
                            10160 ; 13   |// that module)
                            10161 ; 14   |// <regname> is the specific register within that module
                            10162 ; 15   |// We also define the following...
                            10163 ; 16   |//     HW_<module>_<regname>_BITPOS
                            10164 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10165 ; 18   |//     HW_<module>_<regname>_SETMASK
                            10166 ; 19   |// which does something else, and
                            10167 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            10168 ; 21   |// which does something else.
                            10169 ; 22   |// Other rules
                            10170 ; 23   |//     All caps
                            10171 ; 24   |//     Numeric identifiers start at 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10172 ; 25   |#if !(defined(regsi2cinc))
                            10173 ; 26   |#define regsi2cinc 1
                            10174 ; 27   |
                            10175 ; 28   |#include "types.h"
                            10176 
                            10178 
                            10179 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10180 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10181 ; 3    |//
                            10182 ; 4    |// Filename: types.h
                            10183 ; 5    |// Description: Standard data types
                            10184 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10185 ; 7    |
                            10186 ; 8    |#ifndef _TYPES_H
                            10187 ; 9    |#define _TYPES_H
                            10188 ; 10   |
                            10189 ; 11   |// TODO:  move this outta here!
                            10190 ; 12   |#if !defined(NOERROR)
                            10191 ; 13   |#define NOERROR 0
                            10192 ; 14   |#define SUCCESS 0
                            10193 ; 15   |#endif 
                            10194 ; 16   |#if !defined(SUCCESS)
                            10195 ; 17   |#define SUCCESS  0
                            10196 ; 18   |#endif
                            10197 ; 19   |#if !defined(ERROR)
                            10198 ; 20   |#define ERROR   -1
                            10199 ; 21   |#endif
                            10200 ; 22   |#if !defined(FALSE)
                            10201 ; 23   |#define FALSE 0
                            10202 ; 24   |#endif
                            10203 ; 25   |#if !defined(TRUE)
                            10204 ; 26   |#define TRUE  1
                            10205 ; 27   |#endif
                            10206 ; 28   |
                            10207 ; 29   |#if !defined(NULL)
                            10208 ; 30   |#define NULL 0
                            10209 ; 31   |#endif
                            10210 ; 32   |
                            10211 ; 33   |#define MAX_INT     0x7FFFFF
                            10212 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10213 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10214 ; 36   |#define MAX_ULONG   (-1) 
                            10215 ; 37   |
                            10216 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10217 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10218 ; 40   |
                            10219 ; 41   |
                            10220 ; 42   |#define BYTE    unsigned char       // btVarName
                            10221 ; 43   |#define CHAR    signed char         // cVarName
                            10222 ; 44   |#define USHORT  unsigned short      // usVarName
                            10223 ; 45   |#define SHORT   unsigned short      // sVarName
                            10224 ; 46   |#define WORD    unsigned int        // wVarName
                            10225 ; 47   |#define INT     signed int          // iVarName
                            10226 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10227 ; 49   |#define LONG    signed long         // lVarName
                            10228 ; 50   |#define BOOL    unsigned int        // bVarName
                            10229 ; 51   |#define FRACT   _fract              // frVarName
                            10230 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10231 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10232 ; 54   |#define FLOAT   float               // fVarName
                            10233 ; 55   |#define DBL     double              // dVarName
                            10234 ; 56   |#define ENUM    enum                // eVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10235 ; 57   |#define CMX     _complex            // cmxVarName
                            10236 ; 58   |typedef WORD UCS3;                   // 
                            10237 ; 59   |
                            10238 ; 60   |#define UINT16  unsigned short
                            10239 ; 61   |#define UINT8   unsigned char   
                            10240 ; 62   |#define UINT32  unsigned long
                            10241 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10242 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10243 ; 65   |#define WCHAR   UINT16
                            10244 ; 66   |
                            10245 ; 67   |//UINT128 is 16 bytes or 6 words
                            10246 ; 68   |typedef struct UINT128_3500 {   
                            10247 ; 69   |    int val[6];     
                            10248 ; 70   |} UINT128_3500;
                            10249 ; 71   |
                            10250 ; 72   |#define UINT128   UINT128_3500
                            10251 ; 73   |
                            10252 ; 74   |// Little endian word packed byte strings:   
                            10253 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10254 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10255 ; 77   |// Little endian word packed byte strings:   
                            10256 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10257 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10258 ; 80   |
                            10259 ; 81   |// Declare Memory Spaces To Use When Coding
                            10260 ; 82   |// A. Sector Buffers
                            10261 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10262 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10263 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10264 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10265 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10266 ; 88   |// B. Media DDI Memory
                            10267 ; 89   |#define MEDIA_DDI_MEM _Y
                            10268 ; 90   |
                            10269 ; 91   |
                            10270 ; 92   |
                            10271 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10272 ; 94   |// Examples of circular pointers:
                            10273 ; 95   |//    INT CIRC cpiVarName
                            10274 ; 96   |//    DWORD CIRC cpdwVarName
                            10275 ; 97   |
                            10276 ; 98   |#define RETCODE INT                 // rcVarName
                            10277 ; 99   |
                            10278 ; 100  |// generic bitfield structure
                            10279 ; 101  |struct Bitfield {
                            10280 ; 102  |    unsigned int B0  :1;
                            10281 ; 103  |    unsigned int B1  :1;
                            10282 ; 104  |    unsigned int B2  :1;
                            10283 ; 105  |    unsigned int B3  :1;
                            10284 ; 106  |    unsigned int B4  :1;
                            10285 ; 107  |    unsigned int B5  :1;
                            10286 ; 108  |    unsigned int B6  :1;
                            10287 ; 109  |    unsigned int B7  :1;
                            10288 ; 110  |    unsigned int B8  :1;
                            10289 ; 111  |    unsigned int B9  :1;
                            10290 ; 112  |    unsigned int B10 :1;
                            10291 ; 113  |    unsigned int B11 :1;
                            10292 ; 114  |    unsigned int B12 :1;
                            10293 ; 115  |    unsigned int B13 :1;
                            10294 ; 116  |    unsigned int B14 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10295 ; 117  |    unsigned int B15 :1;
                            10296 ; 118  |    unsigned int B16 :1;
                            10297 ; 119  |    unsigned int B17 :1;
                            10298 ; 120  |    unsigned int B18 :1;
                            10299 ; 121  |    unsigned int B19 :1;
                            10300 ; 122  |    unsigned int B20 :1;
                            10301 ; 123  |    unsigned int B21 :1;
                            10302 ; 124  |    unsigned int B22 :1;
                            10303 ; 125  |    unsigned int B23 :1;
                            10304 ; 126  |};
                            10305 ; 127  |
                            10306 ; 128  |union BitInt {
                            10307 ; 129  |        struct Bitfield B;
                            10308 ; 130  |        int        I;
                            10309 ; 131  |};
                            10310 ; 132  |
                            10311 ; 133  |#define MAX_MSG_LENGTH 10
                            10312 ; 134  |struct CMessage
                            10313 ; 135  |{
                            10314 ; 136  |        unsigned int m_uLength;
                            10315 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10316 ; 138  |};
                            10317 ; 139  |
                            10318 ; 140  |typedef struct {
                            10319 ; 141  |    WORD m_wLength;
                            10320 ; 142  |    WORD m_wMessage;
                            10321 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10322 ; 144  |} Message;
                            10323 ; 145  |
                            10324 ; 146  |struct MessageQueueDescriptor
                            10325 ; 147  |{
                            10326 ; 148  |        int *m_pBase;
                            10327 ; 149  |        int m_iModulo;
                            10328 ; 150  |        int m_iSize;
                            10329 ; 151  |        int *m_pHead;
                            10330 ; 152  |        int *m_pTail;
                            10331 ; 153  |};
                            10332 ; 154  |
                            10333 ; 155  |struct ModuleEntry
                            10334 ; 156  |{
                            10335 ; 157  |    int m_iSignaledEventMask;
                            10336 ; 158  |    int m_iWaitEventMask;
                            10337 ; 159  |    int m_iResourceOfCode;
                            10338 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10339 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10340 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10341 ; 163  |    int m_uTimeOutHigh;
                            10342 ; 164  |    int m_uTimeOutLow;
                            10343 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10344 ; 166  |};
                            10345 ; 167  |
                            10346 ; 168  |union WaitMask{
                            10347 ; 169  |    struct B{
                            10348 ; 170  |        unsigned int m_bNone     :1;
                            10349 ; 171  |        unsigned int m_bMessage  :1;
                            10350 ; 172  |        unsigned int m_bTimer    :1;
                            10351 ; 173  |        unsigned int m_bButton   :1;
                            10352 ; 174  |    } B;
                            10353 ; 175  |    int I;
                            10354 ; 176  |} ;
                            10355 ; 177  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10356 ; 178  |
                            10357 ; 179  |struct Button {
                            10358 ; 180  |        WORD wButtonEvent;
                            10359 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10360 ; 182  |};
                            10361 ; 183  |
                            10362 ; 184  |struct Message {
                            10363 ; 185  |        WORD wMsgLength;
                            10364 ; 186  |        WORD wMsgCommand;
                            10365 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10366 ; 188  |};
                            10367 ; 189  |
                            10368 ; 190  |union EventTypes {
                            10369 ; 191  |        struct CMessage msg;
                            10370 ; 192  |        struct Button Button ;
                            10371 ; 193  |        struct Message Message;
                            10372 ; 194  |};
                            10373 ; 195  |
                            10374 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10375 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10376 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10377 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10378 ; 200  |
                            10379 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10380 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10381 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10382 ; 204  |
                            10383 ; 205  |#if DEBUG
                            10384 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10385 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10386 ; 208  |#else 
                            10387 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10388 ; 210  |#define DebugBuildAssert(x)    
                            10389 ; 211  |#endif
                            10390 ; 212  |
                            10391 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10392 ; 214  |//  #pragma asm
                            10393 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10394 ; 216  |//  #pragma endasm
                            10395 ; 217  |
                            10396 ; 218  |
                            10397 ; 219  |#ifdef COLOR_262K
                            10398 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10399 ; 221  |#elif defined(COLOR_65K)
                            10400 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10401 ; 223  |#else
                            10402 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10403 ; 225  |#endif
                            10404 ; 226  |    
                            10405 ; 227  |#endif // #ifndef _TYPES_H
                            10406 
                            10408 
                            10409 ; 29   |
                            10410 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                            10411 ; 31   |////   I2C STMP Registers
                            10412 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                            10413 ; 33   |
                            10414 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10415 ; 35   |
                            10416 ; 36   |
                            10417 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                            10418 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                            10419 ; 39   |
                            10420 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                            10421 ; 41   |
                            10422 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                            10423 ; 43   |
                            10424 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                            10425 ; 45   |
                            10426 ; 46   |typedef union               /* I2C Clock Divider Register */
                            10427 ; 47   |{
                            10428 ; 48   |    struct {
                            10429 ; 49   |        int                :1; 
                            10430 ; 50   |        unsigned FACT      :8;
                            10431 ; 51   |    } B;
                            10432 ; 52   |    int I;
                            10433 ; 53   |    unsigned U;
                            10434 ; 54   |} i2cdivr_type;
                            10435 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                            10436 ; 56   |
                            10437 ; 57   |
                            10438 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                            10439 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                            10440 ; 60   |
                            10441 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                            10442 ; 62   |
                            10443 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                            10444 ; 64   |
                            10445 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                            10446 ; 66   |
                            10447 ; 67   |typedef union               /* I2C Data Register */
                            10448 ; 68   |{
                            10449 ; 69   |    struct {
                            10450 ; 70   |         unsigned DATA :24; 
                            10451 ; 71   |    } B;
                            10452 ; 72   |    int I;
                            10453 ; 73   |    unsigned U;
                            10454 ; 74   |} i2cdatr_type;
                            10455 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                            10456 ; 76   |
                            10457 ; 77   |
                            10458 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                            10459 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                            10460 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                            10461 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                            10462 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                            10463 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                            10464 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                            10465 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                            10466 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                            10467 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                            10468 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                            10469 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                            10470 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                            10471 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                            10472 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                            10473 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                            10474 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10475 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                            10476 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                            10477 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                            10478 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                            10479 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                            10480 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                            10481 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                            10482 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                            10483 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                            10484 ; 104  |
                            10485 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                            10486 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                            10487 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                            10488 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                            10489 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                            10490 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                            10491 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                            10492 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                            10493 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                            10494 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                            10495 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                            10496 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                            10497 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                            10498 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                            10499 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                            10500 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                            10501 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                            10502 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                            10503 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                            10504 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                            10505 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                            10506 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                            10507 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                            10508 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                            10509 ; 129  |
                            10510 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                            10511 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                            10512 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                            10513 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                            10514 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                            10515 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                            10516 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                            10517 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                            10518 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                            10519 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                            10520 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                            10521 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                            10522 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                            10523 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                            10524 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                            10525 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                            10526 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                            10527 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                            10528 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                            10529 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                            10530 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                            10531 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                            10532 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                            10533 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                            10534 ; 154  |
                            10535 ; 155  |typedef union               /* I2C Control Register         */
                            10536 ; 156  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10537 ; 157  |    struct {
                            10538 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                            10539 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                            10540 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                            10541 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                            10542 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                            10543 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                            10544 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                            10545 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                            10546 ; 166  |       int RWN         :1; /* Read/Not Write           */
                            10547 ; 167  |       unsigned WL     :2; /* Word Length              */
                            10548 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                            10549 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                            10550 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                            10551 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                            10552 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                            10553 ; 173  |        int LWORD       :1; /* Last Word                */
                            10554 ; 174  |        int SUBA        :1; /* Sub Address              */
                            10555 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                            10556 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                            10557 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                            10558 ; 178  |    } B;
                            10559 ; 179  |    int I;
                            10560 ; 180  |    unsigned U;
                            10561 ; 181  |} i2ccsr_type;
                            10562 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                            10563 ; 183  |
                            10564 ; 184  |#endif
                            10565 
                            10567 
                            10568 ; 24   |#include "regsi2s.h"
                            10569 
                            10571 
                            10572 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            10573 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            10574 ; 3    |// Filename: regsi2s.inc
                            10575 ; 4    |// Description: Register definitions for I2S interface
                            10576 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            10577 ; 6    |// The following naming conventions are followed in this file.
                            10578 ; 7    |// All registers are named using the format...
                            10579 ; 8    |//     HW_<module>_<regname>
                            10580 ; 9    |// where <module> is the module name which can be any of the following...
                            10581 ; 10   |//     USB20
                            10582 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            10583 ; 12   |// module name includes a number starting from 0 for the first instance of
                            10584 ; 13   |// that module)
                            10585 ; 14   |// <regname> is the specific register within that module
                            10586 ; 15   |// We also define the following...
                            10587 ; 16   |//     HW_<module>_<regname>_BITPOS
                            10588 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10589 ; 18   |//     HW_<module>_<regname>_SETMASK
                            10590 ; 19   |// which does something else, and
                            10591 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            10592 ; 21   |// which does something else.
                            10593 ; 22   |// Other rules
                            10594 ; 23   |//     All caps
                            10595 ; 24   |//     Numeric identifiers start at 0
                            10596 ; 25   |#if !(defined(regsi2sinc))
                            10597 ; 26   |#define regsi2sinc 1
                            10598 ; 27   |
                            10599 ; 28   |#include "types.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10600 
                            10602 
                            10603 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10604 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10605 ; 3    |//
                            10606 ; 4    |// Filename: types.h
                            10607 ; 5    |// Description: Standard data types
                            10608 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10609 ; 7    |
                            10610 ; 8    |#ifndef _TYPES_H
                            10611 ; 9    |#define _TYPES_H
                            10612 ; 10   |
                            10613 ; 11   |// TODO:  move this outta here!
                            10614 ; 12   |#if !defined(NOERROR)
                            10615 ; 13   |#define NOERROR 0
                            10616 ; 14   |#define SUCCESS 0
                            10617 ; 15   |#endif 
                            10618 ; 16   |#if !defined(SUCCESS)
                            10619 ; 17   |#define SUCCESS  0
                            10620 ; 18   |#endif
                            10621 ; 19   |#if !defined(ERROR)
                            10622 ; 20   |#define ERROR   -1
                            10623 ; 21   |#endif
                            10624 ; 22   |#if !defined(FALSE)
                            10625 ; 23   |#define FALSE 0
                            10626 ; 24   |#endif
                            10627 ; 25   |#if !defined(TRUE)
                            10628 ; 26   |#define TRUE  1
                            10629 ; 27   |#endif
                            10630 ; 28   |
                            10631 ; 29   |#if !defined(NULL)
                            10632 ; 30   |#define NULL 0
                            10633 ; 31   |#endif
                            10634 ; 32   |
                            10635 ; 33   |#define MAX_INT     0x7FFFFF
                            10636 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10637 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10638 ; 36   |#define MAX_ULONG   (-1) 
                            10639 ; 37   |
                            10640 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10641 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10642 ; 40   |
                            10643 ; 41   |
                            10644 ; 42   |#define BYTE    unsigned char       // btVarName
                            10645 ; 43   |#define CHAR    signed char         // cVarName
                            10646 ; 44   |#define USHORT  unsigned short      // usVarName
                            10647 ; 45   |#define SHORT   unsigned short      // sVarName
                            10648 ; 46   |#define WORD    unsigned int        // wVarName
                            10649 ; 47   |#define INT     signed int          // iVarName
                            10650 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10651 ; 49   |#define LONG    signed long         // lVarName
                            10652 ; 50   |#define BOOL    unsigned int        // bVarName
                            10653 ; 51   |#define FRACT   _fract              // frVarName
                            10654 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10655 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10656 ; 54   |#define FLOAT   float               // fVarName
                            10657 ; 55   |#define DBL     double              // dVarName
                            10658 ; 56   |#define ENUM    enum                // eVarName
                            10659 ; 57   |#define CMX     _complex            // cmxVarName
                            10660 ; 58   |typedef WORD UCS3;                   // 
                            10661 ; 59   |
                            10662 ; 60   |#define UINT16  unsigned short
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10663 ; 61   |#define UINT8   unsigned char   
                            10664 ; 62   |#define UINT32  unsigned long
                            10665 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10666 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10667 ; 65   |#define WCHAR   UINT16
                            10668 ; 66   |
                            10669 ; 67   |//UINT128 is 16 bytes or 6 words
                            10670 ; 68   |typedef struct UINT128_3500 {   
                            10671 ; 69   |    int val[6];     
                            10672 ; 70   |} UINT128_3500;
                            10673 ; 71   |
                            10674 ; 72   |#define UINT128   UINT128_3500
                            10675 ; 73   |
                            10676 ; 74   |// Little endian word packed byte strings:   
                            10677 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10678 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10679 ; 77   |// Little endian word packed byte strings:   
                            10680 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10681 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10682 ; 80   |
                            10683 ; 81   |// Declare Memory Spaces To Use When Coding
                            10684 ; 82   |// A. Sector Buffers
                            10685 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10686 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10687 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10688 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10689 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10690 ; 88   |// B. Media DDI Memory
                            10691 ; 89   |#define MEDIA_DDI_MEM _Y
                            10692 ; 90   |
                            10693 ; 91   |
                            10694 ; 92   |
                            10695 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10696 ; 94   |// Examples of circular pointers:
                            10697 ; 95   |//    INT CIRC cpiVarName
                            10698 ; 96   |//    DWORD CIRC cpdwVarName
                            10699 ; 97   |
                            10700 ; 98   |#define RETCODE INT                 // rcVarName
                            10701 ; 99   |
                            10702 ; 100  |// generic bitfield structure
                            10703 ; 101  |struct Bitfield {
                            10704 ; 102  |    unsigned int B0  :1;
                            10705 ; 103  |    unsigned int B1  :1;
                            10706 ; 104  |    unsigned int B2  :1;
                            10707 ; 105  |    unsigned int B3  :1;
                            10708 ; 106  |    unsigned int B4  :1;
                            10709 ; 107  |    unsigned int B5  :1;
                            10710 ; 108  |    unsigned int B6  :1;
                            10711 ; 109  |    unsigned int B7  :1;
                            10712 ; 110  |    unsigned int B8  :1;
                            10713 ; 111  |    unsigned int B9  :1;
                            10714 ; 112  |    unsigned int B10 :1;
                            10715 ; 113  |    unsigned int B11 :1;
                            10716 ; 114  |    unsigned int B12 :1;
                            10717 ; 115  |    unsigned int B13 :1;
                            10718 ; 116  |    unsigned int B14 :1;
                            10719 ; 117  |    unsigned int B15 :1;
                            10720 ; 118  |    unsigned int B16 :1;
                            10721 ; 119  |    unsigned int B17 :1;
                            10722 ; 120  |    unsigned int B18 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10723 ; 121  |    unsigned int B19 :1;
                            10724 ; 122  |    unsigned int B20 :1;
                            10725 ; 123  |    unsigned int B21 :1;
                            10726 ; 124  |    unsigned int B22 :1;
                            10727 ; 125  |    unsigned int B23 :1;
                            10728 ; 126  |};
                            10729 ; 127  |
                            10730 ; 128  |union BitInt {
                            10731 ; 129  |        struct Bitfield B;
                            10732 ; 130  |        int        I;
                            10733 ; 131  |};
                            10734 ; 132  |
                            10735 ; 133  |#define MAX_MSG_LENGTH 10
                            10736 ; 134  |struct CMessage
                            10737 ; 135  |{
                            10738 ; 136  |        unsigned int m_uLength;
                            10739 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10740 ; 138  |};
                            10741 ; 139  |
                            10742 ; 140  |typedef struct {
                            10743 ; 141  |    WORD m_wLength;
                            10744 ; 142  |    WORD m_wMessage;
                            10745 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10746 ; 144  |} Message;
                            10747 ; 145  |
                            10748 ; 146  |struct MessageQueueDescriptor
                            10749 ; 147  |{
                            10750 ; 148  |        int *m_pBase;
                            10751 ; 149  |        int m_iModulo;
                            10752 ; 150  |        int m_iSize;
                            10753 ; 151  |        int *m_pHead;
                            10754 ; 152  |        int *m_pTail;
                            10755 ; 153  |};
                            10756 ; 154  |
                            10757 ; 155  |struct ModuleEntry
                            10758 ; 156  |{
                            10759 ; 157  |    int m_iSignaledEventMask;
                            10760 ; 158  |    int m_iWaitEventMask;
                            10761 ; 159  |    int m_iResourceOfCode;
                            10762 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10763 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10764 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10765 ; 163  |    int m_uTimeOutHigh;
                            10766 ; 164  |    int m_uTimeOutLow;
                            10767 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10768 ; 166  |};
                            10769 ; 167  |
                            10770 ; 168  |union WaitMask{
                            10771 ; 169  |    struct B{
                            10772 ; 170  |        unsigned int m_bNone     :1;
                            10773 ; 171  |        unsigned int m_bMessage  :1;
                            10774 ; 172  |        unsigned int m_bTimer    :1;
                            10775 ; 173  |        unsigned int m_bButton   :1;
                            10776 ; 174  |    } B;
                            10777 ; 175  |    int I;
                            10778 ; 176  |} ;
                            10779 ; 177  |
                            10780 ; 178  |
                            10781 ; 179  |struct Button {
                            10782 ; 180  |        WORD wButtonEvent;
                            10783 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10784 ; 182  |};
                            10785 ; 183  |
                            10786 ; 184  |struct Message {
                            10787 ; 185  |        WORD wMsgLength;
                            10788 ; 186  |        WORD wMsgCommand;
                            10789 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10790 ; 188  |};
                            10791 ; 189  |
                            10792 ; 190  |union EventTypes {
                            10793 ; 191  |        struct CMessage msg;
                            10794 ; 192  |        struct Button Button ;
                            10795 ; 193  |        struct Message Message;
                            10796 ; 194  |};
                            10797 ; 195  |
                            10798 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10799 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10800 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10801 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10802 ; 200  |
                            10803 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10804 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10805 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10806 ; 204  |
                            10807 ; 205  |#if DEBUG
                            10808 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10809 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10810 ; 208  |#else 
                            10811 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10812 ; 210  |#define DebugBuildAssert(x)    
                            10813 ; 211  |#endif
                            10814 ; 212  |
                            10815 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10816 ; 214  |//  #pragma asm
                            10817 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10818 ; 216  |//  #pragma endasm
                            10819 ; 217  |
                            10820 ; 218  |
                            10821 ; 219  |#ifdef COLOR_262K
                            10822 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10823 ; 221  |#elif defined(COLOR_65K)
                            10824 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10825 ; 223  |#else
                            10826 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10827 ; 225  |#endif
                            10828 ; 226  |    
                            10829 ; 227  |#endif // #ifndef _TYPES_H
                            10830 
                            10832 
                            10833 ; 29   |
                            10834 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                            10835 ; 31   |////  I2S Registers (SAI)
                            10836 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                            10837 ; 33   |
                            10838 ; 34   |
                            10839 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                            10840 ; 36   |
                            10841 ; 37   |
                            10842 ; 38   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10843 ; 39   |
                            10844 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                            10845 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                            10846 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                            10847 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                            10848 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                            10849 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                            10850 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                            10851 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                            10852 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                            10853 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                            10854 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                            10855 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                            10856 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                            10857 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                            10858 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                            10859 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                            10860 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                            10861 ; 57   |
                            10862 ; 58   |
                            10863 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                            10864 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                            10865 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                            10866 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                            10867 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                            10868 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                            10869 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                            10870 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                            10871 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                            10872 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                            10873 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                            10874 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                            10875 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                            10876 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                            10877 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                            10878 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                            10879 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                            10880 ; 76   |
                            10881 ; 77   |
                            10882 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                            10883 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                            10884 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                            10885 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                            10886 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                            10887 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                            10888 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                            10889 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                            10890 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                            10891 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                            10892 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                            10893 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                            10894 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                            10895 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                            10896 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                            10897 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                            10898 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
                            10899 ; 95   |
                            10900 ; 96   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10901 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                            10902 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                            10903 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                            10904 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                            10905 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                            10906 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                            10907 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                            10908 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                            10909 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                            10910 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                            10911 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                            10912 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                            10913 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                            10914 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                            10915 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                            10916 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                            10917 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                            10918 ; 114  |
                            10919 ; 115  |typedef union
                            10920 ; 116  |{
                            10921 ; 117  |    struct {
                            10922 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                            10923 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                            10924 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                            10925 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                            10926 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                            10927 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                            10928 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                            10929 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                            10930 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                            10931 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                            10932 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                            10933 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                            10934 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                            10935 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                            10936 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                            10937 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                            10938 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                            10939 ; 135  |    } B;
                            10940 ; 136  |    int I;
                            10941 ; 137  |    unsigned U;
                            10942 ; 138  |} saircsr_type;
                            10943 ; 139  |
                            10944 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                            10945 ; 141  |
                            10946 ; 142  |typedef union
                            10947 ; 143  |{
                            10948 ; 144  |    struct {
                            10949 ; 145  |        unsigned SAI :24;
                            10950 ; 146  |    } B;
                            10951 ; 147  |    int I;
                            10952 ; 148  |    unsigned U;
                            10953 ; 149  |} saixr_type;
                            10954 ; 150  |
                            10955 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                            10956 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
                            10957 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10958 ; 154  |
                            10959 ; 155  |
                            10960 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                            10961 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                            10962 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                            10963 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                            10964 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                            10965 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                            10966 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                            10967 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                            10968 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                            10969 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                            10970 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                            10971 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                            10972 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                            10973 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                            10974 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                            10975 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                            10976 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                            10977 ; 173  |
                            10978 ; 174  |
                            10979 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                            10980 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                            10981 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                            10982 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                            10983 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                            10984 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                            10985 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                            10986 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                            10987 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                            10988 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                            10989 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                            10990 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                            10991 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                            10992 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                            10993 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                            10994 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                            10995 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                            10996 ; 192  |
                            10997 ; 193  |
                            10998 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                            10999 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                            11000 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                            11001 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                            11002 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                            11003 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                            11004 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                            11005 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                            11006 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                            11007 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                            11008 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                            11009 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                            11010 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                            11011 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                            11012 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                            11013 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
                            11014 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                            11015 ; 211  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11016 ; 212  |
                            11017 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                            11018 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                            11019 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                            11020 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                            11021 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                            11022 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                            11023 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                            11024 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                            11025 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                            11026 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                            11027 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                            11028 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                            11029 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                            11030 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                            11031 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                            11032 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                            11033 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                            11034 ; 230  |
                            11035 ; 231  |
                            11036 ; 232  |typedef union
                            11037 ; 233  |{
                            11038 ; 234  |    struct {
                            11039 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                            11040 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                            11041 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                            11042 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                            11043 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                            11044 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                            11045 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                            11046 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                            11047 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                            11048 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                            11049 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                            11050 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                            11051 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                            11052 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                            11053 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                            11054 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                            11055 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                            11056 ; 252  |    } B;
                            11057 ; 253  |    int I;
                            11058 ; 254  |    unsigned U;
                            11059 ; 255  |} saitcsr_type;
                            11060 ; 256  |
                            11061 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                            11062 ; 258  |
                            11063 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                            11064 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                            11065 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                            11066 ; 262  |
                            11067 ; 263  |#endif
                            11068 
                            11070 
                            11071 ; 25   |#include "regsicoll.h"
                            11072 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11074 
                            11075 ; 1    |#if !defined(__REGS_ICOLL_INC)
                            11076 ; 2    |#define __REGS_ICOLL_INC 1
                            11077 ; 3    |
                            11078 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            11079 ; 5    |//  Interrupt Collector Registers
                            11080 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11081 ; 7    |
                            11082 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                            11083 ; 9    |
                            11084 ; 10   |
                            11085 ; 11   |
                            11086 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                            11087 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                            11088 ; 14   |
                            11089 ; 15   |typedef union
                            11090 ; 16   |{
                            11091 ; 17   |    struct {
                            11092 ; 18   |        int SEN0        :1;
                            11093 ; 19   |        int SEN1        :1;
                            11094 ; 20   |        int SEN2        :1;
                            11095 ; 21   |        int SEN3        :1;
                            11096 ; 22   |        int SEN4        :1;
                            11097 ; 23   |        int SEN5        :1;
                            11098 ; 24   |        int SEN6        :1;
                            11099 ; 25   |        int SEN7        :1;
                            11100 ; 26   |        int SEN8        :1;
                            11101 ; 27   |        int SEN9        :1;
                            11102 ; 28   |        int SEN10       :1;
                            11103 ; 29   |        int SEN11       :1;
                            11104 ; 30   |        int SEN12       :1;
                            11105 ; 31   |        int SEN13       :1;
                            11106 ; 32   |        int SEN14       :1;
                            11107 ; 33   |        int SEN15       :1;
                            11108 ; 34   |        int SEN16       :1;
                            11109 ; 35   |        int SEN17       :1;
                            11110 ; 36   |        int SEN18       :1;
                            11111 ; 37   |        int SEN19       :1;
                            11112 ; 38   |        int SEN20       :1;
                            11113 ; 39   |        int SEN21       :1;
                            11114 ; 40   |        int SEN22       :1;
                            11115 ; 41   |        int SEN23       :1;
                            11116 ; 42   |    } B;
                            11117 ; 43   |    int I;
                            11118 ; 44   |} iclenable0_type;
                            11119 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                            11120 ; 46   |
                            11121 ; 47   |
                            11122 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                            11123 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                            11124 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                            11125 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                            11126 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                            11127 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                            11128 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                            11129 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                            11130 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                            11131 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                            11132 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                            11133 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                            11134 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11135 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                            11136 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                            11137 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                            11138 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                            11139 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                            11140 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                            11141 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                            11142 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                            11143 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                            11144 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                            11145 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                            11146 ; 72   |
                            11147 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                            11148 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                            11149 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                            11150 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                            11151 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                            11152 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                            11153 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                            11154 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                            11155 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                            11156 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                            11157 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                            11158 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                            11159 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                            11160 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                            11161 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                            11162 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                            11163 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                            11164 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                            11165 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                            11166 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                            11167 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                            11168 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                            11169 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                            11170 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                            11171 ; 97   |
                            11172 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                            11173 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                            11174 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                            11175 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                            11176 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                            11177 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                            11178 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                            11179 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                            11180 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                            11181 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                            11182 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                            11183 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                            11184 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                            11185 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                            11186 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                            11187 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                            11188 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                            11189 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                            11190 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                            11191 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                            11192 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                            11193 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                            11194 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                            11195 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                            11196 ; 122  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11197 ; 123  |
                            11198 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            11199 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                            11200 ; 126  |typedef union
                            11201 ; 127  |{
                            11202 ; 128  |    struct {
                            11203 ; 129  |        
                            11204 ; 130  |        int SEN24       :1;
                            11205 ; 131  |        int SEN25       :1;
                            11206 ; 132  |        int SEN26       :1;
                            11207 ; 133  |        int SEN27       :1;
                            11208 ; 134  |        int SEN28       :1;
                            11209 ; 135  |        int SEN29       :1;
                            11210 ; 136  |        int SEN30       :1;
                            11211 ; 137  |        int SEN31       :1;
                            11212 ; 138  |        int SEN32       :1;
                            11213 ; 139  |        int SEN33       :1;
                            11214 ; 140  |    } B;
                            11215 ; 141  |    int I;
                            11216 ; 142  |} iclenable1_type;
                            11217 ; 143  |
                            11218 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                            11219 ; 145  |
                            11220 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            11221 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            11222 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            11223 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            11224 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            11225 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            11226 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            11227 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            11228 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            11229 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            11230 ; 156  |
                            11231 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            11232 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            11233 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            11234 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            11235 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            11236 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            11237 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                            11238 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            11239 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            11240 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            11241 ; 167  |
                            11242 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            11243 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            11244 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            11245 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            11246 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            11247 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                            11248 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            11249 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            11250 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            11251 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            11252 ; 178  |
                            11253 ; 179  |
                            11254 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            11255 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            11256 ; 182  |typedef union
                            11257 ; 183  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11258 ; 184  |    struct {
                            11259 ; 185  |        int SST0        :1;
                            11260 ; 186  |        int SST1        :1;
                            11261 ; 187  |        int SST2        :1;
                            11262 ; 188  |        int SST3        :1;
                            11263 ; 189  |        int SST4        :1;
                            11264 ; 190  |        int SST5        :1;
                            11265 ; 191  |        int SST6        :1;
                            11266 ; 192  |        int SST7        :1;
                            11267 ; 193  |        int SST8        :1;
                            11268 ; 194  |        int SST9        :1;
                            11269 ; 195  |        int SST10       :1;
                            11270 ; 196  |        int SST11       :1;
                            11271 ; 197  |        int SST12       :1;
                            11272 ; 198  |        int SST13       :1;
                            11273 ; 199  |        int SST14       :1;
                            11274 ; 200  |        int SST15       :1;
                            11275 ; 201  |        int SST16       :1;
                            11276 ; 202  |        int SST17       :1;
                            11277 ; 203  |        int SST18       :1;
                            11278 ; 204  |        int SST19       :1;
                            11279 ; 205  |        int SST20       :1;
                            11280 ; 206  |        int SST21       :1;
                            11281 ; 207  |        int SST22       :1;
                            11282 ; 208  |        int SST23       :1;
                            11283 ; 209  |    } B;
                            11284 ; 210  |    int I;
                            11285 ; 211  |} iclstatus0_type;
                            11286 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                            11287 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            11288 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            11289 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            11290 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            11291 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            11292 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            11293 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            11294 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            11295 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            11296 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            11297 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            11298 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                            11299 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            11300 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            11301 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            11302 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            11303 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            11304 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            11305 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            11306 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            11307 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            11308 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                            11309 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            11310 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            11311 ; 237  |
                            11312 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            11313 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            11314 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            11315 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                            11316 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            11317 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            11318 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11319 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            11320 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            11321 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            11322 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            11323 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            11324 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            11325 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            11326 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                            11327 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                            11328 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            11329 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            11330 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            11331 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            11332 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            11333 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            11334 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            11335 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            11336 ; 262  |
                            11337 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            11338 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            11339 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            11340 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            11341 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            11342 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            11343 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            11344 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            11345 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            11346 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            11347 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            11348 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            11349 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            11350 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            11351 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            11352 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            11353 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            11354 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            11355 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            11356 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            11357 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            11358 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            11359 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            11360 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                            11361 ; 287  |
                            11362 ; 288  |
                            11363 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            11364 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            11365 ; 291  |typedef union
                            11366 ; 292  |{
                            11367 ; 293  |    struct {
                            11368 ; 294  |        int SST24       :1;
                            11369 ; 295  |        int SST25       :1;
                            11370 ; 296  |        int SST26       :1;
                            11371 ; 297  |        int SST27       :1;
                            11372 ; 298  |        int SST28       :1;
                            11373 ; 299  |        int SST29       :1;
                            11374 ; 300  |        int SST30       :1;
                            11375 ; 301  |        int SST31       :1;
                            11376 ; 302  |        int SST32       :1;
                            11377 ; 303  |        int SST33       :1;
                            11378 ; 304  |    } B;
                            11379 ; 305  |    int I;
                            11380 ; 306  |} iclstatus1_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11381 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                            11382 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            11383 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            11384 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            11385 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            11386 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            11387 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                            11388 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            11389 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            11390 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            11391 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            11392 ; 318  |
                            11393 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            11394 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            11395 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            11396 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            11397 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            11398 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            11399 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            11400 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            11401 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            11402 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            11403 ; 329  |
                            11404 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            11405 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            11406 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            11407 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            11408 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            11409 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            11410 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            11411 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            11412 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            11413 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            11414 ; 340  |
                            11415 ; 341  |
                            11416 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            11417 ; 343  |//  Interrupt Collector Priority Defs
                            11418 ; 344  |typedef union
                            11419 ; 345  |{
                            11420 ; 346  |    struct {
                            11421 ; 347  |        unsigned S0P    :3;
                            11422 ; 348  |        unsigned S1P    :3;
                            11423 ; 349  |        unsigned S2P    :3;
                            11424 ; 350  |        unsigned S3P    :3;
                            11425 ; 351  |        unsigned S4P    :3;
                            11426 ; 352  |        unsigned S5P    :3;
                            11427 ; 353  |        unsigned S6P    :3;
                            11428 ; 354  |        unsigned S7P    :3;
                            11429 ; 355  |    } B;
                            11430 ; 356  |    int I;
                            11431 ; 357  |
                            11432 ; 358  |} iclprior0_type;
                            11433 ; 359  |
                            11434 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                            11435 ; 361  |
                            11436 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            11437 ; 363  |#define HW_ICLPRIORR_SP_1 1
                            11438 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            11439 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            11440 ; 366  |#define HW_ICLPRIORR_SP_4 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11441 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            11442 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            11443 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            11444 ; 370  |
                            11445 ; 371  |
                            11446 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            11447 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            11448 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                            11449 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            11450 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            11451 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            11452 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            11453 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            11454 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            11455 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            11456 ; 382  |
                            11457 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            11458 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            11459 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            11460 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            11461 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            11462 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            11463 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            11464 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            11465 ; 391  |
                            11466 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            11467 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            11468 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                            11469 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            11470 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            11471 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            11472 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            11473 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            11474 ; 400  |
                            11475 ; 401  |
                            11476 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            11477 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            11478 ; 404  |typedef union
                            11479 ; 405  |{
                            11480 ; 406  |    struct {
                            11481 ; 407  |        unsigned S8P    :3;
                            11482 ; 408  |        unsigned S9P    :3;
                            11483 ; 409  |        unsigned S10P   :3;
                            11484 ; 410  |        unsigned S11P   :3;
                            11485 ; 411  |        unsigned S12P   :3;
                            11486 ; 412  |        unsigned S13P   :3;
                            11487 ; 413  |        unsigned S14P   :3;
                            11488 ; 414  |        unsigned S15P   :3;
                            11489 ; 415  |    } B;
                            11490 ; 416  |    int I;
                            11491 ; 417  |} iclprior1_type;
                            11492 ; 418  |
                            11493 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                            11494 ; 420  |
                            11495 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            11496 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            11497 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            11498 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                            11499 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            11500 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            11501 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11502 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            11503 ; 429  |
                            11504 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            11505 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            11506 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            11507 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            11508 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                            11509 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                            11510 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            11511 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            11512 ; 438  |
                            11513 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            11514 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            11515 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            11516 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            11517 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            11518 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            11519 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            11520 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            11521 ; 447  |
                            11522 ; 448  |
                            11523 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            11524 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            11525 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            11526 ; 452  |{
                            11527 ; 453  |    struct {
                            11528 ; 454  |        unsigned S16P   :3;
                            11529 ; 455  |        unsigned S17P   :3;
                            11530 ; 456  |        unsigned S18P   :3;
                            11531 ; 457  |        unsigned S19P   :3;
                            11532 ; 458  |        unsigned S20P   :3;
                            11533 ; 459  |        unsigned S21P   :3;
                            11534 ; 460  |        unsigned S22P   :3;
                            11535 ; 461  |        unsigned S23P   :3;
                            11536 ; 462  |    } B;
                            11537 ; 463  |    int I;
                            11538 ; 464  |} iclprior2_type;
                            11539 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                            11540 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            11541 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            11542 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                            11543 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            11544 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            11545 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            11546 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            11547 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            11548 ; 474  |
                            11549 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            11550 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            11551 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            11552 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                            11553 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            11554 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            11555 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            11556 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            11557 ; 483  |
                            11558 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            11559 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                            11560 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            11561 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            11562 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11563 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            11564 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            11565 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            11566 ; 492  |
                            11567 ; 493  |
                            11568 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            11569 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            11570 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            11571 ; 497  |{
                            11572 ; 498  |    struct {
                            11573 ; 499  |        unsigned S24P   :3;
                            11574 ; 500  |        unsigned S25P   :3;
                            11575 ; 501  |        unsigned S26P   :3;
                            11576 ; 502  |        unsigned S27P   :3;
                            11577 ; 503  |        unsigned S28P   :3;
                            11578 ; 504  |        unsigned S29P   :3;
                            11579 ; 505  |        unsigned S30P   :3;
                            11580 ; 506  |        unsigned S31P   :3;
                            11581 ; 507  |    } B;
                            11582 ; 508  |    int I;
                            11583 ; 509  |} iclprior3_type;
                            11584 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                            11585 ; 511  |
                            11586 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            11587 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            11588 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            11589 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            11590 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            11591 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            11592 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            11593 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            11594 ; 520  |
                            11595 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            11596 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            11597 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            11598 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            11599 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            11600 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            11601 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            11602 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            11603 ; 529  |
                            11604 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            11605 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            11606 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            11607 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            11608 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            11609 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            11610 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            11611 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            11612 ; 538  |
                            11613 ; 539  |
                            11614 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            11615 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            11616 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            11617 ; 543  |{
                            11618 ; 544  |    struct {
                            11619 ; 545  |        unsigned S32P   :3;
                            11620 ; 546  |        unsigned S33P   :3;
                            11621 ; 547  |    } B;
                            11622 ; 548  |    int I;
                            11623 ; 549  |} iclprior4_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11624 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                            11625 ; 551  |
                            11626 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            11627 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                            11628 ; 554  |
                            11629 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            11630 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                            11631 ; 557  |
                            11632 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            11633 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            11634 ; 560  |
                            11635 ; 561  |
                            11636 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            11637 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            11638 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            11639 ; 565  |{
                            11640 ; 566  |    struct {
                            11641 ; 567  |        unsigned S0S    :2;
                            11642 ; 568  |        unsigned S1S    :2;
                            11643 ; 569  |        unsigned S2S    :2;
                            11644 ; 570  |        unsigned S3S    :2;
                            11645 ; 571  |        unsigned S4S    :2;
                            11646 ; 572  |        unsigned S5S    :2;
                            11647 ; 573  |        unsigned S6S    :2;
                            11648 ; 574  |        unsigned S7S    :2;
                            11649 ; 575  |        unsigned S8S    :2;
                            11650 ; 576  |        unsigned S9S    :2;
                            11651 ; 577  |        unsigned S10S   :2;
                            11652 ; 578  |        unsigned S11S   :2;
                            11653 ; 579  |    } B;
                            11654 ; 580  |    int I;
                            11655 ; 581  |} iclsteer0_type;
                            11656 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                            11657 ; 583  |
                            11658 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            11659 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            11660 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            11661 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            11662 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            11663 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                            11664 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            11665 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            11666 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            11667 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            11668 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            11669 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            11670 ; 596  |
                            11671 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            11672 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            11673 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                            11674 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            11675 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            11676 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            11677 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            11678 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            11679 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            11680 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                            11681 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            11682 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            11683 ; 609  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11684 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            11685 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            11686 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            11687 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            11688 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            11689 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            11690 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            11691 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                            11692 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            11693 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            11694 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            11695 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            11696 ; 622  |
                            11697 ; 623  |
                            11698 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            11699 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            11700 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            11701 ; 627  |{
                            11702 ; 628  |    struct {
                            11703 ; 629  |        unsigned S12S   :2;
                            11704 ; 630  |        unsigned S13S   :2;
                            11705 ; 631  |        unsigned S14S   :2;
                            11706 ; 632  |        unsigned S15S   :2;
                            11707 ; 633  |        unsigned S16S   :2;
                            11708 ; 634  |        unsigned S17S   :2;
                            11709 ; 635  |        unsigned S18S   :2;
                            11710 ; 636  |        unsigned S19S   :2;
                            11711 ; 637  |        unsigned S20S   :2;
                            11712 ; 638  |        unsigned S21S   :2;
                            11713 ; 639  |        unsigned S22S   :2;
                            11714 ; 640  |        unsigned S23S   :2;
                            11715 ; 641  |    } B;
                            11716 ; 642  |    int I;
                            11717 ; 643  |} iclsteer1_type;
                            11718 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                            11719 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                            11720 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            11721 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            11722 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            11723 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            11724 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                            11725 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            11726 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            11727 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            11728 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            11729 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            11730 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            11731 ; 657  |
                            11732 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            11733 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            11734 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                            11735 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            11736 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            11737 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            11738 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            11739 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            11740 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            11741 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                            11742 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            11743 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            11744 ; 670  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11745 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            11746 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            11747 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            11748 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            11749 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            11750 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            11751 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            11752 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                            11753 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            11754 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            11755 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            11756 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            11757 ; 683  |
                            11758 ; 684  |
                            11759 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                            11760 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            11761 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            11762 ; 688  |{
                            11763 ; 689  |    struct {
                            11764 ; 690  |        unsigned S24S   :2;
                            11765 ; 691  |        unsigned S25S   :2;
                            11766 ; 692  |        unsigned S26S   :2;
                            11767 ; 693  |        unsigned S27S   :2;
                            11768 ; 694  |        unsigned S28S   :2;
                            11769 ; 695  |        unsigned S29S   :2;
                            11770 ; 696  |        unsigned S30S   :2;
                            11771 ; 697  |        unsigned S31S   :2;
                            11772 ; 698  |        unsigned S32S   :2;
                            11773 ; 699  |        unsigned S33S   :2;
                            11774 ; 700  |    } B;
                            11775 ; 701  |    int I;
                            11776 ; 702  |} iclsteer2_type;
                            11777 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                            11778 ; 704  |
                            11779 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            11780 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            11781 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            11782 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            11783 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            11784 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            11785 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                            11786 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            11787 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            11788 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            11789 ; 715  |
                            11790 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            11791 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            11792 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            11793 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            11794 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            11795 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                            11796 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            11797 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            11798 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            11799 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            11800 ; 726  |
                            11801 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            11802 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                            11803 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            11804 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            11805 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11806 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            11807 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            11808 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            11809 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            11810 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            11811 ; 737  |
                            11812 ; 738  |
                            11813 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                            11814 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            11815 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            11816 ; 742  |{
                            11817 ; 743  |    struct {
                            11818 ; 744  |        int S0FV        :1;
                            11819 ; 745  |        int S1FV        :1;
                            11820 ; 746  |        int S2FV        :1;
                            11821 ; 747  |        int S3FV        :1;
                            11822 ; 748  |        int S4FV        :1;
                            11823 ; 749  |        int S5FV        :1;
                            11824 ; 750  |        int S6FV        :1;
                            11825 ; 751  |        int S7FV        :1;
                            11826 ; 752  |        int S8FV        :1;
                            11827 ; 753  |        int S9FV        :1;
                            11828 ; 754  |        int S10FV       :1;
                            11829 ; 755  |        int S11FV       :1;
                            11830 ; 756  |        int S12FV       :1;
                            11831 ; 757  |        int S13FV       :1;
                            11832 ; 758  |        int S14FV       :1;
                            11833 ; 759  |        int S15FV       :1;
                            11834 ; 760  |        int S16FV       :1;
                            11835 ; 761  |        int S17FV       :1;
                            11836 ; 762  |        int S18FV       :1;
                            11837 ; 763  |        int S19FV       :1;
                            11838 ; 764  |        int S20FV       :1;
                            11839 ; 765  |        int S21FV       :1;
                            11840 ; 766  |        int S22FV       :1;
                            11841 ; 767  |        int S23FV       :1;
                            11842 ; 768  |    } B;
                            11843 ; 769  |    int I;
                            11844 ; 770  |} iclforce0_type;
                            11845 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                            11846 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                            11847 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            11848 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            11849 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            11850 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            11851 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            11852 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            11853 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            11854 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            11855 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            11856 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                            11857 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            11858 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            11859 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            11860 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            11861 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            11862 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            11863 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                            11864 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            11865 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            11866 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11867 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            11868 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            11869 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            11870 ; 796  |
                            11871 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            11872 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            11873 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            11874 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                            11875 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            11876 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            11877 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            11878 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                            11879 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            11880 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            11881 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            11882 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            11883 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            11884 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            11885 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            11886 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            11887 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            11888 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            11889 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            11890 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            11891 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            11892 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            11893 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            11894 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            11895 ; 821  |
                            11896 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            11897 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            11898 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            11899 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            11900 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            11901 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            11902 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            11903 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            11904 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            11905 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            11906 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            11907 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            11908 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                            11909 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            11910 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            11911 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            11912 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            11913 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            11914 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            11915 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            11916 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            11917 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            11918 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                            11919 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            11920 ; 846  |
                            11921 ; 847  |
                            11922 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            11923 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            11924 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            11925 ; 851  |{
                            11926 ; 852  |    struct {
                            11927 ; 853  |        int S24FV       :1;
                            11928 ; 854  |        int S25FV       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11929 ; 855  |        int S26FV       :1;
                            11930 ; 856  |        int S27FV       :1;
                            11931 ; 857  |        int S28FV       :1;
                            11932 ; 858  |        int S29FV       :1;
                            11933 ; 859  |        int S30FV       :1;
                            11934 ; 860  |        int S31FV       :1;
                            11935 ; 861  |        int S32FV       :1;
                            11936 ; 862  |        int S33FV       :1;
                            11937 ; 863  |    } B;
                            11938 ; 864  |    int I;
                            11939 ; 865  |} iclforce1_type;
                            11940 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                            11941 ; 867  |
                            11942 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                            11943 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            11944 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            11945 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            11946 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            11947 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            11948 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            11949 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            11950 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            11951 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            11952 ; 878  |
                            11953 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            11954 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            11955 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            11956 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            11957 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            11958 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            11959 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            11960 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            11961 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            11962 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            11963 ; 889  |
                            11964 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            11965 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            11966 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            11967 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            11968 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            11969 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                            11970 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                            11971 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            11972 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            11973 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            11974 ; 900  |
                            11975 ; 901  |
                            11976 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            11977 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            11978 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            11979 ; 905  |{
                            11980 ; 906  |    struct {
                            11981 ; 907  |        int S0FE        :1;
                            11982 ; 908  |        int S1FE        :1;
                            11983 ; 909  |        int S2FE        :1;
                            11984 ; 910  |        int S3FE        :1;
                            11985 ; 911  |        int S4FE        :1;
                            11986 ; 912  |        int S5FE        :1;
                            11987 ; 913  |        int S6FE        :1;
                            11988 ; 914  |        int S7FE        :1;
                            11989 ; 915  |        int S8FE        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11990 ; 916  |        int S9FE        :1;
                            11991 ; 917  |        int S10FE       :1;
                            11992 ; 918  |        int S11FE       :1;
                            11993 ; 919  |        int S12FE       :1;
                            11994 ; 920  |        int S13FE       :1;
                            11995 ; 921  |        int S14FE       :1;
                            11996 ; 922  |        int S15FE       :1;
                            11997 ; 923  |        int S16FE       :1;
                            11998 ; 924  |        int S17FE       :1;
                            11999 ; 925  |        int S18FE       :1;
                            12000 ; 926  |        int S19FE       :1;
                            12001 ; 927  |        int S20FE       :1;
                            12002 ; 928  |        int S21FE       :1;
                            12003 ; 929  |        int S22FE       :1;
                            12004 ; 930  |        int S23FE       :1;
                            12005 ; 931  |    } B;
                            12006 ; 932  |    int I;
                            12007 ; 933  |} iclfenable0_type;
                            12008 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                            12009 ; 935  |
                            12010 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                            12011 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            12012 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            12013 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            12014 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            12015 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            12016 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            12017 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            12018 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            12019 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            12020 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            12021 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            12022 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            12023 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            12024 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            12025 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            12026 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            12027 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            12028 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            12029 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            12030 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                            12031 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            12032 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            12033 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            12034 ; 960  |
                            12035 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            12036 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            12037 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            12038 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            12039 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            12040 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                            12041 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            12042 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            12043 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            12044 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            12045 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            12046 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            12047 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                            12048 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            12049 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            12050 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12051 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            12052 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            12053 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            12054 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            12055 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            12056 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            12057 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            12058 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                            12059 ; 985  |
                            12060 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            12061 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            12062 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            12063 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            12064 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            12065 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            12066 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            12067 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            12068 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            12069 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            12070 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            12071 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            12072 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            12073 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            12074 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            12075 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            12076 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            12077 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            12078 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            12079 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            12080 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                            12081 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            12082 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            12083 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            12084 ; 1010 |
                            12085 ; 1011 |
                            12086 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            12087 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            12088 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            12089 ; 1015 |{
                            12090 ; 1016 |    struct {
                            12091 ; 1017 |        int S24FE       :1;
                            12092 ; 1018 |        int S25FE       :1;
                            12093 ; 1019 |        int S26FE       :1;
                            12094 ; 1020 |        int S27FE       :1;
                            12095 ; 1021 |        int S28FE       :1;
                            12096 ; 1022 |        int S29FE       :1;
                            12097 ; 1023 |        int S30FE       :1;
                            12098 ; 1024 |        int S31FE       :1;
                            12099 ; 1025 |        int S32FE       :1;
                            12100 ; 1026 |        int S33FE       :1;
                            12101 ; 1027 |    } B;
                            12102 ; 1028 |    int I;
                            12103 ; 1029 |} iclfenable1_type;
                            12104 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                            12105 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            12106 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            12107 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            12108 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                            12109 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            12110 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            12111 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12112 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            12113 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            12114 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            12115 ; 1041 |
                            12116 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            12117 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            12118 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            12119 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                            12120 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            12121 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            12122 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            12123 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            12124 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            12125 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            12126 ; 1052 |
                            12127 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            12128 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            12129 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                            12130 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            12131 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            12132 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            12133 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            12134 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            12135 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            12136 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            12137 ; 1063 |
                            12138 ; 1064 |
                            12139 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            12140 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            12141 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            12142 ; 1068 |{
                            12143 ; 1069 |    struct {
                            12144 ; 1070 |        unsigned RQ     :7;
                            12145 ; 1071 |        unsigned IVA    :7;
                            12146 ; 1072 |        unsigned IVB    :7;
                            12147 ; 1073 |    } B;
                            12148 ; 1074 |    int I;
                            12149 ; 1075 |} iclobsvz0_type;
                            12150 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                            12151 ; 1077 |
                            12152 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                            12153 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            12154 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            12155 ; 1081 |
                            12156 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            12157 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            12158 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            12159 ; 1085 |
                            12160 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            12161 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            12162 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                            12163 ; 1089 |
                            12164 ; 1090 |
                            12165 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            12166 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            12167 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            12168 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            12169 ; 1095 |
                            12170 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            12171 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            12172 ; 1098 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12173 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            12174 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            12175 ; 1101 |
                            12176 ; 1102 |
                            12177 ; 1103 |
                            12178 ; 1104 |
                            12179 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            12180 ; 1106 |//  Interrupt Vectors
                            12181 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            12182 ; 1108 |// Reset Vector
                            12183 ; 1109 |#define HW_IVECRESET 0x0000           
                            12184 ; 1110 |// Stack Error
                            12185 ; 1111 |#define HW_IVECSTERR 0x0002           
                            12186 ; 1112 |// Trace
                            12187 ; 1113 |#define HW_IVECTRAC 0x0004           
                            12188 ; 1114 |// SWI
                            12189 ; 1115 |#define HW_IVECSWI 0x0006           
                            12190 ; 1116 |// ~IRQA
                            12191 ; 1117 |#define HW_IVECIRQA 0x0008           
                            12192 ; 1118 |// ~IRQB - BROWNOUT
                            12193 ; 1119 |#define HW_IVECIRQB 0x000A           
                            12194 ; 1120 |// Fatal Error
                            12195 ; 1121 |#define HW_IVECERROR 0x000C           
                            12196 ; 1122 |// SPI
                            12197 ; 1123 |#define HW_IVECSPI 0x000E           
                            12198 ; 1124 |// I2S TX Data Empty
                            12199 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            12200 ; 1126 |// I2S TX Underflow
                            12201 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            12202 ; 1128 |// I2S RX Data Full
                            12203 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            12204 ; 1130 |// I2S RX Overflow
                            12205 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            12206 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                            12207 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
                            12208 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                            12209 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            12210 ; 1136 |// GPIO1
                            12211 ; 1137 |#define HW_IVECGPIO1 0x0020           
                            12212 ; 1138 |// GPIO2
                            12213 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            12214 ; 1140 |// GPIO0
                            12215 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            12216 ; 1142 |// TIMER0
                            12217 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            12218 ; 1144 |// TIMER1
                            12219 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            12220 ; 1146 |// TIMER2
                            12221 ; 1147 |#define HW_IVECTIMER2 0x002A           
                            12222 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                            12223 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                            12224 ; 1150 |// I2C RX Data Ready
                            12225 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            12226 ; 1152 |// I2C RX Overflow
                            12227 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            12228 ; 1154 |// I2C TX Data Empty
                            12229 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12230 ; 1156 |// I2C TX Underflow
                            12231 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            12232 ; 1158 |// Illegal Instruction
                            12233 ; 1159 |#define HW_IVECILI 0x0038           
                            12234 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                            12235 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            12236 ; 1162 |#define HW_IVECDACE 0x003C           
                            12237 ; 1163 |// DAC Underflow ISR
                            12238 ; 1164 |#define HW_IVECDACUF 0x003E           
                            12239 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                            12240 ; 1166 |// ADC Full ISR
                            12241 ; 1167 |#define HW_IVECADCF 0x0042           
                            12242 ; 1168 |// ADC Overflow ISR
                            12243 ; 1169 |#define HW_IVECADCOF 0x0044           
                            12244 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                            12245 ; 1171 |// TIMER3
                            12246 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            12247 ; 1173 |// GPIO3
                            12248 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            12249 ; 1175 |// SDRAM
                            12250 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            12251 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                            12252 ; 1178 |// 5 volt power connected
                            12253 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            12254 ; 1180 |// USB Controller
                            12255 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            12256 ; 1182 |// USB Wakeup 
                            12257 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            12258 ; 1184 |// 5 volt power disconnected
                            12259 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            12260 ; 1186 |// enhanced SPI
                            12261 ; 1187 |#define HW_IVECESPI 0x0058           
                            12262 ; 1188 |// filter coprocessor
                            12263 ; 1189 |#define HW_IVECFILCO 0x005A           
                            12264 ; 1190 |// low res ADC #1
                            12265 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            12266 ; 1192 |// real time clock alarm
                            12267 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                            12268 ; 1194 |// low res ADC #2
                            12269 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            12270 ; 1196 |// flash hardware ECC
                            12271 ; 1197 |#define HW_IVECHWECC 0x0062           
                            12272 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                            12273 ; 1199 |// CDSYNC Interrupt
                            12274 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            12275 ; 1201 |// CDSYNC Exception
                            12276 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                            12277 ; 1203 |// RS
                            12278 ; 1204 |#define HW_IVECRS 0x006A           
                            12279 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                            12280 ; 1206 |// Flash Done ISR
                            12281 ; 1207 |#define HW_IVECFD 0x006E           
                            12282 ; 1208 |// CompactFlash ISR
                            12283 ; 1209 |#define HW_IVECCF 0x0070           
                            12284 ; 1210 |// SmartMedia Timeout ISR
                            12285 ; 1211 |#define HW_IVECSMTO 0x0072           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12286 ; 1212 |// SmartMedia Invalid Programming
                            12287 ; 1213 |#define HW_IVECSMIP 0x0074           
                            12288 ; 1214 |// CompactFlash No Card ISR
                            12289 ; 1215 |#define HW_IVECCFNC 0x0076           
                            12290 ; 1216 |// CompactFlash Status Change ISR
                            12291 ; 1217 |#define HW_IVECCFSC 0x0078           
                            12292 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                            12293 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                            12294 ; 1220 |// CDI
                            12295 ; 1221 |#define HW_IVECCDI 0x007E           
                            12296 ; 1222 |
                            12297 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            12298 ; 1224 |//  Interrupt Vectors
                            12299 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            12300 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            12301 ; 1227 |#define VECTOR(address,isr) \ 
                            12302 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            12303 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            12304 ; 1230 |
                            12305 ; 1231 |
                            12306 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            12307 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            12308 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            12309 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            12310 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            12311 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            12312 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            12313 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            12314 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            12315 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            12316 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            12317 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            12318 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            12319 ; 1245 |
                            12320 ; 1246 |// Interrupt Disabled
                            12321 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            12322 ; 1248 |// Interrupt Priority Level 0
                            12323 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            12324 ; 1250 |// Interrupt Priority Level 1
                            12325 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                            12326 ; 1252 |// Interrupt Priority Level 2
                            12327 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            12328 ; 1254 |
                            12329 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            12330 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            12331 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                            12332 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            12333 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            12334 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            12335 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                            12336 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            12337 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            12338 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            12339 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            12340 ; 1266 |
                            12341 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            12342 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                            12343 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            12344 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            12345 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12346 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            12347 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            12348 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            12349 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            12350 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            12351 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            12352 ; 1278 |
                            12353 ; 1279 |// Interrupt Priority register
                            12354 ; 1280 |typedef union               
                            12355 ; 1281 |{
                            12356 ; 1282 |    struct {
                            12357 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            12358 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            12359 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            12360 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            12361 ; 1287 |        int                 :4; /* Reserved */
                            12362 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            12363 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            12364 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            12365 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            12366 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            12367 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            12368 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            12369 ; 1295 |    } B;
                            12370 ; 1296 |
                            12371 ; 1297 |    int I;
                            12372 ; 1298 |
                            12373 ; 1299 |} ipr_type;
                            12374 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            12375 ; 1301 |
                            12376 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            12377 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            12378 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            12379 ; 1305 |
                            12380 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                            12381 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            12382 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            12383 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            12384 ; 1310 |
                            12385 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                            12386 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            12387 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            12388 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            12389 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            12390 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            12391 ; 1317 |
                            12392 ; 1318 |#endif
                            12393 ; 1319 |
                            12394 
                            12396 
                            12397 ; 26   |#include "regslradc.h"
                            12398 
                            12400 
                            12401 ; 1    |#if !(defined(regslradcinc))
                            12402 ; 2    |
                            12403 ; 3    |#define regslradcinc 1
                            12404 ; 4    |
                            12405 ; 5    |#include "types.h"
                            12406 
                            12408 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12409 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12410 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12411 ; 3    |//
                            12412 ; 4    |// Filename: types.h
                            12413 ; 5    |// Description: Standard data types
                            12414 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12415 ; 7    |
                            12416 ; 8    |#ifndef _TYPES_H
                            12417 ; 9    |#define _TYPES_H
                            12418 ; 10   |
                            12419 ; 11   |// TODO:  move this outta here!
                            12420 ; 12   |#if !defined(NOERROR)
                            12421 ; 13   |#define NOERROR 0
                            12422 ; 14   |#define SUCCESS 0
                            12423 ; 15   |#endif 
                            12424 ; 16   |#if !defined(SUCCESS)
                            12425 ; 17   |#define SUCCESS  0
                            12426 ; 18   |#endif
                            12427 ; 19   |#if !defined(ERROR)
                            12428 ; 20   |#define ERROR   -1
                            12429 ; 21   |#endif
                            12430 ; 22   |#if !defined(FALSE)
                            12431 ; 23   |#define FALSE 0
                            12432 ; 24   |#endif
                            12433 ; 25   |#if !defined(TRUE)
                            12434 ; 26   |#define TRUE  1
                            12435 ; 27   |#endif
                            12436 ; 28   |
                            12437 ; 29   |#if !defined(NULL)
                            12438 ; 30   |#define NULL 0
                            12439 ; 31   |#endif
                            12440 ; 32   |
                            12441 ; 33   |#define MAX_INT     0x7FFFFF
                            12442 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12443 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12444 ; 36   |#define MAX_ULONG   (-1) 
                            12445 ; 37   |
                            12446 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12447 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12448 ; 40   |
                            12449 ; 41   |
                            12450 ; 42   |#define BYTE    unsigned char       // btVarName
                            12451 ; 43   |#define CHAR    signed char         // cVarName
                            12452 ; 44   |#define USHORT  unsigned short      // usVarName
                            12453 ; 45   |#define SHORT   unsigned short      // sVarName
                            12454 ; 46   |#define WORD    unsigned int        // wVarName
                            12455 ; 47   |#define INT     signed int          // iVarName
                            12456 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12457 ; 49   |#define LONG    signed long         // lVarName
                            12458 ; 50   |#define BOOL    unsigned int        // bVarName
                            12459 ; 51   |#define FRACT   _fract              // frVarName
                            12460 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12461 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12462 ; 54   |#define FLOAT   float               // fVarName
                            12463 ; 55   |#define DBL     double              // dVarName
                            12464 ; 56   |#define ENUM    enum                // eVarName
                            12465 ; 57   |#define CMX     _complex            // cmxVarName
                            12466 ; 58   |typedef WORD UCS3;                   // 
                            12467 ; 59   |
                            12468 ; 60   |#define UINT16  unsigned short
                            12469 ; 61   |#define UINT8   unsigned char   
                            12470 ; 62   |#define UINT32  unsigned long
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12471 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12472 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12473 ; 65   |#define WCHAR   UINT16
                            12474 ; 66   |
                            12475 ; 67   |//UINT128 is 16 bytes or 6 words
                            12476 ; 68   |typedef struct UINT128_3500 {   
                            12477 ; 69   |    int val[6];     
                            12478 ; 70   |} UINT128_3500;
                            12479 ; 71   |
                            12480 ; 72   |#define UINT128   UINT128_3500
                            12481 ; 73   |
                            12482 ; 74   |// Little endian word packed byte strings:   
                            12483 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12484 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12485 ; 77   |// Little endian word packed byte strings:   
                            12486 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12487 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12488 ; 80   |
                            12489 ; 81   |// Declare Memory Spaces To Use When Coding
                            12490 ; 82   |// A. Sector Buffers
                            12491 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12492 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12493 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12494 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12495 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12496 ; 88   |// B. Media DDI Memory
                            12497 ; 89   |#define MEDIA_DDI_MEM _Y
                            12498 ; 90   |
                            12499 ; 91   |
                            12500 ; 92   |
                            12501 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12502 ; 94   |// Examples of circular pointers:
                            12503 ; 95   |//    INT CIRC cpiVarName
                            12504 ; 96   |//    DWORD CIRC cpdwVarName
                            12505 ; 97   |
                            12506 ; 98   |#define RETCODE INT                 // rcVarName
                            12507 ; 99   |
                            12508 ; 100  |// generic bitfield structure
                            12509 ; 101  |struct Bitfield {
                            12510 ; 102  |    unsigned int B0  :1;
                            12511 ; 103  |    unsigned int B1  :1;
                            12512 ; 104  |    unsigned int B2  :1;
                            12513 ; 105  |    unsigned int B3  :1;
                            12514 ; 106  |    unsigned int B4  :1;
                            12515 ; 107  |    unsigned int B5  :1;
                            12516 ; 108  |    unsigned int B6  :1;
                            12517 ; 109  |    unsigned int B7  :1;
                            12518 ; 110  |    unsigned int B8  :1;
                            12519 ; 111  |    unsigned int B9  :1;
                            12520 ; 112  |    unsigned int B10 :1;
                            12521 ; 113  |    unsigned int B11 :1;
                            12522 ; 114  |    unsigned int B12 :1;
                            12523 ; 115  |    unsigned int B13 :1;
                            12524 ; 116  |    unsigned int B14 :1;
                            12525 ; 117  |    unsigned int B15 :1;
                            12526 ; 118  |    unsigned int B16 :1;
                            12527 ; 119  |    unsigned int B17 :1;
                            12528 ; 120  |    unsigned int B18 :1;
                            12529 ; 121  |    unsigned int B19 :1;
                            12530 ; 122  |    unsigned int B20 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12531 ; 123  |    unsigned int B21 :1;
                            12532 ; 124  |    unsigned int B22 :1;
                            12533 ; 125  |    unsigned int B23 :1;
                            12534 ; 126  |};
                            12535 ; 127  |
                            12536 ; 128  |union BitInt {
                            12537 ; 129  |        struct Bitfield B;
                            12538 ; 130  |        int        I;
                            12539 ; 131  |};
                            12540 ; 132  |
                            12541 ; 133  |#define MAX_MSG_LENGTH 10
                            12542 ; 134  |struct CMessage
                            12543 ; 135  |{
                            12544 ; 136  |        unsigned int m_uLength;
                            12545 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12546 ; 138  |};
                            12547 ; 139  |
                            12548 ; 140  |typedef struct {
                            12549 ; 141  |    WORD m_wLength;
                            12550 ; 142  |    WORD m_wMessage;
                            12551 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12552 ; 144  |} Message;
                            12553 ; 145  |
                            12554 ; 146  |struct MessageQueueDescriptor
                            12555 ; 147  |{
                            12556 ; 148  |        int *m_pBase;
                            12557 ; 149  |        int m_iModulo;
                            12558 ; 150  |        int m_iSize;
                            12559 ; 151  |        int *m_pHead;
                            12560 ; 152  |        int *m_pTail;
                            12561 ; 153  |};
                            12562 ; 154  |
                            12563 ; 155  |struct ModuleEntry
                            12564 ; 156  |{
                            12565 ; 157  |    int m_iSignaledEventMask;
                            12566 ; 158  |    int m_iWaitEventMask;
                            12567 ; 159  |    int m_iResourceOfCode;
                            12568 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12569 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12570 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12571 ; 163  |    int m_uTimeOutHigh;
                            12572 ; 164  |    int m_uTimeOutLow;
                            12573 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12574 ; 166  |};
                            12575 ; 167  |
                            12576 ; 168  |union WaitMask{
                            12577 ; 169  |    struct B{
                            12578 ; 170  |        unsigned int m_bNone     :1;
                            12579 ; 171  |        unsigned int m_bMessage  :1;
                            12580 ; 172  |        unsigned int m_bTimer    :1;
                            12581 ; 173  |        unsigned int m_bButton   :1;
                            12582 ; 174  |    } B;
                            12583 ; 175  |    int I;
                            12584 ; 176  |} ;
                            12585 ; 177  |
                            12586 ; 178  |
                            12587 ; 179  |struct Button {
                            12588 ; 180  |        WORD wButtonEvent;
                            12589 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12590 ; 182  |};
                            12591 ; 183  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12592 ; 184  |struct Message {
                            12593 ; 185  |        WORD wMsgLength;
                            12594 ; 186  |        WORD wMsgCommand;
                            12595 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12596 ; 188  |};
                            12597 ; 189  |
                            12598 ; 190  |union EventTypes {
                            12599 ; 191  |        struct CMessage msg;
                            12600 ; 192  |        struct Button Button ;
                            12601 ; 193  |        struct Message Message;
                            12602 ; 194  |};
                            12603 ; 195  |
                            12604 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12605 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12606 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12607 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12608 ; 200  |
                            12609 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12610 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12611 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12612 ; 204  |
                            12613 ; 205  |#if DEBUG
                            12614 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12615 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12616 ; 208  |#else 
                            12617 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12618 ; 210  |#define DebugBuildAssert(x)    
                            12619 ; 211  |#endif
                            12620 ; 212  |
                            12621 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12622 ; 214  |//  #pragma asm
                            12623 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12624 ; 216  |//  #pragma endasm
                            12625 ; 217  |
                            12626 ; 218  |
                            12627 ; 219  |#ifdef COLOR_262K
                            12628 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12629 ; 221  |#elif defined(COLOR_65K)
                            12630 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12631 ; 223  |#else
                            12632 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12633 ; 225  |#endif
                            12634 ; 226  |    
                            12635 ; 227  |#endif // #ifndef _TYPES_H
                            12636 
                            12638 
                            12639 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12640 ; 7    |
                            12641 ; 8    |//   SYSTEM STMP Registers 
                            12642 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            12643 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12644 ; 11   |
                            12645 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            12646 ; 13   |
                            12647 ; 14   |
                            12648 ; 15   |
                            12649 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            12650 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12651 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            12652 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            12653 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            12654 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            12655 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            12656 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            12657 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            12658 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            12659 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            12660 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            12661 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            12662 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            12663 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            12664 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            12665 ; 32   |
                            12666 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            12667 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            12668 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            12669 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            12670 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            12671 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            12672 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            12673 ; 40   |
                            12674 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                            12675 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                            12676 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                            12677 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                            12678 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                            12679 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                            12680 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                            12681 ; 48   |
                            12682 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            12683 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            12684 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            12685 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            12686 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            12687 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            12688 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            12689 ; 56   |
                            12690 ; 57   |typedef union               
                            12691 ; 58   |{
                            12692 ; 59   |    struct {
                            12693 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            12694 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            12695 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            12696 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            12697 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            12698 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            12699 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            12700 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            12701 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            12702 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                            12703 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12704 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                            12705 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                            12706 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                            12707 ; 74   |    } B;
                            12708 ; 75   |   unsigned int I;
                            12709 ; 76   |        unsigned int U;
                            12710 ; 77   |} lradc_ctrl_type;
                            12711 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                            12712 ; 79   |
                            12713 ; 80   |
                            12714 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            12715 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            12716 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            12717 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            12718 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            12719 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            12720 ; 87   |
                            12721 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            12722 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            12723 ; 90   |
                            12724 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            12725 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            12726 ; 93   |
                            12727 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                            12728 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                            12729 ; 96   |
                            12730 ; 97   |
                            12731 ; 98   |typedef union               
                            12732 ; 99   |{
                            12733 ; 100  |    struct {
                            12734 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            12735 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            12736 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            12737 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            12738 ; 105  |    } B;
                            12739 ; 106  |    unsigned int I;
                            12740 ; 107  |} lradc_thrsh_type;
                            12741 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                            12742 ; 109  |
                            12743 ; 110  |
                            12744 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            12745 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            12746 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            12747 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            12748 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            12749 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            12750 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            12751 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            12752 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            12753 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            12754 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                            12755 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            12756 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12757 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            12758 ; 125  |
                            12759 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            12760 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            12761 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            12762 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            12763 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            12764 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            12765 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            12766 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            12767 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            12768 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            12769 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            12770 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            12771 ; 138  |
                            12772 ; 139  |
                            12773 ; 140  |
                            12774 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                            12775 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                            12776 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                            12777 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                            12778 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                            12779 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                            12780 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                            12781 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                            12782 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                            12783 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                            12784 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                            12785 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                            12786 ; 153  |
                            12787 ; 154  |
                            12788 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            12789 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            12790 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            12791 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            12792 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            12793 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            12794 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            12795 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            12796 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            12797 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            12798 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            12799 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            12800 ; 167  |
                            12801 ; 168  |typedef union               
                            12802 ; 169  |{
                            12803 ; 170  |    struct {
                            12804 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                            12805 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            12806 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12807 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            12808 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            12809 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            12810 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            12811 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            12812 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            12813 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                            12814 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                            12815 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                            12816 ; 183  |    } B;
                            12817 ; 184  |    unsigned int I;
                            12818 ; 185  |} lradc_result_type;
                            12819 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                            12820 ; 187  |
                            12821 ; 188  |
                            12822 ; 189  |
                            12823 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            12824 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            12825 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            12826 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            12827 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            12828 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            12829 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            12830 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            12831 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            12832 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            12833 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            12834 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            12835 ; 202  |
                            12836 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            12837 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            12838 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            12839 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            12840 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            12841 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            12842 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            12843 ; 210  |
                            12844 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            12845 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            12846 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                            12847 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                            12848 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                            12849 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                            12850 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                            12851 ; 218  |
                            12852 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                            12853 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                            12854 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            12855 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12856 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            12857 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            12858 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            12859 ; 226  |
                            12860 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                            12861 ; 228  |
                            12862 ; 229  |
                            12863 ; 230  |
                            12864 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            12865 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            12866 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            12867 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            12868 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            12869 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            12870 ; 237  |
                            12871 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            12872 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            12873 ; 240  |
                            12874 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            12875 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            12876 ; 243  |
                            12877 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            12878 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            12879 ; 246  |
                            12880 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                            12881 ; 248  |
                            12882 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            12883 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            12884 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            12885 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            12886 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            12887 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            12888 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            12889 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            12890 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            12891 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            12892 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            12893 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            12894 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            12895 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            12896 ; 263  |
                            12897 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            12898 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            12899 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            12900 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            12901 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            12902 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            12903 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            12904 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            12905 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            12906 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            12907 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            12908 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            12909 ; 276  |
                            12910 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12911 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            12912 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                            12913 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                            12914 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                            12915 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                            12916 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                            12917 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                            12918 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                            12919 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            12920 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            12921 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                            12922 ; 289  |
                            12923 ; 290  |
                            12924 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            12925 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            12926 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            12927 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            12928 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            12929 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            12930 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            12931 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            12932 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            12933 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            12934 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            12935 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            12936 ; 303  |
                            12937 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                            12938 ; 305  |
                            12939 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            12940 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            12941 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            12942 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            12943 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            12944 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            12945 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            12946 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            12947 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            12948 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            12949 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            12950 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            12951 ; 318  |
                            12952 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            12953 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            12954 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            12955 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            12956 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            12957 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            12958 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                            12959 ; 326  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12960 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            12961 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            12962 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            12963 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            12964 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                            12965 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            12966 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            12967 ; 334  |
                            12968 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                            12969 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                            12970 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                            12971 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            12972 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            12973 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                            12974 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                            12975 ; 342  |
                            12976 ; 343  |
                            12977 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                            12978 ; 345  |
                            12979 ; 346  |
                            12980 ; 347  |
                            12981 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            12982 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            12983 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            12984 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            12985 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            12986 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            12987 ; 354  |
                            12988 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            12989 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            12990 ; 357  |
                            12991 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            12992 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            12993 ; 360  |
                            12994 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            12995 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            12996 ; 363  |
                            12997 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                            12998 ; 365  |
                            12999 ; 366  |
                            13000 ; 367  |
                            13001 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            13002 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                            13003 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13004 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            13005 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            13006 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            13007 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            13008 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            13009 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            13010 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            13011 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            13012 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            13013 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            13014 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            13015 ; 382  |
                            13016 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            13017 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            13018 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            13019 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            13020 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            13021 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            13022 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            13023 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            13024 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            13025 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            13026 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            13027 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            13028 ; 395  |
                            13029 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            13030 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            13031 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                            13032 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                            13033 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                            13034 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                            13035 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                            13036 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                            13037 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                            13038 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            13039 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            13040 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                            13041 ; 408  |
                            13042 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            13043 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            13044 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            13045 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            13046 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            13047 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            13048 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            13049 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            13050 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            13051 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            13052 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                            13053 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13054 ; 421  |
                            13055 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                            13056 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13057 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13058 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13059 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13060 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13061 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13062 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13063 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            13064 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            13065 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            13066 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            13067 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            13068 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            13069 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            13070 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            13071 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            13072 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                            13073 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                            13074 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            13075 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            13076 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            13077 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            13078 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            13079 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            13080 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            13081 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            13082 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            13083 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            13084 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            13085 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            13086 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            13087 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            13088 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            13089 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            13090 ; 457  |
                            13091 ; 458  |//Needed by button.asm
                            13092 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            13093 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            13094 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            13095 ; 462  |
                            13096 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            13097 ; 464  |
                            13098 ; 465  |#endif
                            13099 ; 466  |
                            13100 ; 467  |
                            13101 
                            13103 
                            13104 ; 27   |#include "regspwm.h"
                            13105 
                            13107 
                            13108 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            13109 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            13110 ; 3    |// Filename: regspwm.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13111 ; 4    |// Description: Register definitions for PWM interface
                            13112 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            13113 ; 6    |// The following naming conventions are followed in this file.
                            13114 ; 7    |// All registers are named using the format...
                            13115 ; 8    |//     HW_<module>_<regname>
                            13116 ; 9    |// where <module> is the module name which can be any of the following...
                            13117 ; 10   |//     USB20
                            13118 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            13119 ; 12   |// module name includes a number starting from 0 for the first instance of
                            13120 ; 13   |// that module)
                            13121 ; 14   |// <regname> is the specific register within that module
                            13122 ; 15   |// We also define the following...
                            13123 ; 16   |//     HW_<module>_<regname>_BITPOS
                            13124 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            13125 ; 18   |//     HW_<module>_<regname>_SETMASK
                            13126 ; 19   |// which does something else, and
                            13127 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            13128 ; 21   |// which does something else.
                            13129 ; 22   |// Other rules
                            13130 ; 23   |//     All caps
                            13131 ; 24   |//     Numeric identifiers start at 0
                            13132 ; 25   |#if !(defined(regspwminc))
                            13133 ; 26   |#define regspwminc 1
                            13134 ; 27   |
                            13135 ; 28   |#include "types.h"
                            13136 
                            13138 
                            13139 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13140 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13141 ; 3    |//
                            13142 ; 4    |// Filename: types.h
                            13143 ; 5    |// Description: Standard data types
                            13144 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13145 ; 7    |
                            13146 ; 8    |#ifndef _TYPES_H
                            13147 ; 9    |#define _TYPES_H
                            13148 ; 10   |
                            13149 ; 11   |// TODO:  move this outta here!
                            13150 ; 12   |#if !defined(NOERROR)
                            13151 ; 13   |#define NOERROR 0
                            13152 ; 14   |#define SUCCESS 0
                            13153 ; 15   |#endif 
                            13154 ; 16   |#if !defined(SUCCESS)
                            13155 ; 17   |#define SUCCESS  0
                            13156 ; 18   |#endif
                            13157 ; 19   |#if !defined(ERROR)
                            13158 ; 20   |#define ERROR   -1
                            13159 ; 21   |#endif
                            13160 ; 22   |#if !defined(FALSE)
                            13161 ; 23   |#define FALSE 0
                            13162 ; 24   |#endif
                            13163 ; 25   |#if !defined(TRUE)
                            13164 ; 26   |#define TRUE  1
                            13165 ; 27   |#endif
                            13166 ; 28   |
                            13167 ; 29   |#if !defined(NULL)
                            13168 ; 30   |#define NULL 0
                            13169 ; 31   |#endif
                            13170 ; 32   |
                            13171 ; 33   |#define MAX_INT     0x7FFFFF
                            13172 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13173 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13174 ; 36   |#define MAX_ULONG   (-1) 
                            13175 ; 37   |
                            13176 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13177 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13178 ; 40   |
                            13179 ; 41   |
                            13180 ; 42   |#define BYTE    unsigned char       // btVarName
                            13181 ; 43   |#define CHAR    signed char         // cVarName
                            13182 ; 44   |#define USHORT  unsigned short      // usVarName
                            13183 ; 45   |#define SHORT   unsigned short      // sVarName
                            13184 ; 46   |#define WORD    unsigned int        // wVarName
                            13185 ; 47   |#define INT     signed int          // iVarName
                            13186 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13187 ; 49   |#define LONG    signed long         // lVarName
                            13188 ; 50   |#define BOOL    unsigned int        // bVarName
                            13189 ; 51   |#define FRACT   _fract              // frVarName
                            13190 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13191 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13192 ; 54   |#define FLOAT   float               // fVarName
                            13193 ; 55   |#define DBL     double              // dVarName
                            13194 ; 56   |#define ENUM    enum                // eVarName
                            13195 ; 57   |#define CMX     _complex            // cmxVarName
                            13196 ; 58   |typedef WORD UCS3;                   // 
                            13197 ; 59   |
                            13198 ; 60   |#define UINT16  unsigned short
                            13199 ; 61   |#define UINT8   unsigned char   
                            13200 ; 62   |#define UINT32  unsigned long
                            13201 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13202 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13203 ; 65   |#define WCHAR   UINT16
                            13204 ; 66   |
                            13205 ; 67   |//UINT128 is 16 bytes or 6 words
                            13206 ; 68   |typedef struct UINT128_3500 {   
                            13207 ; 69   |    int val[6];     
                            13208 ; 70   |} UINT128_3500;
                            13209 ; 71   |
                            13210 ; 72   |#define UINT128   UINT128_3500
                            13211 ; 73   |
                            13212 ; 74   |// Little endian word packed byte strings:   
                            13213 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13214 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13215 ; 77   |// Little endian word packed byte strings:   
                            13216 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13217 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13218 ; 80   |
                            13219 ; 81   |// Declare Memory Spaces To Use When Coding
                            13220 ; 82   |// A. Sector Buffers
                            13221 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13222 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13223 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13224 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13225 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13226 ; 88   |// B. Media DDI Memory
                            13227 ; 89   |#define MEDIA_DDI_MEM _Y
                            13228 ; 90   |
                            13229 ; 91   |
                            13230 ; 92   |
                            13231 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13232 ; 94   |// Examples of circular pointers:
                            13233 ; 95   |//    INT CIRC cpiVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13234 ; 96   |//    DWORD CIRC cpdwVarName
                            13235 ; 97   |
                            13236 ; 98   |#define RETCODE INT                 // rcVarName
                            13237 ; 99   |
                            13238 ; 100  |// generic bitfield structure
                            13239 ; 101  |struct Bitfield {
                            13240 ; 102  |    unsigned int B0  :1;
                            13241 ; 103  |    unsigned int B1  :1;
                            13242 ; 104  |    unsigned int B2  :1;
                            13243 ; 105  |    unsigned int B3  :1;
                            13244 ; 106  |    unsigned int B4  :1;
                            13245 ; 107  |    unsigned int B5  :1;
                            13246 ; 108  |    unsigned int B6  :1;
                            13247 ; 109  |    unsigned int B7  :1;
                            13248 ; 110  |    unsigned int B8  :1;
                            13249 ; 111  |    unsigned int B9  :1;
                            13250 ; 112  |    unsigned int B10 :1;
                            13251 ; 113  |    unsigned int B11 :1;
                            13252 ; 114  |    unsigned int B12 :1;
                            13253 ; 115  |    unsigned int B13 :1;
                            13254 ; 116  |    unsigned int B14 :1;
                            13255 ; 117  |    unsigned int B15 :1;
                            13256 ; 118  |    unsigned int B16 :1;
                            13257 ; 119  |    unsigned int B17 :1;
                            13258 ; 120  |    unsigned int B18 :1;
                            13259 ; 121  |    unsigned int B19 :1;
                            13260 ; 122  |    unsigned int B20 :1;
                            13261 ; 123  |    unsigned int B21 :1;
                            13262 ; 124  |    unsigned int B22 :1;
                            13263 ; 125  |    unsigned int B23 :1;
                            13264 ; 126  |};
                            13265 ; 127  |
                            13266 ; 128  |union BitInt {
                            13267 ; 129  |        struct Bitfield B;
                            13268 ; 130  |        int        I;
                            13269 ; 131  |};
                            13270 ; 132  |
                            13271 ; 133  |#define MAX_MSG_LENGTH 10
                            13272 ; 134  |struct CMessage
                            13273 ; 135  |{
                            13274 ; 136  |        unsigned int m_uLength;
                            13275 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13276 ; 138  |};
                            13277 ; 139  |
                            13278 ; 140  |typedef struct {
                            13279 ; 141  |    WORD m_wLength;
                            13280 ; 142  |    WORD m_wMessage;
                            13281 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13282 ; 144  |} Message;
                            13283 ; 145  |
                            13284 ; 146  |struct MessageQueueDescriptor
                            13285 ; 147  |{
                            13286 ; 148  |        int *m_pBase;
                            13287 ; 149  |        int m_iModulo;
                            13288 ; 150  |        int m_iSize;
                            13289 ; 151  |        int *m_pHead;
                            13290 ; 152  |        int *m_pTail;
                            13291 ; 153  |};
                            13292 ; 154  |
                            13293 ; 155  |struct ModuleEntry
                            13294 ; 156  |{
                            13295 ; 157  |    int m_iSignaledEventMask;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13296 ; 158  |    int m_iWaitEventMask;
                            13297 ; 159  |    int m_iResourceOfCode;
                            13298 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13299 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13300 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13301 ; 163  |    int m_uTimeOutHigh;
                            13302 ; 164  |    int m_uTimeOutLow;
                            13303 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13304 ; 166  |};
                            13305 ; 167  |
                            13306 ; 168  |union WaitMask{
                            13307 ; 169  |    struct B{
                            13308 ; 170  |        unsigned int m_bNone     :1;
                            13309 ; 171  |        unsigned int m_bMessage  :1;
                            13310 ; 172  |        unsigned int m_bTimer    :1;
                            13311 ; 173  |        unsigned int m_bButton   :1;
                            13312 ; 174  |    } B;
                            13313 ; 175  |    int I;
                            13314 ; 176  |} ;
                            13315 ; 177  |
                            13316 ; 178  |
                            13317 ; 179  |struct Button {
                            13318 ; 180  |        WORD wButtonEvent;
                            13319 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13320 ; 182  |};
                            13321 ; 183  |
                            13322 ; 184  |struct Message {
                            13323 ; 185  |        WORD wMsgLength;
                            13324 ; 186  |        WORD wMsgCommand;
                            13325 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13326 ; 188  |};
                            13327 ; 189  |
                            13328 ; 190  |union EventTypes {
                            13329 ; 191  |        struct CMessage msg;
                            13330 ; 192  |        struct Button Button ;
                            13331 ; 193  |        struct Message Message;
                            13332 ; 194  |};
                            13333 ; 195  |
                            13334 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13335 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13336 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13337 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13338 ; 200  |
                            13339 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13340 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13341 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13342 ; 204  |
                            13343 ; 205  |#if DEBUG
                            13344 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13345 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13346 ; 208  |#else 
                            13347 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13348 ; 210  |#define DebugBuildAssert(x)    
                            13349 ; 211  |#endif
                            13350 ; 212  |
                            13351 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13352 ; 214  |//  #pragma asm
                            13353 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13354 ; 216  |//  #pragma endasm
                            13355 ; 217  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13356 ; 218  |
                            13357 ; 219  |#ifdef COLOR_262K
                            13358 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13359 ; 221  |#elif defined(COLOR_65K)
                            13360 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13361 ; 223  |#else
                            13362 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13363 ; 225  |#endif
                            13364 ; 226  |    
                            13365 ; 227  |#endif // #ifndef _TYPES_H
                            13366 
                            13368 
                            13369 ; 29   |
                            13370 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13371 ; 31   |//   Pulse Width Modulator STMP Registers 
                            13372 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13373 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            13374 ; 34   |
                            13375 ; 35   |
                            13376 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            13377 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            13378 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            13379 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            13380 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            13381 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            13382 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            13383 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            13384 ; 44   |
                            13385 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            13386 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            13387 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            13388 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            13389 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            13390 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            13391 ; 51   |
                            13392 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                            13393 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                            13394 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                            13395 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                            13396 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            13397 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                            13398 ; 58   |
                            13399 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            13400 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            13401 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            13402 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                            13403 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            13404 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            13405 ; 65   |
                            13406 ; 66   |typedef union               
                            13407 ; 67   |{
                            13408 ; 68   |    struct {
                            13409 ; 69   |        int PWM0_EN                    :1;
                            13410 ; 70   |        int PWM1_EN                    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13411 ; 71   |        int PWM2_EN                    :1;
                            13412 ; 72   |        int PWM3_EN                    :1;
                            13413 ; 73   |        int RSVD0                      :4;
                            13414 ; 74   |        int CDIV                       :2;
                            13415 ; 75   |        int RSVD1                      :13;
                            13416 ; 76   |        int MSTR_EN                    :1;
                            13417 ; 77   |    } B;
                            13418 ; 78   |    int I;
                            13419 ; 79   |} pwmcsr_type;
                            13420 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                            13421 ; 81   |
                            13422 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            13423 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            13424 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            13425 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            13426 ; 86   |
                            13427 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            13428 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            13429 ; 89   |
                            13430 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                            13431 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                            13432 ; 92   |
                            13433 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            13434 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            13435 ; 95   |
                            13436 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            13437 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            13438 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            13439 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            13440 ; 100  |
                            13441 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            13442 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            13443 ; 103  |
                            13444 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                            13445 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                            13446 ; 106  |
                            13447 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                            13448 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            13449 ; 109  |
                            13450 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            13451 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            13452 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            13453 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            13454 ; 114  |
                            13455 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            13456 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                            13457 ; 117  |
                            13458 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                            13459 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                            13460 ; 120  |
                            13461 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            13462 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            13463 ; 123  |
                            13464 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            13465 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13466 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            13467 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            13468 ; 128  |
                            13469 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            13470 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            13471 ; 131  |
                            13472 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                            13473 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                            13474 ; 134  |
                            13475 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            13476 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            13477 ; 137  |
                            13478 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            13479 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            13480 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            13481 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            13482 ; 142  |
                            13483 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            13484 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                            13485 ; 145  |
                            13486 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                            13487 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                            13488 ; 148  |
                            13489 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            13490 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            13491 ; 151  |
                            13492 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            13493 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            13494 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            13495 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            13496 ; 156  |
                            13497 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            13498 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            13499 ; 159  |
                            13500 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                            13501 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                            13502 ; 162  |
                            13503 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            13504 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            13505 ; 165  |
                            13506 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            13507 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            13508 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            13509 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            13510 ; 170  |
                            13511 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            13512 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            13513 ; 173  |
                            13514 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                            13515 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                            13516 ; 176  |
                            13517 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            13518 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                            13519 ; 179  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13520 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            13521 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            13522 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            13523 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            13524 ; 184  |
                            13525 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                            13526 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            13527 ; 187  |
                            13528 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                            13529 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                            13530 ; 190  |
                            13531 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            13532 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            13533 ; 193  |
                            13534 ; 194  |typedef union               
                            13535 ; 195  |{
                            13536 ; 196  |    struct {
                            13537 ; 197  |       int ACTIVE                    :12;
                            13538 ; 198  |       int INACTIVE                  :12;
                            13539 ; 199  |    } B;
                            13540 ; 200  |    int I;
                            13541 ; 201  |} pwmchan_type;
                            13542 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                            13543 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                            13544 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                            13545 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                            13546 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                            13547 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
                            13548 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                            13549 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                            13550 ; 210  |
                            13551 ; 211  |#endif
                            13552 ; 212  |
                            13553 ; 213  |
                            13554 ; 214  |
                            13555 ; 215  |
                            13556 
                            13558 
                            13559 ; 28   |#include "regsrevision.h"
                            13560 
                            13562 
                            13563 ; 1    |#if !(defined(__HW_REVR))
                            13564 ; 2    |#define __HW_REVR 1
                            13565 ; 3    |
                            13566 ; 4    |
                            13567 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            13568 ; 6    |
                            13569 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            13570 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            13571 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            13572 ; 10   |
                            13573 ; 11   |#define HW_REVR_RMN_WIDTH (5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13574 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            13575 ; 13   |
                            13576 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                            13577 ; 15   |
                            13578 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                            13579 ; 17   |
                            13580 ; 18   |
                            13581 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            13582 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            13583 ; 21   |//  June15 2004: C struct updated to be correct: 
                            13584 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                            13585 ; 23   |typedef union               
                            13586 ; 24   |{
                            13587 ; 25   |    struct {
                            13588 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            13589 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                            13590 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            13591 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            13592 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            13593 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            13594 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            13595 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            13596 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                            13597 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            13598 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            13599 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            13600 ; 38   |    } B;
                            13601 ; 39   |
                            13602 ; 40   |    int I;
                            13603 ; 41   |
                            13604 ; 42   |} revr_type;
                            13605 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            13606 ; 44   |
                            13607 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            13608 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            13609 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            13610 ; 48   |
                            13611 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                            13612 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                            13613 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            13614 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            13615 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            13616 ; 54   |
                            13617 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            13618 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            13619 ; 57   |
                            13620 ; 58   |#endif //!@def(__HW_REVR)
                            13621 ; 59   |
                            13622 
                            13624 
                            13625 ; 29   |#include "regsrtc.h"
                            13626 
                            13628 
                            13629 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            13630 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13631 ; 3    |// Filename: regsrtc.inc
                            13632 ; 4    |// Description: Register definitions for RTC interface
                            13633 ; 5    |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13634 ; 6    |// The following naming conventions are followed in this file.
                            13635 ; 7    |// All registers are named using the format...
                            13636 ; 8    |//     HW_<module>_<regname>
                            13637 ; 9    |// where <module> is the module name which can be any of the following...
                            13638 ; 10   |//     USB20
                            13639 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            13640 ; 12   |// module name includes a number starting from 0 for the first instance of
                            13641 ; 13   |// that module)
                            13642 ; 14   |// <regname> is the specific register within that module
                            13643 ; 15   |// We also define the following...
                            13644 ; 16   |//     HW_<module>_<regname>_BITPOS
                            13645 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            13646 ; 18   |//     HW_<module>_<regname>_SETMASK
                            13647 ; 19   |// which does something else, and
                            13648 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            13649 ; 21   |// which does something else.
                            13650 ; 22   |// Other rules
                            13651 ; 23   |//     All caps
                            13652 ; 24   |//     Numeric identifiers start at 0
                            13653 ; 25   |#if !(defined(regsrtcinc))
                            13654 ; 26   |#define regsrtcinc 1
                            13655 ; 27   |
                            13656 ; 28   |#include "types.h"
                            13657 
                            13659 
                            13660 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13661 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13662 ; 3    |//
                            13663 ; 4    |// Filename: types.h
                            13664 ; 5    |// Description: Standard data types
                            13665 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13666 ; 7    |
                            13667 ; 8    |#ifndef _TYPES_H
                            13668 ; 9    |#define _TYPES_H
                            13669 ; 10   |
                            13670 ; 11   |// TODO:  move this outta here!
                            13671 ; 12   |#if !defined(NOERROR)
                            13672 ; 13   |#define NOERROR 0
                            13673 ; 14   |#define SUCCESS 0
                            13674 ; 15   |#endif 
                            13675 ; 16   |#if !defined(SUCCESS)
                            13676 ; 17   |#define SUCCESS  0
                            13677 ; 18   |#endif
                            13678 ; 19   |#if !defined(ERROR)
                            13679 ; 20   |#define ERROR   -1
                            13680 ; 21   |#endif
                            13681 ; 22   |#if !defined(FALSE)
                            13682 ; 23   |#define FALSE 0
                            13683 ; 24   |#endif
                            13684 ; 25   |#if !defined(TRUE)
                            13685 ; 26   |#define TRUE  1
                            13686 ; 27   |#endif
                            13687 ; 28   |
                            13688 ; 29   |#if !defined(NULL)
                            13689 ; 30   |#define NULL 0
                            13690 ; 31   |#endif
                            13691 ; 32   |
                            13692 ; 33   |#define MAX_INT     0x7FFFFF
                            13693 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13694 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13695 ; 36   |#define MAX_ULONG   (-1) 
                            13696 ; 37   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13697 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13698 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13699 ; 40   |
                            13700 ; 41   |
                            13701 ; 42   |#define BYTE    unsigned char       // btVarName
                            13702 ; 43   |#define CHAR    signed char         // cVarName
                            13703 ; 44   |#define USHORT  unsigned short      // usVarName
                            13704 ; 45   |#define SHORT   unsigned short      // sVarName
                            13705 ; 46   |#define WORD    unsigned int        // wVarName
                            13706 ; 47   |#define INT     signed int          // iVarName
                            13707 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13708 ; 49   |#define LONG    signed long         // lVarName
                            13709 ; 50   |#define BOOL    unsigned int        // bVarName
                            13710 ; 51   |#define FRACT   _fract              // frVarName
                            13711 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13712 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13713 ; 54   |#define FLOAT   float               // fVarName
                            13714 ; 55   |#define DBL     double              // dVarName
                            13715 ; 56   |#define ENUM    enum                // eVarName
                            13716 ; 57   |#define CMX     _complex            // cmxVarName
                            13717 ; 58   |typedef WORD UCS3;                   // 
                            13718 ; 59   |
                            13719 ; 60   |#define UINT16  unsigned short
                            13720 ; 61   |#define UINT8   unsigned char   
                            13721 ; 62   |#define UINT32  unsigned long
                            13722 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13723 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13724 ; 65   |#define WCHAR   UINT16
                            13725 ; 66   |
                            13726 ; 67   |//UINT128 is 16 bytes or 6 words
                            13727 ; 68   |typedef struct UINT128_3500 {   
                            13728 ; 69   |    int val[6];     
                            13729 ; 70   |} UINT128_3500;
                            13730 ; 71   |
                            13731 ; 72   |#define UINT128   UINT128_3500
                            13732 ; 73   |
                            13733 ; 74   |// Little endian word packed byte strings:   
                            13734 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13735 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13736 ; 77   |// Little endian word packed byte strings:   
                            13737 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13738 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13739 ; 80   |
                            13740 ; 81   |// Declare Memory Spaces To Use When Coding
                            13741 ; 82   |// A. Sector Buffers
                            13742 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13743 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13744 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13745 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13746 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13747 ; 88   |// B. Media DDI Memory
                            13748 ; 89   |#define MEDIA_DDI_MEM _Y
                            13749 ; 90   |
                            13750 ; 91   |
                            13751 ; 92   |
                            13752 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13753 ; 94   |// Examples of circular pointers:
                            13754 ; 95   |//    INT CIRC cpiVarName
                            13755 ; 96   |//    DWORD CIRC cpdwVarName
                            13756 ; 97   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13757 ; 98   |#define RETCODE INT                 // rcVarName
                            13758 ; 99   |
                            13759 ; 100  |// generic bitfield structure
                            13760 ; 101  |struct Bitfield {
                            13761 ; 102  |    unsigned int B0  :1;
                            13762 ; 103  |    unsigned int B1  :1;
                            13763 ; 104  |    unsigned int B2  :1;
                            13764 ; 105  |    unsigned int B3  :1;
                            13765 ; 106  |    unsigned int B4  :1;
                            13766 ; 107  |    unsigned int B5  :1;
                            13767 ; 108  |    unsigned int B6  :1;
                            13768 ; 109  |    unsigned int B7  :1;
                            13769 ; 110  |    unsigned int B8  :1;
                            13770 ; 111  |    unsigned int B9  :1;
                            13771 ; 112  |    unsigned int B10 :1;
                            13772 ; 113  |    unsigned int B11 :1;
                            13773 ; 114  |    unsigned int B12 :1;
                            13774 ; 115  |    unsigned int B13 :1;
                            13775 ; 116  |    unsigned int B14 :1;
                            13776 ; 117  |    unsigned int B15 :1;
                            13777 ; 118  |    unsigned int B16 :1;
                            13778 ; 119  |    unsigned int B17 :1;
                            13779 ; 120  |    unsigned int B18 :1;
                            13780 ; 121  |    unsigned int B19 :1;
                            13781 ; 122  |    unsigned int B20 :1;
                            13782 ; 123  |    unsigned int B21 :1;
                            13783 ; 124  |    unsigned int B22 :1;
                            13784 ; 125  |    unsigned int B23 :1;
                            13785 ; 126  |};
                            13786 ; 127  |
                            13787 ; 128  |union BitInt {
                            13788 ; 129  |        struct Bitfield B;
                            13789 ; 130  |        int        I;
                            13790 ; 131  |};
                            13791 ; 132  |
                            13792 ; 133  |#define MAX_MSG_LENGTH 10
                            13793 ; 134  |struct CMessage
                            13794 ; 135  |{
                            13795 ; 136  |        unsigned int m_uLength;
                            13796 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13797 ; 138  |};
                            13798 ; 139  |
                            13799 ; 140  |typedef struct {
                            13800 ; 141  |    WORD m_wLength;
                            13801 ; 142  |    WORD m_wMessage;
                            13802 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13803 ; 144  |} Message;
                            13804 ; 145  |
                            13805 ; 146  |struct MessageQueueDescriptor
                            13806 ; 147  |{
                            13807 ; 148  |        int *m_pBase;
                            13808 ; 149  |        int m_iModulo;
                            13809 ; 150  |        int m_iSize;
                            13810 ; 151  |        int *m_pHead;
                            13811 ; 152  |        int *m_pTail;
                            13812 ; 153  |};
                            13813 ; 154  |
                            13814 ; 155  |struct ModuleEntry
                            13815 ; 156  |{
                            13816 ; 157  |    int m_iSignaledEventMask;
                            13817 ; 158  |    int m_iWaitEventMask;
                            13818 ; 159  |    int m_iResourceOfCode;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13819 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13820 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13821 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13822 ; 163  |    int m_uTimeOutHigh;
                            13823 ; 164  |    int m_uTimeOutLow;
                            13824 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13825 ; 166  |};
                            13826 ; 167  |
                            13827 ; 168  |union WaitMask{
                            13828 ; 169  |    struct B{
                            13829 ; 170  |        unsigned int m_bNone     :1;
                            13830 ; 171  |        unsigned int m_bMessage  :1;
                            13831 ; 172  |        unsigned int m_bTimer    :1;
                            13832 ; 173  |        unsigned int m_bButton   :1;
                            13833 ; 174  |    } B;
                            13834 ; 175  |    int I;
                            13835 ; 176  |} ;
                            13836 ; 177  |
                            13837 ; 178  |
                            13838 ; 179  |struct Button {
                            13839 ; 180  |        WORD wButtonEvent;
                            13840 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13841 ; 182  |};
                            13842 ; 183  |
                            13843 ; 184  |struct Message {
                            13844 ; 185  |        WORD wMsgLength;
                            13845 ; 186  |        WORD wMsgCommand;
                            13846 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13847 ; 188  |};
                            13848 ; 189  |
                            13849 ; 190  |union EventTypes {
                            13850 ; 191  |        struct CMessage msg;
                            13851 ; 192  |        struct Button Button ;
                            13852 ; 193  |        struct Message Message;
                            13853 ; 194  |};
                            13854 ; 195  |
                            13855 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13856 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13857 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13858 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13859 ; 200  |
                            13860 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13861 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13862 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13863 ; 204  |
                            13864 ; 205  |#if DEBUG
                            13865 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13866 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13867 ; 208  |#else 
                            13868 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13869 ; 210  |#define DebugBuildAssert(x)    
                            13870 ; 211  |#endif
                            13871 ; 212  |
                            13872 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13873 ; 214  |//  #pragma asm
                            13874 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13875 ; 216  |//  #pragma endasm
                            13876 ; 217  |
                            13877 ; 218  |
                            13878 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13879 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13880 ; 221  |#elif defined(COLOR_65K)
                            13881 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13882 ; 223  |#else
                            13883 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13884 ; 225  |#endif
                            13885 ; 226  |    
                            13886 ; 227  |#endif // #ifndef _TYPES_H
                            13887 
                            13889 
                            13890 ; 29   |
                            13891 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13892 ; 31   |
                            13893 ; 32   |//   RTC STMP Registers 
                            13894 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            13895 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13896 ; 35   |
                            13897 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            13898 ; 37   |
                            13899 ; 38   |
                            13900 ; 39   |
                            13901 ; 40   |
                            13902 ; 41   |
                            13903 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            13904 ; 43   |
                            13905 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            13906 ; 45   |
                            13907 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            13908 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            13909 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            13910 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            13911 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            13912 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            13913 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            13914 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            13915 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            13916 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            13917 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            13918 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            13919 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            13920 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            13921 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            13922 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                            13923 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            13924 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            13925 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            13926 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            13927 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            13928 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            13929 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            13930 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            13931 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            13932 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            13933 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            13934 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            13935 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            13936 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                            13937 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13938 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            13939 ; 78   |
                            13940 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                            13941 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                            13942 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                            13943 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                            13944 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                            13945 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                            13946 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                            13947 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            13948 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            13949 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            13950 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            13951 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            13952 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                            13953 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                            13954 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                            13955 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                            13956 ; 95   |
                            13957 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            13958 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            13959 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            13960 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            13961 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            13962 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            13963 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            13964 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            13965 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            13966 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                            13967 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            13968 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            13969 ; 108  |
                            13970 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            13971 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            13972 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            13973 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            13974 ; 113  |
                            13975 ; 114  |
                            13976 ; 115  |typedef union               
                            13977 ; 116  |{
                            13978 ; 117  |    struct {
                            13979 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            13980 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            13981 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                            13982 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13983 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            13984 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            13985 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            13986 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            13987 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            13988 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            13989 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            13990 ; 129  |    } B;
                            13991 ; 130  |    int I;
                            13992 ; 131  |    unsigned int U;
                            13993 ; 132  |} rtc_csr_type;
                            13994 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                            13995 ; 134  |
                            13996 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            13997 ; 136  |
                            13998 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            13999 ; 138  |
                            14000 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            14001 ; 140  |
                            14002 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            14003 ; 142  |
                            14004 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            14005 ; 144  |
                            14006 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                            14007 ; 146  |
                            14008 ; 147  |typedef union               
                            14009 ; 148  |{
                            14010 ; 149  |    struct {
                            14011 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            14012 ; 151  |    } B;
                            14013 ; 152  |    int I;
                            14014 ; 153  |    unsigned int U;
                            14015 ; 154  |} rtc_mseconds0_type;
                            14016 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                            14017 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            14018 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            14019 ; 158  |
                            14020 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            14021 ; 160  |
                            14022 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            14023 ; 162  |
                            14024 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            14025 ; 164  |
                            14026 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            14027 ; 166  |
                            14028 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                            14029 ; 168  |
                            14030 ; 169  |typedef union               
                            14031 ; 170  |{
                            14032 ; 171  |    struct {
                            14033 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            14034 ; 173  |    } B;
                            14035 ; 174  |    int I;
                            14036 ; 175  |    unsigned int U;
                            14037 ; 176  |} rtc_mseconds1_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14038 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                            14039 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            14040 ; 179  |
                            14041 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            14042 ; 181  |#define HW_RTC_UP_OFFSET 2
                            14043 ; 182  |
                            14044 ; 183  |
                            14045 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            14046 ; 185  |
                            14047 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            14048 ; 187  |
                            14049 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            14050 ; 189  |
                            14051 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            14052 ; 191  |
                            14053 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            14054 ; 193  |
                            14055 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            14056 ; 195  |
                            14057 ; 196  |typedef union               
                            14058 ; 197  |{
                            14059 ; 198  |    struct {
                            14060 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            14061 ; 200  |    } B;
                            14062 ; 201  |    int I;
                            14063 ; 202  |    unsigned int U;
                            14064 ; 203  |} rtc_watchdog_type;
                            14065 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                            14066 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            14067 ; 206  |
                            14068 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            14069 ; 208  |
                            14070 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            14071 ; 210  |
                            14072 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            14073 ; 212  |
                            14074 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                            14075 ; 214  |
                            14076 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            14077 ; 216  |
                            14078 ; 217  |typedef union               
                            14079 ; 218  |{
                            14080 ; 219  |    struct {
                            14081 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            14082 ; 221  |    } B;
                            14083 ; 222  |    int I;
                            14084 ; 223  |    unsigned int U;
                            14085 ; 224  |} rtc_alarm0_type;
                            14086 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                            14087 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            14088 ; 227  |
                            14089 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            14090 ; 229  |
                            14091 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            14092 ; 231  |
                            14093 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            14094 ; 233  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14095 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                            14096 ; 235  |
                            14097 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            14098 ; 237  |
                            14099 ; 238  |typedef union               
                            14100 ; 239  |{
                            14101 ; 240  |    struct {
                            14102 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            14103 ; 242  |    } B;
                            14104 ; 243  |    int I;
                            14105 ; 244  |    unsigned int U;
                            14106 ; 245  |} rtc_alarm1_type;
                            14107 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                            14108 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            14109 ; 248  |
                            14110 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            14111 ; 250  |
                            14112 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            14113 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            14114 ; 253  |
                            14115 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            14116 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            14117 ; 256  |
                            14118 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            14119 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                            14120 ; 259  |
                            14121 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            14122 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            14123 ; 262  |
                            14124 ; 263  |typedef union               
                            14125 ; 264  |{
                            14126 ; 265  |    struct {
                            14127 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            14128 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            14129 ; 268  |    } B;
                            14130 ; 269  |    int I;
                            14131 ; 270  |    unsigned int U;
                            14132 ; 271  |} rtc_xtaldivide_type;
                            14133 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                            14134 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            14135 ; 274  |
                            14136 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            14137 ; 276  |
                            14138 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            14139 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            14140 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            14141 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            14142 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            14143 ; 282  |
                            14144 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            14145 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            14146 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            14147 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            14148 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            14149 ; 288  |
                            14150 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14151 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            14152 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            14153 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            14154 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                            14155 ; 294  |
                            14156 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            14157 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                            14158 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                            14159 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                            14160 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            14161 ; 300  |
                            14162 ; 301  |typedef union               
                            14163 ; 302  |{
                            14164 ; 303  |   struct {
                            14165 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            14166 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            14167 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            14168 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            14169 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            14170 ; 309  |   } B;
                            14171 ; 310  |    int I;
                            14172 ; 311  |    unsigned int U;
                            14173 ; 312  |} rtc_PERSISTENT0_type;
                            14174 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                            14175 ; 314  |
                            14176 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            14177 ; 316  |
                            14178 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            14179 ; 318  |
                            14180 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            14181 ; 320  |
                            14182 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            14183 ; 322  |
                            14184 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                            14185 ; 324  |
                            14186 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            14187 ; 326  |
                            14188 ; 327  |
                            14189 ; 328  |typedef union               
                            14190 ; 329  |{
                            14191 ; 330  |    struct {
                            14192 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            14193 ; 332  |    } B;
                            14194 ; 333  |    int I;
                            14195 ; 334  |    unsigned int U;
                            14196 ; 335  |} rtc_PERSISTENT1_type;
                            14197 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                            14198 ; 337  |
                            14199 ; 338  |
                            14200 ; 339  |#endif
                            14201 ; 340  |
                            14202 ; 341  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14203 ; 342  |
                            14204 ; 343  |
                            14205 ; 344  |
                            14206 ; 345  |
                            14207 ; 346  |
                            14208 ; 347  |
                            14209 ; 348  |
                            14210 ; 349  |
                            14211 ; 350  |
                            14212 ; 351  |
                            14213 ; 352  |
                            14214 ; 353  |
                            14215 
                            14217 
                            14218 ; 30   |#include "regsspare.h"
                            14219 
                            14221 
                            14222 ; 1    |#if !(defined(RESGSSPARE_INC))
                            14223 ; 2    |#define RESGSSPARE_INC 1
                            14224 ; 3    |
                            14225 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            14226 ; 5    |
                            14227 ; 6    |
                            14228 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            14229 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            14230 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            14231 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            14232 ; 11   |
                            14233 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            14234 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            14235 ; 14   |
                            14236 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            14237 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            14238 ; 17   |
                            14239 ; 18   |
                            14240 ; 19   |
                            14241 ; 20   |typedef union               
                            14242 ; 21   |{
                            14243 ; 22   |    struct {
                            14244 ; 23   |        int      I2SS       :1;     
                            14245 ; 24   |        int      USBSELECT  :1;     
                            14246 ; 25   |        unsigned            :6;
                            14247 ; 26   |        int      USBPLUGIN  :1;     
                            14248 ; 27   |        int      PSWITCH    :1;     
                            14249 ; 28   |    } B;
                            14250 ; 29   |
                            14251 ; 30   |    int I;
                            14252 ; 31   |
                            14253 ; 32   |} spare_type;
                            14254 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            14255 ; 34   |
                            14256 ; 35   |
                            14257 ; 36   |
                            14258 ; 37   |#endif
                            14259 
                            14261 
                            14262 ; 31   |#include "regsspi.h"
                            14263 
                            14265 
                            14266 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14267 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            14268 ; 3    |//;; Filename    : regsspi.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14269 ; 4    |//;; Description : Register definitions for SPI interface
                            14270 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14271 ; 6    |
                            14272 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            14273 ; 8    |// The following naming conventions are followed in this file.
                            14274 ; 9    |// All registers are named using the format...
                            14275 ; 10   |//     HW_<module>_<regname>
                            14276 ; 11   |// where <module> is the module name which can be any of the following...
                            14277 ; 12   |//     USB20
                            14278 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            14279 ; 14   |// module name includes a number starting from 0 for the first instance of
                            14280 ; 15   |// that module)
                            14281 ; 16   |// <regname> is the specific register within that module
                            14282 ; 17   |// We also define the following...
                            14283 ; 18   |//     HW_<module>_<regname>_BITPOS
                            14284 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14285 ; 20   |//     HW_<module>_<regname>_SETMASK
                            14286 ; 21   |// which does something else, and
                            14287 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            14288 ; 23   |// which does something else.
                            14289 ; 24   |// Other rules
                            14290 ; 25   |//     All caps
                            14291 ; 26   |//     Numeric identifiers start at 0
                            14292 ; 27   |#if !(defined(regsspiinc))
                            14293 ; 28   |#define regsspiinc 1
                            14294 ; 29   |
                            14295 ; 30   |#include "types.h"
                            14296 
                            14298 
                            14299 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14300 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14301 ; 3    |//
                            14302 ; 4    |// Filename: types.h
                            14303 ; 5    |// Description: Standard data types
                            14304 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14305 ; 7    |
                            14306 ; 8    |#ifndef _TYPES_H
                            14307 ; 9    |#define _TYPES_H
                            14308 ; 10   |
                            14309 ; 11   |// TODO:  move this outta here!
                            14310 ; 12   |#if !defined(NOERROR)
                            14311 ; 13   |#define NOERROR 0
                            14312 ; 14   |#define SUCCESS 0
                            14313 ; 15   |#endif 
                            14314 ; 16   |#if !defined(SUCCESS)
                            14315 ; 17   |#define SUCCESS  0
                            14316 ; 18   |#endif
                            14317 ; 19   |#if !defined(ERROR)
                            14318 ; 20   |#define ERROR   -1
                            14319 ; 21   |#endif
                            14320 ; 22   |#if !defined(FALSE)
                            14321 ; 23   |#define FALSE 0
                            14322 ; 24   |#endif
                            14323 ; 25   |#if !defined(TRUE)
                            14324 ; 26   |#define TRUE  1
                            14325 ; 27   |#endif
                            14326 ; 28   |
                            14327 ; 29   |#if !defined(NULL)
                            14328 ; 30   |#define NULL 0
                            14329 ; 31   |#endif
                            14330 ; 32   |
                            14331 ; 33   |#define MAX_INT     0x7FFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14332 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14333 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14334 ; 36   |#define MAX_ULONG   (-1) 
                            14335 ; 37   |
                            14336 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14337 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14338 ; 40   |
                            14339 ; 41   |
                            14340 ; 42   |#define BYTE    unsigned char       // btVarName
                            14341 ; 43   |#define CHAR    signed char         // cVarName
                            14342 ; 44   |#define USHORT  unsigned short      // usVarName
                            14343 ; 45   |#define SHORT   unsigned short      // sVarName
                            14344 ; 46   |#define WORD    unsigned int        // wVarName
                            14345 ; 47   |#define INT     signed int          // iVarName
                            14346 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14347 ; 49   |#define LONG    signed long         // lVarName
                            14348 ; 50   |#define BOOL    unsigned int        // bVarName
                            14349 ; 51   |#define FRACT   _fract              // frVarName
                            14350 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14351 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14352 ; 54   |#define FLOAT   float               // fVarName
                            14353 ; 55   |#define DBL     double              // dVarName
                            14354 ; 56   |#define ENUM    enum                // eVarName
                            14355 ; 57   |#define CMX     _complex            // cmxVarName
                            14356 ; 58   |typedef WORD UCS3;                   // 
                            14357 ; 59   |
                            14358 ; 60   |#define UINT16  unsigned short
                            14359 ; 61   |#define UINT8   unsigned char   
                            14360 ; 62   |#define UINT32  unsigned long
                            14361 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14362 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14363 ; 65   |#define WCHAR   UINT16
                            14364 ; 66   |
                            14365 ; 67   |//UINT128 is 16 bytes or 6 words
                            14366 ; 68   |typedef struct UINT128_3500 {   
                            14367 ; 69   |    int val[6];     
                            14368 ; 70   |} UINT128_3500;
                            14369 ; 71   |
                            14370 ; 72   |#define UINT128   UINT128_3500
                            14371 ; 73   |
                            14372 ; 74   |// Little endian word packed byte strings:   
                            14373 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14374 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14375 ; 77   |// Little endian word packed byte strings:   
                            14376 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14377 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14378 ; 80   |
                            14379 ; 81   |// Declare Memory Spaces To Use When Coding
                            14380 ; 82   |// A. Sector Buffers
                            14381 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14382 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14383 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14384 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14385 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14386 ; 88   |// B. Media DDI Memory
                            14387 ; 89   |#define MEDIA_DDI_MEM _Y
                            14388 ; 90   |
                            14389 ; 91   |
                            14390 ; 92   |
                            14391 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14392 ; 94   |// Examples of circular pointers:
                            14393 ; 95   |//    INT CIRC cpiVarName
                            14394 ; 96   |//    DWORD CIRC cpdwVarName
                            14395 ; 97   |
                            14396 ; 98   |#define RETCODE INT                 // rcVarName
                            14397 ; 99   |
                            14398 ; 100  |// generic bitfield structure
                            14399 ; 101  |struct Bitfield {
                            14400 ; 102  |    unsigned int B0  :1;
                            14401 ; 103  |    unsigned int B1  :1;
                            14402 ; 104  |    unsigned int B2  :1;
                            14403 ; 105  |    unsigned int B3  :1;
                            14404 ; 106  |    unsigned int B4  :1;
                            14405 ; 107  |    unsigned int B5  :1;
                            14406 ; 108  |    unsigned int B6  :1;
                            14407 ; 109  |    unsigned int B7  :1;
                            14408 ; 110  |    unsigned int B8  :1;
                            14409 ; 111  |    unsigned int B9  :1;
                            14410 ; 112  |    unsigned int B10 :1;
                            14411 ; 113  |    unsigned int B11 :1;
                            14412 ; 114  |    unsigned int B12 :1;
                            14413 ; 115  |    unsigned int B13 :1;
                            14414 ; 116  |    unsigned int B14 :1;
                            14415 ; 117  |    unsigned int B15 :1;
                            14416 ; 118  |    unsigned int B16 :1;
                            14417 ; 119  |    unsigned int B17 :1;
                            14418 ; 120  |    unsigned int B18 :1;
                            14419 ; 121  |    unsigned int B19 :1;
                            14420 ; 122  |    unsigned int B20 :1;
                            14421 ; 123  |    unsigned int B21 :1;
                            14422 ; 124  |    unsigned int B22 :1;
                            14423 ; 125  |    unsigned int B23 :1;
                            14424 ; 126  |};
                            14425 ; 127  |
                            14426 ; 128  |union BitInt {
                            14427 ; 129  |        struct Bitfield B;
                            14428 ; 130  |        int        I;
                            14429 ; 131  |};
                            14430 ; 132  |
                            14431 ; 133  |#define MAX_MSG_LENGTH 10
                            14432 ; 134  |struct CMessage
                            14433 ; 135  |{
                            14434 ; 136  |        unsigned int m_uLength;
                            14435 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14436 ; 138  |};
                            14437 ; 139  |
                            14438 ; 140  |typedef struct {
                            14439 ; 141  |    WORD m_wLength;
                            14440 ; 142  |    WORD m_wMessage;
                            14441 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14442 ; 144  |} Message;
                            14443 ; 145  |
                            14444 ; 146  |struct MessageQueueDescriptor
                            14445 ; 147  |{
                            14446 ; 148  |        int *m_pBase;
                            14447 ; 149  |        int m_iModulo;
                            14448 ; 150  |        int m_iSize;
                            14449 ; 151  |        int *m_pHead;
                            14450 ; 152  |        int *m_pTail;
                            14451 ; 153  |};
                            14452 ; 154  |
                            14453 ; 155  |struct ModuleEntry
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14454 ; 156  |{
                            14455 ; 157  |    int m_iSignaledEventMask;
                            14456 ; 158  |    int m_iWaitEventMask;
                            14457 ; 159  |    int m_iResourceOfCode;
                            14458 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14459 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14460 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14461 ; 163  |    int m_uTimeOutHigh;
                            14462 ; 164  |    int m_uTimeOutLow;
                            14463 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14464 ; 166  |};
                            14465 ; 167  |
                            14466 ; 168  |union WaitMask{
                            14467 ; 169  |    struct B{
                            14468 ; 170  |        unsigned int m_bNone     :1;
                            14469 ; 171  |        unsigned int m_bMessage  :1;
                            14470 ; 172  |        unsigned int m_bTimer    :1;
                            14471 ; 173  |        unsigned int m_bButton   :1;
                            14472 ; 174  |    } B;
                            14473 ; 175  |    int I;
                            14474 ; 176  |} ;
                            14475 ; 177  |
                            14476 ; 178  |
                            14477 ; 179  |struct Button {
                            14478 ; 180  |        WORD wButtonEvent;
                            14479 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14480 ; 182  |};
                            14481 ; 183  |
                            14482 ; 184  |struct Message {
                            14483 ; 185  |        WORD wMsgLength;
                            14484 ; 186  |        WORD wMsgCommand;
                            14485 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14486 ; 188  |};
                            14487 ; 189  |
                            14488 ; 190  |union EventTypes {
                            14489 ; 191  |        struct CMessage msg;
                            14490 ; 192  |        struct Button Button ;
                            14491 ; 193  |        struct Message Message;
                            14492 ; 194  |};
                            14493 ; 195  |
                            14494 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14495 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14496 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14497 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14498 ; 200  |
                            14499 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14500 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14501 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14502 ; 204  |
                            14503 ; 205  |#if DEBUG
                            14504 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14505 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14506 ; 208  |#else 
                            14507 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14508 ; 210  |#define DebugBuildAssert(x)    
                            14509 ; 211  |#endif
                            14510 ; 212  |
                            14511 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14512 ; 214  |//  #pragma asm
                            14513 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14514 ; 216  |//  #pragma endasm
                            14515 ; 217  |
                            14516 ; 218  |
                            14517 ; 219  |#ifdef COLOR_262K
                            14518 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14519 ; 221  |#elif defined(COLOR_65K)
                            14520 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            14521 ; 223  |#else
                            14522 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14523 ; 225  |#endif
                            14524 ; 226  |    
                            14525 ; 227  |#endif // #ifndef _TYPES_H
                            14526 
                            14528 
                            14529 ; 31   |
                            14530 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14531 ; 33   |
                            14532 ; 34   |//   SPI STMP3500 Registers 
                            14533 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            14534 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14535 ; 37   |
                            14536 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            14537 ; 39   |
                            14538 ; 40   |
                            14539 ; 41   |
                            14540 ; 42   |// /////////////////////////////////////////////
                            14541 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            14542 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            14543 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            14544 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            14545 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            14546 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            14547 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            14548 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            14549 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            14550 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            14551 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            14552 ; 54   |
                            14553 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            14554 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            14555 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            14556 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            14557 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            14558 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            14559 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            14560 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            14561 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            14562 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            14563 ; 65   |
                            14564 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            14565 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            14566 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            14567 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            14568 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            14569 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            14570 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            14571 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            14572 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            14573 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14574 ; 76   |
                            14575 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            14576 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            14577 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            14578 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            14579 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            14580 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            14581 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            14582 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            14583 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            14584 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            14585 ; 87   |
                            14586 ; 88   |typedef union               
                            14587 ; 89   |{
                            14588 ; 90   |    struct {
                            14589 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            14590 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            14591 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            14592 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            14593 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            14594 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            14595 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            14596 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            14597 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            14598 ; 100  |    } B;
                            14599 ; 101  |
                            14600 ; 102  |    int I;
                            14601 ; 103  |    unsigned int U;
                            14602 ; 104  |} spcsr_type;
                            14603 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                            14604 ; 106  |
                            14605 ; 107  |// /////////////////////////////////////////////
                            14606 ; 108  |// //  SPI Data Register Bit Definitions
                            14607 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            14608 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            14609 ; 111  |
                            14610 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            14611 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            14612 ; 114  |
                            14613 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            14614 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            14615 ; 117  |
                            14616 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            14617 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            14618 ; 120  |
                            14619 ; 121  |typedef union               
                            14620 ; 122  |{
                            14621 ; 123  |    struct {
                            14622 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            14623 ; 125  |    } B;
                            14624 ; 126  |
                            14625 ; 127  |    int I;
                            14626 ; 128  |    unsigned int U;
                            14627 ; 129  |} spdr_type;
                            14628 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                            14629 ; 131  |
                            14630 ; 132  |
                            14631 ; 133  |#endif
                            14632 ; 134  |
                            14633 ; 135  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14634 
                            14636 
                            14637 ; 32   |#include "regsswizzle.h"
                            14638 
                            14640 
                            14641 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14642 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            14643 ; 3    |//;; Filename    : regsswizzle.inc
                            14644 ; 4    |//;; Description : Register definitions for Swizzle interface
                            14645 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14646 ; 6    |
                            14647 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            14648 ; 8    |// The following naming conventions are followed in this file.
                            14649 ; 9    |// All registers are named using the format...
                            14650 ; 10   |//     HW_<module>_<regname>
                            14651 ; 11   |// where <module> is the module name which can be any of the following...
                            14652 ; 12   |//     USB20
                            14653 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            14654 ; 14   |// module name includes a number starting from 0 for the first instance of
                            14655 ; 15   |// that module)
                            14656 ; 16   |// <regname> is the specific register within that module
                            14657 ; 17   |// We also define the following...
                            14658 ; 18   |//     HW_<module>_<regname>_BITPOS
                            14659 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14660 ; 20   |//     HW_<module>_<regname>_SETMASK
                            14661 ; 21   |// which does something else, and
                            14662 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            14663 ; 23   |// which does something else.
                            14664 ; 24   |// Other rules
                            14665 ; 25   |//     All caps
                            14666 ; 26   |//     Numeric identifiers start at 0
                            14667 ; 27   |#if !(defined(regsswizzleinc))
                            14668 ; 28   |#define regsswizzleinc 1
                            14669 ; 29   |
                            14670 ; 30   |#include "types.h"
                            14671 
                            14673 
                            14674 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14675 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14676 ; 3    |//
                            14677 ; 4    |// Filename: types.h
                            14678 ; 5    |// Description: Standard data types
                            14679 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14680 ; 7    |
                            14681 ; 8    |#ifndef _TYPES_H
                            14682 ; 9    |#define _TYPES_H
                            14683 ; 10   |
                            14684 ; 11   |// TODO:  move this outta here!
                            14685 ; 12   |#if !defined(NOERROR)
                            14686 ; 13   |#define NOERROR 0
                            14687 ; 14   |#define SUCCESS 0
                            14688 ; 15   |#endif 
                            14689 ; 16   |#if !defined(SUCCESS)
                            14690 ; 17   |#define SUCCESS  0
                            14691 ; 18   |#endif
                            14692 ; 19   |#if !defined(ERROR)
                            14693 ; 20   |#define ERROR   -1
                            14694 ; 21   |#endif
                            14695 ; 22   |#if !defined(FALSE)
                            14696 ; 23   |#define FALSE 0
                            14697 ; 24   |#endif
                            14698 ; 25   |#if !defined(TRUE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14699 ; 26   |#define TRUE  1
                            14700 ; 27   |#endif
                            14701 ; 28   |
                            14702 ; 29   |#if !defined(NULL)
                            14703 ; 30   |#define NULL 0
                            14704 ; 31   |#endif
                            14705 ; 32   |
                            14706 ; 33   |#define MAX_INT     0x7FFFFF
                            14707 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14708 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14709 ; 36   |#define MAX_ULONG   (-1) 
                            14710 ; 37   |
                            14711 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14712 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14713 ; 40   |
                            14714 ; 41   |
                            14715 ; 42   |#define BYTE    unsigned char       // btVarName
                            14716 ; 43   |#define CHAR    signed char         // cVarName
                            14717 ; 44   |#define USHORT  unsigned short      // usVarName
                            14718 ; 45   |#define SHORT   unsigned short      // sVarName
                            14719 ; 46   |#define WORD    unsigned int        // wVarName
                            14720 ; 47   |#define INT     signed int          // iVarName
                            14721 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14722 ; 49   |#define LONG    signed long         // lVarName
                            14723 ; 50   |#define BOOL    unsigned int        // bVarName
                            14724 ; 51   |#define FRACT   _fract              // frVarName
                            14725 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14726 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14727 ; 54   |#define FLOAT   float               // fVarName
                            14728 ; 55   |#define DBL     double              // dVarName
                            14729 ; 56   |#define ENUM    enum                // eVarName
                            14730 ; 57   |#define CMX     _complex            // cmxVarName
                            14731 ; 58   |typedef WORD UCS3;                   // 
                            14732 ; 59   |
                            14733 ; 60   |#define UINT16  unsigned short
                            14734 ; 61   |#define UINT8   unsigned char   
                            14735 ; 62   |#define UINT32  unsigned long
                            14736 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14737 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14738 ; 65   |#define WCHAR   UINT16
                            14739 ; 66   |
                            14740 ; 67   |//UINT128 is 16 bytes or 6 words
                            14741 ; 68   |typedef struct UINT128_3500 {   
                            14742 ; 69   |    int val[6];     
                            14743 ; 70   |} UINT128_3500;
                            14744 ; 71   |
                            14745 ; 72   |#define UINT128   UINT128_3500
                            14746 ; 73   |
                            14747 ; 74   |// Little endian word packed byte strings:   
                            14748 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14749 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14750 ; 77   |// Little endian word packed byte strings:   
                            14751 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14752 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14753 ; 80   |
                            14754 ; 81   |// Declare Memory Spaces To Use When Coding
                            14755 ; 82   |// A. Sector Buffers
                            14756 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14757 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14758 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14759 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14760 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14761 ; 88   |// B. Media DDI Memory
                            14762 ; 89   |#define MEDIA_DDI_MEM _Y
                            14763 ; 90   |
                            14764 ; 91   |
                            14765 ; 92   |
                            14766 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14767 ; 94   |// Examples of circular pointers:
                            14768 ; 95   |//    INT CIRC cpiVarName
                            14769 ; 96   |//    DWORD CIRC cpdwVarName
                            14770 ; 97   |
                            14771 ; 98   |#define RETCODE INT                 // rcVarName
                            14772 ; 99   |
                            14773 ; 100  |// generic bitfield structure
                            14774 ; 101  |struct Bitfield {
                            14775 ; 102  |    unsigned int B0  :1;
                            14776 ; 103  |    unsigned int B1  :1;
                            14777 ; 104  |    unsigned int B2  :1;
                            14778 ; 105  |    unsigned int B3  :1;
                            14779 ; 106  |    unsigned int B4  :1;
                            14780 ; 107  |    unsigned int B5  :1;
                            14781 ; 108  |    unsigned int B6  :1;
                            14782 ; 109  |    unsigned int B7  :1;
                            14783 ; 110  |    unsigned int B8  :1;
                            14784 ; 111  |    unsigned int B9  :1;
                            14785 ; 112  |    unsigned int B10 :1;
                            14786 ; 113  |    unsigned int B11 :1;
                            14787 ; 114  |    unsigned int B12 :1;
                            14788 ; 115  |    unsigned int B13 :1;
                            14789 ; 116  |    unsigned int B14 :1;
                            14790 ; 117  |    unsigned int B15 :1;
                            14791 ; 118  |    unsigned int B16 :1;
                            14792 ; 119  |    unsigned int B17 :1;
                            14793 ; 120  |    unsigned int B18 :1;
                            14794 ; 121  |    unsigned int B19 :1;
                            14795 ; 122  |    unsigned int B20 :1;
                            14796 ; 123  |    unsigned int B21 :1;
                            14797 ; 124  |    unsigned int B22 :1;
                            14798 ; 125  |    unsigned int B23 :1;
                            14799 ; 126  |};
                            14800 ; 127  |
                            14801 ; 128  |union BitInt {
                            14802 ; 129  |        struct Bitfield B;
                            14803 ; 130  |        int        I;
                            14804 ; 131  |};
                            14805 ; 132  |
                            14806 ; 133  |#define MAX_MSG_LENGTH 10
                            14807 ; 134  |struct CMessage
                            14808 ; 135  |{
                            14809 ; 136  |        unsigned int m_uLength;
                            14810 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14811 ; 138  |};
                            14812 ; 139  |
                            14813 ; 140  |typedef struct {
                            14814 ; 141  |    WORD m_wLength;
                            14815 ; 142  |    WORD m_wMessage;
                            14816 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14817 ; 144  |} Message;
                            14818 ; 145  |
                            14819 ; 146  |struct MessageQueueDescriptor
                            14820 ; 147  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14821 ; 148  |        int *m_pBase;
                            14822 ; 149  |        int m_iModulo;
                            14823 ; 150  |        int m_iSize;
                            14824 ; 151  |        int *m_pHead;
                            14825 ; 152  |        int *m_pTail;
                            14826 ; 153  |};
                            14827 ; 154  |
                            14828 ; 155  |struct ModuleEntry
                            14829 ; 156  |{
                            14830 ; 157  |    int m_iSignaledEventMask;
                            14831 ; 158  |    int m_iWaitEventMask;
                            14832 ; 159  |    int m_iResourceOfCode;
                            14833 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14834 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14835 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14836 ; 163  |    int m_uTimeOutHigh;
                            14837 ; 164  |    int m_uTimeOutLow;
                            14838 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14839 ; 166  |};
                            14840 ; 167  |
                            14841 ; 168  |union WaitMask{
                            14842 ; 169  |    struct B{
                            14843 ; 170  |        unsigned int m_bNone     :1;
                            14844 ; 171  |        unsigned int m_bMessage  :1;
                            14845 ; 172  |        unsigned int m_bTimer    :1;
                            14846 ; 173  |        unsigned int m_bButton   :1;
                            14847 ; 174  |    } B;
                            14848 ; 175  |    int I;
                            14849 ; 176  |} ;
                            14850 ; 177  |
                            14851 ; 178  |
                            14852 ; 179  |struct Button {
                            14853 ; 180  |        WORD wButtonEvent;
                            14854 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14855 ; 182  |};
                            14856 ; 183  |
                            14857 ; 184  |struct Message {
                            14858 ; 185  |        WORD wMsgLength;
                            14859 ; 186  |        WORD wMsgCommand;
                            14860 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14861 ; 188  |};
                            14862 ; 189  |
                            14863 ; 190  |union EventTypes {
                            14864 ; 191  |        struct CMessage msg;
                            14865 ; 192  |        struct Button Button ;
                            14866 ; 193  |        struct Message Message;
                            14867 ; 194  |};
                            14868 ; 195  |
                            14869 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14870 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14871 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14872 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14873 ; 200  |
                            14874 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14875 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14876 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14877 ; 204  |
                            14878 ; 205  |#if DEBUG
                            14879 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14880 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14881 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14882 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14883 ; 210  |#define DebugBuildAssert(x)    
                            14884 ; 211  |#endif
                            14885 ; 212  |
                            14886 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14887 ; 214  |//  #pragma asm
                            14888 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14889 ; 216  |//  #pragma endasm
                            14890 ; 217  |
                            14891 ; 218  |
                            14892 ; 219  |#ifdef COLOR_262K
                            14893 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14894 ; 221  |#elif defined(COLOR_65K)
                            14895 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            14896 ; 223  |#else
                            14897 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14898 ; 225  |#endif
                            14899 ; 226  |    
                            14900 ; 227  |#endif // #ifndef _TYPES_H
                            14901 
                            14903 
                            14904 ; 31   |
                            14905 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14906 ; 33   |
                            14907 ; 34   |//   SWIZZLE STMP3500 Registers 
                            14908 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            14909 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14910 ; 37   |
                            14911 ; 38   |
                            14912 ; 39   |
                            14913 ; 40   |
                            14914 ; 41   |
                            14915 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            14916 ; 43   |
                            14917 ; 44   |
                            14918 ; 45   |
                            14919 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            14920 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            14921 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            14922 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            14923 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            14924 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            14925 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            14926 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            14927 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            14928 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            14929 ; 56   |
                            14930 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            14931 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            14932 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            14933 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            14934 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            14935 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            14936 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            14937 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            14938 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            14939 ; 66   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14940 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                            14941 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                            14942 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                            14943 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                            14944 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                            14945 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                            14946 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                            14947 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                            14948 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                            14949 ; 76   |
                            14950 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            14951 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            14952 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            14953 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            14954 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            14955 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            14956 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            14957 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            14958 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            14959 ; 86   |
                            14960 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            14961 ; 88   |//  Bit Manipulation Unit Registers
                            14962 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            14963 ; 90   |typedef union
                            14964 ; 91   |{
                            14965 ; 92   |    struct
                            14966 ; 93   |    {
                            14967 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            14968 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            14969 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            14970 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            14971 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            14972 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            14973 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            14974 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            14975 ; 102  |    } B;
                            14976 ; 103  |    int I;
                            14977 ; 104  |    unsigned U;
                            14978 ; 105  |} swizzlecsr1_type;
                            14979 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            14980 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                            14981 ; 108  |
                            14982 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            14983 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            14984 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            14985 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            14986 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            14987 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            14988 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            14989 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            14990 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            14991 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14992 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            14993 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            14994 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            14995 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            14996 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            14997 ; 124  |
                            14998 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            14999 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            15000 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            15001 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            15002 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            15003 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            15004 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            15005 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            15006 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            15007 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            15008 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            15009 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            15010 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            15011 ; 138  |
                            15012 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                            15013 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                            15014 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                            15015 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                            15016 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                            15017 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                            15018 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                            15019 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                            15020 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
                            15021 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                            15022 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                            15023 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                            15024 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                            15025 ; 152  |
                            15026 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            15027 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            15028 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            15029 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            15030 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            15031 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            15032 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            15033 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            15034 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            15035 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            15036 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            15037 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            15038 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            15039 ; 166  |
                            15040 ; 167  |///////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15041 ; 168  |typedef union
                            15042 ; 169  |{
                            15043 ; 170  |    struct
                            15044 ; 171  |    {
                            15045 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            15046 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            15047 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            15048 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            15049 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            15050 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            15051 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            15052 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            15053 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            15054 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            15055 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            15056 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            15057 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            15058 ; 185  |    } B;
                            15059 ; 186  |    unsigned int I;
                            15060 ; 187  |    unsigned int U;
                            15061 ; 188  |} swizzlecsr2_type;
                            15062 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            15063 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                            15064 ; 191  |
                            15065 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            15066 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            15067 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            15068 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            15069 ; 196  |
                            15070 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            15071 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            15072 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            15073 ; 200  |
                            15074 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                            15075 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
                            15076 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                            15077 ; 204  |
                            15078 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            15079 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            15080 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            15081 ; 208  |
                            15082 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            15083 ; 210  |typedef union
                            15084 ; 211  |{
                            15085 ; 212  |    struct
                            15086 ; 213  |    {
                            15087 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            15088 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            15089 ; 216  |    } B;
                            15090 ; 217  |    int I;
                            15091 ; 218  |    unsigned U;
                            15092 ; 219  |} swizzlesizer_type;
                            15093 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            15094 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                            15095 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15096 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                            15097 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                            15098 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                            15099 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                            15100 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                            15101 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                            15102 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                            15103 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                            15104 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                            15105 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                            15106 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                            15107 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                            15108 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                            15109 ; 236  |
                            15110 ; 237  |
                            15111 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            15112 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            15113 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            15114 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            15115 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            15116 ; 243  |
                            15117 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            15118 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            15119 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            15120 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            15121 ; 248  |
                            15122 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            15123 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                            15124 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                            15125 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                            15126 ; 253  |
                            15127 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            15128 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            15129 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            15130 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            15131 ; 258  |
                            15132 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            15133 ; 260  |typedef union
                            15134 ; 261  |{
                            15135 ; 262  |    struct
                            15136 ; 263  |    {
                            15137 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            15138 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            15139 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            15140 ; 267  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15141 ; 268  |    int I;
                            15142 ; 269  |    unsigned U;
                            15143 ; 270  |} swizzlediv3ur_type;
                            15144 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            15145 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                            15146 ; 273  |
                            15147 ; 274  |#endif
                            15148 ; 275  |
                            15149 
                            15151 
                            15152 ; 33   |#include "regssdram.h"
                            15153 
                            15155 
                            15156 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15157 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            15158 ; 3    |//;  File        : regssdram.inc
                            15159 ; 4    |//;  Description : Mixed Signal IP Register definition
                            15160 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15161 ; 6    |
                            15162 ; 7    |// The following naming conventions are followed in this file.
                            15163 ; 8    |// All registers are named using the format...
                            15164 ; 9    |//     HW_<module>_<regname>
                            15165 ; 10   |// where <module> is the module name which can be any of the following...
                            15166 ; 11   |//     SYSTEM
                            15167 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            15168 ; 13   |// module name includes a number starting from 0 for the first instance of
                            15169 ; 14   |// that module)
                            15170 ; 15   |// <regname> is the specific register within that module
                            15171 ; 16   |// We also define the following...
                            15172 ; 17   |//     HW_<module>_<regname>_BITPOS
                            15173 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15174 ; 19   |//     HW_<module>_<regname>_SETMASK
                            15175 ; 20   |// which does something else, and
                            15176 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            15177 ; 22   |// which does something else.
                            15178 ; 23   |// Other rules
                            15179 ; 24   |//     All caps
                            15180 ; 25   |//     Numeric identifiers start at 0
                            15181 ; 26   |
                            15182 ; 27   |#if !(defined(regssdraminc))
                            15183 ; 28   |#define regssdraminc 1
                            15184 ; 29   |
                            15185 ; 30   |#include "types.h"
                            15186 
                            15188 
                            15189 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15190 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15191 ; 3    |//
                            15192 ; 4    |// Filename: types.h
                            15193 ; 5    |// Description: Standard data types
                            15194 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15195 ; 7    |
                            15196 ; 8    |#ifndef _TYPES_H
                            15197 ; 9    |#define _TYPES_H
                            15198 ; 10   |
                            15199 ; 11   |// TODO:  move this outta here!
                            15200 ; 12   |#if !defined(NOERROR)
                            15201 ; 13   |#define NOERROR 0
                            15202 ; 14   |#define SUCCESS 0
                            15203 ; 15   |#endif 
                            15204 ; 16   |#if !defined(SUCCESS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15205 ; 17   |#define SUCCESS  0
                            15206 ; 18   |#endif
                            15207 ; 19   |#if !defined(ERROR)
                            15208 ; 20   |#define ERROR   -1
                            15209 ; 21   |#endif
                            15210 ; 22   |#if !defined(FALSE)
                            15211 ; 23   |#define FALSE 0
                            15212 ; 24   |#endif
                            15213 ; 25   |#if !defined(TRUE)
                            15214 ; 26   |#define TRUE  1
                            15215 ; 27   |#endif
                            15216 ; 28   |
                            15217 ; 29   |#if !defined(NULL)
                            15218 ; 30   |#define NULL 0
                            15219 ; 31   |#endif
                            15220 ; 32   |
                            15221 ; 33   |#define MAX_INT     0x7FFFFF
                            15222 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15223 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15224 ; 36   |#define MAX_ULONG   (-1) 
                            15225 ; 37   |
                            15226 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15227 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15228 ; 40   |
                            15229 ; 41   |
                            15230 ; 42   |#define BYTE    unsigned char       // btVarName
                            15231 ; 43   |#define CHAR    signed char         // cVarName
                            15232 ; 44   |#define USHORT  unsigned short      // usVarName
                            15233 ; 45   |#define SHORT   unsigned short      // sVarName
                            15234 ; 46   |#define WORD    unsigned int        // wVarName
                            15235 ; 47   |#define INT     signed int          // iVarName
                            15236 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15237 ; 49   |#define LONG    signed long         // lVarName
                            15238 ; 50   |#define BOOL    unsigned int        // bVarName
                            15239 ; 51   |#define FRACT   _fract              // frVarName
                            15240 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15241 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15242 ; 54   |#define FLOAT   float               // fVarName
                            15243 ; 55   |#define DBL     double              // dVarName
                            15244 ; 56   |#define ENUM    enum                // eVarName
                            15245 ; 57   |#define CMX     _complex            // cmxVarName
                            15246 ; 58   |typedef WORD UCS3;                   // 
                            15247 ; 59   |
                            15248 ; 60   |#define UINT16  unsigned short
                            15249 ; 61   |#define UINT8   unsigned char   
                            15250 ; 62   |#define UINT32  unsigned long
                            15251 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15252 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15253 ; 65   |#define WCHAR   UINT16
                            15254 ; 66   |
                            15255 ; 67   |//UINT128 is 16 bytes or 6 words
                            15256 ; 68   |typedef struct UINT128_3500 {   
                            15257 ; 69   |    int val[6];     
                            15258 ; 70   |} UINT128_3500;
                            15259 ; 71   |
                            15260 ; 72   |#define UINT128   UINT128_3500
                            15261 ; 73   |
                            15262 ; 74   |// Little endian word packed byte strings:   
                            15263 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15264 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15265 ; 77   |// Little endian word packed byte strings:   
                            15266 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15267 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15268 ; 80   |
                            15269 ; 81   |// Declare Memory Spaces To Use When Coding
                            15270 ; 82   |// A. Sector Buffers
                            15271 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15272 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15273 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15274 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15275 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15276 ; 88   |// B. Media DDI Memory
                            15277 ; 89   |#define MEDIA_DDI_MEM _Y
                            15278 ; 90   |
                            15279 ; 91   |
                            15280 ; 92   |
                            15281 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15282 ; 94   |// Examples of circular pointers:
                            15283 ; 95   |//    INT CIRC cpiVarName
                            15284 ; 96   |//    DWORD CIRC cpdwVarName
                            15285 ; 97   |
                            15286 ; 98   |#define RETCODE INT                 // rcVarName
                            15287 ; 99   |
                            15288 ; 100  |// generic bitfield structure
                            15289 ; 101  |struct Bitfield {
                            15290 ; 102  |    unsigned int B0  :1;
                            15291 ; 103  |    unsigned int B1  :1;
                            15292 ; 104  |    unsigned int B2  :1;
                            15293 ; 105  |    unsigned int B3  :1;
                            15294 ; 106  |    unsigned int B4  :1;
                            15295 ; 107  |    unsigned int B5  :1;
                            15296 ; 108  |    unsigned int B6  :1;
                            15297 ; 109  |    unsigned int B7  :1;
                            15298 ; 110  |    unsigned int B8  :1;
                            15299 ; 111  |    unsigned int B9  :1;
                            15300 ; 112  |    unsigned int B10 :1;
                            15301 ; 113  |    unsigned int B11 :1;
                            15302 ; 114  |    unsigned int B12 :1;
                            15303 ; 115  |    unsigned int B13 :1;
                            15304 ; 116  |    unsigned int B14 :1;
                            15305 ; 117  |    unsigned int B15 :1;
                            15306 ; 118  |    unsigned int B16 :1;
                            15307 ; 119  |    unsigned int B17 :1;
                            15308 ; 120  |    unsigned int B18 :1;
                            15309 ; 121  |    unsigned int B19 :1;
                            15310 ; 122  |    unsigned int B20 :1;
                            15311 ; 123  |    unsigned int B21 :1;
                            15312 ; 124  |    unsigned int B22 :1;
                            15313 ; 125  |    unsigned int B23 :1;
                            15314 ; 126  |};
                            15315 ; 127  |
                            15316 ; 128  |union BitInt {
                            15317 ; 129  |        struct Bitfield B;
                            15318 ; 130  |        int        I;
                            15319 ; 131  |};
                            15320 ; 132  |
                            15321 ; 133  |#define MAX_MSG_LENGTH 10
                            15322 ; 134  |struct CMessage
                            15323 ; 135  |{
                            15324 ; 136  |        unsigned int m_uLength;
                            15325 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15326 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15327 ; 139  |
                            15328 ; 140  |typedef struct {
                            15329 ; 141  |    WORD m_wLength;
                            15330 ; 142  |    WORD m_wMessage;
                            15331 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15332 ; 144  |} Message;
                            15333 ; 145  |
                            15334 ; 146  |struct MessageQueueDescriptor
                            15335 ; 147  |{
                            15336 ; 148  |        int *m_pBase;
                            15337 ; 149  |        int m_iModulo;
                            15338 ; 150  |        int m_iSize;
                            15339 ; 151  |        int *m_pHead;
                            15340 ; 152  |        int *m_pTail;
                            15341 ; 153  |};
                            15342 ; 154  |
                            15343 ; 155  |struct ModuleEntry
                            15344 ; 156  |{
                            15345 ; 157  |    int m_iSignaledEventMask;
                            15346 ; 158  |    int m_iWaitEventMask;
                            15347 ; 159  |    int m_iResourceOfCode;
                            15348 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15349 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15350 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15351 ; 163  |    int m_uTimeOutHigh;
                            15352 ; 164  |    int m_uTimeOutLow;
                            15353 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15354 ; 166  |};
                            15355 ; 167  |
                            15356 ; 168  |union WaitMask{
                            15357 ; 169  |    struct B{
                            15358 ; 170  |        unsigned int m_bNone     :1;
                            15359 ; 171  |        unsigned int m_bMessage  :1;
                            15360 ; 172  |        unsigned int m_bTimer    :1;
                            15361 ; 173  |        unsigned int m_bButton   :1;
                            15362 ; 174  |    } B;
                            15363 ; 175  |    int I;
                            15364 ; 176  |} ;
                            15365 ; 177  |
                            15366 ; 178  |
                            15367 ; 179  |struct Button {
                            15368 ; 180  |        WORD wButtonEvent;
                            15369 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15370 ; 182  |};
                            15371 ; 183  |
                            15372 ; 184  |struct Message {
                            15373 ; 185  |        WORD wMsgLength;
                            15374 ; 186  |        WORD wMsgCommand;
                            15375 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15376 ; 188  |};
                            15377 ; 189  |
                            15378 ; 190  |union EventTypes {
                            15379 ; 191  |        struct CMessage msg;
                            15380 ; 192  |        struct Button Button ;
                            15381 ; 193  |        struct Message Message;
                            15382 ; 194  |};
                            15383 ; 195  |
                            15384 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15385 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15386 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15387 ; 199  |#define BUILD_TYPE_PLAYER   0x102
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15388 ; 200  |
                            15389 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15390 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15391 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15392 ; 204  |
                            15393 ; 205  |#if DEBUG
                            15394 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15395 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15396 ; 208  |#else 
                            15397 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15398 ; 210  |#define DebugBuildAssert(x)    
                            15399 ; 211  |#endif
                            15400 ; 212  |
                            15401 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15402 ; 214  |//  #pragma asm
                            15403 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15404 ; 216  |//  #pragma endasm
                            15405 ; 217  |
                            15406 ; 218  |
                            15407 ; 219  |#ifdef COLOR_262K
                            15408 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15409 ; 221  |#elif defined(COLOR_65K)
                            15410 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15411 ; 223  |#else
                            15412 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15413 ; 225  |#endif
                            15414 ; 226  |    
                            15415 ; 227  |#endif // #ifndef _TYPES_H
                            15416 
                            15418 
                            15419 ; 31   |
                            15420 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            15421 ; 33   |
                            15422 ; 34   |
                            15423 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            15424 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            15425 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            15426 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            15427 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            15428 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            15429 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            15430 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            15431 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            15432 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            15433 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            15434 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            15435 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            15436 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            15437 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            15438 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            15439 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            15440 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            15441 ; 53   |
                            15442 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            15443 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            15444 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            15445 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            15446 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15447 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            15448 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            15449 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            15450 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            15451 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            15452 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            15453 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            15454 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            15455 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            15456 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            15457 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            15458 ; 70   |
                            15459 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                            15460 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            15461 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                            15462 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                            15463 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            15464 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                            15465 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                            15466 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                            15467 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                            15468 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                            15469 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                            15470 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                            15471 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                            15472 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
                            15473 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                            15474 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                            15475 ; 87   |
                            15476 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            15477 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            15478 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            15479 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            15480 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            15481 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            15482 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            15483 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            15484 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            15485 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            15486 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            15487 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            15488 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            15489 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            15490 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            15491 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            15492 ; 104  |
                            15493 ; 105  |typedef union               
                            15494 ; 106  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15495 ; 107  |    struct {
                            15496 ; 108  |        int SDRAMEN                     :1;
                            15497 ; 109  |        int IE                          :1;
                            15498 ; 110  |        int RNW                         :1;
                            15499 ; 111  |        int KICK                        :1;
                            15500 ; 112  |        int LM                          :1;
                            15501 ; 113  |        int ISTAT                       :1;
                            15502 ; 114  |        int PWDN                        :1;
                            15503 ; 115  |        int RSVD                        :1;
                            15504 ; 116  |        int SBYTE                       :2;
                            15505 ; 117  |        int MEM                         :2;
                            15506 ; 118  |        int BIGE                        :1;
                            15507 ; 119  |        int ASIZE                       :3;
                            15508 ; 120  |        int UKICK                       :1;
                            15509 ; 121  |        int DIV                         :4;
                            15510 ; 122  |        int MULTI                       :1;
                            15511 ; 123  |        int SDRAM                       :1;
                            15512 ; 124  |        int SIGN                        :1;
                            15513 ; 125  |    } B;
                            15514 ; 126  |    int I;
                            15515 ; 127  |} sdramcsr_type;
                            15516 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            15517 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            15518 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            15519 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            15520 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            15521 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            15522 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            15523 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            15524 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            15525 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            15526 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            15527 ; 139  |
                            15528 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            15529 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            15530 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            15531 ; 143  |
                            15532 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            15533 ; 145  |
                            15534 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            15535 ; 147  |
                            15536 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            15537 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            15538 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            15539 ; 151  |
                            15540 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            15541 ; 153  |
                            15542 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            15543 ; 155  |
                            15544 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            15545 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            15546 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            15547 ; 159  |
                            15548 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            15549 ; 161  |
                            15550 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            15551 ; 163  |
                            15552 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            15553 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            15554 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            15555 ; 167  |
                            15556 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15557 ; 169  |
                            15558 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            15559 ; 171  |
                            15560 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            15561 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            15562 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            15563 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            15564 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            15565 ; 177  |
                            15566 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            15567 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            15568 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            15569 ; 181  |
                            15570 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                            15571 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                            15572 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                            15573 ; 185  |
                            15574 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            15575 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            15576 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            15577 ; 189  |
                            15578 ; 190  |typedef union               
                            15579 ; 191  |{
                            15580 ; 192  |    struct {
                            15581 ; 193  |        int INIT                :16;
                            15582 ; 194  |        int TRP                 :4;
                            15583 ; 195  |        int TRFC                :4;
                            15584 ; 196  |    } B;
                            15585 ; 197  |    int I;
                            15586 ; 198  |} sdramtimer1_type;
                            15587 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            15588 ; 200  |
                            15589 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            15590 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            15591 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            15592 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            15593 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            15594 ; 206  |
                            15595 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            15596 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            15597 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            15598 ; 210  |
                            15599 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                            15600 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                            15601 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                            15602 ; 214  |
                            15603 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            15604 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            15605 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            15606 ; 218  |
                            15607 ; 219  |typedef union               
                            15608 ; 220  |{
                            15609 ; 221  |    struct {
                            15610 ; 222  |        int TXSR                :4;
                            15611 ; 223  |        int TREF                :12;
                            15612 ; 224  |        int TRCD                :4;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15613 ; 225  |        int RSVD                :4; 
                            15614 ; 226  |    } B;
                            15615 ; 227  |    int I;
                            15616 ; 228  |} sdramtimer2_type;
                            15617 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            15618 ; 230  |
                            15619 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            15620 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            15621 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            15622 ; 234  |
                            15623 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            15624 ; 236  |
                            15625 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            15626 ; 238  |
                            15627 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            15628 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            15629 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            15630 ; 242  |
                            15631 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            15632 ; 244  |
                            15633 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            15634 ; 246  |
                            15635 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            15636 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            15637 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            15638 ; 250  |
                            15639 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            15640 ; 252  |
                            15641 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                            15642 ; 254  |
                            15643 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            15644 ; 256  |
                            15645 ; 257  |typedef union               
                            15646 ; 258  |{
                            15647 ; 259  |    struct {
                            15648 ; 260  |        int VALUE               :14;
                            15649 ; 261  |        int RSVD                :10; 
                            15650 ; 262  |    } B;
                            15651 ; 263  |    int I;
                            15652 ; 264  |} sdrammode_type;
                            15653 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            15654 ; 266  |
                            15655 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            15656 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            15657 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            15658 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            15659 ; 271  |
                            15660 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            15661 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            15662 ; 274  |
                            15663 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                            15664 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                            15665 ; 277  |
                            15666 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            15667 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            15668 ; 280  |
                            15669 ; 281  |typedef union               
                            15670 ; 282  |{
                            15671 ; 283  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15672 ; 284  |        int COLWIDTH               :4;
                            15673 ; 285  |        int ROWWIDTH               :4; 
                            15674 ; 286  |    } B;
                            15675 ; 287  |    int I;
                            15676 ; 288  |} sdramtype_type;
                            15677 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            15678 ; 290  |
                            15679 ; 291  |#endif
                            15680 ; 292  |
                            15681 ; 293  |
                            15682 ; 294  |
                            15683 ; 295  |
                            15684 ; 296  |
                            15685 ; 297  |
                            15686 
                            15688 
                            15689 ; 34   |#include "regstb.h"
                            15690 
                            15692 
                            15693 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            15694 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            15695 ; 3    |// Filename: regstb.inc
                            15696 ; 4    |// Description: Register definitions for Trace Buffer
                            15697 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            15698 ; 6    |// The following naming conventions are followed in this file.
                            15699 ; 7    |// All registers are named using the format...
                            15700 ; 8    |//     HW_<module>_<regname>
                            15701 ; 9    |// where <module> is the module name which can be any of the following...
                            15702 ; 10   |//     USB20
                            15703 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            15704 ; 12   |// module name includes a number starting from 0 for the first instance of
                            15705 ; 13   |// that module)
                            15706 ; 14   |// <regname> is the specific register within that module
                            15707 ; 15   |// We also define the following...
                            15708 ; 16   |//     HW_<module>_<regname>_BITPOS
                            15709 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15710 ; 18   |//     HW_<module>_<regname>_SETMASK
                            15711 ; 19   |// which does something else, and
                            15712 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            15713 ; 21   |// which does something else.
                            15714 ; 22   |// Other rules
                            15715 ; 23   |//     All caps
                            15716 ; 24   |//     Numeric identifiers start at 0
                            15717 ; 25   |#if !(defined(regstbinc))
                            15718 ; 26   |#define regstbinc 1
                            15719 ; 27   |
                            15720 ; 28   |#include "types.h"
                            15721 
                            15723 
                            15724 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15725 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15726 ; 3    |//
                            15727 ; 4    |// Filename: types.h
                            15728 ; 5    |// Description: Standard data types
                            15729 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15730 ; 7    |
                            15731 ; 8    |#ifndef _TYPES_H
                            15732 ; 9    |#define _TYPES_H
                            15733 ; 10   |
                            15734 ; 11   |// TODO:  move this outta here!
                            15735 ; 12   |#if !defined(NOERROR)
                            15736 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15737 ; 14   |#define SUCCESS 0
                            15738 ; 15   |#endif 
                            15739 ; 16   |#if !defined(SUCCESS)
                            15740 ; 17   |#define SUCCESS  0
                            15741 ; 18   |#endif
                            15742 ; 19   |#if !defined(ERROR)
                            15743 ; 20   |#define ERROR   -1
                            15744 ; 21   |#endif
                            15745 ; 22   |#if !defined(FALSE)
                            15746 ; 23   |#define FALSE 0
                            15747 ; 24   |#endif
                            15748 ; 25   |#if !defined(TRUE)
                            15749 ; 26   |#define TRUE  1
                            15750 ; 27   |#endif
                            15751 ; 28   |
                            15752 ; 29   |#if !defined(NULL)
                            15753 ; 30   |#define NULL 0
                            15754 ; 31   |#endif
                            15755 ; 32   |
                            15756 ; 33   |#define MAX_INT     0x7FFFFF
                            15757 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15758 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15759 ; 36   |#define MAX_ULONG   (-1) 
                            15760 ; 37   |
                            15761 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15762 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15763 ; 40   |
                            15764 ; 41   |
                            15765 ; 42   |#define BYTE    unsigned char       // btVarName
                            15766 ; 43   |#define CHAR    signed char         // cVarName
                            15767 ; 44   |#define USHORT  unsigned short      // usVarName
                            15768 ; 45   |#define SHORT   unsigned short      // sVarName
                            15769 ; 46   |#define WORD    unsigned int        // wVarName
                            15770 ; 47   |#define INT     signed int          // iVarName
                            15771 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15772 ; 49   |#define LONG    signed long         // lVarName
                            15773 ; 50   |#define BOOL    unsigned int        // bVarName
                            15774 ; 51   |#define FRACT   _fract              // frVarName
                            15775 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15776 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15777 ; 54   |#define FLOAT   float               // fVarName
                            15778 ; 55   |#define DBL     double              // dVarName
                            15779 ; 56   |#define ENUM    enum                // eVarName
                            15780 ; 57   |#define CMX     _complex            // cmxVarName
                            15781 ; 58   |typedef WORD UCS3;                   // 
                            15782 ; 59   |
                            15783 ; 60   |#define UINT16  unsigned short
                            15784 ; 61   |#define UINT8   unsigned char   
                            15785 ; 62   |#define UINT32  unsigned long
                            15786 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15787 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15788 ; 65   |#define WCHAR   UINT16
                            15789 ; 66   |
                            15790 ; 67   |//UINT128 is 16 bytes or 6 words
                            15791 ; 68   |typedef struct UINT128_3500 {   
                            15792 ; 69   |    int val[6];     
                            15793 ; 70   |} UINT128_3500;
                            15794 ; 71   |
                            15795 ; 72   |#define UINT128   UINT128_3500
                            15796 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15797 ; 74   |// Little endian word packed byte strings:   
                            15798 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15799 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15800 ; 77   |// Little endian word packed byte strings:   
                            15801 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15802 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15803 ; 80   |
                            15804 ; 81   |// Declare Memory Spaces To Use When Coding
                            15805 ; 82   |// A. Sector Buffers
                            15806 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15807 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15808 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15809 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15810 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15811 ; 88   |// B. Media DDI Memory
                            15812 ; 89   |#define MEDIA_DDI_MEM _Y
                            15813 ; 90   |
                            15814 ; 91   |
                            15815 ; 92   |
                            15816 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15817 ; 94   |// Examples of circular pointers:
                            15818 ; 95   |//    INT CIRC cpiVarName
                            15819 ; 96   |//    DWORD CIRC cpdwVarName
                            15820 ; 97   |
                            15821 ; 98   |#define RETCODE INT                 // rcVarName
                            15822 ; 99   |
                            15823 ; 100  |// generic bitfield structure
                            15824 ; 101  |struct Bitfield {
                            15825 ; 102  |    unsigned int B0  :1;
                            15826 ; 103  |    unsigned int B1  :1;
                            15827 ; 104  |    unsigned int B2  :1;
                            15828 ; 105  |    unsigned int B3  :1;
                            15829 ; 106  |    unsigned int B4  :1;
                            15830 ; 107  |    unsigned int B5  :1;
                            15831 ; 108  |    unsigned int B6  :1;
                            15832 ; 109  |    unsigned int B7  :1;
                            15833 ; 110  |    unsigned int B8  :1;
                            15834 ; 111  |    unsigned int B9  :1;
                            15835 ; 112  |    unsigned int B10 :1;
                            15836 ; 113  |    unsigned int B11 :1;
                            15837 ; 114  |    unsigned int B12 :1;
                            15838 ; 115  |    unsigned int B13 :1;
                            15839 ; 116  |    unsigned int B14 :1;
                            15840 ; 117  |    unsigned int B15 :1;
                            15841 ; 118  |    unsigned int B16 :1;
                            15842 ; 119  |    unsigned int B17 :1;
                            15843 ; 120  |    unsigned int B18 :1;
                            15844 ; 121  |    unsigned int B19 :1;
                            15845 ; 122  |    unsigned int B20 :1;
                            15846 ; 123  |    unsigned int B21 :1;
                            15847 ; 124  |    unsigned int B22 :1;
                            15848 ; 125  |    unsigned int B23 :1;
                            15849 ; 126  |};
                            15850 ; 127  |
                            15851 ; 128  |union BitInt {
                            15852 ; 129  |        struct Bitfield B;
                            15853 ; 130  |        int        I;
                            15854 ; 131  |};
                            15855 ; 132  |
                            15856 ; 133  |#define MAX_MSG_LENGTH 10
                            15857 ; 134  |struct CMessage
                            15858 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15859 ; 136  |        unsigned int m_uLength;
                            15860 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15861 ; 138  |};
                            15862 ; 139  |
                            15863 ; 140  |typedef struct {
                            15864 ; 141  |    WORD m_wLength;
                            15865 ; 142  |    WORD m_wMessage;
                            15866 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15867 ; 144  |} Message;
                            15868 ; 145  |
                            15869 ; 146  |struct MessageQueueDescriptor
                            15870 ; 147  |{
                            15871 ; 148  |        int *m_pBase;
                            15872 ; 149  |        int m_iModulo;
                            15873 ; 150  |        int m_iSize;
                            15874 ; 151  |        int *m_pHead;
                            15875 ; 152  |        int *m_pTail;
                            15876 ; 153  |};
                            15877 ; 154  |
                            15878 ; 155  |struct ModuleEntry
                            15879 ; 156  |{
                            15880 ; 157  |    int m_iSignaledEventMask;
                            15881 ; 158  |    int m_iWaitEventMask;
                            15882 ; 159  |    int m_iResourceOfCode;
                            15883 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15884 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15885 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15886 ; 163  |    int m_uTimeOutHigh;
                            15887 ; 164  |    int m_uTimeOutLow;
                            15888 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15889 ; 166  |};
                            15890 ; 167  |
                            15891 ; 168  |union WaitMask{
                            15892 ; 169  |    struct B{
                            15893 ; 170  |        unsigned int m_bNone     :1;
                            15894 ; 171  |        unsigned int m_bMessage  :1;
                            15895 ; 172  |        unsigned int m_bTimer    :1;
                            15896 ; 173  |        unsigned int m_bButton   :1;
                            15897 ; 174  |    } B;
                            15898 ; 175  |    int I;
                            15899 ; 176  |} ;
                            15900 ; 177  |
                            15901 ; 178  |
                            15902 ; 179  |struct Button {
                            15903 ; 180  |        WORD wButtonEvent;
                            15904 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15905 ; 182  |};
                            15906 ; 183  |
                            15907 ; 184  |struct Message {
                            15908 ; 185  |        WORD wMsgLength;
                            15909 ; 186  |        WORD wMsgCommand;
                            15910 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15911 ; 188  |};
                            15912 ; 189  |
                            15913 ; 190  |union EventTypes {
                            15914 ; 191  |        struct CMessage msg;
                            15915 ; 192  |        struct Button Button ;
                            15916 ; 193  |        struct Message Message;
                            15917 ; 194  |};
                            15918 ; 195  |
                            15919 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15920 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15921 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15922 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15923 ; 200  |
                            15924 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15925 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15926 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15927 ; 204  |
                            15928 ; 205  |#if DEBUG
                            15929 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15930 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15931 ; 208  |#else 
                            15932 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15933 ; 210  |#define DebugBuildAssert(x)    
                            15934 ; 211  |#endif
                            15935 ; 212  |
                            15936 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15937 ; 214  |//  #pragma asm
                            15938 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15939 ; 216  |//  #pragma endasm
                            15940 ; 217  |
                            15941 ; 218  |
                            15942 ; 219  |#ifdef COLOR_262K
                            15943 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15944 ; 221  |#elif defined(COLOR_65K)
                            15945 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15946 ; 223  |#else
                            15947 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15948 ; 225  |#endif
                            15949 ; 226  |    
                            15950 ; 227  |#endif // #ifndef _TYPES_H
                            15951 
                            15953 
                            15954 ; 29   |
                            15955 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15956 ; 31   |
                            15957 ; 32   |//   Trace Buffer STMP Registers 
                            15958 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            15959 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15960 ; 35   |
                            15961 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            15962 ; 37   |
                            15963 ; 38   |
                            15964 ; 39   |
                            15965 ; 40   |
                            15966 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            15967 ; 42   |
                            15968 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            15969 ; 44   |
                            15970 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            15971 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            15972 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            15973 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            15974 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            15975 ; 50   |
                            15976 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            15977 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            15978 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15979 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            15980 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            15981 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            15982 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            15983 ; 58   |
                            15984 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            15985 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            15986 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            15987 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            15988 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            15989 ; 64   |
                            15990 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            15991 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            15992 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            15993 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            15994 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            15995 ; 70   |
                            15996 ; 71   |typedef union               
                            15997 ; 72   |{
                            15998 ; 73   |    struct {
                            15999 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            16000 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            16001 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            16002 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            16003 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            16004 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            16005 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            16006 ; 81   |    } B;
                            16007 ; 82   |    int I;
                            16008 ; 83   |    unsigned int U;
                            16009 ; 84   |} tb_cfg_type;
                            16010 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            16011 ; 86   |
                            16012 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            16013 ; 88   |
                            16014 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            16015 ; 90   |
                            16016 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            16017 ; 92   |
                            16018 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            16019 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            16020 ; 95   |
                            16021 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            16022 ; 97   |
                            16023 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            16024 ; 99   |
                            16025 ; 100  |typedef union               
                            16026 ; 101  |{
                            16027 ; 102  |    struct {
                            16028 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            16029 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            16030 ; 105  |    } B;
                            16031 ; 106  |    int I;
                            16032 ; 107  |    unsigned int U;
                            16033 ; 108  |} tb_bar_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16034 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            16035 ; 110  |
                            16036 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            16037 ; 112  |
                            16038 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            16039 ; 114  |
                            16040 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            16041 ; 116  |
                            16042 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            16043 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            16044 ; 119  |
                            16045 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            16046 ; 121  |
                            16047 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            16048 ; 123  |
                            16049 ; 124  |typedef union               
                            16050 ; 125  |{
                            16051 ; 126  |    struct {
                            16052 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            16053 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            16054 ; 129  |    } B;
                            16055 ; 130  |    int I;
                            16056 ; 131  |    unsigned int U;
                            16057 ; 132  |} tb_mod_type;
                            16058 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            16059 ; 134  |
                            16060 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            16061 ; 136  |
                            16062 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            16063 ; 138  |
                            16064 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            16065 ; 140  |
                            16066 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            16067 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            16068 ; 143  |
                            16069 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            16070 ; 145  |
                            16071 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            16072 ; 147  |
                            16073 ; 148  |typedef union               
                            16074 ; 149  |{
                            16075 ; 150  |    struct {
                            16076 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            16077 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            16078 ; 153  |    } B;
                            16079 ; 154  |    int I;
                            16080 ; 155  |    unsigned int U;
                            16081 ; 156  |} tb_cir_type;
                            16082 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            16083 ; 158  |
                            16084 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            16085 ; 160  |
                            16086 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            16087 ; 162  |
                            16088 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            16089 ; 164  |
                            16090 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            16091 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16092 ; 167  |
                            16093 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            16094 ; 169  |
                            16095 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            16096 ; 171  |
                            16097 ; 172  |typedef union               
                            16098 ; 173  |{
                            16099 ; 174  |    struct {
                            16100 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            16101 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            16102 ; 177  |    } B;
                            16103 ; 178  |    int I;
                            16104 ; 179  |    unsigned int U;
                            16105 ; 180  |} tb_obc_type;
                            16106 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            16107 ; 182  |
                            16108 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            16109 ; 184  |
                            16110 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            16111 ; 186  |
                            16112 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            16113 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            16114 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            16115 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            16116 ; 191  |
                            16117 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            16118 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            16119 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            16120 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            16121 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            16122 ; 197  |
                            16123 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            16124 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            16125 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
                            16126 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            16127 ; 202  |
                            16128 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            16129 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            16130 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            16131 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            16132 ; 207  |
                            16133 ; 208  |typedef union               
                            16134 ; 209  |{
                            16135 ; 210  |    struct {
                            16136 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            16137 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            16138 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            16139 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            16140 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            16141 ; 216  |    } B;
                            16142 ; 217  |    int I;
                            16143 ; 218  |    unsigned int U;
                            16144 ; 219  |} tb_tcs_type;
                            16145 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            16146 ; 221  |
                            16147 ; 222  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16148 ; 223  |
                            16149 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            16150 ; 225  |
                            16151 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            16152 ; 227  |
                            16153 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            16154 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            16155 ; 230  |
                            16156 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            16157 ; 232  |
                            16158 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            16159 ; 234  |
                            16160 ; 235  |typedef union               
                            16161 ; 236  |{
                            16162 ; 237  |    struct {
                            16163 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            16164 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            16165 ; 240  |    } B;
                            16166 ; 241  |    int I;
                            16167 ; 242  |    unsigned int U;
                            16168 ; 243  |} tb_tvr_type;
                            16169 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            16170 ; 245  |
                            16171 ; 246  |
                            16172 ; 247  |
                            16173 ; 248  |#endif
                            16174 ; 249  |
                            16175 ; 250  |
                            16176 ; 251  |
                            16177 ; 252  |
                            16178 ; 253  |
                            16179 ; 254  |
                            16180 ; 255  |
                            16181 ; 256  |
                            16182 ; 257  |
                            16183 ; 258  |
                            16184 ; 259  |
                            16185 ; 260  |
                            16186 ; 261  |
                            16187 ; 262  |
                            16188 ; 263  |
                            16189 ; 264  |
                            16190 ; 265  |
                            16191 
                            16193 
                            16194 ; 35   |#include "regstimer.h"
                            16195 
                            16197 
                            16198 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            16199 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            16200 ; 3    |// Filename: regstimer.inc
                            16201 ; 4    |// Description: Register definitions for  Timers interface
                            16202 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            16203 ; 6    |// The following naming conventions are followed in this file.
                            16204 ; 7    |// All registers are named using the format...
                            16205 ; 8    |//     HW_<module>_<regname>
                            16206 ; 9    |// where <module> is the module name which can be any of the following...
                            16207 ; 10   |//     USB20
                            16208 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            16209 ; 12   |// module name includes a number starting from 0 for the first instance of
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16210 ; 13   |// that module)
                            16211 ; 14   |// <regname> is the specific register within that module
                            16212 ; 15   |// We also define the following...
                            16213 ; 16   |//     HW_<module>_<regname>_BITPOS
                            16214 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16215 ; 18   |//     HW_<module>_<regname>_SETMASK
                            16216 ; 19   |// which does something else, and
                            16217 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            16218 ; 21   |// which does something else.
                            16219 ; 22   |// Other rules
                            16220 ; 23   |//     All caps
                            16221 ; 24   |//     Numeric identifiers start at 0
                            16222 ; 25   |#if !(defined(regstimerinc))
                            16223 ; 26   |#define regstimerinc 1
                            16224 ; 27   |
                            16225 ; 28   |#include "types.h"
                            16226 
                            16228 
                            16229 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16230 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16231 ; 3    |//
                            16232 ; 4    |// Filename: types.h
                            16233 ; 5    |// Description: Standard data types
                            16234 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16235 ; 7    |
                            16236 ; 8    |#ifndef _TYPES_H
                            16237 ; 9    |#define _TYPES_H
                            16238 ; 10   |
                            16239 ; 11   |// TODO:  move this outta here!
                            16240 ; 12   |#if !defined(NOERROR)
                            16241 ; 13   |#define NOERROR 0
                            16242 ; 14   |#define SUCCESS 0
                            16243 ; 15   |#endif 
                            16244 ; 16   |#if !defined(SUCCESS)
                            16245 ; 17   |#define SUCCESS  0
                            16246 ; 18   |#endif
                            16247 ; 19   |#if !defined(ERROR)
                            16248 ; 20   |#define ERROR   -1
                            16249 ; 21   |#endif
                            16250 ; 22   |#if !defined(FALSE)
                            16251 ; 23   |#define FALSE 0
                            16252 ; 24   |#endif
                            16253 ; 25   |#if !defined(TRUE)
                            16254 ; 26   |#define TRUE  1
                            16255 ; 27   |#endif
                            16256 ; 28   |
                            16257 ; 29   |#if !defined(NULL)
                            16258 ; 30   |#define NULL 0
                            16259 ; 31   |#endif
                            16260 ; 32   |
                            16261 ; 33   |#define MAX_INT     0x7FFFFF
                            16262 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16263 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16264 ; 36   |#define MAX_ULONG   (-1) 
                            16265 ; 37   |
                            16266 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16267 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16268 ; 40   |
                            16269 ; 41   |
                            16270 ; 42   |#define BYTE    unsigned char       // btVarName
                            16271 ; 43   |#define CHAR    signed char         // cVarName
                            16272 ; 44   |#define USHORT  unsigned short      // usVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16273 ; 45   |#define SHORT   unsigned short      // sVarName
                            16274 ; 46   |#define WORD    unsigned int        // wVarName
                            16275 ; 47   |#define INT     signed int          // iVarName
                            16276 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16277 ; 49   |#define LONG    signed long         // lVarName
                            16278 ; 50   |#define BOOL    unsigned int        // bVarName
                            16279 ; 51   |#define FRACT   _fract              // frVarName
                            16280 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16281 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16282 ; 54   |#define FLOAT   float               // fVarName
                            16283 ; 55   |#define DBL     double              // dVarName
                            16284 ; 56   |#define ENUM    enum                // eVarName
                            16285 ; 57   |#define CMX     _complex            // cmxVarName
                            16286 ; 58   |typedef WORD UCS3;                   // 
                            16287 ; 59   |
                            16288 ; 60   |#define UINT16  unsigned short
                            16289 ; 61   |#define UINT8   unsigned char   
                            16290 ; 62   |#define UINT32  unsigned long
                            16291 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16292 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16293 ; 65   |#define WCHAR   UINT16
                            16294 ; 66   |
                            16295 ; 67   |//UINT128 is 16 bytes or 6 words
                            16296 ; 68   |typedef struct UINT128_3500 {   
                            16297 ; 69   |    int val[6];     
                            16298 ; 70   |} UINT128_3500;
                            16299 ; 71   |
                            16300 ; 72   |#define UINT128   UINT128_3500
                            16301 ; 73   |
                            16302 ; 74   |// Little endian word packed byte strings:   
                            16303 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16304 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16305 ; 77   |// Little endian word packed byte strings:   
                            16306 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16307 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16308 ; 80   |
                            16309 ; 81   |// Declare Memory Spaces To Use When Coding
                            16310 ; 82   |// A. Sector Buffers
                            16311 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16312 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16313 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16314 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16315 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16316 ; 88   |// B. Media DDI Memory
                            16317 ; 89   |#define MEDIA_DDI_MEM _Y
                            16318 ; 90   |
                            16319 ; 91   |
                            16320 ; 92   |
                            16321 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16322 ; 94   |// Examples of circular pointers:
                            16323 ; 95   |//    INT CIRC cpiVarName
                            16324 ; 96   |//    DWORD CIRC cpdwVarName
                            16325 ; 97   |
                            16326 ; 98   |#define RETCODE INT                 // rcVarName
                            16327 ; 99   |
                            16328 ; 100  |// generic bitfield structure
                            16329 ; 101  |struct Bitfield {
                            16330 ; 102  |    unsigned int B0  :1;
                            16331 ; 103  |    unsigned int B1  :1;
                            16332 ; 104  |    unsigned int B2  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16333 ; 105  |    unsigned int B3  :1;
                            16334 ; 106  |    unsigned int B4  :1;
                            16335 ; 107  |    unsigned int B5  :1;
                            16336 ; 108  |    unsigned int B6  :1;
                            16337 ; 109  |    unsigned int B7  :1;
                            16338 ; 110  |    unsigned int B8  :1;
                            16339 ; 111  |    unsigned int B9  :1;
                            16340 ; 112  |    unsigned int B10 :1;
                            16341 ; 113  |    unsigned int B11 :1;
                            16342 ; 114  |    unsigned int B12 :1;
                            16343 ; 115  |    unsigned int B13 :1;
                            16344 ; 116  |    unsigned int B14 :1;
                            16345 ; 117  |    unsigned int B15 :1;
                            16346 ; 118  |    unsigned int B16 :1;
                            16347 ; 119  |    unsigned int B17 :1;
                            16348 ; 120  |    unsigned int B18 :1;
                            16349 ; 121  |    unsigned int B19 :1;
                            16350 ; 122  |    unsigned int B20 :1;
                            16351 ; 123  |    unsigned int B21 :1;
                            16352 ; 124  |    unsigned int B22 :1;
                            16353 ; 125  |    unsigned int B23 :1;
                            16354 ; 126  |};
                            16355 ; 127  |
                            16356 ; 128  |union BitInt {
                            16357 ; 129  |        struct Bitfield B;
                            16358 ; 130  |        int        I;
                            16359 ; 131  |};
                            16360 ; 132  |
                            16361 ; 133  |#define MAX_MSG_LENGTH 10
                            16362 ; 134  |struct CMessage
                            16363 ; 135  |{
                            16364 ; 136  |        unsigned int m_uLength;
                            16365 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16366 ; 138  |};
                            16367 ; 139  |
                            16368 ; 140  |typedef struct {
                            16369 ; 141  |    WORD m_wLength;
                            16370 ; 142  |    WORD m_wMessage;
                            16371 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16372 ; 144  |} Message;
                            16373 ; 145  |
                            16374 ; 146  |struct MessageQueueDescriptor
                            16375 ; 147  |{
                            16376 ; 148  |        int *m_pBase;
                            16377 ; 149  |        int m_iModulo;
                            16378 ; 150  |        int m_iSize;
                            16379 ; 151  |        int *m_pHead;
                            16380 ; 152  |        int *m_pTail;
                            16381 ; 153  |};
                            16382 ; 154  |
                            16383 ; 155  |struct ModuleEntry
                            16384 ; 156  |{
                            16385 ; 157  |    int m_iSignaledEventMask;
                            16386 ; 158  |    int m_iWaitEventMask;
                            16387 ; 159  |    int m_iResourceOfCode;
                            16388 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16389 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16390 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16391 ; 163  |    int m_uTimeOutHigh;
                            16392 ; 164  |    int m_uTimeOutLow;
                            16393 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16394 ; 166  |};
                            16395 ; 167  |
                            16396 ; 168  |union WaitMask{
                            16397 ; 169  |    struct B{
                            16398 ; 170  |        unsigned int m_bNone     :1;
                            16399 ; 171  |        unsigned int m_bMessage  :1;
                            16400 ; 172  |        unsigned int m_bTimer    :1;
                            16401 ; 173  |        unsigned int m_bButton   :1;
                            16402 ; 174  |    } B;
                            16403 ; 175  |    int I;
                            16404 ; 176  |} ;
                            16405 ; 177  |
                            16406 ; 178  |
                            16407 ; 179  |struct Button {
                            16408 ; 180  |        WORD wButtonEvent;
                            16409 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16410 ; 182  |};
                            16411 ; 183  |
                            16412 ; 184  |struct Message {
                            16413 ; 185  |        WORD wMsgLength;
                            16414 ; 186  |        WORD wMsgCommand;
                            16415 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16416 ; 188  |};
                            16417 ; 189  |
                            16418 ; 190  |union EventTypes {
                            16419 ; 191  |        struct CMessage msg;
                            16420 ; 192  |        struct Button Button ;
                            16421 ; 193  |        struct Message Message;
                            16422 ; 194  |};
                            16423 ; 195  |
                            16424 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16425 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16426 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16427 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16428 ; 200  |
                            16429 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16430 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16431 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16432 ; 204  |
                            16433 ; 205  |#if DEBUG
                            16434 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16435 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16436 ; 208  |#else 
                            16437 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16438 ; 210  |#define DebugBuildAssert(x)    
                            16439 ; 211  |#endif
                            16440 ; 212  |
                            16441 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16442 ; 214  |//  #pragma asm
                            16443 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16444 ; 216  |//  #pragma endasm
                            16445 ; 217  |
                            16446 ; 218  |
                            16447 ; 219  |#ifdef COLOR_262K
                            16448 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16449 ; 221  |#elif defined(COLOR_65K)
                            16450 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16451 ; 223  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16452 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16453 ; 225  |#endif
                            16454 ; 226  |    
                            16455 ; 227  |#endif // #ifndef _TYPES_H
                            16456 
                            16458 
                            16459 ; 29   |
                            16460 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16461 ; 31   |//   TIMER STMP Registers 
                            16462 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16463 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            16464 ; 34   |
                            16465 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            16466 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            16467 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            16468 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            16469 ; 39   |
                            16470 ; 40   |#define HW_TIMER_NUMBER_0 0
                            16471 ; 41   |#define HW_TIMER_NUMBER_1 1
                            16472 ; 42   |#define HW_TIMER_NUMBER_2 2
                            16473 ; 43   |#define HW_TIMER_NUMBER_3 3
                            16474 ; 44   |
                            16475 ; 45   |#define HW_TMRCSR 0
                            16476 ; 46   |#define HW_TMRCNTR 1
                            16477 ; 47   |
                            16478 ; 48   |
                            16479 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            16480 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            16481 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            16482 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            16483 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            16484 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            16485 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            16486 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            16487 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            16488 ; 58   |
                            16489 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            16490 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            16491 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            16492 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            16493 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            16494 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            16495 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            16496 ; 66   |
                            16497 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            16498 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            16499 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            16500 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            16501 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            16502 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            16503 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            16504 ; 74   |
                            16505 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            16506 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16507 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            16508 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            16509 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            16510 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            16511 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            16512 ; 82   |
                            16513 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            16514 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            16515 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            16516 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            16517 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            16518 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            16519 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            16520 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            16521 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            16522 ; 92   |
                            16523 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            16524 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            16525 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            16526 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            16527 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            16528 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            16529 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            16530 ; 100  |
                            16531 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            16532 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            16533 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            16534 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            16535 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            16536 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            16537 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            16538 ; 108  |
                            16539 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            16540 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            16541 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            16542 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            16543 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            16544 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            16545 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            16546 ; 116  |
                            16547 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            16548 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            16549 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            16550 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            16551 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            16552 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            16553 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            16554 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            16555 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            16556 ; 126  |
                            16557 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            16558 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            16559 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            16560 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            16561 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16562 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            16563 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            16564 ; 134  |
                            16565 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            16566 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            16567 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            16568 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            16569 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            16570 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            16571 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            16572 ; 142  |
                            16573 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            16574 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            16575 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            16576 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            16577 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            16578 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            16579 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            16580 ; 150  |
                            16581 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            16582 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            16583 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            16584 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            16585 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            16586 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            16587 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            16588 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            16589 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            16590 ; 160  |
                            16591 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            16592 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            16593 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            16594 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            16595 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            16596 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            16597 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            16598 ; 168  |
                            16599 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            16600 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            16601 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            16602 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            16603 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            16604 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            16605 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            16606 ; 176  |
                            16607 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            16608 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            16609 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16610 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            16611 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            16612 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            16613 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            16614 ; 184  |
                            16615 ; 185  |typedef union               
                            16616 ; 186  |{
                            16617 ; 187  |    struct {
                            16618 ; 188  |       int TIMER_ENABLE              :1;
                            16619 ; 189  |       int TIMER_INT_EN              :1;
                            16620 ; 190  |       int INVERT                    :1;
                            16621 ; 191  |       int TIMER_CONTROL             :3;
                            16622 ; 192  |       int RSVD0                     :1;
                            16623 ; 193  |       int TIMER_STATUS              :1;
                            16624 ; 194  |       int TIMER_MODE                :2;
                            16625 ; 195  |       int RSVD1                     :13;
                            16626 ; 196  |       int CLKGT                     :1;
                            16627 ; 197  |    } B;
                            16628 ; 198  |    int I;
                            16629 ; 199  |} timercsr_type;
                            16630 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            16631 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            16632 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            16633 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            16634 ; 204  |
                            16635 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            16636 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            16637 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            16638 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            16639 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            16640 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            16641 ; 211  |
                            16642 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            16643 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            16644 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            16645 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            16646 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            16647 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            16648 ; 218  |
                            16649 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            16650 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            16651 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            16652 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            16653 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            16654 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            16655 ; 225  |
                            16656 ; 226  |typedef union               
                            16657 ; 227  |{
                            16658 ; 228  |    struct {
                            16659 ; 229  |       int COUNT                    :24;
                            16660 ; 230  |    } B;
                            16661 ; 231  |    int I;
                            16662 ; 232  |} tmrcntr_type;
                            16663 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16664 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            16665 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            16666 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            16667 ; 237  |
                            16668 ; 238  |
                            16669 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            16670 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            16671 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            16672 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            16673 ; 243  |
                            16674 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            16675 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            16676 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            16677 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            16678 ; 248  |
                            16679 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            16680 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            16681 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            16682 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            16683 ; 253  |
                            16684 ; 254  |// Timer enable
                            16685 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            16686 ; 256  |// Timer clock gating control
                            16687 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            16688 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            16689 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            16690 ; 260  |#endif
                            16691 ; 261  |
                            16692 ; 262  |
                            16693 ; 263  |
                            16694 ; 264  |
                            16695 
                            16697 
                            16698 ; 36   |#include "regsusb20.h"
                            16699 
                            16701 
                            16702 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16703 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            16704 ; 3    |//;  File        : regsusb20ip.inc
                            16705 ; 4    |//;  Description : USB20 IP Register definition
                            16706 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16707 ; 6    |
                            16708 ; 7    |// The following naming conventions are followed in this file.
                            16709 ; 8    |// All registers are named using the format...
                            16710 ; 9    |//     HW_<module>_<regname>
                            16711 ; 10   |// where <module> is the module name which can be any of the following...
                            16712 ; 11   |//     USB20
                            16713 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            16714 ; 13   |// module name includes a number starting from 0 for the first instance of
                            16715 ; 14   |// that module)
                            16716 ; 15   |// <regname> is the specific register within that module
                            16717 ; 16   |// We also define the following...
                            16718 ; 17   |//     HW_<module>_<regname>_BITPOS
                            16719 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16720 ; 19   |//     HW_<module>_<regname>_SETMASK
                            16721 ; 20   |// which does something else, and
                            16722 ; 21   |//     HW_<module>_<regname>_CLRMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16723 ; 22   |// which does something else.
                            16724 ; 23   |// Other rules
                            16725 ; 24   |//     All caps
                            16726 ; 25   |//     Numeric identifiers start at 0
                            16727 ; 26   |
                            16728 ; 27   |#if !(defined(regsusb20inc))
                            16729 ; 28   |#define regsusb20inc 1
                            16730 ; 29   |
                            16731 ; 30   |#include "types.h"
                            16732 
                            16734 
                            16735 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16736 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16737 ; 3    |//
                            16738 ; 4    |// Filename: types.h
                            16739 ; 5    |// Description: Standard data types
                            16740 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16741 ; 7    |
                            16742 ; 8    |#ifndef _TYPES_H
                            16743 ; 9    |#define _TYPES_H
                            16744 ; 10   |
                            16745 ; 11   |// TODO:  move this outta here!
                            16746 ; 12   |#if !defined(NOERROR)
                            16747 ; 13   |#define NOERROR 0
                            16748 ; 14   |#define SUCCESS 0
                            16749 ; 15   |#endif 
                            16750 ; 16   |#if !defined(SUCCESS)
                            16751 ; 17   |#define SUCCESS  0
                            16752 ; 18   |#endif
                            16753 ; 19   |#if !defined(ERROR)
                            16754 ; 20   |#define ERROR   -1
                            16755 ; 21   |#endif
                            16756 ; 22   |#if !defined(FALSE)
                            16757 ; 23   |#define FALSE 0
                            16758 ; 24   |#endif
                            16759 ; 25   |#if !defined(TRUE)
                            16760 ; 26   |#define TRUE  1
                            16761 ; 27   |#endif
                            16762 ; 28   |
                            16763 ; 29   |#if !defined(NULL)
                            16764 ; 30   |#define NULL 0
                            16765 ; 31   |#endif
                            16766 ; 32   |
                            16767 ; 33   |#define MAX_INT     0x7FFFFF
                            16768 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16769 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16770 ; 36   |#define MAX_ULONG   (-1) 
                            16771 ; 37   |
                            16772 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16773 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16774 ; 40   |
                            16775 ; 41   |
                            16776 ; 42   |#define BYTE    unsigned char       // btVarName
                            16777 ; 43   |#define CHAR    signed char         // cVarName
                            16778 ; 44   |#define USHORT  unsigned short      // usVarName
                            16779 ; 45   |#define SHORT   unsigned short      // sVarName
                            16780 ; 46   |#define WORD    unsigned int        // wVarName
                            16781 ; 47   |#define INT     signed int          // iVarName
                            16782 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16783 ; 49   |#define LONG    signed long         // lVarName
                            16784 ; 50   |#define BOOL    unsigned int        // bVarName
                            16785 ; 51   |#define FRACT   _fract              // frVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16786 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16787 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16788 ; 54   |#define FLOAT   float               // fVarName
                            16789 ; 55   |#define DBL     double              // dVarName
                            16790 ; 56   |#define ENUM    enum                // eVarName
                            16791 ; 57   |#define CMX     _complex            // cmxVarName
                            16792 ; 58   |typedef WORD UCS3;                   // 
                            16793 ; 59   |
                            16794 ; 60   |#define UINT16  unsigned short
                            16795 ; 61   |#define UINT8   unsigned char   
                            16796 ; 62   |#define UINT32  unsigned long
                            16797 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16798 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16799 ; 65   |#define WCHAR   UINT16
                            16800 ; 66   |
                            16801 ; 67   |//UINT128 is 16 bytes or 6 words
                            16802 ; 68   |typedef struct UINT128_3500 {   
                            16803 ; 69   |    int val[6];     
                            16804 ; 70   |} UINT128_3500;
                            16805 ; 71   |
                            16806 ; 72   |#define UINT128   UINT128_3500
                            16807 ; 73   |
                            16808 ; 74   |// Little endian word packed byte strings:   
                            16809 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16810 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16811 ; 77   |// Little endian word packed byte strings:   
                            16812 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16813 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16814 ; 80   |
                            16815 ; 81   |// Declare Memory Spaces To Use When Coding
                            16816 ; 82   |// A. Sector Buffers
                            16817 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16818 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16819 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16820 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16821 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16822 ; 88   |// B. Media DDI Memory
                            16823 ; 89   |#define MEDIA_DDI_MEM _Y
                            16824 ; 90   |
                            16825 ; 91   |
                            16826 ; 92   |
                            16827 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16828 ; 94   |// Examples of circular pointers:
                            16829 ; 95   |//    INT CIRC cpiVarName
                            16830 ; 96   |//    DWORD CIRC cpdwVarName
                            16831 ; 97   |
                            16832 ; 98   |#define RETCODE INT                 // rcVarName
                            16833 ; 99   |
                            16834 ; 100  |// generic bitfield structure
                            16835 ; 101  |struct Bitfield {
                            16836 ; 102  |    unsigned int B0  :1;
                            16837 ; 103  |    unsigned int B1  :1;
                            16838 ; 104  |    unsigned int B2  :1;
                            16839 ; 105  |    unsigned int B3  :1;
                            16840 ; 106  |    unsigned int B4  :1;
                            16841 ; 107  |    unsigned int B5  :1;
                            16842 ; 108  |    unsigned int B6  :1;
                            16843 ; 109  |    unsigned int B7  :1;
                            16844 ; 110  |    unsigned int B8  :1;
                            16845 ; 111  |    unsigned int B9  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16846 ; 112  |    unsigned int B10 :1;
                            16847 ; 113  |    unsigned int B11 :1;
                            16848 ; 114  |    unsigned int B12 :1;
                            16849 ; 115  |    unsigned int B13 :1;
                            16850 ; 116  |    unsigned int B14 :1;
                            16851 ; 117  |    unsigned int B15 :1;
                            16852 ; 118  |    unsigned int B16 :1;
                            16853 ; 119  |    unsigned int B17 :1;
                            16854 ; 120  |    unsigned int B18 :1;
                            16855 ; 121  |    unsigned int B19 :1;
                            16856 ; 122  |    unsigned int B20 :1;
                            16857 ; 123  |    unsigned int B21 :1;
                            16858 ; 124  |    unsigned int B22 :1;
                            16859 ; 125  |    unsigned int B23 :1;
                            16860 ; 126  |};
                            16861 ; 127  |
                            16862 ; 128  |union BitInt {
                            16863 ; 129  |        struct Bitfield B;
                            16864 ; 130  |        int        I;
                            16865 ; 131  |};
                            16866 ; 132  |
                            16867 ; 133  |#define MAX_MSG_LENGTH 10
                            16868 ; 134  |struct CMessage
                            16869 ; 135  |{
                            16870 ; 136  |        unsigned int m_uLength;
                            16871 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16872 ; 138  |};
                            16873 ; 139  |
                            16874 ; 140  |typedef struct {
                            16875 ; 141  |    WORD m_wLength;
                            16876 ; 142  |    WORD m_wMessage;
                            16877 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16878 ; 144  |} Message;
                            16879 ; 145  |
                            16880 ; 146  |struct MessageQueueDescriptor
                            16881 ; 147  |{
                            16882 ; 148  |        int *m_pBase;
                            16883 ; 149  |        int m_iModulo;
                            16884 ; 150  |        int m_iSize;
                            16885 ; 151  |        int *m_pHead;
                            16886 ; 152  |        int *m_pTail;
                            16887 ; 153  |};
                            16888 ; 154  |
                            16889 ; 155  |struct ModuleEntry
                            16890 ; 156  |{
                            16891 ; 157  |    int m_iSignaledEventMask;
                            16892 ; 158  |    int m_iWaitEventMask;
                            16893 ; 159  |    int m_iResourceOfCode;
                            16894 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16895 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16896 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16897 ; 163  |    int m_uTimeOutHigh;
                            16898 ; 164  |    int m_uTimeOutLow;
                            16899 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16900 ; 166  |};
                            16901 ; 167  |
                            16902 ; 168  |union WaitMask{
                            16903 ; 169  |    struct B{
                            16904 ; 170  |        unsigned int m_bNone     :1;
                            16905 ; 171  |        unsigned int m_bMessage  :1;
                            16906 ; 172  |        unsigned int m_bTimer    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16907 ; 173  |        unsigned int m_bButton   :1;
                            16908 ; 174  |    } B;
                            16909 ; 175  |    int I;
                            16910 ; 176  |} ;
                            16911 ; 177  |
                            16912 ; 178  |
                            16913 ; 179  |struct Button {
                            16914 ; 180  |        WORD wButtonEvent;
                            16915 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16916 ; 182  |};
                            16917 ; 183  |
                            16918 ; 184  |struct Message {
                            16919 ; 185  |        WORD wMsgLength;
                            16920 ; 186  |        WORD wMsgCommand;
                            16921 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16922 ; 188  |};
                            16923 ; 189  |
                            16924 ; 190  |union EventTypes {
                            16925 ; 191  |        struct CMessage msg;
                            16926 ; 192  |        struct Button Button ;
                            16927 ; 193  |        struct Message Message;
                            16928 ; 194  |};
                            16929 ; 195  |
                            16930 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16931 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16932 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16933 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16934 ; 200  |
                            16935 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16936 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16937 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16938 ; 204  |
                            16939 ; 205  |#if DEBUG
                            16940 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16941 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16942 ; 208  |#else 
                            16943 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16944 ; 210  |#define DebugBuildAssert(x)    
                            16945 ; 211  |#endif
                            16946 ; 212  |
                            16947 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16948 ; 214  |//  #pragma asm
                            16949 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16950 ; 216  |//  #pragma endasm
                            16951 ; 217  |
                            16952 ; 218  |
                            16953 ; 219  |#ifdef COLOR_262K
                            16954 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16955 ; 221  |#elif defined(COLOR_65K)
                            16956 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16957 ; 223  |#else
                            16958 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16959 ; 225  |#endif
                            16960 ; 226  |    
                            16961 ; 227  |#endif // #ifndef _TYPES_H
                            16962 
                            16964 
                            16965 ; 31   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16966 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16967 ; 33   |//   USB2.0 STMP Registers 
                            16968 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16969 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            16970 ; 36   |
                            16971 ; 37   |
                            16972 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            16973 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            16974 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            16975 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            16976 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            16977 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            16978 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            16979 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            16980 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            16981 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            16982 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            16983 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            16984 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            16985 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            16986 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            16987 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            16988 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            16989 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            16990 ; 56   |
                            16991 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            16992 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            16993 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            16994 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            16995 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            16996 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            16997 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            16998 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            16999 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            17000 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            17001 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            17002 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            17003 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            17004 ; 70   |
                            17005 ; 71   |
                            17006 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            17007 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            17008 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            17009 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            17010 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            17011 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            17012 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            17013 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            17014 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            17015 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            17016 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            17017 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            17018 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            17019 ; 85   |
                            17020 ; 86   |typedef union               
                            17021 ; 87   |{
                            17022 ; 88   |    struct {
                            17023 ; 89   |        int USBEN          :1;
                            17024 ; 90   |        int WAKEUPIRQ      :1;
                            17025 ; 91   |        int WAKEUPIE       :1;
                            17026 ; 92   |        int VBUSCXIRQ      :1;
                            17027 ; 93   |        int VBUSCXIE       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17028 ; 94   |        int VBUSDISCXIRQ   :1;
                            17029 ; 95   |        int VBUSDISCXIE    :1;
                            17030 ; 96   |        int CLKOFF         :1;
                            17031 ; 97   |        int SUSP           :1;
                            17032 ; 98   |        int SUSPF          :1;
                            17033 ; 99   |        int UTMITST        :1;
                            17034 ; 100  |        int ARCCONNECT     :1;
                            17035 ; 101  |        int PLUGGEDIN_EN   :1;
                            17036 ; 102  |        int PLUGGEDIN      :1;
                            17037 ; 103  |        int                :8;
                            17038 ; 104  |        int HOSTDISCONNECT :1;
                            17039 ; 105  |        int VBUSSENSE      :1;
                            17040 ; 106  |    } B;
                            17041 ; 107  |    int I;
                            17042 ; 108  |} usbcsr_type;
                            17043 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            17044 ; 110  |
                            17045 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            17046 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            17047 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            17048 ; 114  |
                            17049 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            17050 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            17051 ; 117  |
                            17052 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            17053 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            17054 ; 120  |
                            17055 ; 121  |typedef union               
                            17056 ; 122  |{
                            17057 ; 123  |    struct {
                            17058 ; 124  |        int ADD            :16;
                            17059 ; 125  |        int MEM            :2;
                            17060 ; 126  |        int                :6;
                            17061 ; 127  |    } B;
                            17062 ; 128  |    int I;
                            17063 ; 129  |} usbdmaoff_type;
                            17064 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            17065 ; 131  |
                            17066 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            17067 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            17068 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            17069 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            17070 ; 136  |
                            17071 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            17072 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            17073 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            17074 ; 140  |
                            17075 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            17076 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            17077 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            17078 ; 144  |
                            17079 ; 145  |typedef union               
                            17080 ; 146  |{
                            17081 ; 147  |    struct {
                            17082 ; 148  |        int ADD            :9;
                            17083 ; 149  |        int                :7;
                            17084 ; 150  |        int RWB            :1;
                            17085 ; 151  |        int                :14;
                            17086 ; 152  |        int KICK           :1;
                            17087 ; 153  |    } B;
                            17088 ; 154  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17089 ; 155  |} usbarcaccess_type;
                            17090 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            17091 ; 157  |
                            17092 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            17093 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            17094 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            17095 ; 161  |
                            17096 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            17097 ; 163  |
                            17098 ; 164  |typedef union               
                            17099 ; 165  |{
                            17100 ; 166  |    struct {
                            17101 ; 167  |        int DATA           :16;
                            17102 ; 168  |        int                :8;
                            17103 ; 169  |    } B;
                            17104 ; 170  |    int I;
                            17105 ; 171  |} usbarcdatalow_type;
                            17106 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            17107 ; 173  |
                            17108 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            17109 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            17110 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            17111 ; 177  |
                            17112 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            17113 ; 179  |
                            17114 ; 180  |typedef union               
                            17115 ; 181  |{
                            17116 ; 182  |    struct {
                            17117 ; 183  |        int DATA           :16;
                            17118 ; 184  |        int                :8;
                            17119 ; 185  |    } B;
                            17120 ; 186  |    int I;
                            17121 ; 187  |} usbarcdatahigh_type;
                            17122 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            17123 ; 189  |
                            17124 ; 190  |
                            17125 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17126 ; 192  |//   USB2.0 ARC Registers 
                            17127 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17128 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            17129 ; 195  |
                            17130 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            17131 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            17132 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            17133 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            17134 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            17135 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            17136 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            17137 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            17138 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            17139 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            17140 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            17141 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            17142 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            17143 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            17144 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            17145 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            17146 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            17147 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            17148 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17149 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            17150 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            17151 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            17152 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            17153 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            17154 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            17155 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            17156 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            17157 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            17158 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            17159 ; 225  |
                            17160 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            17161 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            17162 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            17163 ; 229  |
                            17164 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            17165 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            17166 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            17167 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            17168 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            17169 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            17170 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            17171 ; 237  |
                            17172 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            17173 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            17174 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            17175 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            17176 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            17177 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            17178 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            17179 ; 245  |
                            17180 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            17181 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            17182 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            17183 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            17184 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            17185 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            17186 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            17187 ; 253  |
                            17188 ; 254  |typedef union               
                            17189 ; 255  |{
                            17190 ; 256  |    struct {
                            17191 ; 257  |        int N_PORTS         :4;
                            17192 ; 258  |        int PPC             :1;
                            17193 ; 259  |        int                 :3;
                            17194 ; 260  |        int N_PCC           :4;
                            17195 ; 261  |        int N_CC            :4;
                            17196 ; 262  |        int PI              :1;
                            17197 ; 263  |        int                 :3;
                            17198 ; 264  |        int N_PTT           :4;
                            17199 ; 265  |        int N_TT            :4;
                            17200 ; 266  |        int                 :20;
                            17201 ; 267  |    } B;
                            17202 ; 268  |    DWORD I;
                            17203 ; 269  |} hcsparams_type;
                            17204 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            17205 ; 271  |
                            17206 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            17207 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            17208 ; 274  |
                            17209 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            17210 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17211 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            17212 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            17213 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            17214 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            17215 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            17216 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            17217 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            17218 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            17219 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            17220 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            17221 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            17222 ; 288  |
                            17223 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            17224 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            17225 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            17226 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            17227 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            17228 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            17229 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            17230 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            17231 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            17232 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            17233 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            17234 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            17235 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            17236 ; 302  |
                            17237 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            17238 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            17239 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            17240 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            17241 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            17242 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            17243 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            17244 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            17245 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            17246 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            17247 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            17248 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            17249 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            17250 ; 316  |
                            17251 ; 317  |typedef union               
                            17252 ; 318  |{
                            17253 ; 319  |    struct {
                            17254 ; 320  |        int RS              :1;
                            17255 ; 321  |        int RST             :1;
                            17256 ; 322  |        int FS0             :1;
                            17257 ; 323  |        int FS1             :1;
                            17258 ; 324  |        int PSE             :1;
                            17259 ; 325  |        int ASE             :1;
                            17260 ; 326  |        int IAA             :1;
                            17261 ; 327  |        int LR              :1;
                            17262 ; 328  |        int ASP0            :1;
                            17263 ; 329  |        int ASP1            :1;
                            17264 ; 330  |        int                 :1;
                            17265 ; 331  |        int ASPE            :1;
                            17266 ; 332  |        int                 :3;
                            17267 ; 333  |        int FS2             :1;
                            17268 ; 334  |        int ITC             :8;
                            17269 ; 335  |        int                 :24;
                            17270 ; 336  |    } B;
                            17271 ; 337  |    DWORD I;
                            17272 ; 338  |} usbcmd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17273 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            17274 ; 340  |
                            17275 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            17276 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            17277 ; 343  |
                            17278 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            17279 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            17280 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            17281 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            17282 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            17283 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            17284 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            17285 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            17286 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            17287 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            17288 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            17289 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            17290 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            17291 ; 357  |
                            17292 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            17293 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            17294 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            17295 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            17296 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            17297 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            17298 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            17299 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            17300 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            17301 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            17302 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            17303 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            17304 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            17305 ; 371  |
                            17306 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            17307 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            17308 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            17309 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            17310 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            17311 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            17312 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            17313 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            17314 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            17315 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            17316 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            17317 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            17318 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            17319 ; 385  |
                            17320 ; 386  |
                            17321 ; 387  |typedef union               
                            17322 ; 388  |{
                            17323 ; 389  |    struct {
                            17324 ; 390  |        int UI              :1;
                            17325 ; 391  |        int UEI             :1;
                            17326 ; 392  |        int PCI             :1;
                            17327 ; 393  |        int FRI             :1;
                            17328 ; 394  |        int SEI             :1;
                            17329 ; 395  |        int AAI             :1;
                            17330 ; 396  |        int URI             :1;
                            17331 ; 397  |        int STI             :1;
                            17332 ; 398  |        int SLI             :1;
                            17333 ; 399  |        int                 :3;
                            17334 ; 400  |        int HCH             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17335 ; 401  |        int RCL             :1;
                            17336 ; 402  |        int PS              :1;
                            17337 ; 403  |        int AS              :1;
                            17338 ; 404  |        int                 :24;
                            17339 ; 405  |    } B;
                            17340 ; 406  |    DWORD I;
                            17341 ; 407  |} usbsts_type;
                            17342 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            17343 ; 409  |
                            17344 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            17345 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            17346 ; 412  |
                            17347 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            17348 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            17349 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            17350 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            17351 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            17352 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            17353 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            17354 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            17355 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            17356 ; 422  |
                            17357 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            17358 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            17359 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            17360 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            17361 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            17362 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            17363 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            17364 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            17365 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            17366 ; 432  |
                            17367 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            17368 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            17369 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            17370 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            17371 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            17372 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            17373 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            17374 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            17375 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            17376 ; 442  |
                            17377 ; 443  |
                            17378 ; 444  |typedef union               
                            17379 ; 445  |{
                            17380 ; 446  |    struct {
                            17381 ; 447  |        int UE              :1;
                            17382 ; 448  |        int UEE             :1;
                            17383 ; 449  |        int PCE             :1;
                            17384 ; 450  |        int FRE             :1;
                            17385 ; 451  |        int SEE             :1;
                            17386 ; 452  |        int AAE             :1;
                            17387 ; 453  |        int URE             :1;
                            17388 ; 454  |        int STE             :1;
                            17389 ; 455  |        int SLE             :1;
                            17390 ; 456  |        int                 :39;
                            17391 ; 457  |    } B;
                            17392 ; 458  |    DWORD I;
                            17393 ; 459  |} usbintr_type;
                            17394 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            17395 ; 461  |
                            17396 ; 462  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17397 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            17398 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            17399 ; 465  |
                            17400 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            17401 ; 467  |
                            17402 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            17403 ; 469  |
                            17404 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            17405 ; 471  |
                            17406 ; 472  |typedef union               
                            17407 ; 473  |{
                            17408 ; 474  |    struct {
                            17409 ; 475  |        int                 :25;
                            17410 ; 476  |        int ADD             :7;
                            17411 ; 477  |        int                 :16;
                            17412 ; 478  |    } B;
                            17413 ; 479  |    DWORD I;
                            17414 ; 480  |} devaddr_type;
                            17415 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            17416 ; 482  |
                            17417 ; 483  |
                            17418 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            17419 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            17420 ; 486  |
                            17421 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            17422 ; 488  |
                            17423 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            17424 ; 490  |
                            17425 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            17426 ; 492  |
                            17427 ; 493  |typedef union               
                            17428 ; 494  |{
                            17429 ; 495  |    struct {
                            17430 ; 496  |        int                 :10;
                            17431 ; 497  |        int ADD             :22;
                            17432 ; 498  |        int                 :16;
                            17433 ; 499  |    } B;
                            17434 ; 500  |    DWORD I;
                            17435 ; 501  |} endptlistaddr_type;
                            17436 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            17437 ; 503  |
                            17438 ; 504  |
                            17439 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            17440 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            17441 ; 507  |
                            17442 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            17443 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            17444 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            17445 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            17446 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            17447 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            17448 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            17449 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            17450 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            17451 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            17452 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            17453 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            17454 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            17455 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            17456 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            17457 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17458 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            17459 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            17460 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            17461 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            17462 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            17463 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            17464 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            17465 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            17466 ; 532  |
                            17467 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            17468 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            17469 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            17470 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            17471 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            17472 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            17473 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            17474 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            17475 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            17476 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            17477 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            17478 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            17479 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            17480 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            17481 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            17482 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            17483 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            17484 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            17485 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            17486 ; 552  |
                            17487 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            17488 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            17489 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            17490 ; 556  |
                            17491 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            17492 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            17493 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            17494 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            17495 ; 561  |
                            17496 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            17497 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            17498 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            17499 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            17500 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            17501 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            17502 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            17503 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            17504 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            17505 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            17506 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            17507 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            17508 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            17509 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            17510 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            17511 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            17512 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            17513 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            17514 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            17515 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            17516 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            17517 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            17518 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            17519 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17520 ; 586  |
                            17521 ; 587  |typedef union               
                            17522 ; 588  |{
                            17523 ; 589  |    struct {
                            17524 ; 590  |        int CCS             :1;
                            17525 ; 591  |        int CSC             :1;
                            17526 ; 592  |        int PE              :1;
                            17527 ; 593  |        int PEC             :1;
                            17528 ; 594  |        int OCA             :1;
                            17529 ; 595  |        int OCC             :1;
                            17530 ; 596  |        int FPR             :1;
                            17531 ; 597  |        int SUSP            :1;
                            17532 ; 598  |        int PR              :1;
                            17533 ; 599  |        int HSP             :1;
                            17534 ; 600  |        int LS              :2;
                            17535 ; 601  |        int PP              :1;
                            17536 ; 602  |        int PO              :1;
                            17537 ; 603  |        int PIC             :2;
                            17538 ; 604  |        int PTC             :4;
                            17539 ; 605  |        int WKCN            :1;
                            17540 ; 606  |        int WKDS            :1;
                            17541 ; 607  |        int WKOC            :1;
                            17542 ; 608  |        int PHCD            :1;
                            17543 ; 609  |        int PFSC            :1;
                            17544 ; 610  |        int                 :1;
                            17545 ; 611  |        int PSPD            :2;
                            17546 ; 612  |        int                 :1;
                            17547 ; 613  |        int PTW             :1;
                            17548 ; 614  |        int STS             :1;
                            17549 ; 615  |        int PTS             :1;
                            17550 ; 616  |        int                 :16;
                            17551 ; 617  |    } B;
                            17552 ; 618  |    DWORD I;
                            17553 ; 619  |} portsc1_type;
                            17554 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            17555 ; 621  |
                            17556 ; 622  |
                            17557 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            17558 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            17559 ; 625  |
                            17560 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            17561 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            17562 ; 628  |
                            17563 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            17564 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            17565 ; 631  |
                            17566 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            17567 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            17568 ; 634  |
                            17569 ; 635  |typedef union               
                            17570 ; 636  |{
                            17571 ; 637  |    struct {
                            17572 ; 638  |        int CM              :2;
                            17573 ; 639  |        int ES              :1;
                            17574 ; 640  |        int                 :46;
                            17575 ; 641  |    } B;
                            17576 ; 642  |    DWORD I;
                            17577 ; 643  |} usbmode_type;
                            17578 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            17579 ; 645  |
                            17580 ; 646  |
                            17581 ; 647  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17582 ; 648  |//  The following endpoint equates are common for the following registers
                            17583 ; 649  |
                            17584 ; 650  |#define ENDPOINT0_BITPOS (0)
                            17585 ; 651  |#define ENDPOINT1_BITPOS (1)
                            17586 ; 652  |#define ENDPOINT2_BITPOS (2)
                            17587 ; 653  |#define ENDPOINT3_BITPOS (3)
                            17588 ; 654  |#define ENDPOINT4_BITPOS (4)
                            17589 ; 655  |#define ENDPOINT5_BITPOS (5)
                            17590 ; 656  |#define ENDPOINT6_BITPOS (6)
                            17591 ; 657  |#define ENDPOINT7_BITPOS (7)
                            17592 ; 658  |#define ENDPOINT8_BITPOS (8)
                            17593 ; 659  |#define ENDPOINT9_BITPOS (9)
                            17594 ; 660  |#define ENDPOINT10_BITPOS (10)
                            17595 ; 661  |#define ENDPOINT11_BITPOS (11)
                            17596 ; 662  |#define ENDPOINT12_BITPOS (12)
                            17597 ; 663  |#define ENDPOINT13_BITPOS (13)
                            17598 ; 664  |#define ENDPOINT14_BITPOS (14)
                            17599 ; 665  |#define ENDPOINT15_BITPOS (15)
                            17600 ; 666  |
                            17601 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            17602 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            17603 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            17604 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            17605 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            17606 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            17607 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            17608 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            17609 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            17610 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            17611 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            17612 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            17613 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            17614 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            17615 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            17616 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            17617 ; 683  |
                            17618 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            17619 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            17620 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            17621 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            17622 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            17623 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            17624 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            17625 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            17626 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            17627 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            17628 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            17629 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            17630 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            17631 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            17632 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            17633 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            17634 ; 700  |
                            17635 ; 701  |typedef union               
                            17636 ; 702  |{
                            17637 ; 703  |    struct {
                            17638 ; 704  |        int EP0              :1;
                            17639 ; 705  |        int EP1              :1;
                            17640 ; 706  |        int EP2              :1;
                            17641 ; 707  |        int EP3              :1;
                            17642 ; 708  |        int EP4              :1;
                            17643 ; 709  |        int EP5              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17644 ; 710  |        int EP6              :1;
                            17645 ; 711  |        int EP7              :1;
                            17646 ; 712  |        int EP8              :1;
                            17647 ; 713  |        int EP9              :1;
                            17648 ; 714  |        int EP10             :1;
                            17649 ; 715  |        int EP11             :1;
                            17650 ; 716  |        int EP12             :1;
                            17651 ; 717  |        int EP13             :1;
                            17652 ; 718  |        int EP14             :1;
                            17653 ; 719  |        int EP15             :1;
                            17654 ; 720  |        int                  :32;
                            17655 ; 721  |    } B;
                            17656 ; 722  |    DWORD I;
                            17657 ; 723  |} endpsetupstat_type;
                            17658 ; 724  |
                            17659 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            17660 ; 726  |
                            17661 ; 727  |typedef union               
                            17662 ; 728  |{
                            17663 ; 729  |    struct {
                            17664 ; 730  |        int EP0              :1;
                            17665 ; 731  |        int EP1              :1;
                            17666 ; 732  |        int EP2              :1;
                            17667 ; 733  |        int EP3              :1;
                            17668 ; 734  |        int EP4              :1;
                            17669 ; 735  |        int EP5              :1;
                            17670 ; 736  |        int EP6              :1;
                            17671 ; 737  |        int EP7              :1;
                            17672 ; 738  |        int EP8              :1;
                            17673 ; 739  |        int EP9              :1;
                            17674 ; 740  |        int EP10             :1;
                            17675 ; 741  |        int EP11             :1;
                            17676 ; 742  |        int EP12             :1;
                            17677 ; 743  |        int EP13             :1;
                            17678 ; 744  |        int EP14             :1;
                            17679 ; 745  |        int EP15             :1;
                            17680 ; 746  |        int                  :8;
                            17681 ; 747  |    } B;
                            17682 ; 748  |    WORD I;
                            17683 ; 749  |} endpt_type;
                            17684 
                            17722 
                            17723 ; 750  |
                            17724 ; 751  |typedef union
                            17725 ; 752  |{
                            17726 ; 753  |   struct {
                            17727 ; 754  |       endpt_type  RX;
                            17728 ; 755  |       endpt_type  TX;
                            17729 ; 756  |   } W;
                            17730 ; 757  |   DWORD DW;
                            17731 ; 758  |} endptrxtx_type;
                            17732 ; 759  |
                            17733 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            17734 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            17735 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            17736 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            17737 ; 764  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17738 ; 765  |
                            17739 ; 766  |
                            17740 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            17741 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            17742 ; 769  |
                            17743 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            17744 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            17745 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            17746 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            17747 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            17748 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            17749 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            17750 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            17751 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            17752 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            17753 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            17754 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            17755 ; 782  |
                            17756 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            17757 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            17758 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            17759 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            17760 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            17761 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            17762 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            17763 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            17764 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            17765 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            17766 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            17767 ; 794  |
                            17768 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            17769 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            17770 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            17771 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            17772 ; 799  |
                            17773 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            17774 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            17775 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            17776 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            17777 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            17778 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            17779 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            17780 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            17781 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            17782 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            17783 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            17784 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            17785 ; 812  |
                            17786 ; 813  |
                            17787 ; 814  |typedef union               
                            17788 ; 815  |{
                            17789 ; 816  |    struct {
                            17790 ; 817  |        int RXS             :1;
                            17791 ; 818  |        int RXD             :1;
                            17792 ; 819  |        int RXT             :2;
                            17793 ; 820  |        int                 :1;
                            17794 ; 821  |        int RXI             :1;
                            17795 ; 822  |        int RXR             :1;
                            17796 ; 823  |        int RXE             :1;
                            17797 ; 824  |        int                 :8;
                            17798 ; 825  |        int TXS             :1;
                            17799 ; 826  |        int TXD             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17800 ; 827  |        int TXT             :2;
                            17801 ; 828  |        int                 :1;
                            17802 ; 829  |        int TXI             :1;
                            17803 ; 830  |        int TXR             :1;
                            17804 ; 831  |        int TXE             :1;
                            17805 ; 832  |        int                 :24;
                            17806 ; 833  |    } B;
                            17807 ; 834  |    DWORD I;
                            17808 ; 835  |} endptctrl_type;
                            17809 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            17810 ; 837  |
                            17811 ; 838  |#endif
                            17812 ; 839  |
                            17813 ; 840  |
                            17814 
                            17816 
                            17817 ; 37   |#include "regsusb20phy.h"
                            17818 
                            17820 
                            17821 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17822 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            17823 ; 3    |//;  File        : regsusbphy.inc
                            17824 ; 4    |//;  Description : USB20 PHY Register definition
                            17825 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            17826 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17827 ; 7    |
                            17828 ; 8    |// The following naming conventions are followed in this file.
                            17829 ; 9    |// All registers are named using the format...
                            17830 ; 10   |//     HW_<module>_<regname>
                            17831 ; 11   |// where <module> is the module name which can be any of the following...
                            17832 ; 12   |//     USB20
                            17833 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            17834 ; 14   |// module name includes a number starting from 0 for the first instance of
                            17835 ; 15   |// that module)
                            17836 ; 16   |// <regname> is the specific register within that module
                            17837 ; 17   |// We also define the following...
                            17838 ; 18   |//     HW_<module>_<regname>_BITPOS
                            17839 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17840 ; 20   |//     HW_<module>_<regname>_SETMASK
                            17841 ; 21   |// which does something else, and
                            17842 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            17843 ; 23   |// which does something else.
                            17844 ; 24   |// Other rules
                            17845 ; 25   |//     All caps
                            17846 ; 26   |//     Numeric identifiers start at 0
                            17847 ; 27   |
                            17848 ; 28   |#if !(defined(regsusbphyinc))
                            17849 ; 29   |#define regsusbphyinc 1
                            17850 ; 30   |
                            17851 ; 31   |#include "types.h"
                            17852 
                            17854 
                            17855 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17856 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17857 ; 3    |//
                            17858 ; 4    |// Filename: types.h
                            17859 ; 5    |// Description: Standard data types
                            17860 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17861 ; 7    |
                            17862 ; 8    |#ifndef _TYPES_H
                            17863 ; 9    |#define _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17864 ; 10   |
                            17865 ; 11   |// TODO:  move this outta here!
                            17866 ; 12   |#if !defined(NOERROR)
                            17867 ; 13   |#define NOERROR 0
                            17868 ; 14   |#define SUCCESS 0
                            17869 ; 15   |#endif 
                            17870 ; 16   |#if !defined(SUCCESS)
                            17871 ; 17   |#define SUCCESS  0
                            17872 ; 18   |#endif
                            17873 ; 19   |#if !defined(ERROR)
                            17874 ; 20   |#define ERROR   -1
                            17875 ; 21   |#endif
                            17876 ; 22   |#if !defined(FALSE)
                            17877 ; 23   |#define FALSE 0
                            17878 ; 24   |#endif
                            17879 ; 25   |#if !defined(TRUE)
                            17880 ; 26   |#define TRUE  1
                            17881 ; 27   |#endif
                            17882 ; 28   |
                            17883 ; 29   |#if !defined(NULL)
                            17884 ; 30   |#define NULL 0
                            17885 ; 31   |#endif
                            17886 ; 32   |
                            17887 ; 33   |#define MAX_INT     0x7FFFFF
                            17888 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17889 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17890 ; 36   |#define MAX_ULONG   (-1) 
                            17891 ; 37   |
                            17892 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17893 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17894 ; 40   |
                            17895 ; 41   |
                            17896 ; 42   |#define BYTE    unsigned char       // btVarName
                            17897 ; 43   |#define CHAR    signed char         // cVarName
                            17898 ; 44   |#define USHORT  unsigned short      // usVarName
                            17899 ; 45   |#define SHORT   unsigned short      // sVarName
                            17900 ; 46   |#define WORD    unsigned int        // wVarName
                            17901 ; 47   |#define INT     signed int          // iVarName
                            17902 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17903 ; 49   |#define LONG    signed long         // lVarName
                            17904 ; 50   |#define BOOL    unsigned int        // bVarName
                            17905 ; 51   |#define FRACT   _fract              // frVarName
                            17906 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17907 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17908 ; 54   |#define FLOAT   float               // fVarName
                            17909 ; 55   |#define DBL     double              // dVarName
                            17910 ; 56   |#define ENUM    enum                // eVarName
                            17911 ; 57   |#define CMX     _complex            // cmxVarName
                            17912 ; 58   |typedef WORD UCS3;                   // 
                            17913 ; 59   |
                            17914 ; 60   |#define UINT16  unsigned short
                            17915 ; 61   |#define UINT8   unsigned char   
                            17916 ; 62   |#define UINT32  unsigned long
                            17917 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17918 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17919 ; 65   |#define WCHAR   UINT16
                            17920 ; 66   |
                            17921 ; 67   |//UINT128 is 16 bytes or 6 words
                            17922 ; 68   |typedef struct UINT128_3500 {   
                            17923 ; 69   |    int val[6];     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17924 ; 70   |} UINT128_3500;
                            17925 ; 71   |
                            17926 ; 72   |#define UINT128   UINT128_3500
                            17927 ; 73   |
                            17928 ; 74   |// Little endian word packed byte strings:   
                            17929 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17930 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17931 ; 77   |// Little endian word packed byte strings:   
                            17932 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17933 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17934 ; 80   |
                            17935 ; 81   |// Declare Memory Spaces To Use When Coding
                            17936 ; 82   |// A. Sector Buffers
                            17937 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17938 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17939 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17940 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17941 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17942 ; 88   |// B. Media DDI Memory
                            17943 ; 89   |#define MEDIA_DDI_MEM _Y
                            17944 ; 90   |
                            17945 ; 91   |
                            17946 ; 92   |
                            17947 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17948 ; 94   |// Examples of circular pointers:
                            17949 ; 95   |//    INT CIRC cpiVarName
                            17950 ; 96   |//    DWORD CIRC cpdwVarName
                            17951 ; 97   |
                            17952 ; 98   |#define RETCODE INT                 // rcVarName
                            17953 ; 99   |
                            17954 ; 100  |// generic bitfield structure
                            17955 ; 101  |struct Bitfield {
                            17956 ; 102  |    unsigned int B0  :1;
                            17957 ; 103  |    unsigned int B1  :1;
                            17958 ; 104  |    unsigned int B2  :1;
                            17959 ; 105  |    unsigned int B3  :1;
                            17960 ; 106  |    unsigned int B4  :1;
                            17961 ; 107  |    unsigned int B5  :1;
                            17962 ; 108  |    unsigned int B6  :1;
                            17963 ; 109  |    unsigned int B7  :1;
                            17964 ; 110  |    unsigned int B8  :1;
                            17965 ; 111  |    unsigned int B9  :1;
                            17966 ; 112  |    unsigned int B10 :1;
                            17967 ; 113  |    unsigned int B11 :1;
                            17968 ; 114  |    unsigned int B12 :1;
                            17969 ; 115  |    unsigned int B13 :1;
                            17970 ; 116  |    unsigned int B14 :1;
                            17971 ; 117  |    unsigned int B15 :1;
                            17972 ; 118  |    unsigned int B16 :1;
                            17973 ; 119  |    unsigned int B17 :1;
                            17974 ; 120  |    unsigned int B18 :1;
                            17975 ; 121  |    unsigned int B19 :1;
                            17976 ; 122  |    unsigned int B20 :1;
                            17977 ; 123  |    unsigned int B21 :1;
                            17978 ; 124  |    unsigned int B22 :1;
                            17979 ; 125  |    unsigned int B23 :1;
                            17980 ; 126  |};
                            17981 ; 127  |
                            17982 ; 128  |union BitInt {
                            17983 ; 129  |        struct Bitfield B;
                            17984 ; 130  |        int        I;
                            17985 ; 131  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17986 ; 132  |
                            17987 ; 133  |#define MAX_MSG_LENGTH 10
                            17988 ; 134  |struct CMessage
                            17989 ; 135  |{
                            17990 ; 136  |        unsigned int m_uLength;
                            17991 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17992 ; 138  |};
                            17993 ; 139  |
                            17994 ; 140  |typedef struct {
                            17995 ; 141  |    WORD m_wLength;
                            17996 ; 142  |    WORD m_wMessage;
                            17997 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17998 ; 144  |} Message;
                            17999 ; 145  |
                            18000 ; 146  |struct MessageQueueDescriptor
                            18001 ; 147  |{
                            18002 ; 148  |        int *m_pBase;
                            18003 ; 149  |        int m_iModulo;
                            18004 ; 150  |        int m_iSize;
                            18005 ; 151  |        int *m_pHead;
                            18006 ; 152  |        int *m_pTail;
                            18007 ; 153  |};
                            18008 ; 154  |
                            18009 ; 155  |struct ModuleEntry
                            18010 ; 156  |{
                            18011 ; 157  |    int m_iSignaledEventMask;
                            18012 ; 158  |    int m_iWaitEventMask;
                            18013 ; 159  |    int m_iResourceOfCode;
                            18014 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18015 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            18016 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18017 ; 163  |    int m_uTimeOutHigh;
                            18018 ; 164  |    int m_uTimeOutLow;
                            18019 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18020 ; 166  |};
                            18021 ; 167  |
                            18022 ; 168  |union WaitMask{
                            18023 ; 169  |    struct B{
                            18024 ; 170  |        unsigned int m_bNone     :1;
                            18025 ; 171  |        unsigned int m_bMessage  :1;
                            18026 ; 172  |        unsigned int m_bTimer    :1;
                            18027 ; 173  |        unsigned int m_bButton   :1;
                            18028 ; 174  |    } B;
                            18029 ; 175  |    int I;
                            18030 ; 176  |} ;
                            18031 ; 177  |
                            18032 ; 178  |
                            18033 ; 179  |struct Button {
                            18034 ; 180  |        WORD wButtonEvent;
                            18035 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18036 ; 182  |};
                            18037 ; 183  |
                            18038 ; 184  |struct Message {
                            18039 ; 185  |        WORD wMsgLength;
                            18040 ; 186  |        WORD wMsgCommand;
                            18041 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18042 ; 188  |};
                            18043 ; 189  |
                            18044 ; 190  |union EventTypes {
                            18045 ; 191  |        struct CMessage msg;
                            18046 ; 192  |        struct Button Button ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18047 ; 193  |        struct Message Message;
                            18048 ; 194  |};
                            18049 ; 195  |
                            18050 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18051 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18052 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18053 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18054 ; 200  |
                            18055 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18056 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18057 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18058 ; 204  |
                            18059 ; 205  |#if DEBUG
                            18060 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18061 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18062 ; 208  |#else 
                            18063 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            18064 ; 210  |#define DebugBuildAssert(x)    
                            18065 ; 211  |#endif
                            18066 ; 212  |
                            18067 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18068 ; 214  |//  #pragma asm
                            18069 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18070 ; 216  |//  #pragma endasm
                            18071 ; 217  |
                            18072 ; 218  |
                            18073 ; 219  |#ifdef COLOR_262K
                            18074 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            18075 ; 221  |#elif defined(COLOR_65K)
                            18076 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            18077 ; 223  |#else
                            18078 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            18079 ; 225  |#endif
                            18080 ; 226  |    
                            18081 ; 227  |#endif // #ifndef _TYPES_H
                            18082 
                            18084 
                            18085 ; 32   |
                            18086 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18087 ; 34   |//   USB2.0 PHY STMP Registers 
                            18088 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18089 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            18090 ; 37   |
                            18091 ; 38   |
                            18092 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            18093 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            18094 ; 41   |
                            18095 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            18096 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            18097 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            18098 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            18099 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            18100 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            18101 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            18102 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            18103 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            18104 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            18105 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18106 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            18107 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            18108 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            18109 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            18110 ; 57   |
                            18111 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            18112 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            18113 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            18114 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            18115 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            18116 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            18117 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            18118 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            18119 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            18120 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            18121 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            18122 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            18123 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            18124 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            18125 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            18126 ; 73   |
                            18127 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            18128 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            18129 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            18130 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            18131 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            18132 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            18133 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            18134 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            18135 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            18136 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            18137 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            18138 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            18139 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            18140 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            18141 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            18142 ; 89   |
                            18143 ; 90   |typedef union               
                            18144 ; 91   |{
                            18145 ; 92   |    struct {
                            18146 ; 93   |        int RSVD0          :5;
                            18147 ; 94   |        int TXDISCON1500   :1;
                            18148 ; 95   |        int PLLVCOPWD      :1;
                            18149 ; 96   |        int PLLVCPPWD      :1;
                            18150 ; 97   |        int RSVD1          :2;
                            18151 ; 98   |        int TXPWDFS        :1;
                            18152 ; 99   |        int TXPWDIBIAS     :1;
                            18153 ; 100  |        int TXPWDV2I       :1;
                            18154 ; 101  |        int TXPWDVBG       :1;
                            18155 ; 102  |        int TXPWDCOMP      :1;
                            18156 ; 103  |        int RSVD2          :1;
                            18157 ; 104  |        int RXPWDDISCONDET :1;
                            18158 ; 105  |        int RXPWDENV       :1;
                            18159 ; 106  |        int RXPWD1PT1      :1;
                            18160 ; 107  |        int RXPWDDIFF      :1;
                            18161 ; 108  |        int RXPWDRX        :1;
                            18162 ; 109  |        int RSVD3          :1;
                            18163 ; 110  |        int PWDIBIAS       :1;
                            18164 ; 111  |        int REGRESET       :1;
                            18165 ; 112  |    } B;
                            18166 ; 113  |    int I;
                            18167 ; 114  |} usbphypwd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18168 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            18169 ; 116  |
                            18170 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            18171 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            18172 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            18173 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            18174 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            18175 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            18176 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            18177 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            18178 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            18179 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            18180 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            18181 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            18182 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            18183 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            18184 ; 131  |
                            18185 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            18186 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            18187 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            18188 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            18189 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            18190 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            18191 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            18192 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            18193 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            18194 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            18195 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            18196 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            18197 ; 144  |
                            18198 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            18199 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            18200 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            18201 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
                            18202 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            18203 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            18204 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            18205 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            18206 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            18207 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            18208 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            18209 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            18210 ; 157  |
                            18211 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            18212 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            18213 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            18214 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            18215 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            18216 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18217 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            18218 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            18219 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            18220 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            18221 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            18222 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            18223 ; 170  |
                            18224 ; 171  |typedef union               
                            18225 ; 172  |{
                            18226 ; 173  |    struct {
                            18227 ; 174  |        int TXCAL1500          :4;
                            18228 ; 175  |        int RSVD0              :1;
                            18229 ; 176  |        int TXENCAL1500        :1;
                            18230 ; 177  |        int TXHSXCVR           :1;
                            18231 ; 178  |        int TXCALIBRATE        :1;
                            18232 ; 179  |        int TXCAL45DN          :4;
                            18233 ; 180  |        int RSVD1              :1;
                            18234 ; 181  |        int TXENCAL45DN        :1;
                            18235 ; 182  |        int TXHSTERM           :1;
                            18236 ; 183  |        int TXSKEW             :1;
                            18237 ; 184  |        int TXCAL45DP          :4;
                            18238 ; 185  |        int RSVD2              :1;
                            18239 ; 186  |        int TXENCAL45DP        :1;
                            18240 ; 187  |        int TXFSHIZ            :1;
                            18241 ; 188  |        int TXCOMPOUT          :1;
                            18242 ; 189  |    } B;
                            18243 ; 190  |    int I;
                            18244 ; 191  |} usbphytx_type;
                            18245 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            18246 ; 193  |
                            18247 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            18248 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            18249 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            18250 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            18251 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            18252 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            18253 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            18254 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            18255 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            18256 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            18257 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            18258 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            18259 ; 206  |
                            18260 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            18261 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            18262 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            18263 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            18264 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            18265 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            18266 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            18267 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            18268 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            18269 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            18270 ; 217  |
                            18271 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            18272 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            18273 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            18274 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18275 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            18276 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            18277 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            18278 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            18279 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            18280 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            18281 ; 228  |
                            18282 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            18283 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            18284 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            18285 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            18286 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            18287 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            18288 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            18289 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            18290 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            18291 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            18292 ; 239  |
                            18293 ; 240  |typedef union               
                            18294 ; 241  |{
                            18295 ; 242  |    struct {
                            18296 ; 243  |        int PLLV2ISEL        :4;
                            18297 ; 244  |        int RSVD0            :1;
                            18298 ; 245  |        int PLLCPDBLIP       :1;
                            18299 ; 246  |        int PLLVCOCLK2       :1;
                            18300 ; 247  |        int PLLVCOCLK24      :1;
                            18301 ; 248  |        int PLLCPNSEL        :4;
                            18302 ; 249  |        int PLLCLKDIVSEL     :4;
                            18303 ; 250  |        int RSVD1            :4;
                            18304 ; 251  |        int PLLPFDRST        :1;
                            18305 ; 252  |        int PLLCPSHORTLFR    :1;
                            18306 ; 253  |        int PLLVCOKSTART     :1;
                            18307 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            18308 ; 255  |    } B;
                            18309 ; 256  |    int I;
                            18310 ; 257  |} usbphypll_type;
                            18311 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            18312 ; 259  |
                            18313 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            18314 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            18315 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            18316 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            18317 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            18318 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            18319 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            18320 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            18321 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            18322 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            18323 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            18324 ; 271  |
                            18325 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            18326 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            18327 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            18328 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            18329 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            18330 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18331 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            18332 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            18333 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            18334 ; 281  |
                            18335 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            18336 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            18337 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            18338 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            18339 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            18340 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            18341 ; 288  |//              480Mhz/7 =68.57Mhz
                            18342 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            18343 ; 290  |
                            18344 ; 291  |//              480Mhz/8 ~60Mhz
                            18345 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            18346 ; 293  |
                            18347 ; 294  |//              480Mhz/9 =53.3Mhz
                            18348 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            18349 ; 296  |
                            18350 ; 297  |//              480Mhz/10 =48Mhz
                            18351 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            18352 ; 299  |
                            18353 ; 300  |
                            18354 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            18355 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            18356 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            18357 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            18358 ; 305  |
                            18359 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            18360 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            18361 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            18362 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            18363 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            18364 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            18365 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            18366 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            18367 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            18368 ; 315  |
                            18369 ; 316  |typedef union               
                            18370 ; 317  |{
                            18371 ; 318  |    struct {
                            18372 ; 319  |     int ENVADJ               :4;
                            18373 ; 320  |     int DISCONADJ            :4;
                            18374 ; 321  |     int DEBUGMODE            :4;
                            18375 ; 322  |     int PLLLKTIMECTL         :4;
                            18376 ; 323  |     int PLLCKDIVCTL          :4;
                            18377 ; 324  |     int HOSTMODETEST         :1;
                            18378 ; 325  |     int FSCKSOURCESEL        :1;
                            18379 ; 326  |     int REGRXDBYPASS         :1;
                            18380 ; 327  |     int PLLLOCKED            :1;
                            18381 ; 328  |    } B;
                            18382 ; 329  |    int I;
                            18383 ; 330  |} usbphyrx_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18384 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            18385 ; 332  |
                            18386 ; 333  |#endif
                            18387 ; 334  |
                            18388 
                            18390 
                            18391 ; 38   |
                            18392 ; 39   |
                            18393 ; 40   |#endif // if (!@def(hwequ))
                            18394 ; 41   |
                            18395 
                            18397 
                            18398 ; 12   |#else 
                            18399 ; 13   |//include "regscodec.inc"
                            18400 ; 14   |#endif
                            18401 ; 15   |
                            18402 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            18403 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            18404 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            18405 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            18406 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            18407 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            18408 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            18409 ; 23   |
                            18410 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            18411 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            18412 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            18413 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            18414 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            18415 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            18416 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            18417 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            18418 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            18419 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            18420 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            18421 ; 35   |
                            18422 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            18423 ; 37   |// MEDIA DEFINITIONS
                            18424 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18425 ; 39   |
                            18426 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            18427 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            18428 ; 42   |#if defined(NAND1)
                            18429 ; 43   |#define SM_INTERNAL_CHIPS 1
                            18430 ; 44   |#else 
                            18431 ; 45   |#if defined(NAND2)
                            18432 ; 46   |#define SM_INTERNAL_CHIPS 2
                            18433 ; 47   |#else 
                            18434 ; 48   |#if defined(NAND3)
                            18435 ; 49   |#define SM_INTERNAL_CHIPS 3
                            18436 ; 50   |#else 
                            18437 ; 51   |#if defined(NAND4)
                            18438 ; 52   |#define SM_INTERNAL_CHIPS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18439 ; 53   |#else 
                            18440 ; 54   |#define SM_INTERNAL_CHIPS 1
                            18441 ; 55   |#endif
                            18442 ; 56   |#endif
                            18443 ; 57   |#endif
                            18444 ; 58   |#endif
                            18445 ; 59   |
                            18446 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            18447 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            18448 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            18449 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            18450 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            18451 ; 65   |//*** comment out if active high ****
                            18452 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            18453 ; 67   |
                            18454 ; 68   |#if defined(SMEDIA)
                            18455 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            18456 ; 70   |#define NUM_SM_EXTERNAL 1
                            18457 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            18458 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            18459 ; 73   |#else 
                            18460 ; 74   |#if defined(MMC)
                            18461 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            18462 ; 76   |#define NUM_SM_EXTERNAL 0
                            18463 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            18464 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            18465 ; 79   |#else 
                            18466 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            18467 ; 81   |#define NUM_SM_EXTERNAL 0
                            18468 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            18469 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            18470 ; 84   |#endif
                            18471 ; 85   |#endif
                            18472 ; 86   |
                            18473 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            18474 ; 88   |// Mass Storage Class definitions
                            18475 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            18476 ; 90   |// Set to 0 if Composite Device build is desired.    
                            18477 ; 91   |#define MULTI_LUN_BUILD 1   
                            18478 ; 92   |
                            18479 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            18480 ; 94   |//  SCSI
                            18481 ; 95   |#if (MULTI_LUN_BUILD==0)
                            18482 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            18483 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            18484 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            18485 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            18486 ; 100  |  #else
                            18487 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            18488 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            18489 ; 103  |  #endif
                            18490 ; 104  |#else
                            18491 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            18492 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            18493 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            18494 ; 108  |  #else
                            18495 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            18496 ; 110  |  #endif
                            18497 ; 111  |#endif
                            18498 ; 112  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18499 ; 113  |
                            18500 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            18501 ; 115  |
                            18502 ; 116  |
                            18503 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            18504 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            18505 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            18506 ; 120  |#ifdef MMC
                            18507 ; 121  |#ifdef MTP_BUILD
                            18508 ; 122  |// --------------------
                            18509 ; 123  |// MTP and MMC
                            18510 ; 124  |// --------------------
                            18511 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            18512 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            18513 ; 127  |#else  // ifndef MTP_BUILD
                            18514 ; 128  |#ifdef STMP_BUILD_PLAYER
                            18515 ; 129  |// --------------------
                            18516 ; 130  |// Player and MMC
                            18517 ; 131  |// --------------------
                            18518 ; 132  |#else
                            18519 ; 133  |// --------------------
                            18520 ; 134  |// USBMSC and MMC
                            18521 ; 135  |// --------------------
                            18522 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            18523 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            18524 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            18525 ; 139  |#endif // ifdef MTP_BUILD
                            18526 ; 140  |#else  // ifndef MMC
                            18527 ; 141  |#ifdef MTP_BUILD
                            18528 ; 142  |// --------------------
                            18529 ; 143  |// MTP and NAND only
                            18530 ; 144  |// --------------------
                            18531 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            18532 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            18533 ; 147  |#else  // ifndef MTP_BUILD
                            18534 ; 148  |#ifdef STMP_BUILD_PLAYER
                            18535 ; 149  |// --------------------
                            18536 ; 150  |// Player and NAND only
                            18537 ; 151  |// --------------------
                            18538 ; 152  |#else
                            18539 ; 153  |// --------------------
                            18540 ; 154  |// USBMSC and NAND only
                            18541 ; 155  |// --------------------
                            18542 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            18543 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            18544 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            18545 ; 159  |#endif // ifdef MTP_BUILD
                            18546 ; 160  |#endif // ifdef MMC 
                            18547 ; 161  |
                            18548 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            18549 ; 163  |#if (defined(MTP_BUILD))
                            18550 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            18551 ; 165  |
                            18552 ; 166  |////!
                            18553 ; 167  |////! This varible holds the watchdog count for the store flush.
                            18554 ; 168  |////!
                            18555 ; 169  |///
                            18556 ; 170  |#include <types.h>
                            18557 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            18558 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            18559 ; 173  |#endif
                            18560 ; 174  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18561 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            18562 ; 176  |// These are needed here for Mass Storage Class
                            18563 ; 177  |// Needs to be cleaned up
                            18564 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            18565 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            18566 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            18567 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            18568 ; 182  |
                            18569 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            18570 ; 184  |
                            18571 ; 185  |#endif
                            18572 ; 186  |
                            18573 ; 187  |
                            18574 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            18575 ; 189  |// SmartMedia/NAND defs
                            18576 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            18577 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            18578 ; 192  |
                            18579 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            18580 ; 194  |// Sysloadresources defs
                            18581 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            18582 ; 196  |
                            18583 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            18584 ; 198  |// MMC defs
                            18585 ; 199  |#define MMC_MAX_PARTITIONS 1
                            18586 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            18587 ; 201  |
                            18588 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            18589 ; 203  |// SPI defs
                            18590 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            18591 ; 205  |
                            18592 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            18593 ; 207  |// Global media defs
                            18594 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            18595 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            18596 ; 210  |
                            18597 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            18598 ; 212  |// DO NOT CHANGE THESE!!!
                            18599 ; 213  |#define SM_MAX_PARTITIONS 4
                            18600 ; 214  |#define MAX_HANDLES 2
                            18601 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            18602 ; 216  |
                            18603 ; 217  |
                            18604 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            18605 ; 219  |// Battery LRADC Values 
                            18606 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            18607 ; 221  |// brownout trip point in mV (moved by RS)
                            18608 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            18609 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            18610 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            18611 ; 225  |//     audio recording to media.
                            18612 ; 226  |#define BATT_SAFETY_MARGIN 10
                            18613 ; 227  |
                            18614 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            18615 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            18616 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            18617 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            18618 ; 232  |
                            18619 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18620 ; 234  |
                            18621 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            18622 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            18623 ; 237  |#if (!defined(CLCD))
                            18624 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            18625 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            18626 ; 240  |#else 
                            18627 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            18628 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            18629 ; 243  |#endif
                            18630 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            18631 ; 245  |
                            18632 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            18633 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            18634 ; 248  |// See mp3 encoder overlay.
                            18635 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            18636 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            18637 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            18638 ; 252  |
                            18639 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            18640 ; 254  |// Voice recording filenames
                            18641 ; 255  |// number of digits in filename Vxxx.wav
                            18642 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            18643 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            18644 ; 258  |
                            18645 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            18646 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            18647 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            18648 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            18649 ; 263  |#if defined(DEVICE_3500)
                            18650 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            18651 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            18652 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            18653 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            18654 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            18655 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            18656 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            18657 ; 271  |
                            18658 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            18659 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            18660 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            18661 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            18662 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            18663 ; 277  |
                            18664 ; 278  |#else 
                            18665 ; 279  |// STMP3410
                            18666 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            18667 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            18668 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            18669 ; 283  |#endif
                            18670 ; 284  |
                            18671 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            18672 ; 286  |// Number of available soft timers
                            18673 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            18674 ; 288  |#if defined(SYNC_LYRICS)
                            18675 ; 289  |#define SOFT_TIMERS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18676 ; 290  |#else 
                            18677 ; 291  |#if defined(JPEG_DECODER)
                            18678 ; 292  |#define SOFT_TIMERS 10
                            18679 ; 293  |#else 
                            18680 ; 294  |#define SOFT_TIMERS 9
                            18681 ; 295  |#endif
                            18682 ; 296  |#endif
                            18683 ; 297  |
                            18684 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            18685 ; 299  |//  sizes
                            18686 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            18687 ; 301  |#if defined(MMC)
                            18688 ; 302  |#if defined(USE_PLAYLIST5)
                            18689 ; 303  |#define MENU_STACK_SIZE 1500
                            18690 ; 304  |#else 
                            18691 ; 305  |#define MENU_STACK_SIZE 1250
                            18692 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            18693 ; 307  |#else 
                            18694 ; 308  |#if defined(USE_PLAYLIST5)
                            18695 ; 309  |#define MENU_STACK_SIZE 1500
                            18696 ; 310  |#else 
                            18697 ; 311  |#define MENU_STACK_SIZE 1250
                            18698 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            18699 ; 313  |#endif //if @def('MMC')
                            18700 ; 314  |
                            18701 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            18702 ; 316  |// 
                            18703 ; 317  |#define STACK_L1_SIZE 750
                            18704 ; 318  |#define STACK_L2_SIZE 100
                            18705 ; 319  |#define STACK_L3_SIZE 160
                            18706 ; 320  |
                            18707 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            18708 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            18709 ; 323  |// is ok with switching code.
                            18710 ; 324  |#if defined(MTP_BUILD)
                            18711 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            18712 ; 326  |#endif
                            18713 ; 327  |
                            18714 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            18715 ; 329  |// maximum number of nested funclets 
                            18716 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            18717 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            18718 ; 332  |
                            18719 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            18720 ; 334  |//    LCD DEFINITIONS
                            18721 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            18722 ; 336  |
                            18723 ; 337  |#define SPACE_CHAR 0x000020          
                            18724 ; 338  |#define ZERO_CHAR 0x000030
                            18725 ; 339  |#define COLON_CHAR 0x00003A
                            18726 ; 340  |#define PERIOD_CHAR 0x00002E
                            18727 ; 341  |
                            18728 ; 342  |#if (defined(S6B33B0A_LCD))
                            18729 ; 343  |#define LCD_X_SIZE 128
                            18730 ; 344  |#define LCD_Y_SIZE 159
                            18731 ; 345  |#endif
                            18732 ; 346  |
                            18733 ; 347  |#if (defined(SED15XX_LCD))
                            18734 ; 348  |#define LCD_X_SIZE 128
                            18735 ; 349  |#define LCD_Y_SIZE 64
                            18736 ; 350  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18737 ; 351  |
                            18738 ; 352  |
                            18739 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            18740 ; 354  |//   Details on Customizing Contrast
                            18741 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            18742 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            18743 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            18744 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            18745 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            18746 ; 360  |//   unless the ezact sequence is remembered.
                            18747 ; 361  |//   To find out what range your player supports: 
                            18748 ; 362  |//   change these equs to full range or comment out (full range is default)
                            18749 ; 363  |//;;;;;;
                            18750 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            18751 ; 365  |// recommended calibration using player -- uncomment 
                            18752 ; 366  |//;;;;;;
                            18753 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            18754 ; 368  |////////////////////////////
                            18755 ; 369  |#if (defined(DEMO_HW))
                            18756 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            18757 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            18758 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            18759 ; 373  |#else 
                            18760 ; 374  |
                            18761 ; 375  |#if (defined(S6B33B0A_LCD))
                            18762 ; 376  |#define LCD_MAX_CONTRAST 210
                            18763 ; 377  |#define LCD_MIN_CONTRAST 160    
                            18764 ; 378  |#endif
                            18765 ; 379  |
                            18766 ; 380  |#if (defined(SED15XX_LCD))
                            18767 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            18768 ; 382  |// Engineering board regs support range [17-37].
                            18769 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            18770 ; 384  |//   One default contrast range [24-42] works for both.
                            18771 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            18772 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            18773 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            18774 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            18775 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            18776 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            18777 ; 391  |
                            18778 ; 392  |#if (defined(NEWSHINGYIH))
                            18779 ; 393  |#define LCD_MAX_CONTRAST 250
                            18780 ; 394  |#define LCD_MIN_CONTRAST 0
                            18781 ; 395  |#else 
                            18782 ; 396  |//-----
                            18783 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            18784 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            18785 ; 399  |#define LCD_MAX_CONTRAST 250
                            18786 ; 400  |#define LCD_MIN_CONTRAST 0
                            18787 ; 401  |
                            18788 ; 402  |//=====
                            18789 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            18790 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            18791 ; 405  |//LCD_MAX_CONTRAST equ 42
                            18792 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            18793 ; 407  |
                            18794 ; 408  |#endif
                            18795 ; 409  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18796 ; 410  |
                            18797 ; 411  |#endif
                            18798 ; 412  |
                            18799 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            18800 ; 414  |// The default value of the lcd contrast in % of range
                            18801 ; 415  |//   the default value is used when no settings.dat is available
                            18802 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            18803 ; 417  |
                            18804 ; 418  |#if (defined(S6B33B0A_LCD))
                            18805 ; 419  |// 60% of range is default value
                            18806 ; 420  |#define DEFAULT_CONTRAST 50 
                            18807 ; 421  |#endif
                            18808 ; 422  |
                            18809 ; 423  |#if (defined(SED15XX_LCD))
                            18810 ; 424  |// % of range is default value (was 60%)
                            18811 ; 425  |#define DEFAULT_CONTRAST 50 
                            18812 ; 426  |#endif
                            18813 ; 427  |
                            18814 ; 428  |
                            18815 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            18816 ; 430  |// make lower when doing calibration
                            18817 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            18818 ; 432  |
                            18819 ; 433  |
                            18820 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            18821 ; 435  |// For FFWD and RWND
                            18822 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            18823 ; 437  |#define SECONDS_TO_SKIP 1
                            18824 ; 438  |#define SECONDS_TO_SKIP1 3
                            18825 ; 439  |#define SECONDS_TO_SKIP2 6
                            18826 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            18827 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            18828 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18829 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            18830 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18831 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            18832 ; 446  |
                            18833 ; 447  |// For audible FFW/RWD
                            18834 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            18835 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            18836 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            18837 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            18838 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18839 ; 453  |#define LEVEL1_BOUNDARY 17 
                            18840 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18841 ; 455  |#define LEVEL2_BOUNDARY 33 
                            18842 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18843 ; 457  |#define LEVEL3_BOUNDARY 50 
                            18844 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            18845 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            18846 ; 460  |// Short Song Time, songs too short to play.
                            18847 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            18848 ; 462  |
                            18849 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18850 ; 464  |// MP3 Sync Values
                            18851 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            18852 ; 466  |// # bytes to look for sync before marking it bad
                            18853 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            18854 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            18855 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            18856 ; 470  |// once we have sync'd, the isr should be called this frequently
                            18857 ; 471  |#define MP3_DECODERISR_FAST 7500  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18858 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            18859 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            18860 ; 474  |
                            18861 ; 475  |
                            18862 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            18863 ; 477  |//// Multi-Stage Volume Control Definitions
                            18864 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            18865 ; 479  |//// Use Multi-Stage Volume
                            18866 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            18867 ; 481  |
                            18868 ; 482  |//// Master Volume definitions
                            18869 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            18870 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            18871 ; 485  |
                            18872 ; 486  |//// DAC-Mode definitions
                            18873 ; 487  |//// Adjusts 0dB point
                            18874 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            18875 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            18876 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            18877 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            18878 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            18879 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            18880 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            18881 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            18882 ; 496  |
                            18883 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            18884 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            18885 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            18886 ; 500  |
                            18887 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            18888 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            18889 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            18890 ; 504  |
                            18891 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            18892 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            18893 ; 507  |
                            18894 ; 508  |
                            18895 ; 509  |//// Line In definitions (used for Line-In 1)
                            18896 ; 510  |//// 0dB point of the Line In
                            18897 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            18898 ; 512  |//// Minimum volume of Line In
                            18899 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            18900 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            18901 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            18902 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            18903 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            18904 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            18905 ; 519  |
                            18906 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            18907 ; 521  |//// 0dB point of the Line In
                            18908 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            18909 ; 523  |//// Minimum volume of Line In
                            18910 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            18911 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18912 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            18913 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            18914 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            18915 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            18916 ; 530  |
                            18917 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            18918 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            18919 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            18920 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            18921 ; 535  |
                            18922 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            18923 ; 537  |////
                            18924 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            18925 ; 539  |////
                            18926 ; 540  |///
                            18927 ; 541  |#include <types.h>
                            18928 ; 542  |extern volatile WORD g_wActivityState;
                            18929 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            18930 ; 544  |
                            18931 ; 545  |void _reentrant Init5VSense(void);
                            18932 ; 546  |void _reentrant ServiceDCDC(void);
                            18933 ; 547  |
                            18934 ; 548  |////////////////////////////////////////////////////////////////////////////
                            18935 ; 549  |//// JPEG Thumbnail Mode Setting
                            18936 ; 550  |//// number of column in thumbnail mode
                            18937 ; 551  |#define THUMBNAIL_X 2           
                            18938 ; 552  |//// number of row in  thumbnail mode
                            18939 ; 553  |#define THUMBNAIL_Y 2           
                            18940 ; 554  |//// thumbnail boundary offset x
                            18941 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            18942 ; 556  |//// thumbnail boundary offset y
                            18943 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            18944 ; 558  |
                            18945 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            18946 ; 560  |
                            18947 
                            18949 
                            18950 ; 11   |#include "sysmem.h"
                            18951 
                            18953 
                            18954 ; 1    |//;******************************************************************************
                            18955 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                            18956 ; 3    |//; File: sysmem.h
                            18957 ; 4    |//; ST System Memory Externs
                            18958 ; 5    |//;******************************************************************************
                            18959 ; 6    |
                            18960 ; 7    |#ifndef SYSMEM_XREF_C
                            18961 ; 8    |#define SYSMEM_XREF_C
                            18962 ; 9    |
                            18963 ; 10   |// Variables in X
                            18964 ; 11   |extern unsigned int _X g_wDecoderCSR;
                            18965 ; 12   |extern unsigned int _X g_wDecoderSR;
                            18966 ; 13   |extern unsigned int _X g_wDecoderCSR2;  // DECODE2EOF
                            18967 ; 14   |extern unsigned int _X g_wEncoderSR;
                            18968 ; 15   |extern unsigned int _X g_wEncoderCSR;
                            18969 ; 16   |extern unsigned int _X g_wRecStartTimeHigh;
                            18970 ; 17   |extern unsigned int _X g_wRecStartTimeLow;
                            18971 ; 18   |extern unsigned int _X g_wSysError;
                            18972 ; 19   |#ifdef TRACEBUF_EN
                            18973 ; 20   |extern unsigned int _X g_wTraceBuffer; //Disabled by default.   
                            18974 ; 21   |extern unsigned int _X g_wTracePointer;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18975 ; 22   |#endif
                            18976 ; 23   |extern unsigned int _X g_wUserScratchX[];
                            18977 ; 24   |extern unsigned int _X g_wNextVoiceNumValue;
                            18978 ; 25   |extern unsigned int _X g_wEncAdpcmSave_r7;
                            18979 ; 26   |extern unsigned int _X g_wEncAdpcmSave_m7;
                            18980 ; 27   |extern unsigned int _X g_wEncModuleState;
                            18981 ; 28   |extern unsigned int _X g_wEncoderIsrSR;
                            18982 ; 29   |extern unsigned int _X g_bAudibleNeedFileSize;          // 10/12/04 mmiu - Added for AA fi
                                  le navigation
                            18983 ; 30   |extern unsigned int _X g_bAudiblePlayThrough;           // 11/1/04 mmiu - Added for file p
                                  osition play-through indicator
                            18984 ; 31   |extern unsigned int _X g_wSongStartOffsetHigh;          // 11/1/04 mmiu - Added until conf
                                  irmed we can use g_wSongByteTotalConsumedHigh/Low
                            18985 ; 32   |extern unsigned int _X g_wSongStartOffsetLow;
                            18986 ; 33   |
                            18987 ; 34   |// Variables in Y
                            18988 ; 35   |extern int          _Y g_VolumeBias;
                            18989 ; 36   |extern unsigned int _Y g_wCurrentRoutinePtr;
                            18990 ; 37   |extern unsigned int _Y g_wSystemFileHandle;
                            18991 ; 38   |extern unsigned int _Y g_wSongByteTotalHigh;
                            18992 ; 39   |extern unsigned int _Y g_wSongByteTotalLow; 
                            18993 ; 40   |extern unsigned int _Y g_wSongByteLengthHigh;
                            18994 ; 41   |extern unsigned int _Y g_wSongByteLengthLow;
                            18995 ; 42   |extern unsigned int _Y g_wInvSampleRate;
                            18996 ; 43   |extern unsigned int _Y g_wCurrentSongBad;
                            18997 ; 44   |extern unsigned int _Y g_iSongType;
                            18998 ; 45   |extern _packed BYTE _Y g_CurrentSongName[];
                            18999 ; 46   |extern unsigned int _Y g_wCurrentDirDevId;
                            19000 ; 47   |extern unsigned int _Y g_wSongInvBitRatePtr;
                            19001 ; 48   |extern unsigned int _Y g_wUserScratchXDescriptor;
                            19002 ; 49   |extern unsigned int _Y g_wUserScratchYDescriptor;
                            19003 ; 50   |extern _packed BYTE _Y g_EncFileNameString[];
                            19004 ; 51   |extern unsigned int _Y g_wEncFileHandle;
                            19005 ; 52   |extern unsigned int _Y g_wEncAdpcmOvlSave_sp;
                            19006 ; 53   |extern unsigned int _Y g_wRootDirectory;
                            19007 ; 54   |extern unsigned int _Y g_wUserScratchY[];
                            19008 ; 55   |extern unsigned int _Y g_wPrevInvBitRatePtr;
                            19009 ; 56   |
                            19010 ; 57   |#endif  // SYSMEM_XREF_C
                            19011 
                            19013 
                            19014 ; 12   |#include "playerstatemachine.h"
                            19015 
                            19017 
                            19018 ; 1    |#ifndef _HANDLEPLAYERSTATEMACHINE_H
                            19019 ; 2    |#define _HANDLEPLAYERSTATEMACHINE_H
                            19020 ; 3    |
                            19021 ; 4    |#ifdef USE_PLAYLIST3
                            19022 ; 5    |#include "musiclib_ghdr.h"
                            19023 
                            19025 
                            19026 ; 1    |#ifndef MUSICLIB_GHDR_H
                            19027 ; 2    |#define MUSICLIB_GHDR_H
                            19028 ; 3    |
                            19029 ; 4    |#ifdef __cplusplus
                            19030 ; 5    |extern "C" {
                            19031 ; 6    |#endif
                            19032 ; 7    |
                            19033 ; 8    |/*========================================================================================
                                  ==========
                            19034 ; 9    |
                            19035 ; 10   |                                        General Description
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19036 ; 11   |
                            19037 ; 12   |==========================================================================================
                                  ==========
                            19038 ; 13   |
                            19039 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            19040 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            19041 ; 16   |
                            19042 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            19043 ; 18   |
                            19044 ; 19   |PRODUCT NAMES: All
                            19045 ; 20   |
                            19046 ; 21   |GENERAL DESCRIPTION:
                            19047 ; 22   |
                            19048 ; 23   |    General description of this grouping of functions.
                            19049 ; 24   |
                            19050 ; 25   |Portability: All
                            19051 ; 26   |
                            19052 ; 27   |
                            19053 ; 28   |Revision History:
                            19054 ; 29   |
                            19055 ; 30   |                         Modification        Tracking
                            19056 ; 31   |Author                       Date             Number           Description of Changes
                            19057 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            19058 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            19059 ; 34   |
                            19060 ; 35   |
                            19061 ; 36   |==========================================================================================
                                  ==========
                            19062 ; 37   |                                            DESCRIPTION
                            19063 ; 38   |==========================================================================================
                                  ==========
                            19064 ; 39   |
                            19065 ; 40   |GLOBAL FUNCTIONS:
                            19066 ; 41   |    MF_global_func_name()
                            19067 ; 42   |
                            19068 ; 43   |TRACEABILITY MATRIX:
                            19069 ; 44   |    None
                            19070 ; 45   |
                            19071 ; 46   |==========================================================================================
                                  ========*/
                            19072 ; 47   |
                            19073 ; 48   |/*========================================================================================
                                  ==========
                            19074 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            19075 ; 50   |==========================================================================================
                                  ========*/
                            19076 ; 51   |#ifdef WIN32
                            19077 ; 52   |#define _PC_SIMULATION_
                            19078 ; 53   |#else
                            19079 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            19080 ; 55   |#endif  // WIN32
                            19081 ; 56   |
                            19082 ; 57   |#if 1
                            19083 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            19084 ; 59   |#endif
                            19085 ; 60   |
                            19086 ; 61   |#if 1
                            19087 ; 62   |#define _AUDIBLE_       /* install audible list */
                            19088 ; 63   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19089 ; 64   |
                            19090 ; 65   |#if 1
                            19091 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            19092 ; 67   |#endif
                            19093 ; 68   |
                            19094 ; 69   |#ifdef PL3_FB
                            19095 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            19096 ; 71   |#endif
                            19097 ; 72   |
                            19098 ; 73   |#if 1
                            19099 ; 74   |#define _SUPPORT_2000_SONGS_
                            19100 ; 75   |#endif
                            19101 ; 76   |
                            19102 ; 77   |/*========================================================================================
                                  ==========
                            19103 ; 78   |                                           INCLUDE FILES
                            19104 ; 79   |==========================================================================================
                                  ========*/
                            19105 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            19106 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            19107 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            19108 ; 83   |#define OEM_SEEK_END    SEEK_END
                            19109 ; 84   |#else
                            19110 ; 85   |#define _X
                            19111 ; 86   |#define _Y
                            19112 ; 87   |#define _packed
                            19113 ; 88   |
                            19114 ; 89   |#define _asmfunc
                            19115 ; 90   |#define _reentrant
                            19116 ; 91   |
                            19117 ; 92   |#define OEM_SEEK_CUR    1
                            19118 ; 93   |#define OEM_SEEK_SET    0
                            19119 ; 94   |#define OEM_SEEK_END    2
                            19120 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            19121 ; 96   |
                            19122 ; 97   |#include "types.h"
                            19123 
                            19125 
                            19126 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19127 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19128 ; 3    |//
                            19129 ; 4    |// Filename: types.h
                            19130 ; 5    |// Description: Standard data types
                            19131 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19132 ; 7    |
                            19133 ; 8    |#ifndef _TYPES_H
                            19134 ; 9    |#define _TYPES_H
                            19135 ; 10   |
                            19136 ; 11   |// TODO:  move this outta here!
                            19137 ; 12   |#if !defined(NOERROR)
                            19138 ; 13   |#define NOERROR 0
                            19139 ; 14   |#define SUCCESS 0
                            19140 ; 15   |#endif 
                            19141 ; 16   |#if !defined(SUCCESS)
                            19142 ; 17   |#define SUCCESS  0
                            19143 ; 18   |#endif
                            19144 ; 19   |#if !defined(ERROR)
                            19145 ; 20   |#define ERROR   -1
                            19146 ; 21   |#endif
                            19147 ; 22   |#if !defined(FALSE)
                            19148 ; 23   |#define FALSE 0
                            19149 ; 24   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19150 ; 25   |#if !defined(TRUE)
                            19151 ; 26   |#define TRUE  1
                            19152 ; 27   |#endif
                            19153 ; 28   |
                            19154 ; 29   |#if !defined(NULL)
                            19155 ; 30   |#define NULL 0
                            19156 ; 31   |#endif
                            19157 ; 32   |
                            19158 ; 33   |#define MAX_INT     0x7FFFFF
                            19159 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19160 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19161 ; 36   |#define MAX_ULONG   (-1) 
                            19162 ; 37   |
                            19163 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19164 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19165 ; 40   |
                            19166 ; 41   |
                            19167 ; 42   |#define BYTE    unsigned char       // btVarName
                            19168 ; 43   |#define CHAR    signed char         // cVarName
                            19169 ; 44   |#define USHORT  unsigned short      // usVarName
                            19170 ; 45   |#define SHORT   unsigned short      // sVarName
                            19171 ; 46   |#define WORD    unsigned int        // wVarName
                            19172 ; 47   |#define INT     signed int          // iVarName
                            19173 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19174 ; 49   |#define LONG    signed long         // lVarName
                            19175 ; 50   |#define BOOL    unsigned int        // bVarName
                            19176 ; 51   |#define FRACT   _fract              // frVarName
                            19177 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19178 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19179 ; 54   |#define FLOAT   float               // fVarName
                            19180 ; 55   |#define DBL     double              // dVarName
                            19181 ; 56   |#define ENUM    enum                // eVarName
                            19182 ; 57   |#define CMX     _complex            // cmxVarName
                            19183 ; 58   |typedef WORD UCS3;                   // 
                            19184 ; 59   |
                            19185 ; 60   |#define UINT16  unsigned short
                            19186 ; 61   |#define UINT8   unsigned char   
                            19187 ; 62   |#define UINT32  unsigned long
                            19188 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19189 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19190 ; 65   |#define WCHAR   UINT16
                            19191 ; 66   |
                            19192 ; 67   |//UINT128 is 16 bytes or 6 words
                            19193 ; 68   |typedef struct UINT128_3500 {   
                            19194 ; 69   |    int val[6];     
                            19195 ; 70   |} UINT128_3500;
                            19196 ; 71   |
                            19197 ; 72   |#define UINT128   UINT128_3500
                            19198 ; 73   |
                            19199 ; 74   |// Little endian word packed byte strings:   
                            19200 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19201 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19202 ; 77   |// Little endian word packed byte strings:   
                            19203 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19204 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19205 ; 80   |
                            19206 ; 81   |// Declare Memory Spaces To Use When Coding
                            19207 ; 82   |// A. Sector Buffers
                            19208 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19209 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19210 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19211 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19212 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19213 ; 88   |// B. Media DDI Memory
                            19214 ; 89   |#define MEDIA_DDI_MEM _Y
                            19215 ; 90   |
                            19216 ; 91   |
                            19217 ; 92   |
                            19218 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19219 ; 94   |// Examples of circular pointers:
                            19220 ; 95   |//    INT CIRC cpiVarName
                            19221 ; 96   |//    DWORD CIRC cpdwVarName
                            19222 ; 97   |
                            19223 ; 98   |#define RETCODE INT                 // rcVarName
                            19224 ; 99   |
                            19225 ; 100  |// generic bitfield structure
                            19226 ; 101  |struct Bitfield {
                            19227 ; 102  |    unsigned int B0  :1;
                            19228 ; 103  |    unsigned int B1  :1;
                            19229 ; 104  |    unsigned int B2  :1;
                            19230 ; 105  |    unsigned int B3  :1;
                            19231 ; 106  |    unsigned int B4  :1;
                            19232 ; 107  |    unsigned int B5  :1;
                            19233 ; 108  |    unsigned int B6  :1;
                            19234 ; 109  |    unsigned int B7  :1;
                            19235 ; 110  |    unsigned int B8  :1;
                            19236 ; 111  |    unsigned int B9  :1;
                            19237 ; 112  |    unsigned int B10 :1;
                            19238 ; 113  |    unsigned int B11 :1;
                            19239 ; 114  |    unsigned int B12 :1;
                            19240 ; 115  |    unsigned int B13 :1;
                            19241 ; 116  |    unsigned int B14 :1;
                            19242 ; 117  |    unsigned int B15 :1;
                            19243 ; 118  |    unsigned int B16 :1;
                            19244 ; 119  |    unsigned int B17 :1;
                            19245 ; 120  |    unsigned int B18 :1;
                            19246 ; 121  |    unsigned int B19 :1;
                            19247 ; 122  |    unsigned int B20 :1;
                            19248 ; 123  |    unsigned int B21 :1;
                            19249 ; 124  |    unsigned int B22 :1;
                            19250 ; 125  |    unsigned int B23 :1;
                            19251 ; 126  |};
                            19252 ; 127  |
                            19253 ; 128  |union BitInt {
                            19254 ; 129  |        struct Bitfield B;
                            19255 ; 130  |        int        I;
                            19256 ; 131  |};
                            19257 ; 132  |
                            19258 ; 133  |#define MAX_MSG_LENGTH 10
                            19259 ; 134  |struct CMessage
                            19260 ; 135  |{
                            19261 ; 136  |        unsigned int m_uLength;
                            19262 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19263 ; 138  |};
                            19264 ; 139  |
                            19265 ; 140  |typedef struct {
                            19266 ; 141  |    WORD m_wLength;
                            19267 ; 142  |    WORD m_wMessage;
                            19268 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19269 ; 144  |} Message;
                            19270 ; 145  |
                            19271 ; 146  |struct MessageQueueDescriptor
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19272 ; 147  |{
                            19273 ; 148  |        int *m_pBase;
                            19274 ; 149  |        int m_iModulo;
                            19275 ; 150  |        int m_iSize;
                            19276 ; 151  |        int *m_pHead;
                            19277 ; 152  |        int *m_pTail;
                            19278 ; 153  |};
                            19279 ; 154  |
                            19280 ; 155  |struct ModuleEntry
                            19281 ; 156  |{
                            19282 ; 157  |    int m_iSignaledEventMask;
                            19283 ; 158  |    int m_iWaitEventMask;
                            19284 ; 159  |    int m_iResourceOfCode;
                            19285 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19286 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            19287 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19288 ; 163  |    int m_uTimeOutHigh;
                            19289 ; 164  |    int m_uTimeOutLow;
                            19290 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19291 ; 166  |};
                            19292 ; 167  |
                            19293 ; 168  |union WaitMask{
                            19294 ; 169  |    struct B{
                            19295 ; 170  |        unsigned int m_bNone     :1;
                            19296 ; 171  |        unsigned int m_bMessage  :1;
                            19297 ; 172  |        unsigned int m_bTimer    :1;
                            19298 ; 173  |        unsigned int m_bButton   :1;
                            19299 ; 174  |    } B;
                            19300 ; 175  |    int I;
                            19301 ; 176  |} ;
                            19302 ; 177  |
                            19303 ; 178  |
                            19304 ; 179  |struct Button {
                            19305 ; 180  |        WORD wButtonEvent;
                            19306 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19307 ; 182  |};
                            19308 ; 183  |
                            19309 ; 184  |struct Message {
                            19310 ; 185  |        WORD wMsgLength;
                            19311 ; 186  |        WORD wMsgCommand;
                            19312 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19313 ; 188  |};
                            19314 ; 189  |
                            19315 ; 190  |union EventTypes {
                            19316 ; 191  |        struct CMessage msg;
                            19317 ; 192  |        struct Button Button ;
                            19318 ; 193  |        struct Message Message;
                            19319 ; 194  |};
                            19320 ; 195  |
                            19321 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19322 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19323 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19324 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19325 ; 200  |
                            19326 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19327 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19328 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19329 ; 204  |
                            19330 ; 205  |#if DEBUG
                            19331 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19332 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19333 ; 208  |#else 
                            19334 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            19335 ; 210  |#define DebugBuildAssert(x)    
                            19336 ; 211  |#endif
                            19337 ; 212  |
                            19338 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19339 ; 214  |//  #pragma asm
                            19340 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19341 ; 216  |//  #pragma endasm
                            19342 ; 217  |
                            19343 ; 218  |
                            19344 ; 219  |#ifdef COLOR_262K
                            19345 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            19346 ; 221  |#elif defined(COLOR_65K)
                            19347 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            19348 ; 223  |#else
                            19349 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            19350 ; 225  |#endif
                            19351 ; 226  |    
                            19352 ; 227  |#endif // #ifndef _TYPES_H
                            19353 
                            19355 
                            19356 ; 98   |#include "exec.h"
                            19357 
                            19359 
                            19360 ; 1    |#ifndef EXEC_H
                            19361 ; 2    |#define EXEC_H
                            19362 ; 3    |
                            19363 ; 4    |
                            19364 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                            19365 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                            19366 ; 7    |long _asmfunc SysGetCurrentTime(void);
                            19367 ; 8    |
                            19368 ; 9    |
                            19369 ; 10   |#endif
                            19370 
                            19372 
                            19373 ; 99   |#include "messages.h"
                            19374 
                            19376 
                            19377 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            19378 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            19379 ; 3    |// Message defs
                            19380 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            19381 ; 5    |
                            19382 ; 6    |#if (!defined(MSGEQU_INC))
                            19383 ; 7    |#define MSGEQU_INC 1
                            19384 ; 8    |
                            19385 ; 9    |
                            19386 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            19387 ; 11   |
                            19388 ; 12   |
                            19389 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            19390 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            19391 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            19392 ; 16   |#define MSG_TYPE_LCD 0x030000
                            19393 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            19394 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 325

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19395 ; 19   |#define MSG_TYPE_MENU 0x060000
                            19396 ; 20   |#define MSG_TYPE_LED 0x070000
                            19397 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            19398 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            19399 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            19400 ; 24   |// Equalizer and other effects
                            19401 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            19402 ; 26   |#if (defined(USE_PLAYLIST3))
                            19403 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            19404 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            19405 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            19406 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            19407 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            19408 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            19409 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            19410 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            19411 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            19412 ; 36   |#if defined(USE_PLAYLIST5)
                            19413 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            19414 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            19415 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            19416 ; 40   |
                            19417 ; 41   |// Message Structure Offsets
                            19418 ; 42   |#define MSG_Length 0
                            19419 ; 43   |#define MSG_ID 1
                            19420 ; 44   |#define MSG_Argument1 2
                            19421 ; 45   |#define MSG_Argument2 3
                            19422 ; 46   |#define MSG_Argument3 4
                            19423 ; 47   |#define MSG_Argument4 5
                            19424 ; 48   |#define MSG_Argument5 6
                            19425 ; 49   |#define MSG_Argument6 7
                            19426 ; 50   |
                            19427 ; 51   |
                            19428 ; 52   |
                            19429 ; 53   |// LCD Message IDs
                            19430 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            19431 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            19432 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            19433 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            19434 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            19435 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            19436 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            19437 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            19438 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            19439 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            19440 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            19441 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            19442 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            19443 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            19444 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            19445 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            19446 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            19447 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            19448 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            19449 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            19450 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            19451 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            19452 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            19453 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            19454 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            19455 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            19456 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 326

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19457 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            19458 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            19459 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            19460 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            19461 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            19462 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            19463 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            19464 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            19465 ; 89   |//Param1 = left
                            19466 ; 90   |//Param2 = top
                            19467 ; 91   |//Param3 = right
                            19468 ; 92   |//Param4 = bottom
                            19469 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            19470 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            19471 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            19472 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            19473 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            19474 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            19475 ; 99   |
                            19476 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            19477 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            19478 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            19479 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            19480 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            19481 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            19482 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            19483 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            19484 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            19485 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            19486 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            19487 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            19488 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            19489 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            19490 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            19491 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            19492 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            19493 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            19494 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            19495 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            19496 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            19497 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            19498 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            19499 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            19500 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            19501 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            19502 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            19503 ; 127  |
                            19504 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            19505 ; 129  |
                            19506 ; 130  |#if defined(CLCD_16BIT)
                            19507 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            19508 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            19509 ; 133  |
                            19510 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            19511 ; 135  |#else 
                            19512 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            19513 ; 137  |#endif
                            19514 ; 138  |
                            19515 ; 139  |// If you change the LCD message ID's then you must
                            19516 ; 140  |// also change the jump table in lcdapi.asm
                            19517 ; 141  |
                            19518 ; 142  |// Character LCD Message IDs
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 327

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19519 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            19520 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            19521 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            19522 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            19523 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            19524 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            19525 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            19526 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            19527 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            19528 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            19529 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            19530 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            19531 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            19532 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            19533 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            19534 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            19535 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            19536 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            19537 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            19538 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            19539 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            19540 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            19541 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            19542 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            19543 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            19544 ; 168  |// also change the jump table in lcdapi.asm
                            19545 ; 169  |
                            19546 ; 170  |// Decoder Message IDs
                            19547 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            19548 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            19549 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            19550 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            19551 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            19552 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            19553 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            19554 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            19555 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            19556 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            19557 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            19558 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            19559 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            19560 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            19561 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            19562 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            19563 ; 187  |// If you change the Decoder message ID's, then you must
                            19564 ; 188  |// also change the jump table in decoder_overlay.asm
                            19565 ; 189  |// and in dec_adpcm_overlay.asm.
                            19566 ; 190  |
                            19567 ; 191  |// Encoder Message IDs
                            19568 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            19569 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            19570 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            19571 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            19572 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            19573 ; 197  |// If you change the Encoder message ID's, then you must
                            19574 ; 198  |// also change the jump table in all encoder overlay modules.
                            19575 ; 199  |
                            19576 ; 200  |// Parser Message IDs
                            19577 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            19578 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            19579 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            19580 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 328

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19581 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            19582 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            19583 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            19584 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            19585 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            19586 ; 210  |// If you change the Parser message ID's, then you must
                            19587 ; 211  |// also change the jump table in parser.asm
                            19588 ; 212  |
                            19589 ; 213  |// Button Message IDs
                            19590 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            19591 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            19592 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            19593 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            19594 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            19595 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            19596 ; 220  |
                            19597 ; 221  |// Mixer Message IDs
                            19598 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            19599 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            19600 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            19601 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            19602 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            19603 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            19604 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            19605 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            19606 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            19607 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            19608 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            19609 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            19610 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            19611 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            19612 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            19613 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            19614 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            19615 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            19616 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            19617 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            19618 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            19619 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            19620 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            19621 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            19622 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            19623 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            19624 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            19625 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            19626 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            19627 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            19628 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            19629 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            19630 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            19631 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            19632 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            19633 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            19634 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            19635 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            19636 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            19637 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            19638 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            19639 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            19640 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            19641 ; 265  |// If you change the mixer message ID's then you must
                            19642 ; 266  |// also change the jump table in mixer.asm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 329

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19643 ; 267  |#define MIXER_ON 0
                            19644 ; 268  |#define MIXER_OFF 1
                            19645 ; 269  |
                            19646 ; 270  |
                            19647 ; 271  |// System Message IDs
                            19648 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            19649 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            19650 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            19651 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            19652 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            19653 ; 277  |// If you change the system message ID's then you must
                            19654 ; 278  |// also change the jump table in systemapi.asm
                            19655 ; 279  |
                            19656 ; 280  |// Menu IDs
                            19657 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            19658 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            19659 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            19660 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            19661 ; 285  |//sub parameters for this message:
                            19662 ; 286  |#define RECORDER_START 0
                            19663 ; 287  |#define RECORDER_PAUSE 0x2000
                            19664 ; 288  |#define RECORDER_RESUME 0x4000
                            19665 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            19666 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            19667 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            19668 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            19669 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            19670 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            19671 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            19672 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            19673 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            19674 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            19675 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            19676 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            19677 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            19678 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            19679 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            19680 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            19681 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            19682 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            19683 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            19684 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            19685 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            19686 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            19687 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            19688 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            19689 ; 313  |
                            19690 ; 314  |// Note that other versions of this file have different msg equates.
                            19691 ; 315  |// If you change the system message ID's then you must
                            19692 ; 316  |// also change the jump table in all menu *.asm
                            19693 ; 317  |
                            19694 ; 318  |// LED Message IDs
                            19695 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            19696 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            19697 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            19698 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            19699 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            19700 ; 324  |// If you change the LeD message ID's then you must
                            19701 ; 325  |// also change the jump table in ledapi.asm
                            19702 ; 326  |
                            19703 ; 327  |#if (!defined(REMOVE_FM))
                            19704 ; 328  |// FM Tuner Message IDs
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 330

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19705 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            19706 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            19707 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            19708 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            19709 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            19710 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            19711 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            19712 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            19713 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            19714 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            19715 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            19716 ; 340  |//one parameter--the sensitivity in uV
                            19717 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            19718 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            19719 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            19720 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            19721 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            19722 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            19723 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            19724 ; 348  |#endif
                            19725 ; 349  |
                            19726 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            19727 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            19728 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            19729 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            19730 ; 354  |
                            19731 ; 355  |
                            19732 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            19733 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            19734 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            19735 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            19736 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            19737 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            19738 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            19739 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            19740 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            19741 ; 365  |
                            19742 ; 366  |#if (defined(USE_PLAYLIST3))
                            19743 ; 367  |// Music Library
                            19744 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            19745 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            19746 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            19747 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            19748 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            19749 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            19750 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            19751 ; 375  |
                            19752 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            19753 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            19754 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            19755 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            19756 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            19757 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            19758 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            19759 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            19760 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            19761 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            19762 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            19763 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            19764 ; 388  |
                            19765 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            19766 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 331

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19767 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            19768 ; 392  |
                            19769 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            19770 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            19771 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            19772 ; 396  |
                            19773 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            19774 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            19775 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            19776 ; 400  |
                            19777 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            19778 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            19779 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            19780 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            19781 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            19782 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            19783 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            19784 ; 408  |
                            19785 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            19786 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            19787 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            19788 ; 412  |
                            19789 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            19790 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            19791 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            19792 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            19793 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            19794 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            19795 ; 419  |
                            19796 ; 420  |#if defined(USE_PLAYLIST5)
                            19797 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            19798 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            19799 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            19800 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            19801 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            19802 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            19803 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            19804 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            19805 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            19806 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            19807 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            19808 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            19809 ; 433  |
                            19810 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            19811 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            19812 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            19813 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            19814 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            19815 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            19816 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            19817 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            19818 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            19819 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            19820 ; 444  |// Events
                            19821 ; 445  |// No event
                            19822 ; 446  |#define EVENT_NONE 0x000001   
                            19823 ; 447  |// A message has been posted
                            19824 ; 448  |#define EVENT_MESSAGE 0x000002   
                            19825 ; 449  |// Run if wait time elapsed
                            19826 ; 450  |#define EVENT_TIMER 0x000004   
                            19827 ; 451  |// Run if a button event occured
                            19828 ; 452  |#define EVENT_BUTTON 0x000008   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 332

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19829 ; 453  |// Run if a background event occured
                            19830 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            19831 ; 455  |// The executive should immediately repeat this module
                            19832 ; 456  |#define EVENT_REPEAT 0x000020   
                            19833 ; 457  |// Run the module's init routine
                            19834 ; 458  |#define EVENT_INIT 0x800000   
                            19835 ; 459  |
                            19836 ; 460  |#define EVENT_NONE_BITPOS 0
                            19837 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            19838 ; 462  |#define EVENT_TIMER_BITPOS 2
                            19839 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            19840 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            19841 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            19842 ; 466  |#define EVENT_INIT_BITPOS 23
                            19843 ; 467  |
                            19844 ; 468  |// Parser Message Buffers
                            19845 ; 469  |#define ParserPlayBit 0
                            19846 ; 470  |#define ButtonPressBit 1
                            19847 ; 471  |#define ParserRwndBit 1
                            19848 ; 472  |#define ParserFfwdBit 2
                            19849 ; 473  |
                            19850 ; 474  |//NextSong Message Parameters
                            19851 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            19852 ; 476  |#define NEXT_SONG 2             
                            19853 ; 477  |// ButtonPressBit1 cleared
                            19854 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            19855 ; 479  |// ButtonPressBit1 set
                            19856 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            19857 ; 481  |// NextSong + Ffwd
                            19858 ; 482  |#define NEXT_SONG_FFWD 4          
                            19859 ; 483  |
                            19860 ; 484  |//PrevSong Message Parameters
                            19861 ; 485  |// PrevSong + Stopped
                            19862 ; 486  |#define PREV_SONG 0          
                            19863 ; 487  |// PrevSong + Play
                            19864 ; 488  |#define PREV_SONG_PLAY 1          
                            19865 ; 489  |// PrevSong + Rwnd
                            19866 ; 490  |#define PREV_SONG_RWND 2          
                            19867 ; 491  |
                            19868 ; 492  |
                            19869 ; 493  |
                            19870 ; 494  |
                            19871 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            19872 ; 496  |
                            19873 ; 497  |
                            19874 
                            19876 
                            19877 ; 100  |#include "project.h"
                            19878 
                            19880 
                            19881 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            19882 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            19883 ; 3    |//  Filename: project.inc
                            19884 ; 4    |//  Description: 
                            19885 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            19886 ; 6    |
                            19887 ; 7    |#if (!defined(_PROJECT_INC))
                            19888 ; 8    |#define _PROJECT_INC 1
                            19889 ; 9    |
                            19890 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            19891 ; 11   |#include "hwequ.h"
                            19892 ; 12   |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 333

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19893 ; 13   |//include "regscodec.inc"
                            19894 ; 14   |#endif
                            19895 ; 15   |
                            19896 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            19897 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            19898 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            19899 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            19900 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            19901 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            19902 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            19903 ; 23   |
                            19904 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            19905 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            19906 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            19907 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            19908 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            19909 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            19910 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            19911 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            19912 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            19913 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            19914 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            19915 ; 35   |
                            19916 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            19917 ; 37   |// MEDIA DEFINITIONS
                            19918 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            19919 ; 39   |
                            19920 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            19921 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            19922 ; 42   |#if defined(NAND1)
                            19923 ; 43   |#define SM_INTERNAL_CHIPS 1
                            19924 ; 44   |#else 
                            19925 ; 45   |#if defined(NAND2)
                            19926 ; 46   |#define SM_INTERNAL_CHIPS 2
                            19927 ; 47   |#else 
                            19928 ; 48   |#if defined(NAND3)
                            19929 ; 49   |#define SM_INTERNAL_CHIPS 3
                            19930 ; 50   |#else 
                            19931 ; 51   |#if defined(NAND4)
                            19932 ; 52   |#define SM_INTERNAL_CHIPS 4
                            19933 ; 53   |#else 
                            19934 ; 54   |#define SM_INTERNAL_CHIPS 1
                            19935 ; 55   |#endif
                            19936 ; 56   |#endif
                            19937 ; 57   |#endif
                            19938 ; 58   |#endif
                            19939 ; 59   |
                            19940 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            19941 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            19942 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            19943 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 334

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19944 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            19945 ; 65   |//*** comment out if active high ****
                            19946 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            19947 ; 67   |
                            19948 ; 68   |#if defined(SMEDIA)
                            19949 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            19950 ; 70   |#define NUM_SM_EXTERNAL 1
                            19951 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19952 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            19953 ; 73   |#else 
                            19954 ; 74   |#if defined(MMC)
                            19955 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            19956 ; 76   |#define NUM_SM_EXTERNAL 0
                            19957 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            19958 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            19959 ; 79   |#else 
                            19960 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            19961 ; 81   |#define NUM_SM_EXTERNAL 0
                            19962 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19963 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            19964 ; 84   |#endif
                            19965 ; 85   |#endif
                            19966 ; 86   |
                            19967 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            19968 ; 88   |// Mass Storage Class definitions
                            19969 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            19970 ; 90   |// Set to 0 if Composite Device build is desired.    
                            19971 ; 91   |#define MULTI_LUN_BUILD 1   
                            19972 ; 92   |
                            19973 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            19974 ; 94   |//  SCSI
                            19975 ; 95   |#if (MULTI_LUN_BUILD==0)
                            19976 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19977 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            19978 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19979 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            19980 ; 100  |  #else
                            19981 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            19982 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19983 ; 103  |  #endif
                            19984 ; 104  |#else
                            19985 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            19986 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19987 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            19988 ; 108  |  #else
                            19989 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            19990 ; 110  |  #endif
                            19991 ; 111  |#endif
                            19992 ; 112  |
                            19993 ; 113  |
                            19994 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            19995 ; 115  |
                            19996 ; 116  |
                            19997 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            19998 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            19999 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            20000 ; 120  |#ifdef MMC
                            20001 ; 121  |#ifdef MTP_BUILD
                            20002 ; 122  |// --------------------
                            20003 ; 123  |// MTP and MMC
                            20004 ; 124  |// --------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 335

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20005 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            20006 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            20007 ; 127  |#else  // ifndef MTP_BUILD
                            20008 ; 128  |#ifdef STMP_BUILD_PLAYER
                            20009 ; 129  |// --------------------
                            20010 ; 130  |// Player and MMC
                            20011 ; 131  |// --------------------
                            20012 ; 132  |#else
                            20013 ; 133  |// --------------------
                            20014 ; 134  |// USBMSC and MMC
                            20015 ; 135  |// --------------------
                            20016 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            20017 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            20018 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            20019 ; 139  |#endif // ifdef MTP_BUILD
                            20020 ; 140  |#else  // ifndef MMC
                            20021 ; 141  |#ifdef MTP_BUILD
                            20022 ; 142  |// --------------------
                            20023 ; 143  |// MTP and NAND only
                            20024 ; 144  |// --------------------
                            20025 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            20026 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            20027 ; 147  |#else  // ifndef MTP_BUILD
                            20028 ; 148  |#ifdef STMP_BUILD_PLAYER
                            20029 ; 149  |// --------------------
                            20030 ; 150  |// Player and NAND only
                            20031 ; 151  |// --------------------
                            20032 ; 152  |#else
                            20033 ; 153  |// --------------------
                            20034 ; 154  |// USBMSC and NAND only
                            20035 ; 155  |// --------------------
                            20036 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            20037 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            20038 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            20039 ; 159  |#endif // ifdef MTP_BUILD
                            20040 ; 160  |#endif // ifdef MMC 
                            20041 ; 161  |
                            20042 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            20043 ; 163  |#if (defined(MTP_BUILD))
                            20044 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            20045 ; 165  |
                            20046 ; 166  |////!
                            20047 ; 167  |////! This varible holds the watchdog count for the store flush.
                            20048 ; 168  |////!
                            20049 ; 169  |///
                            20050 ; 170  |#include <types.h>
                            20051 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            20052 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            20053 ; 173  |#endif
                            20054 ; 174  |
                            20055 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            20056 ; 176  |// These are needed here for Mass Storage Class
                            20057 ; 177  |// Needs to be cleaned up
                            20058 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            20059 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            20060 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            20061 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            20062 ; 182  |
                            20063 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            20064 ; 184  |
                            20065 ; 185  |#endif
                            20066 ; 186  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 336

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20067 ; 187  |
                            20068 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            20069 ; 189  |// SmartMedia/NAND defs
                            20070 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20071 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            20072 ; 192  |
                            20073 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            20074 ; 194  |// Sysloadresources defs
                            20075 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20076 ; 196  |
                            20077 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            20078 ; 198  |// MMC defs
                            20079 ; 199  |#define MMC_MAX_PARTITIONS 1
                            20080 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            20081 ; 201  |
                            20082 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            20083 ; 203  |// SPI defs
                            20084 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            20085 ; 205  |
                            20086 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            20087 ; 207  |// Global media defs
                            20088 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            20089 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            20090 ; 210  |
                            20091 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            20092 ; 212  |// DO NOT CHANGE THESE!!!
                            20093 ; 213  |#define SM_MAX_PARTITIONS 4
                            20094 ; 214  |#define MAX_HANDLES 2
                            20095 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            20096 ; 216  |
                            20097 ; 217  |
                            20098 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            20099 ; 219  |// Battery LRADC Values 
                            20100 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            20101 ; 221  |// brownout trip point in mV (moved by RS)
                            20102 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            20103 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            20104 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            20105 ; 225  |//     audio recording to media.
                            20106 ; 226  |#define BATT_SAFETY_MARGIN 10
                            20107 ; 227  |
                            20108 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            20109 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            20110 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            20111 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            20112 ; 232  |
                            20113 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            20114 ; 234  |
                            20115 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            20116 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            20117 ; 237  |#if (!defined(CLCD))
                            20118 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            20119 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            20120 ; 240  |#else 
                            20121 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            20122 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            20123 ; 243  |#endif
                            20124 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 337

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20125 ; 245  |
                            20126 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            20127 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            20128 ; 248  |// See mp3 encoder overlay.
                            20129 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            20130 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            20131 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            20132 ; 252  |
                            20133 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            20134 ; 254  |// Voice recording filenames
                            20135 ; 255  |// number of digits in filename Vxxx.wav
                            20136 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            20137 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            20138 ; 258  |
                            20139 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            20140 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            20141 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            20142 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            20143 ; 263  |#if defined(DEVICE_3500)
                            20144 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            20145 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            20146 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            20147 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            20148 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20149 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            20150 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            20151 ; 271  |
                            20152 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            20153 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            20154 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            20155 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            20156 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            20157 ; 277  |
                            20158 ; 278  |#else 
                            20159 ; 279  |// STMP3410
                            20160 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            20161 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20162 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            20163 ; 283  |#endif
                            20164 ; 284  |
                            20165 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            20166 ; 286  |// Number of available soft timers
                            20167 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            20168 ; 288  |#if defined(SYNC_LYRICS)
                            20169 ; 289  |#define SOFT_TIMERS 10
                            20170 ; 290  |#else 
                            20171 ; 291  |#if defined(JPEG_DECODER)
                            20172 ; 292  |#define SOFT_TIMERS 10
                            20173 ; 293  |#else 
                            20174 ; 294  |#define SOFT_TIMERS 9
                            20175 ; 295  |#endif
                            20176 ; 296  |#endif
                            20177 ; 297  |
                            20178 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            20179 ; 299  |//  sizes
                            20180 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            20181 ; 301  |#if defined(MMC)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 338

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20182 ; 302  |#if defined(USE_PLAYLIST5)
                            20183 ; 303  |#define MENU_STACK_SIZE 1500
                            20184 ; 304  |#else 
                            20185 ; 305  |#define MENU_STACK_SIZE 1250
                            20186 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            20187 ; 307  |#else 
                            20188 ; 308  |#if defined(USE_PLAYLIST5)
                            20189 ; 309  |#define MENU_STACK_SIZE 1500
                            20190 ; 310  |#else 
                            20191 ; 311  |#define MENU_STACK_SIZE 1250
                            20192 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            20193 ; 313  |#endif //if @def('MMC')
                            20194 ; 314  |
                            20195 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            20196 ; 316  |// 
                            20197 ; 317  |#define STACK_L1_SIZE 750
                            20198 ; 318  |#define STACK_L2_SIZE 100
                            20199 ; 319  |#define STACK_L3_SIZE 160
                            20200 ; 320  |
                            20201 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            20202 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            20203 ; 323  |// is ok with switching code.
                            20204 ; 324  |#if defined(MTP_BUILD)
                            20205 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            20206 ; 326  |#endif
                            20207 ; 327  |
                            20208 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            20209 ; 329  |// maximum number of nested funclets 
                            20210 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            20211 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            20212 ; 332  |
                            20213 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            20214 ; 334  |//    LCD DEFINITIONS
                            20215 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            20216 ; 336  |
                            20217 ; 337  |#define SPACE_CHAR 0x000020          
                            20218 ; 338  |#define ZERO_CHAR 0x000030
                            20219 ; 339  |#define COLON_CHAR 0x00003A
                            20220 ; 340  |#define PERIOD_CHAR 0x00002E
                            20221 ; 341  |
                            20222 ; 342  |#if (defined(S6B33B0A_LCD))
                            20223 ; 343  |#define LCD_X_SIZE 128
                            20224 ; 344  |#define LCD_Y_SIZE 159
                            20225 ; 345  |#endif
                            20226 ; 346  |
                            20227 ; 347  |#if (defined(SED15XX_LCD))
                            20228 ; 348  |#define LCD_X_SIZE 128
                            20229 ; 349  |#define LCD_Y_SIZE 64
                            20230 ; 350  |#endif
                            20231 ; 351  |
                            20232 ; 352  |
                            20233 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            20234 ; 354  |//   Details on Customizing Contrast
                            20235 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            20236 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            20237 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            20238 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            20239 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            20240 ; 360  |//   unless the ezact sequence is remembered.
                            20241 ; 361  |//   To find out what range your player supports: 
                            20242 ; 362  |//   change these equs to full range or comment out (full range is default)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 339

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20243 ; 363  |//;;;;;;
                            20244 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            20245 ; 365  |// recommended calibration using player -- uncomment 
                            20246 ; 366  |//;;;;;;
                            20247 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            20248 ; 368  |////////////////////////////
                            20249 ; 369  |#if (defined(DEMO_HW))
                            20250 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            20251 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            20252 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            20253 ; 373  |#else 
                            20254 ; 374  |
                            20255 ; 375  |#if (defined(S6B33B0A_LCD))
                            20256 ; 376  |#define LCD_MAX_CONTRAST 210
                            20257 ; 377  |#define LCD_MIN_CONTRAST 160    
                            20258 ; 378  |#endif
                            20259 ; 379  |
                            20260 ; 380  |#if (defined(SED15XX_LCD))
                            20261 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            20262 ; 382  |// Engineering board regs support range [17-37].
                            20263 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            20264 ; 384  |//   One default contrast range [24-42] works for both.
                            20265 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            20266 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            20267 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            20268 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            20269 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            20270 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            20271 ; 391  |
                            20272 ; 392  |#if (defined(NEWSHINGYIH))
                            20273 ; 393  |#define LCD_MAX_CONTRAST 250
                            20274 ; 394  |#define LCD_MIN_CONTRAST 0
                            20275 ; 395  |#else 
                            20276 ; 396  |//-----
                            20277 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            20278 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            20279 ; 399  |#define LCD_MAX_CONTRAST 250
                            20280 ; 400  |#define LCD_MIN_CONTRAST 0
                            20281 ; 401  |
                            20282 ; 402  |//=====
                            20283 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            20284 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            20285 ; 405  |//LCD_MAX_CONTRAST equ 42
                            20286 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            20287 ; 407  |
                            20288 ; 408  |#endif
                            20289 ; 409  |#endif
                            20290 ; 410  |
                            20291 ; 411  |#endif
                            20292 ; 412  |
                            20293 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            20294 ; 414  |// The default value of the lcd contrast in % of range
                            20295 ; 415  |//   the default value is used when no settings.dat is available
                            20296 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            20297 ; 417  |
                            20298 ; 418  |#if (defined(S6B33B0A_LCD))
                            20299 ; 419  |// 60% of range is default value
                            20300 ; 420  |#define DEFAULT_CONTRAST 50 
                            20301 ; 421  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 340

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20302 ; 422  |
                            20303 ; 423  |#if (defined(SED15XX_LCD))
                            20304 ; 424  |// % of range is default value (was 60%)
                            20305 ; 425  |#define DEFAULT_CONTRAST 50 
                            20306 ; 426  |#endif
                            20307 ; 427  |
                            20308 ; 428  |
                            20309 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            20310 ; 430  |// make lower when doing calibration
                            20311 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            20312 ; 432  |
                            20313 ; 433  |
                            20314 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            20315 ; 435  |// For FFWD and RWND
                            20316 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            20317 ; 437  |#define SECONDS_TO_SKIP 1
                            20318 ; 438  |#define SECONDS_TO_SKIP1 3
                            20319 ; 439  |#define SECONDS_TO_SKIP2 6
                            20320 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            20321 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            20322 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20323 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            20324 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20325 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            20326 ; 446  |
                            20327 ; 447  |// For audible FFW/RWD
                            20328 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            20329 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            20330 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            20331 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            20332 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20333 ; 453  |#define LEVEL1_BOUNDARY 17 
                            20334 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20335 ; 455  |#define LEVEL2_BOUNDARY 33 
                            20336 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20337 ; 457  |#define LEVEL3_BOUNDARY 50 
                            20338 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            20339 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            20340 ; 460  |// Short Song Time, songs too short to play.
                            20341 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            20342 ; 462  |
                            20343 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            20344 ; 464  |// MP3 Sync Values
                            20345 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            20346 ; 466  |// # bytes to look for sync before marking it bad
                            20347 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            20348 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            20349 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            20350 ; 470  |// once we have sync'd, the isr should be called this frequently
                            20351 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            20352 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            20353 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            20354 ; 474  |
                            20355 ; 475  |
                            20356 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            20357 ; 477  |//// Multi-Stage Volume Control Definitions
                            20358 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            20359 ; 479  |//// Use Multi-Stage Volume
                            20360 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            20361 ; 481  |
                            20362 ; 482  |//// Master Volume definitions
                            20363 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 341

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20364 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            20365 ; 485  |
                            20366 ; 486  |//// DAC-Mode definitions
                            20367 ; 487  |//// Adjusts 0dB point
                            20368 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            20369 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            20370 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            20371 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            20372 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            20373 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            20374 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            20375 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            20376 ; 496  |
                            20377 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            20378 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            20379 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            20380 ; 500  |
                            20381 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            20382 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            20383 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            20384 ; 504  |
                            20385 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            20386 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            20387 ; 507  |
                            20388 ; 508  |
                            20389 ; 509  |//// Line In definitions (used for Line-In 1)
                            20390 ; 510  |//// 0dB point of the Line In
                            20391 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            20392 ; 512  |//// Minimum volume of Line In
                            20393 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            20394 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            20395 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            20396 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            20397 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            20398 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            20399 ; 519  |
                            20400 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            20401 ; 521  |//// 0dB point of the Line In
                            20402 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            20403 ; 523  |//// Minimum volume of Line In
                            20404 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            20405 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            20406 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            20407 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            20408 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            20409 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            20410 ; 530  |
                            20411 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            20412 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            20413 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            20414 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            20415 ; 535  |
                            20416 ; 536  |#if !defined(STMP_BUILD_PLAYER)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 342

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20417 ; 537  |////
                            20418 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            20419 ; 539  |////
                            20420 ; 540  |///
                            20421 ; 541  |#include <types.h>
                            20422 ; 542  |extern volatile WORD g_wActivityState;
                            20423 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            20424 ; 544  |
                            20425 ; 545  |void _reentrant Init5VSense(void);
                            20426 ; 546  |void _reentrant ServiceDCDC(void);
                            20427 ; 547  |
                            20428 ; 548  |////////////////////////////////////////////////////////////////////////////
                            20429 ; 549  |//// JPEG Thumbnail Mode Setting
                            20430 ; 550  |//// number of column in thumbnail mode
                            20431 ; 551  |#define THUMBNAIL_X 2           
                            20432 ; 552  |//// number of row in  thumbnail mode
                            20433 ; 553  |#define THUMBNAIL_Y 2           
                            20434 ; 554  |//// thumbnail boundary offset x
                            20435 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            20436 ; 556  |//// thumbnail boundary offset y
                            20437 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            20438 ; 558  |
                            20439 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            20440 ; 560  |
                            20441 
                            20443 
                            20444 ; 101  |
                            20445 ; 102  |/*========================================================================================
                                  ==========
                            20446 ; 103  |                                             CONSTANTS
                            20447 ; 104  |==========================================================================================
                                  ========*/
                            20448 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20449 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20450 ; 107  |Artistname                              1:0
                            20451 ; 108  |Albumname                               3:2
                            20452 ; 109  |Genrename                               5:4
                            20453 ; 110  |Songname                                7:6
                            20454 ; 111  |----------------------------------------------------------
                            20455 ; 112  |    Value (2 bits)                      Meanings
                            20456 ; 113  |    0                                   RAW and All ASCII
                            20457 ; 114  |    1                                   Uni-code
                            20458 ; 115  |    2                                   Mixed, non-unicode
                            20459 ; 116  |
                            20460 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20461 ; 118  |*/
                            20462 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20463 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20464 ; 121  |#define BITMASK_GENRE   (0x30)
                            20465 ; 122  |#define BITMASK_SONG    (0xC0)
                            20466 ; 123  |
                            20467 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20468 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20469 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20470 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20471 ; 128  |
                            20472 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20473 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20474 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20475 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20476 ; 133  |
                            20477 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 343

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20478 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20479 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20480 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20481 ; 138  |
                            20482 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20483 ; 140  |
                            20484 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            20485 ; 142  |
                            20486 ; 143  |#define INDEX_EOF       0xFFF
                            20487 ; 144  |#ifdef _FOLDER_BROWSE_
                            20488 ; 145  |#define INDEX_ROOT  0xffe
                            20489 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20490 ; 147  |#endif  // _FOLDER_BROWSE_
                            20491 ; 148  |
                            20492 ; 149  |/* Constant for item_type */
                            20493 ; 150  |#define         ITEM_ARTIST                     0
                            20494 ; 151  |#define         ITEM_ALBUM                      1
                            20495 ; 152  |#define         ITEM_GENRE                      2
                            20496 ; 153  |#define         ITEM_TRACK                      3
                            20497 ; 154  |#define         ITEM_YEAR                       4
                            20498 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20499 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20500 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20501 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20502 ; 159  |#ifdef _NEWMUSIC_
                            20503 ; 160  |#define         ITEM_1DAY                       10
                            20504 ; 161  |#define         ITEM_1WEEK                      11
                            20505 ; 162  |#define         ITEM_1MONTH                     12
                            20506 ; 163  |#endif
                            20507 ; 164  |#ifdef _AUDIBLE_
                            20508 ; 165  |#define         ITEM_AUDIBLE            13
                            20509 ; 166  |#endif
                            20510 ; 167  |#define         ITEM_ON_THE_GO          14
                            20511 ; 168  |
                            20512 ; 169  |#define         ITEM_VOICE                      15
                            20513 ; 170  |#define         ITEM_FMREC                      16
                            20514 ; 171  |#define         ITEM_PHOTO                      17
                            20515 ; 172  |#ifdef _FOLDER_BROWSE_
                            20516 ; 173  |#define         ITEM_INTERNAL           18
                            20517 ; 174  |#define         ITEM_EXTERNAL       19
                            20518 ; 175  |#endif  // _FOLDER_BROWSE_
                            20519 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20520 ; 177  |
                            20521 ; 178  |/*
                            20522 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            20523 ; 180  |option input.
                            20524 ; 181  |*/
                            20525 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            20526 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            20527 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            20528 ; 185  |#ifdef _FOLDER_BROWSE_
                            20529 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            20530 ; 187  |#endif  // _FOLDER_BROWSE_
                            20531 ; 188  |
                            20532 ; 189  |/* Constant for key action */
                            20533 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            20534 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            20535 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 344

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20536 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            20537 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            20538 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            20539 ; 196  |
                            20540 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            20541 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            20542 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            20543 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            20544 ; 201  |
                            20545 ; 202  |#define         NO_SD                                   0
                            20546 ; 203  |#define         HAS_SD                                  1
                            20547 ; 204  |
                            20548 ; 205  |#define         PLAY_NORMAL                             0
                            20549 ; 206  |#define         PLAY_SHUFFLE                    1
                            20550 ; 207  |
                            20551 ; 208  |#define     PLAY_REPEAT_OFF         0
                            20552 ; 209  |#define     PLAY_REPEAT_ON          1
                            20553 ; 210  |
                            20554 ; 211  |#define     PLAY_SELECT_FLASH       0
                            20555 ; 212  |#define     PLAY_SELECT_SD          1
                            20556 ; 213  |
                            20557 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            20558 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            20559 ; 216  |
                            20560 ; 217  |#define         ON_THE_GO_EXIST                 0
                            20561 ; 218  |#define         ON_THE_GO_FULL                  1
                            20562 ; 219  |#define         ON_THE_GO_FREE                  2
                            20563 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            20564 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            20565 ; 222  |
                            20566 ; 223  |#define         REC_VOICE_TYPE                  0
                            20567 ; 224  |#define         REC_FMREC_TYPE                  1
                            20568 ; 225  |#define         REC_PHOTO_TYPE                  2
                            20569 ; 226  |#define         VOICE_FILE_ADD                  0
                            20570 ; 227  |#define         VOICE_FILE_DEL                  1
                            20571 ; 228  |
                            20572 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            20573 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            20574 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            20575 ; 232  |flash or external SD card */
                            20576 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            20577 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            20578 ; 235  |#else
                            20579 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            20580 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            20581 ; 238  |
                            20582 ; 239  |/* number of byte in one DSP word */
                            20583 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            20584 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            20585 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            20586 ; 243  |are 10 level directory structure */
                            20587 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20588 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20589 ; 246  |
                            20590 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            20591 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            20592 ; 249  |/* number of songs in each new music list */
                            20593 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            20594 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            20595 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 345

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20596 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            20597 ; 254  |/* number of songs in the on-the-fly list */
                            20598 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            20599 ; 256  |/* number of files audible list */
                            20600 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            20601 ; 258  |
                            20602 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            20603 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20604 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            20605 ; 262  |
                            20606 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20607 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20608 ; 265  |#ifdef _FOLDER_BROWSE_
                            20609 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            20610 ; 267  |#else
                            20611 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            20612 ; 269  |#endif  // _FOLDER_BROWSE_
                            20613 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20614 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            20615 ; 272  |
                            20616 ; 273  |#ifndef _MAX_DIR_DEPTH
                            20617 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            20618 ; 275  |#endif  // _MAX_DIR_DEPTH
                            20619 ; 276  |
                            20620 ; 277  |/*========================================================================================
                                  ==========*/
                            20621 ; 278  |
                            20622 ; 279  |
                            20623 ; 280  |/*========================================================================================
                                  ==========
                            20624 ; 281  |                                               MACROS
                            20625 ; 282  |==========================================================================================
                                  ========*/
                            20626 ; 283  |
                            20627 ; 284  |/*========================================================================================
                                  ==========
                            20628 ; 285  |                                               ENUMS
                            20629 ; 286  |==========================================================================================
                                  ========*/
                            20630 ; 287  |#define NUM_OF_MEDIA                            (2)
                            20631 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            20632 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            20633 ; 290  |/*========================================================================================
                                  ==========
                            20634 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            20635 ; 292  |==========================================================================================
                                  ========*/
                            20636 ; 293  |
                            20637 ; 294  |typedef char    int8;
                            20638 ; 295  |typedef short   int16;
                            20639 ; 296  |typedef int     int24;
                            20640 ; 297  |typedef long    int32;
                            20641 ; 298  |
                            20642 ; 299  |typedef int     intx;
                            20643 ; 300  |
                            20644 ; 301  |typedef unsigned char   uint8;
                            20645 ; 302  |typedef unsigned short  uint16;
                            20646 ; 303  |typedef unsigned int    uint24;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 346

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20647 ; 304  |typedef unsigned long   uint32;
                            20648 
                            20652 
                            20653 ; 305  |
                            20654 ; 306  |/*
                            20655 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            20656 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            20657 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            20658 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            20659 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            20660 ; 312  |*/
                            20661 ; 313  |/*
                            20662 ; 314  |path_name[] _must_have_data_:
                            20663 ; 315  |path_name[] = (Max. 120 Characters);
                            20664 ; 316  |year range:
                            20665 ; 317  |year = 0x000000-0xFFFFFF;
                            20666 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            20667 ; 319  |Unknown track number:
                            20668 ; 320  |track_number = 0x7FFFFF;
                            20669 ; 321  |unicode refer to above #define BITMASK_*
                            20670 ; 322  |*/
                            20671 ; 323  |/*
                            20672 ; 324  |Interface of UI and Music Library
                            20673 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            20674 ; 326  |
                            20675 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            20676 ; 328  |
                            20677 ; 329  |3) UI to Music Library variable passing length definition:
                            20678 ; 330  |        All ASCII Characters:
                            20679 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            20680 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            20681 ; 333  |        Unicode Characters:
                            20682 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            20683 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            20684 ; 336  |
                            20685 ; 337  |4) UI input data to Music Library in two formats.
                            20686 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            20687 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            20688 ; 340  |
                            20689 ; 341  |5) UI calling function:
                            20690 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            20691 ; 343  |        int16 option definition:
                            20692 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            20693 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            20694 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            20695 ; 347  |
                            20696 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            20697 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            20698 ; 350  |
                            20699 ; 351  |6) Modification Date:
                            20700 ; 352  |        uint24 g_file_time:
                            20701 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            20702 ; 354  |*/
                            20703 ; 355  |
                            20704 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            20705 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            20706 ; 358  |typedef struct _ram_song_info {
                            20707 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20708 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20709 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 347

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20710 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20711 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20712 ; 364  |    uint32 g_songFastKey;
                            20713 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20714 ; 366  |        uint24 year;
                            20715 ; 367  |        uint24 track_number;
                            20716 ; 368  |        uint8 unicode;
                            20717 ; 369  |} RAM_SONG_INFO_T;
                            20718 ; 370  |
                            20719 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            20720 ; 372  |typedef struct _flash_group_name {
                            20721 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20722 ; 374  |        uint8 unicode;
                            20723 ; 375  |} FLASH_GROUP_NAME_T;
                            20724 ; 376  |
                            20725 ; 377  |// struct to store directories information passed from UI
                            20726 ; 378  |#ifdef _FOLDER_BROWSE_
                            20727 ; 379  |typedef struct _ml_DirInfo {
                            20728 ; 380  |        uint24  u8Unicode : 8;
                            20729 ; 381  |        uint24  u12DirDepth : 12;
                            20730 ; 382  |        uint24  u4Added : 4;            
                            20731 ; 383  |        INT     iDirRecord;
                            20732 ; 384  |        DWORD   dwFastKey;
                            20733 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20734 ; 386  |} ML_DIRINFO_T;
                            20735 ; 387  |#endif  // _FOLDER_BROWSE_
                            20736 ; 388  |
                            20737 ; 389  |/*========================================================================================
                                  ==========
                            20738 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            20739 ; 391  |==========================================================================================
                                  ========*/
                            20740 ; 392  |extern uint24   IsPlayOnTheGo;
                            20741 
                            20747 
                            20748 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            20749 ; 394  |extern uint24   merge_id_list_flash[];
                            20750 ; 395  |extern uint24   merge_id_list_sd[];
                            20751 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            20752 ; 397  |#ifdef _FOLDER_BROWSE_
                            20753 
                            20766 
                            20767 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            20768 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20769 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            20770 ; 401  |#endif  // _FOLDER_BROWSE_
                            20771 ; 402  |extern INT _X    *sec_temp_buf_X;
                            20772 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            20773 ; 404  |
                            20774 ; 405  |/*========================================================================================
                                  ==========
                            20775 ; 406  |                                        FUNCTION PROTOTYPES
                            20776 ; 407  |==========================================================================================
                                  ========*/
                            20777 ; 408  |
                            20778 ; 409  |///////////////////////////////////////////////////////////////////////
                            20779 ; 410  |//! \brief
                            20780 ; 411  |//!
                            20781 ; 412  |//! \fntype Function
                            20782 ; 413  |//!
                            20783 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 348

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20784 ; 415  |//! Call only once before inserting items. Call once for each media.
                            20785 ; 416  |//!
                            20786 ; 417  |//! \param[in]  none
                            20787 ; 418  |//!
                            20788 ; 419  |//! \return
                            20789 ; 420  |//!
                            20790 ; 421  |///////////////////////////////////////////////////////////////////////
                            20791 ; 422  |void ML_InitLibraryParameter(void);
                            20792 ; 423  |
                            20793 ; 424  |///////////////////////////////////////////////////////////////////////
                            20794 ; 425  |//! \brief
                            20795 ; 426  |//!
                            20796 ; 427  |//! \fntype Function
                            20797 ; 428  |//!
                            20798 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            20799 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            20800 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            20801 ; 432  |//! the song information is recorded in music library.
                            20802 ; 433  |//!
                            20803 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20804 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            20805 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            20806 ; 437  |//!
                            20807 ; 438  |//! \return
                            20808 ; 439  |//!
                            20809 ; 440  |///////////////////////////////////////////////////////////////////////
                            20810 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20811 
                            20825 
                            20826 ; 442  |
                            20827 ; 443  |///////////////////////////////////////////////////////////////////////
                            20828 ; 444  |//! \brief
                            20829 ; 445  |//!
                            20830 ; 446  |//! \fntype Function
                            20831 ; 447  |//!
                            20832 ; 448  |//! \param[in]
                            20833 ; 449  |//!
                            20834 ; 450  |//! \return
                            20835 ; 451  |//!
                            20836 ; 452  |///////////////////////////////////////////////////////////////////////
                            20837 ; 453  |#ifdef _FOLDER_BROWSE_
                            20838 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            20839 ; 455  |#endif  // _FOLDER_BROWSE_
                            20840 ; 456  |
                            20841 ; 457  |///////////////////////////////////////////////////////////////////////
                            20842 ; 458  |//! \brief
                            20843 ; 459  |//!
                            20844 ; 460  |//! \fntype Function
                            20845 ; 461  |//!
                            20846 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            20847 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            20848 ; 464  |//! music library for that particular media.
                            20849 ; 465  |//!
                            20850 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20851 ; 467  |//!
                            20852 ; 468  |//! \return
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 349

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20853 ; 469  |//!
                            20854 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            20855 ; 471  |//!         function.
                            20856 ; 472  |///////////////////////////////////////////////////////////////////////
                            20857 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            20858 ; 474  |
                            20859 ; 475  |///////////////////////////////////////////////////////////////////////
                            20860 ; 476  |//! \brief
                            20861 ; 477  |//!
                            20862 ; 478  |//! \fntype Function
                            20863 ; 479  |//!
                            20864 ; 480  |//! \param[in]
                            20865 ; 481  |//!
                            20866 ; 482  |//! \return
                            20867 ; 483  |//!
                            20868 ; 484  |///////////////////////////////////////////////////////////////////////
                            20869 ; 485  |#ifdef _NEWMUSIC_
                            20870 ; 486  |void ML_UpdateNewMusic(void);
                            20871 ; 487  |#endif
                            20872 ; 488  |
                            20873 ; 489  |///////////////////////////////////////////////////////////////////////
                            20874 ; 490  |//! \brief
                            20875 ; 491  |//!
                            20876 ; 492  |//! \fntype Function
                            20877 ; 493  |//!
                            20878 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            20879 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            20880 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            20881 ; 497  |//!
                            20882 ; 498  |//! \param[in]  none
                            20883 ; 499  |//!
                            20884 ; 500  |//! \return
                            20885 ; 501  |//!
                            20886 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20887 ; 503  |//!         must be called before calling any other music library functions.
                            20888 ; 504  |///////////////////////////////////////////////////////////////////////
                            20889 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            20890 ; 506  |
                            20891 ; 507  |///////////////////////////////////////////////////////////////////////
                            20892 ; 508  |//! \brief
                            20893 ; 509  |//!
                            20894 ; 510  |//! \fntype Function
                            20895 ; 511  |//!
                            20896 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            20897 ; 513  |//! library operation.
                            20898 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            20899 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            20900 ; 516  |//! music.sec file do not exist.
                            20901 ; 517  |//!
                            20902 ; 518  |//! \param[in]  none
                            20903 ; 519  |//!
                            20904 ; 520  |//! \return
                            20905 ; 521  |//!
                            20906 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20907 ; 523  |//!         must be called before calling any other music library functions.
                            20908 ; 524  |///////////////////////////////////////////////////////////////////////
                            20909 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            20910 ; 526  |
                            20911 ; 527  |///////////////////////////////////////////////////////////////////////
                            20912 ; 528  |//! \brief
                            20913 ; 529  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 350

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20914 ; 530  |//! \fntype Function
                            20915 ; 531  |//!
                            20916 ; 532  |//! Preload the list, prepare for renew.
                            20917 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            20918 ; 534  |//! structure in RAM.
                            20919 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            20920 ; 536  |//! in RAM.
                            20921 ; 537  |//!
                            20922 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            20923 ; 539  |//!
                            20924 ; 540  |//! \return
                            20925 ; 541  |//!
                            20926 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            20927 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            20928 ; 544  |///////////////////////////////////////////////////////////////////////
                            20929 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            20930 ; 546  |
                            20931 ; 547  |///////////////////////////////////////////////////////////////////////
                            20932 ; 548  |//! \brief
                            20933 ; 549  |//!
                            20934 ; 550  |//! \fntype Function
                            20935 ; 551  |//!
                            20936 ; 552  |//! Save the list to flash memory.
                            20937 ; 553  |//!
                            20938 ; 554  |//! \param[in]
                            20939 ; 555  |//!
                            20940 ; 556  |//! \return
                            20941 ; 557  |//!
                            20942 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            20943 ; 559  |//!         changed by the user.
                            20944 ; 560  |///////////////////////////////////////////////////////////////////////
                            20945 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            20946 ; 562  |
                            20947 ; 563  |///////////////////////////////////////////////////////////////////////
                            20948 ; 564  |//! \brief
                            20949 ; 565  |//!
                            20950 ; 566  |//! \fntype Function
                            20951 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            20952 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            20953 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            20954 ; 570  |//! Otherwise the song is deleted.
                            20955 ; 571  |//!
                            20956 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20957 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            20958 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            20959 ; 575  |//!
                            20960 ; 576  |//! \return
                            20961 ; 577  |//!
                            20962 ; 578  |///////////////////////////////////////////////////////////////////////
                            20963 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            20964 ; 580  |
                            20965 ; 581  |///////////////////////////////////////////////////////////////////////
                            20966 ; 582  |//! \brief
                            20967 ; 583  |//!
                            20968 ; 584  |//! \fntype Function
                            20969 ; 585  |//!
                            20970 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            20971 ; 587  |//! in the ML_UpdateOnTheGo().
                            20972 ; 588  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 351

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20973 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20974 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            20975 ; 591  |//!
                            20976 ; 592  |//! \return
                            20977 ; 593  |//!
                            20978 ; 594  |///////////////////////////////////////////////////////////////////////
                            20979 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            20980 ; 596  |
                            20981 ; 597  |///////////////////////////////////////////////////////////////////////
                            20982 ; 598  |//! \brief
                            20983 ; 599  |//!
                            20984 ; 600  |//! \fntype Function
                            20985 ; 601  |//!
                            20986 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            20987 ; 603  |//!
                            20988 ; 604  |//! \param[in]  none
                            20989 ; 605  |//!
                            20990 ; 606  |//! \return
                            20991 ; 607  |//!
                            20992 ; 608  |///////////////////////////////////////////////////////////////////////
                            20993 ; 609  |void ML_UpdateOnTheGo(void);
                            20994 ; 610  |
                            20995 ; 611  |///////////////////////////////////////////////////////////////////////
                            20996 ; 612  |//! \brief
                            20997 ; 613  |//!
                            20998 ; 614  |//! \fntype Function
                            20999 ; 615  |//!
                            21000 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            21001 ; 617  |//! Call only once before inserting items. Call once for each media.
                            21002 ; 618  |//!
                            21003 ; 619  |//! \param[in]  none
                            21004 ; 620  |//!
                            21005 ; 621  |//! \return
                            21006 ; 622  |//!
                            21007 ; 623  |///////////////////////////////////////////////////////////////////////
                            21008 ; 624  |void ML_InitVoiceParameter(void);
                            21009 ; 625  |
                            21010 ; 626  |///////////////////////////////////////////////////////////////////////
                            21011 ; 627  |//! \brief
                            21012 ; 628  |//!
                            21013 ; 629  |//! \fntype Function
                            21014 ; 630  |//!
                            21015 ; 631  |//! \param[in]
                            21016 ; 632  |//!
                            21017 ; 633  |//! \return
                            21018 ; 634  |//!
                            21019 ; 635  |///////////////////////////////////////////////////////////////////////
                            21020 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            21021 ; 637  |
                            21022 ; 638  |///////////////////////////////////////////////////////////////////////
                            21023 ; 639  |//! \brief
                            21024 ; 640  |//!
                            21025 ; 641  |//! \fntype Function
                            21026 ; 642  |//!
                            21027 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            21028 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            21029 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            21030 ; 646  |//!
                            21031 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 352

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21032 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            21033 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            21034 ; 650  |//!
                            21035 ; 651  |//! \return
                            21036 ; 652  |//!
                            21037 ; 653  |///////////////////////////////////////////////////////////////////////
                            21038 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            21039 ; 655  |
                            21040 ; 656  |///////////////////////////////////////////////////////////////////////
                            21041 ; 657  |//! \brief
                            21042 ; 658  |//!
                            21043 ; 659  |//! \fntype Function
                            21044 ; 660  |//!
                            21045 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            21046 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            21047 ; 663  |//! of music library for that particular media.
                            21048 ; 664  |//!
                            21049 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21050 ; 666  |//!
                            21051 ; 667  |//! \return
                            21052 ; 668  |//!
                            21053 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            21054 ; 670  |//!         function.
                            21055 ; 671  |///////////////////////////////////////////////////////////////////////
                            21056 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            21057 ; 673  |
                            21058 ; 674  |///////////////////////////////////////////////////////////////////////
                            21059 ; 675  |//! \brief
                            21060 ; 676  |//!
                            21061 ; 677  |//! \fntype Function
                            21062 ; 678  |//!
                            21063 ; 679  |//! Called by UI, the merge the music library tables album,
                            21064 ; 680  |//! artist, genre, song and year.
                            21065 ; 681  |//!
                            21066 ; 682  |//! \param[in]  none
                            21067 ; 683  |//!
                            21068 ; 684  |//! \return
                            21069 ; 685  |//!
                            21070 ; 686  |///////////////////////////////////////////////////////////////////////
                            21071 ; 687  |void ML_MergeLibraryTables(void);
                            21072 ; 688  |
                            21073 ; 689  |///////////////////////////////////////////////////////////////////////
                            21074 ; 690  |//! \brief
                            21075 ; 691  |//!
                            21076 ; 692  |//! \fntype Function
                            21077 ; 693  |//!
                            21078 ; 694  |//! Called by UI, the merge the music library tables album,
                            21079 ; 695  |//! artist, genre, song and year.
                            21080 ; 696  |//!
                            21081 ; 697  |//! \param[in]  none
                            21082 ; 698  |//!
                            21083 ; 699  |//! \return
                            21084 ; 700  |//!
                            21085 ; 701  |///////////////////////////////////////////////////////////////////////
                            21086 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21087 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21088 
                            21090 
                            21091 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            21092 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 353

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21093 ; 706  |
                            21094 ; 707  |///////////////////////////////////////////////////////////////////////
                            21095 ; 708  |//! \brief
                            21096 ; 709  |//!
                            21097 ; 710  |//! \fntype Function
                            21098 ; 711  |//!
                            21099 ; 712  |//! \param[in]
                            21100 ; 713  |//!
                            21101 ; 714  |//! \return
                            21102 ; 715  |//!
                            21103 ; 716  |///////////////////////////////////////////////////////////////////////
                            21104 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            21105 ; 718  |
                            21106 ; 719  |/*========================================================================================
                                  ========*/
                            21107 ; 720  |
                            21108 ; 721  |// Siukoon 2005-02-28
                            21109 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            21110 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            21111 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21112 ; 725  |#else
                            21113 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21114 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            21115 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            21116 ; 729  |#define WORD_PER_SECTOR             (171)
                            21117 ; 730  |#define BYTE_PER_SECTOR             (512)
                            21118 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21119 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            21120 ; 733  |
                            21121 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            21122 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21123 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            21124 ; 737  |
                            21125 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            21126 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            21127 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            21128 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            21129 ; 742  |
                            21130 ; 743  |/////////////////////
                            21131 ; 744  |
                            21132 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            21133 ; 746  |
                            21134 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            21135 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            21136 ; 749  |#else
                            21137 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            21138 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            21139 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            21140 ; 753  |
                            21141 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            21142 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            21143 ; 756  |
                            21144 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            21145 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            21146 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            21147 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            21148 ; 761  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 354

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21149 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            21150 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            21151 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            21152 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            21153 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            21154 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            21155 ; 768  |
                            21156 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            21157 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            21158 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            21159 ; 772  |#else
                            21160 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            21161 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            21162 ; 775  |
                            21163 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            21164 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            21165 ; 778  |
                            21166 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            21167 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            21168 ; 781  |
                            21169 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            21170 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            21171 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            21172 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            21173 ; 786  |#else
                            21174 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            21175 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            21176 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            21177 ; 790  |
                            21178 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            21179 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            21180 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            21181 ; 794  |#else
                            21182 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            21183 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            21184 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            21185 ; 798  |
                            21186 ; 799  |#ifdef __cplusplus
                            21187 ; 800  |}
                            21188 ; 801  |#endif
                            21189 ; 802  |
                            21190 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            21191 
                            21193 
                            21194 ; 6    |#endif  // USE_PLAYLIST3
                            21195 ; 7    |
                            21196 ; 8    |#ifndef QUICK_SWITCH_TIMEOUT_TIME
                            21197 ; 9    |// change from 500ms t0 400ms  to reduce inter-song delay by 0.1 sec (8-11-2005)
                            21198 ; 10   |#define QUICK_SWITCH_TIMEOUT_TIME 400   
                            21199 ; 11   |#endif
                            21200 ; 12   |
                            21201 ; 13   |//These are in the DecoderSR/DecoderCSR
                            21202 ; 14   |#define DECODER_VBRFlag         1<<1
                            21203 ; 15   |#define DECODER_PAUSED          1<<5
                            21204 ; 16   |#define DECODER_STOPPED         1<<6
                            21205 ; 17   |#define DECODER_SYNCED          1<<10
                            21206 ; 18   |#define DECODER_PLAYING         1<<12
                            21207 ; 19   |#define DECODER_END_OF_SONG     1<<13           // in DecoderCSR
                            21208 ; 20   |#define DECODER_SONG_INFO       1<<15
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 355

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21209 ; 21   |#define DECODER_FILE_IS_OPEN    1<<16
                            21210 ; 22   |#define DECODER_A_SET           1<<18
                            21211 ; 23   |#define DECODER_B_SET           1<<19
                            21212 ; 24   |#define DECODER_BAD_FILE        1<<21
                            21213 ; 25   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            21214 ; 26   |
                            21215 ; 27   |#define SEEK_NONE 0
                            21216 ; 28   |#define SEEK_FFWD 1
                            21217 ; 29   |#define SEEK_RWND -1
                            21218 ; 30   |
                            21219 ; 31   |extern _X int g_iSeeking;
                            21220 ; 32   |extern _X INT g_iPlayerState;
                            21221 ; 33   |
                            21222 ; 34   |#ifdef USE_PLAYLIST3
                            21223 ; 35   |extern BOOL bSystemInit;
                            21224 ; 36   |extern uint24   g_is_SD_inserted;
                            21225 ; 37   |extern BOOL bResume;
                            21226 ; 38   |#endif  // USE_PLAYLIST3
                            21227 ; 39   |
                            21228 ; 40   |#ifdef USE_PLAYLIST3
                            21229 ; 41   |void _reentrant ML_browsing_app_init(void);
                            21230 ; 42   |#endif  // USE_PLAYLIST3
                            21231 ; 43   |
                            21232 ; 44   |#endif
                            21233 
                            21235 
                            21236 ; 13   |#include "hwequ.h"
                            21237 
                            21239 
                            21240 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21241 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                            21242 ; 3    |//  File        : hwequ.inc
                            21243 ; 4    |//  Description : STMP Hardware Constants
                            21244 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            21245 ; 6    |
                            21246 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            21247 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            21248 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                            21249 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            21250 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            21251 ; 12   |
                            21252 ; 13   |#if (!defined(HWEQU_INC))
                            21253 ; 14   |#define HWEQU_INC 1
                            21254 ; 15   |
                            21255 ; 16   |#include "types.h"
                            21256 ; 17   |#include "regsclkctrl.h"
                            21257 ; 18   |#include "regscore.h"
                            21258 ; 19   |#include "regscodec.h"
                            21259 ; 20   |#include "regsdcdc.h"
                            21260 ; 21   |#include "regsemc.h"
                            21261 ; 22   |#include "regsgpio.h"
                            21262 ; 23   |#include "regsi2c.h"
                            21263 ; 24   |#include "regsi2s.h"
                            21264 ; 25   |#include "regsicoll.h"
                            21265 ; 26   |#include "regslradc.h"
                            21266 ; 27   |#include "regspwm.h"
                            21267 ; 28   |#include "regsrevision.h"
                            21268 ; 29   |#include "regsrtc.h"
                            21269 ; 30   |#include "regsspare.h"
                            21270 ; 31   |#include "regsspi.h"
                            21271 ; 32   |#include "regsswizzle.h"
                            21272 ; 33   |#include "regssdram.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 356

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21273 ; 34   |#include "regstb.h"
                            21274 ; 35   |#include "regstimer.h"
                            21275 ; 36   |#include "regsusb20.h"
                            21276 ; 37   |#include "regsusb20phy.h"
                            21277 ; 38   |
                            21278 ; 39   |
                            21279 ; 40   |#endif // if (!@def(hwequ))
                            21280 ; 41   |
                            21281 
                            21283 
                            21284 ; 14   |#include "filesystem.h"
                            21285 
                            21287 
                            21288 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21289 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            21290 ; 3    |//
                            21291 ; 4    |//  File        : FileSystem.h
                            21292 ; 5    |//  Description : Header File for File System
                            21293 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21294 ; 7    |
                            21295 ; 8    |#ifndef _FILESYSTEM_H
                            21296 ; 9    |#define _FILESYSTEM_H
                            21297 ; 10   |
                            21298 ; 11   |#include "types.h"
                            21299 
                            21301 
                            21302 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21303 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21304 ; 3    |//
                            21305 ; 4    |// Filename: types.h
                            21306 ; 5    |// Description: Standard data types
                            21307 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21308 ; 7    |
                            21309 ; 8    |#ifndef _TYPES_H
                            21310 ; 9    |#define _TYPES_H
                            21311 ; 10   |
                            21312 ; 11   |// TODO:  move this outta here!
                            21313 ; 12   |#if !defined(NOERROR)
                            21314 ; 13   |#define NOERROR 0
                            21315 ; 14   |#define SUCCESS 0
                            21316 ; 15   |#endif 
                            21317 ; 16   |#if !defined(SUCCESS)
                            21318 ; 17   |#define SUCCESS  0
                            21319 ; 18   |#endif
                            21320 ; 19   |#if !defined(ERROR)
                            21321 ; 20   |#define ERROR   -1
                            21322 ; 21   |#endif
                            21323 ; 22   |#if !defined(FALSE)
                            21324 ; 23   |#define FALSE 0
                            21325 ; 24   |#endif
                            21326 ; 25   |#if !defined(TRUE)
                            21327 ; 26   |#define TRUE  1
                            21328 ; 27   |#endif
                            21329 ; 28   |
                            21330 ; 29   |#if !defined(NULL)
                            21331 ; 30   |#define NULL 0
                            21332 ; 31   |#endif
                            21333 ; 32   |
                            21334 ; 33   |#define MAX_INT     0x7FFFFF
                            21335 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            21336 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            21337 ; 36   |#define MAX_ULONG   (-1) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 357

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21338 ; 37   |
                            21339 ; 38   |#define WORD_SIZE   24              // word size in bits
                            21340 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            21341 ; 40   |
                            21342 ; 41   |
                            21343 ; 42   |#define BYTE    unsigned char       // btVarName
                            21344 ; 43   |#define CHAR    signed char         // cVarName
                            21345 ; 44   |#define USHORT  unsigned short      // usVarName
                            21346 ; 45   |#define SHORT   unsigned short      // sVarName
                            21347 ; 46   |#define WORD    unsigned int        // wVarName
                            21348 ; 47   |#define INT     signed int          // iVarName
                            21349 ; 48   |#define DWORD   unsigned long       // dwVarName
                            21350 ; 49   |#define LONG    signed long         // lVarName
                            21351 ; 50   |#define BOOL    unsigned int        // bVarName
                            21352 ; 51   |#define FRACT   _fract              // frVarName
                            21353 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            21354 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21355 ; 54   |#define FLOAT   float               // fVarName
                            21356 ; 55   |#define DBL     double              // dVarName
                            21357 ; 56   |#define ENUM    enum                // eVarName
                            21358 ; 57   |#define CMX     _complex            // cmxVarName
                            21359 ; 58   |typedef WORD UCS3;                   // 
                            21360 ; 59   |
                            21361 ; 60   |#define UINT16  unsigned short
                            21362 ; 61   |#define UINT8   unsigned char   
                            21363 ; 62   |#define UINT32  unsigned long
                            21364 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21365 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21366 ; 65   |#define WCHAR   UINT16
                            21367 ; 66   |
                            21368 ; 67   |//UINT128 is 16 bytes or 6 words
                            21369 ; 68   |typedef struct UINT128_3500 {   
                            21370 ; 69   |    int val[6];     
                            21371 ; 70   |} UINT128_3500;
                            21372 ; 71   |
                            21373 ; 72   |#define UINT128   UINT128_3500
                            21374 ; 73   |
                            21375 ; 74   |// Little endian word packed byte strings:   
                            21376 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21377 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21378 ; 77   |// Little endian word packed byte strings:   
                            21379 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21380 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21381 ; 80   |
                            21382 ; 81   |// Declare Memory Spaces To Use When Coding
                            21383 ; 82   |// A. Sector Buffers
                            21384 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            21385 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            21386 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            21387 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            21388 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            21389 ; 88   |// B. Media DDI Memory
                            21390 ; 89   |#define MEDIA_DDI_MEM _Y
                            21391 ; 90   |
                            21392 ; 91   |
                            21393 ; 92   |
                            21394 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            21395 ; 94   |// Examples of circular pointers:
                            21396 ; 95   |//    INT CIRC cpiVarName
                            21397 ; 96   |//    DWORD CIRC cpdwVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 358

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21398 ; 97   |
                            21399 ; 98   |#define RETCODE INT                 // rcVarName
                            21400 ; 99   |
                            21401 ; 100  |// generic bitfield structure
                            21402 ; 101  |struct Bitfield {
                            21403 ; 102  |    unsigned int B0  :1;
                            21404 ; 103  |    unsigned int B1  :1;
                            21405 ; 104  |    unsigned int B2  :1;
                            21406 ; 105  |    unsigned int B3  :1;
                            21407 ; 106  |    unsigned int B4  :1;
                            21408 ; 107  |    unsigned int B5  :1;
                            21409 ; 108  |    unsigned int B6  :1;
                            21410 ; 109  |    unsigned int B7  :1;
                            21411 ; 110  |    unsigned int B8  :1;
                            21412 ; 111  |    unsigned int B9  :1;
                            21413 ; 112  |    unsigned int B10 :1;
                            21414 ; 113  |    unsigned int B11 :1;
                            21415 ; 114  |    unsigned int B12 :1;
                            21416 ; 115  |    unsigned int B13 :1;
                            21417 ; 116  |    unsigned int B14 :1;
                            21418 ; 117  |    unsigned int B15 :1;
                            21419 ; 118  |    unsigned int B16 :1;
                            21420 ; 119  |    unsigned int B17 :1;
                            21421 ; 120  |    unsigned int B18 :1;
                            21422 ; 121  |    unsigned int B19 :1;
                            21423 ; 122  |    unsigned int B20 :1;
                            21424 ; 123  |    unsigned int B21 :1;
                            21425 ; 124  |    unsigned int B22 :1;
                            21426 ; 125  |    unsigned int B23 :1;
                            21427 ; 126  |};
                            21428 ; 127  |
                            21429 ; 128  |union BitInt {
                            21430 ; 129  |        struct Bitfield B;
                            21431 ; 130  |        int        I;
                            21432 ; 131  |};
                            21433 ; 132  |
                            21434 ; 133  |#define MAX_MSG_LENGTH 10
                            21435 ; 134  |struct CMessage
                            21436 ; 135  |{
                            21437 ; 136  |        unsigned int m_uLength;
                            21438 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            21439 ; 138  |};
                            21440 ; 139  |
                            21441 ; 140  |typedef struct {
                            21442 ; 141  |    WORD m_wLength;
                            21443 ; 142  |    WORD m_wMessage;
                            21444 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            21445 ; 144  |} Message;
                            21446 ; 145  |
                            21447 ; 146  |struct MessageQueueDescriptor
                            21448 ; 147  |{
                            21449 ; 148  |        int *m_pBase;
                            21450 ; 149  |        int m_iModulo;
                            21451 ; 150  |        int m_iSize;
                            21452 ; 151  |        int *m_pHead;
                            21453 ; 152  |        int *m_pTail;
                            21454 ; 153  |};
                            21455 ; 154  |
                            21456 ; 155  |struct ModuleEntry
                            21457 ; 156  |{
                            21458 ; 157  |    int m_iSignaledEventMask;
                            21459 ; 158  |    int m_iWaitEventMask;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 359

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21460 ; 159  |    int m_iResourceOfCode;
                            21461 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            21462 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            21463 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            21464 ; 163  |    int m_uTimeOutHigh;
                            21465 ; 164  |    int m_uTimeOutLow;
                            21466 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            21467 ; 166  |};
                            21468 ; 167  |
                            21469 ; 168  |union WaitMask{
                            21470 ; 169  |    struct B{
                            21471 ; 170  |        unsigned int m_bNone     :1;
                            21472 ; 171  |        unsigned int m_bMessage  :1;
                            21473 ; 172  |        unsigned int m_bTimer    :1;
                            21474 ; 173  |        unsigned int m_bButton   :1;
                            21475 ; 174  |    } B;
                            21476 ; 175  |    int I;
                            21477 ; 176  |} ;
                            21478 ; 177  |
                            21479 ; 178  |
                            21480 ; 179  |struct Button {
                            21481 ; 180  |        WORD wButtonEvent;
                            21482 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            21483 ; 182  |};
                            21484 ; 183  |
                            21485 ; 184  |struct Message {
                            21486 ; 185  |        WORD wMsgLength;
                            21487 ; 186  |        WORD wMsgCommand;
                            21488 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            21489 ; 188  |};
                            21490 ; 189  |
                            21491 ; 190  |union EventTypes {
                            21492 ; 191  |        struct CMessage msg;
                            21493 ; 192  |        struct Button Button ;
                            21494 ; 193  |        struct Message Message;
                            21495 ; 194  |};
                            21496 ; 195  |
                            21497 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            21498 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            21499 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            21500 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            21501 ; 200  |
                            21502 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            21503 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            21504 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            21505 ; 204  |
                            21506 ; 205  |#if DEBUG
                            21507 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            21508 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            21509 ; 208  |#else 
                            21510 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            21511 ; 210  |#define DebugBuildAssert(x)    
                            21512 ; 211  |#endif
                            21513 ; 212  |
                            21514 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            21515 ; 214  |//  #pragma asm
                            21516 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            21517 ; 216  |//  #pragma endasm
                            21518 ; 217  |
                            21519 ; 218  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 360

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21520 ; 219  |#ifdef COLOR_262K
                            21521 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            21522 ; 221  |#elif defined(COLOR_65K)
                            21523 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            21524 ; 223  |#else
                            21525 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            21526 ; 225  |#endif
                            21527 ; 226  |    
                            21528 ; 227  |#endif // #ifndef _TYPES_H
                            21529 
                            21531 
                            21532 ; 12   |
                            21533 ; 13   |
                            21534 ; 14   |// File attributes
                            21535 ; 15   |#ifndef _FS_ATTRIBUTES
                            21536 ; 16   |#define _FS_ATTRIBUTES
                            21537 ; 17   |#define READ        1
                            21538 ; 18   |#define WRITE       2
                            21539 ; 19   |#define WRITE_PLUS  3
                            21540 ; 20   |#define APPEND      4
                            21541 ; 21   |#define TRUNCATE    8
                            21542 ; 22   |#define CREATE      16
                            21543 ; 23   |#endif
                            21544 ; 24   |
                            21545 ; 25   |//#ifndef FAT12
                            21546 ; 26   |//#define FAT12   1
                            21547 ; 27   |//#endif
                            21548 ; 28   |//
                            21549 ; 29   |#ifndef FAT16
                            21550 ; 30   |#define FAT16   2
                            21551 ; 31   |#endif
                            21552 ; 32   |
                            21553 ; 33   |#define MEM_SPACE_P 0x100000
                            21554 ; 34   |#define MEM_SPACE_Y 0x400000
                            21555 ; 35   |#define MEM_SPACE_X 0x800000
                            21556 ; 36   |
                            21557 ; 37   |#define FILE_SYS_MODE_READ  0
                            21558 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            21559 ; 39   | 
                            21560 ; 40   |#define ATTR_READ_ONLY      0x01
                            21561 ; 41   |#define ATTR_HIDDEN         0x02
                            21562 ; 42   |#define ATTR_SYSTEM         0x04
                            21563 ; 43   |#define ATTR_VOLUME_ID      0x08
                            21564 ; 44   |#define ATTR_DIRECTORY      0x10
                            21565 ; 45   |#define ATTR_ARCHIVE        0x20
                            21566 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            21567 ; 47   |
                            21568 ; 48   |#define SEEK_SET           -1
                            21569 ; 49   |#define SEEK_CUR            0
                            21570 ; 50   |#define SEEK_END            1
                            21571 ; 51   |
                            21572 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            21573 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            21574 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            21575 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            21576 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            21577 ; 57   |
                            21578 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            21579 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 361

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21580 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            21581 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            21582 ; 62   |
                            21583 ; 63   |#define READ_TYPE_NORMAL            0
                            21584 ; 64   |#define READ_TYPE_FAT               1
                            21585 ; 65   |#define READ_TYPE_RAW               2
                            21586 ; 66   |
                            21587 ; 67   |
                            21588 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            21589 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            21590 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            21591 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            21592 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            21593 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            21594 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            21595 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            21596 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            21597 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            21598 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            21599 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            21600 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            21601 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            21602 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            21603 ; 83   |    #endif
                            21604 ; 84   |#else
                            21605 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            21606 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            21607 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            21608 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            21609 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            21610 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            21611 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            21612 ; 92   |    #endif
                            21613 ; 93   |#endif
                            21614 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            21615 ; 95   |
                            21616 ; 96   |
                            21617 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            21618 ; 98   |#define MAX_FILENAME_LENGTH 256
                            21619 ; 99   |#endif
                            21620 ; 100  |
                            21621 ; 101  |typedef struct {
                            21622 ; 102  |    WORD wNumberOfZones;
                            21623 ; 103  |    WORD wSizeInMegaBytes;
                            21624 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            21625 ; 105  |
                            21626 ; 106  |typedef struct {
                            21627 ; 107  |    WORD wBootIdentification;
                            21628 ; 108  |    WORD wStartHeadNumber;
                            21629 ; 109  |    WORD wStartSectorNumber;
                            21630 ; 110  |    WORD wStartCylinderNumber;
                            21631 ; 111  |    WORD wSystemIdentification;
                            21632 ; 112  |    WORD wEndHeadNumber;
                            21633 ; 113  |    WORD wEndSectorNumber;
                            21634 ; 114  |    WORD wEndCylinderNumber;
                            21635 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            21636 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            21637 ; 117  |    WORD wPartitionSizeHigh;
                            21638 ; 118  |    WORD wPartitionSizeLow;
                            21639 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            21640 ; 120  |
                            21641 ; 121  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 362

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21642 ; 122  |    WORD wWord0;
                            21643 ; 123  |    WORD wWord1;
                            21644 ; 124  |    WORD wWord2;
                            21645 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            21646 ; 126  |
                            21647 ; 127  |typedef struct {
                            21648 ; 128  |    WORD wWord0;
                            21649 ; 129  |    WORD wWord1;
                            21650 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            21651 ; 131  |
                            21652 ; 132  |typedef struct {
                            21653 ; 133  |    WORD wWord0;
                            21654 ; 134  |    WORD wWord1;
                            21655 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            21656 ; 136  |
                            21657 ; 137  |typedef struct {
                            21658 ; 138  |    WORD wWord0;
                            21659 ; 139  |    WORD wWord1;
                            21660 ; 140  |    WORD wWord2;
                            21661 ; 141  |    WORD wWord3;
                            21662 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            21663 ; 143  |
                            21664 ; 144  |typedef struct {
                            21665 ; 145  |    WORD wWord0;
                            21666 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            21667 
                            21690 
                            21691 ; 147  |
                            21692 ; 148  |typedef struct {
                            21693 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            21694 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            21695 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            21696 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            21697 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            21698 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            21699 
                            21721 
                            21722 ; 155  |   
                            21723 ; 156  |typedef struct {
                            21724 ; 157  |    WORD wPageSizeInBytes;
                            21725 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            21726 ; 159  |    WORD wNumberOfPagesPerBlock;
                            21727 ; 160  |    WORD wNumberOfBlocksPerZone;
                            21728 ; 161  |    WORD wNumberOfZonesInMedia;
                            21729 ; 162  |    WORD wMediaSizeInMBytes;
                            21730 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            21731 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            21732 ; 165  |    WORD wMediaFlagStatus;
                            21733 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            21734 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            21735 ; 168  |    WORD wNumberOfSystemBlocks;
                            21736 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            21737 ; 170  |
                            21738 ; 171  |typedef struct {
                            21739 ; 172  |    WORD wDevice;        
                            21740 ; 173  |    WORD wDirtyBlockFlag;
                            21741 ; 174  |    WORD wCleanTailFlag; 
                            21742 ; 175  |    WORD wLogDOSPage;    
                            21743 ; 176  |    WORD wSrcLogBlock;   
                            21744 ; 177  |    WORD wSrcPhyBlock;   
                            21745 ; 178  |    WORD wDestPhyBlock;  
                            21746 ; 179  |    WORD wStartSrcPage;  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 363

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21747 ; 180  |    WORD wStartDestPage; 
                            21748 ; 181  |    WORD wPagesToCopy;   
                            21749 ; 182  |    WORD wReplaceBuff;   
                            21750 ; 183  |    WORD wReplaceRdnt;
                            21751 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            21752 ; 185  |        WORD wFirstCount;
                            21753 ; 186  |        WORD wNextCount;
                            21754 ; 187  |        WORD wLastCount;
                            21755 ; 188  |    #endif
                            21756 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            21757 ; 190  |
                            21758 ; 191  |typedef struct {
                            21759 ; 192  |    WORD wWord0;
                            21760 ; 193  |    WORD wWord1;
                            21761 ; 194  |    WORD wWord2;
                            21762 ; 195  |    WORD wWord3;
                            21763 ; 196  |} DIRECTORY_NAME;
                            21764 ; 197  |
                            21765 ; 198  |typedef struct {
                            21766 ; 199  |    WORD wWord0;
                            21767 ; 200  |    WORD wWord1;
                            21768 ; 201  |} DIRECTORY_EXTENSION;
                            21769 ; 202  |
                            21770 ; 203  |typedef struct {
                            21771 ; 204  |    WORD wWord0;
                            21772 ; 205  |    WORD wWord1;
                            21773 ; 206  |} DIRECTORY_SIZE;
                            21774 
                            21789 
                            21790 ; 207  |
                            21791 ; 208  |typedef struct {
                            21792 ; 209  |    DIRECTORY_NAME Name;
                            21793 ; 210  |    DIRECTORY_EXTENSION Extension;
                            21794 ; 211  |    WORD wAttribute;
                            21795 ; 212  |    WORD wReserved[4];
                            21796 ; 213  |    WORD wCreationTime;
                            21797 ; 214  |    WORD wCreationData;
                            21798 ; 215  |    WORD wFirstCluster;
                            21799 ; 216  |    DIRECTORY_SIZE Size;
                            21800 ; 217  |    WORD wCurrentCluster;
                            21801 ; 218  |    WORD wPointer;
                            21802 ; 219  |    WORD wRecord;
                            21803 ; 220  |    WORD wRd;
                            21804 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            21805 ; 222  |
                            21806 ; 223  |// TODO:  clean this up.  There are two versions.
                            21807 ; 224  |struct FCB
                            21808 ; 225  |{
                            21809 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            21810 ; 227  |    int     m_wReserved;                //3
                            21811 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            21812 ; 229  |    int     m_wAttributes;              //6
                            21813 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            21814 ; 231  |    int     m_wTimeofCreation;          //b
                            21815 ; 232  |    int     m_wDateofCreation;          //c
                            21816 ; 233  |    int     m_wFirstCluster;            //d
                            21817 ; 234  |    int     m_wFileSizeHigh;            //e
                            21818 ; 235  |    int     m_wFileSizeLow;             //f
                            21819 ; 236  |};
                            21820 
                            21836 
                            21837 ; 237  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 364

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21838 ; 238  |
                            21839 ; 239  |typedef struct {
                            21840 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            21841 ; 241  |    WORD wFirstClusterParentDirectory;
                            21842 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            21843 ; 243  |    WORD wCurrentRelativeSector;
                            21844 ; 244  |    WORD wNumberOfSectors;
                            21845 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            21846 ; 246  |    WORD wBufferedRecord;
                            21847 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            21848 ; 248  |    WORD * pwPointerToBuffer;
                            21849 ; 249  |    WORD * pwPointerToPath;
                            21850 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            21851 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            21852 ; 252  |
                            21853 ; 253  |typedef struct {
                            21854 ; 254  |    WORD wWord0;
                            21855 ; 255  |    WORD wWord1;
                            21856 ; 256  |    WORD wWord2;
                            21857 ; 257  |    WORD wWord3;
                            21858 ; 258  |} FILE_NAME;
                            21859 ; 259  |
                            21860 ; 260  |typedef struct {
                            21861 ; 261  |    WORD wWord0;
                            21862 ; 262  |    WORD wWord1;
                            21863 ; 263  |} FILE_EXTENSION;
                            21864 ; 264  |
                            21865 ; 265  |typedef struct {
                            21866 ; 266  |    WORD wWord0;
                            21867 ; 267  |    WORD wWord1;
                            21868 ; 268  |} FILE_SIZE;
                            21869 ; 269  |
                            21870 ; 270  |typedef union {
                            21871 ; 271  |    struct {
                            21872 ; 272  |        int Read        :1;
                            21873 ; 273  |        int Write       :1;
                            21874 ; 274  |        int Append      :1;
                            21875 ; 275  |        int Truncate    :1;
                            21876 ; 276  |        int Create      :1;
                            21877 ; 277  |        int Rsrv        :3;
                            21878 ; 278  |        int Mode        :8;
                            21879 ; 279  |        int Device      :8;
                            21880 ; 280  |    } B;
                            21881 ; 281  |    int I;
                            21882 ; 282  |} FILE_FLAGS;
                            21883 ; 283  |
                            21884 ; 284  |typedef struct {
                            21885 ; 285  |    WORD wWord0;
                            21886 ; 286  |    WORD wWord1;
                            21887 ; 287  |} FILE_BYTE_CURRENT;
                            21888 
                            21928 
                            21929 ; 288  |
                            21930 ; 289  |typedef struct {
                            21931 ; 290  |    FILE_NAME Name;
                            21932 ; 291  |    FILE_EXTENSION Extension;
                            21933 ; 292  |    WORD wAttributes;
                            21934 ; 293  |    WORD wReserved[4];
                            21935 ; 294  |    WORD wCreationTime;
                            21936 ; 295  |    WORD wCreationData;
                            21937 ; 296  |    WORD wFirstCluster;
                            21938 ; 297  |    FILE_SIZE Size;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 365

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21939 ; 298  |    WORD wCurrentCluster;
                            21940 ; 299  |    WORD wPointer;
                            21941 ; 300  |    WORD wRecord;
                            21942 ; 301  |    WORD wRd;
                            21943 ; 302  |    FILE_FLAGS Flags;
                            21944 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            21945 ; 304  |    WORD wFcbFlagEndOfCx;
                            21946 ; 305  |} FILE_CONTROL_BLOCK;    
                            21947 ; 306  |
                            21948 ; 307  |typedef struct {
                            21949 ; 308  |    WORD wWord0;
                            21950 ; 309  |    WORD wWord1;
                            21951 ; 310  |    WORD wWord2;
                            21952 ; 311  |    WORD wWord3;
                            21953 ; 312  |} VOLUME_LABEL;
                            21954 ; 313  |
                            21955 ; 314  |typedef struct {
                            21956 ; 315  |    WORD wFATPhysicalBlock1;
                            21957 ; 316  |    WORD wFATPhysicalBlock2;
                            21958 ; 317  |    WORD wFATPhysicalBlock3;
                            21959 ; 318  |    WORD wFATPhysicalBlock4;
                            21960 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            21961 
                            21968 
                            21969 ; 320  |
                            21970 ; 321  |typedef struct {
                            21971 ; 322  |    WORD wFATSectorInCache;
                            21972 ; 323  |    WORD wLastClusterFree;
                            21973 ; 324  |    WORD wNumberOfUsedClusters;
                            21974 ; 325  |    WORD wNumberOfFreeClusters;
                            21975 ; 326  |    WORD wNumberOfBadClusters;
                            21976 ; 327  |    WORD wNumberOfReservedClusters;
                            21977 ; 328  |    WORD wControl;
                            21978 ; 329  |    WORD * pwSectorCache;
                            21979 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            21980 ; 331  |} FAT_TABLE;
                            21981 
                            21988 
                            21989 ; 332  |
                            21990 ; 333  |typedef struct {
                            21991 ; 334  |    WORD wStateMediaTable;
                            21992 ; 335  |    WORD wTypeFs;
                            21993 ; 336  |    WORD wBytesPerSector;
                            21994 ; 337  |    WORD wSectorsPerCluster;
                            21995 ; 338  |    WORD wNumberOfReservedSectors;
                            21996 ; 339  |    WORD wMaximumNumberOfFATs;
                            21997 ; 340  |    WORD wMaxRootDirectoryEntries;
                            21998 ; 341  |    WORD wTotalSectors;
                            21999 ; 342  |    WORD wNumberOfFATSectors;
                            22000 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            22001 ; 344  |    WORD wNumberOfHeads;
                            22002 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            22003 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            22004 ; 347  |    WORD wTotalSectors32MSB;
                            22005 ; 348  |    WORD wTotalSectors32LSB;
                            22006 ; 349  |    WORD wDriverNumber;
                            22007 ; 350  |    WORD wExtendedBootSignature;
                            22008 ; 351  |    WORD wVolumeIDMSB;
                            22009 ; 352  |    WORD wVolumeIDLSB;
                            22010 ; 353  |    VOLUME_LABEL VolumeLabel;
                            22011 ; 354  |    WORD * pwWriteBuffer;
                            22012 ; 355  |    WORD wPrimaryFATRelativeSector;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 366

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22013 ; 356  |    WORD wSecondaryFATRelativeSector;
                            22014 ; 357  |    WORD wRootDirectoryRelativeSector;
                            22015 ; 358  |    WORD wFirstSectorNumberDataZone;
                            22016 ; 359  |    WORD wMaxNumberOfFATEntries;
                            22017 ; 360  |    WORD wRootDirectorySizeInSectors;
                            22018 ; 361  |    WORD wDataAreaSizeInSectors;
                            22019 ; 362  |} MEDIA_TABLE;
                            22020 
                            22079 
                            22080 ; 363  |
                            22081 ; 364  |typedef struct {
                            22082 ; 365  |    MEDIA_TABLE * pMediaTable;
                            22083 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            22084 ; 367  |    FAT_TABLE * pFATTable;
                            22085 ; 368  |} DEVICE_CONTROL_TABLE;
                            22086 ; 369  |    
                            22087 ; 370  |typedef struct {
                            22088 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            22089 ; 372  |                                        //  to 2-bytes for compatibility with
                            22090 ; 373  |                                        //  older host drivers.
                            22091 ; 374  |    DWORD dwTotalNumberOfSectors;
                            22092 ; 375  |    DWORD dwTotalNumberOfBytes;
                            22093 ; 376  |    WORD wSectorSizeInBytes;
                            22094 ; 377  |} MEDIA_SIZE;
                            22095 ; 378  |
                            22096 ; 379  |typedef struct {
                            22097 ; 380  |    BOOL    bInstalled;
                            22098 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            22099 ; 382  |    DWORD   dwSize;
                            22100 ; 383  |} DATA_DRIVE_PBS_LOC;
                            22101 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            22102 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            22103 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            22104 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            22105 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            22106 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            22107 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            22108 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            22109 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            22110 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            22111 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            22112 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            22113 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            22114 ; 397  |extern  INT FSFreeClusters(INT Device);
                            22115 ; 398  |extern  INT BytesPerCluster(INT Device);
                            22116 ; 399  |
                            22117 ; 400  |
                            22118 ; 401  |
                            22119 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            22120 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            22121 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            22122 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            22123 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            22124 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            22125 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            22126 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 367

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22127 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            22128 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            22129 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            22130 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            22131 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            22132 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            22133 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            22134 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            22135 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            22136 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            22137 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            22138 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            22139 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            22140 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            22141 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            22142 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            22143 ; 426  |
                            22144 ; 427  |#endif
                            22145 
                            22147 
                            22148 ; 15   |#include "fsproj.h"
                            22149 
                            22151 
                            22152 ; 1    |//------------------------------------------------------------------------------
                            22153 ; 2    |// Copyright(C) SigmaTel, Inc. 2005
                            22154 ; 3    |// Filename: fsproj.h (player lcdexample project)
                            22155 ; 4    |//------------------------------------------------------------------------------
                            22156 ; 5    |#ifndef __fsproj_h__
                            22157 ; 6    |#define __fsproj_h__
                            22158 ; 7    |// NOTE:  cachedef.h with its defaults is included here. Any defines in 
                            22159 ; 8    |// this fsproj.h supercede and are used as actual NUMHANDLES, NUMDEVICES, NUMCACHES, DRIVE
                                  LETTERS.  
                            22160 ; 9    |
                            22161 ; 10   |// TOVERIFY  large block sdk 2.6 had 16 handles while sdk3.0 had only 8.
                            22162 ; 11   |#define NUMHANDLES 8
                            22163 ; 12   |
                            22164 ; 13   |// To help non MMC/SD builds, made this 2 not 3. jun28 2005
                            22165 ; 14   |#ifdef MMC
                            22166 ; 15   |#define NUMDEVICES 3
                            22167 ; 16   |#else
                            22168 ; 17   |#define NUMDEVICES 2
                            22169 ; 18   |#endif
                            22170 ; 19   |
                            22171 ; 20   |// TOVERIFY: SDK3.0 had 4 caches here but the large block sdk had only 2 larger caches. 
                            22172 ; 21   |// Consider finding memory for 3 for performance.
                            22173 ; 22   |#define NUMCACHES  2
                            22174 ; 23   |#define DRIVELETTERS {'a','b','c'}
                            22175 ; 24   |
                            22176 ; 25   |#include "cachedef.h"
                            22177 
                            22179 
                            22180 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22181 ; 2    |// Copyright(C) SigmaTel, Inc. 2003-2005
                            22182 ; 3    |//
                            22183 ; 4    |// Filename:     cachedef.h
                            22184 ; 5    |// Description:  Constants and externs for the file system routines.
                            22185 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22186 ; 7    |
                            22187 ; 8    |// NOTE: this file is included by fsproj.h, which overrides DRIVELETTERS, NUMCACHES,
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 368

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22188 ; 9    |// NUMDEVICES, NUMHANDLES.  the values here for these are defaults for building as
                            22189 ; 10   |// a library.
                            22190 ; 11   |
                            22191 ; 12   |#ifndef __cachedef_h__
                            22192 ; 13   |#define __cachedef_h__
                            22193 ; 14   |
                            22194 ; 15   |#ifndef NUMHANDLES
                            22195 ; 16   |#define NUMHANDLES 20  
                            22196 ; 17   |#endif
                            22197 ; 18   |
                            22198 ; 19   |#ifndef NUMDEVICES
                            22199 ; 20   |#define NUMDEVICES 1 
                            22200 ; 21   |#endif
                            22201 ; 22   |
                            22202 ; 23   |#ifndef NUMCACHES
                            22203 ; 24   |#define NUMCACHES 2 
                            22204 ; 25   |#endif
                            22205 ; 26   |
                            22206 ; 27   |#ifndef DRIVELETTERS
                            22207 ; 28   |#define DRIVELETTERS {'a','b','c'}
                            22208 ; 29   |#endif
                            22209 ; 30   |
                            22210 ; 31   |// sector size variants.
                            22211 ; 32   |#include "sectordef.h"
                            22212 
                            22214 
                            22215 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22216 ; 2    |// Copyright(C) SigmaTel, Inc. 2003-2005
                            22217 ; 3    |//
                            22218 ; 4    |// Filename:     sectordef.h
                            22219 ; 5    |// Description:  Contains structs, prototypes, equates for the NAND Hal & other 
                            22220 ; 6    |//               routines.
                            22221 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            22222 ; 8    |
                            22223 ; 9    |#ifndef _SECTORDEF_H
                            22224 ; 10   |#define _SECTORDEF_H
                            22225 ; 11   |
                            22226 ; 12   |    #define RAM_SECTOR_TOTAL_SIZE                 (528)
                            22227 ; 13   |    #define RAM_SECTOR_DATA_SIZE                  (512)
                            22228 ; 14   |    #define RAM_SECTOR_REDUNDANT_SIZE             (16)
                            22229 ; 15   |
                            22230 ; 16   |
                            22231 ; 17   |    #define MMC_SECTOR_TOTAL_SIZE                 (528)
                            22232 ; 18   |    #define MMC_SECTOR_DATA_SIZE                  (512)
                            22233 ; 19   |    #define MMC_SECTOR_REDUNDANT_SIZE             (16)
                            22234 ; 20   |
                            22235 ; 21   |
                            22236 ; 22   |    #define SSFDC_SECTOR_TOTAL_SIZE                 (528)
                            22237 ; 23   |    #define SSFDC_SECTOR_DATA_SIZE                  (512)
                            22238 ; 24   |    #define SSFDC_SECTOR_REDUNDANT_SIZE             (16)
                            22239 ; 25   |
                            22240 ; 26   | // Define large sector macros as small ones so sdk3.x fits in ram and mtp with small 
                            22241 ; 27   | // sector flash gets the performance boosts from optimized nand timings, etc. 
                            22242 ; 28   | // TOVERIFY: Comment out the next macro def when you want large sector support as 
                            22243 ; 29   | // in sdk2.6 and you can find the free data RAM. Or uncomment if you want to save data ra
                                  m
                            22244 ; 30   | // and only support 512 byte sectors and their associated flash types. 
                            22245 ; 31   |//#define LARGE_SECTOR_DEFS_AS_SMALL_SECTOR
                            22246 ; 32   |#ifdef LARGE_SECTOR_DEFS_AS_SMALL_SECTOR 
                            22247 ; 33   |    #define LARGE_SECTOR_TOTAL_SIZE                 (528)
                            22248 ; 34   |    #define LARGE_SECTOR_DATA_SIZE                  (512)
                            22249 ; 35   |    #define LARGE_SECTOR_REDUNDANT_SIZE             (16)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 369

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22250 ; 36   |#else
                            22251 ; 37   |    // Real large sector defines to use when large sector flash support is desired.
                            22252 ; 38   |    #define LARGE_SECTOR_TOTAL_SIZE                 (2112)
                            22253 ; 39   |    #define LARGE_SECTOR_DATA_SIZE                  (2048)
                            22254 ; 40   |    #define LARGE_SECTOR_REDUNDANT_SIZE             (64)
                            22255 ; 41   |#endif
                            22256 ; 42   |    
                            22257 ; 43   |    // round up to the nearest WORD, then add one to pad for the ECC DMA bug
                            22258 ; 44   |    #define SECTOR_BUFFER_ALLOC_SIZE(a)             (((a+2)/3)+1)
                            22259 ; 45   |
                            22260 ; 46   |
                            22261 ; 47   |    // These are moved here from chkdsk.h     TOVERIFY. 
                            22262 ; 48   |    #define SEC_512_BYTES_PER_SECTOR                        SSFDC_SECTOR_DATA_SIZE
                            22263 ; 49   |        #define SEC_512_BYTES_TOTAL_SIZE                                                SS
                                  FDC_SECTOR_TOTAL_SIZE
                            22264 ; 50   |        #define SEC_512_WORDS_TOTAL_SIZE                                                17
                                  6
                            22265 ; 51   |    #define SEC_512_BYTES_CLUSTER_ENTRY_PER_SECTOR_SHIFT    12
                            22266 ; 52   |    #define SEC_512_BYTES_DIR_REC_PER_SECTOR                16
                            22267 ; 53   |    #define SEC_512_BYTES_WORDS_PER_SECTOR                  177
                            22268 ; 54   |    #define SEC_2K_BYTES_PER_SECTOR                         LARGE_SECTOR_DATA_SIZE
                            22269 ; 55   |        #define SEC_2K_BYTES_TOTAL_SIZE                                                 LA
                                  RGE_SECTOR_TOTAL_SIZE
                            22270 ; 56   |    #define SEC_2K_BYTES_CLUSTER_ENTRY_PER_SECTOR_SHIFT     12
                            22271 ; 57   |    #define SEC_2K_BYTES_DIR_REC_PER_SECTOR                 64
                            22272 ; 58   |    #define SEC_2K_BYTES_WORDS_PER_SECTOR                   705
                            22273 ; 59   |    #define SEC_2K_BYTES_WORDS_PER_SECTOR_NO_RA             683
                            22274 ; 60   |
                            22275 ; 61   |    // Next 5 lines imported from nandsystemdrivewritesector.c
                            22276 ; 62   |    #define RA_ATTR_MEMORY_OFFSET           682
                            22277 ; 63   |    #define NUMBER_OF_WORDS_IN_512BYTES     171
                            22278 ; 64   |    #define NUM_ECC_DATA_IN_WORDS           3
                            22279 ; 65   |    #define SEC_512_WORD1_RA_SWAP           171
                            22280 ; 66   |    #define SEC_512_WORD2_RA_SWAP           173
                            22281 ; 67   |
                            22282 ; 68   |#endif  // _SECTORDEF_H
                            22283 ; 69   |
                            22284 
                            22286 
                            22287 ; 33   |
                            22288 ; 34   |// in bytes?                    
                            22289 ; 35   |#define HANDLEENTRYSIZE 19
                            22290 ; 36   |
                            22291 ; 37   |// in bytes?                    
                            22292 ; 38   |#define DEVICERECORDSIZE 28 //stmp6956
                            22293 ; 39   |
                            22294 ; 40   |// in words.  todo: consider using a formula based on sizeof().
                            22295 ; 41   |#define CACHEDESCRSIZE 8 
                            22296 ; 42   |
                            22297 ; 43   |// in words, for large sectors.
                            22298 ; 44   |#define CACHEBUFSIZE 705
                            22299 ; 45   |
                            22300 ; 46   |// the number of small caches that fit into a large cache
                            22301 ; 47   |#define SSFDC_SECTORS_PER_LARGE_SECTOR 4
                            22302 ; 48   |
                            22303 ; 49   |// the amount of Y space required to cache sectors.  maximum space reserved
                            22304 ; 50   |// based on large (2k) sectors.
                            22305 ; 51   |#define XBUF_SIZE (NUMCACHES                                                   \ 
                            22306 ; 52   |                   * SSFDC_SECTORS_PER_LARGE_SECTOR                            \ 
                            22307 ; 53   |                   * SECTOR_BUFFER_ALLOC_SIZE(SSFDC_SECTOR_TOTAL_SIZE))
                            22308 ; 54   |
                            22309 ; 55   |// X space allocated for cached sector buffers.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 370

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22310 ; 56   |// it must be allocated outside of the file system, by the application, since
                            22311 ; 57   |// the application can override the number of entries in fsproj.h, but the file
                            22312 ; 58   |// system can be built as a library (in which case fsproj.h doesn't exist).
                            22313 ; 59   |extern INT _X bufx[];
                            22314 ; 60   |
                            22315 ; 61   |// the amount of Y space required to cache sectors. note that the maximim space
                            22316 ; 62   |// for the cache descriptor entries is the size of each entry multiplied by
                            22317 ; 63   |// the number of entries (specified for large sector entries) multiplied by
                            22318 ; 64   |// the number of small sectors that can overlay a large sector.  i.e., when the 
                            22319 ; 65   |// cache reconfigures from 2k sectors to 512 byte sectors there are 4 times as
                            22320 ; 66   |// many useable cache dscr entries available.  this declaration must accommodate
                            22321 ; 67   |// that many to ensure that sufficient space is reserved.
                            22322 ; 68   |#ifdef k_opt_dynamic_cache
                            22323 ; 69   |#define YBUF_SIZE ((NUMDEVICES * DEVICERECORDSIZE)                             \ 
                            22324 ; 70   |                   + (NUMHANDLES * HANDLEENTRYSIZE)                            \ 
                            22325 ; 71   |                   + (SSFDC_SECTORS_PER_LARGE_SECTOR * NUMCACHES * CACHEDESCRSIZE))
                            22326 ; 72   |#else
                            22327 ; 73   |#define YBUF_SIZE ((NUMDEVICES * DEVICERECORDSIZE)                             \ 
                            22328 ; 74   |                   + (NUMHANDLES * HANDLEENTRYSIZE)                            \ 
                            22329 ; 75   |                   + (NUMCACHES * CACHEDESCRSIZE))
                            22330 ; 76   |#endif
                            22331 ; 77   |
                            22332 ; 78   |
                            22333 ; 79   |// Y space allocated for file system handles and cache descriptors.
                            22334 ; 80   |// it must be allocated outside of the file system, by the application, since
                            22335 ; 81   |// the application can override the number of entries in fsproj.h, but the file
                            22336 ; 82   |// system can be built as a library (in which case fsproj.h doesn't exist).
                            22337 ; 83   |extern INT _Y bufy[];
                            22338 ; 84   |
                            22339 ; 85   |// thse must be allocated outside of the file system, by the application, since
                            22340 ; 86   |// the application can override these values in fsproj.h, but the file
                            22341 ; 87   |// system can be built as a library (in which case fsproj.h doesn't exist).
                            22342 ; 88   |extern INT DriveLetter[];
                            22343 ; 89   |extern INT maxhandles;
                            22344 ; 90   |extern INT maxdevices;
                            22345 ; 91   |extern INT maxcaches; 
                            22346 ; 92   |
                            22347 ; 93   |#endif // __cachedef_h__
                            22348 ; 94   |
                            22349 ; 95   |
                            22350 
                            22352 
                            22353 ; 26   |
                            22354 ; 27   |// TOVERIFY  Don't think we need fstypes.h. Was added by HK patch of 2.521. See stmp000069
                                  65 description. 
                            22355 ; 28   |//           Macro desired to be included by HK patch was moved to cachedef.h during 2.6 d
                                  evelopment.
                            22356 ; 29   |//#include "fstypes.h"
                            22357 ; 30   |
                            22358 ; 31   |// TOVERIFY:   TODO: DELETE LINES below until the #endif
                            22359 ; 32   |//extern INT DriveLetter[];
                            22360 ; 33   |//
                            22361 ; 34   |//extern INT maxhandles;
                            22362 ; 35   |//extern INT maxdevices;
                            22363 ; 36   |//extern INT maxcaches; 
                            22364 ; 37   |
                            22365 ; 38   |// The cache buffers are allocated in the X memory
                            22366 ; 39   |//extern int _X bufx[NUMCACHES*CACHEBUFSIZE];
                            22367 ; 40   |
                            22368 ; 41   |// All other global, custom configurable data is in Y memory.
                            22369 ; 42   |// Two handles are reserved by the file system, so the number of handles must be more than
                                   2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 371

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22370 ; 43   |//extern int _Y bufy[NUMDEVICES*DEVICERECORDSIZE + NUMHANDLES*HANDLEENTRYSIZE + NUMCACHES*
                                  CACHEDESCRSIZE];
                            22371 ; 44   |
                            22372 ; 45   |#endif // __fsproj_h__
                            22373 ; 46   |//---eof------------------------------------------------------------------------
                            22374 ; 47   |
                            22375 
                            22377 
                            22378 ; 16   |#include "musiclib_ghdr.h"
                            22379 
                            22381 
                            22382 ; 1    |#ifndef MUSICLIB_GHDR_H
                            22383 ; 2    |#define MUSICLIB_GHDR_H
                            22384 ; 3    |
                            22385 ; 4    |#ifdef __cplusplus
                            22386 ; 5    |extern "C" {
                            22387 ; 6    |#endif
                            22388 ; 7    |
                            22389 ; 8    |/*========================================================================================
                                  ==========
                            22390 ; 9    |
                            22391 ; 10   |                                        General Description
                            22392 ; 11   |
                            22393 ; 12   |==========================================================================================
                                  ==========
                            22394 ; 13   |
                            22395 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            22396 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            22397 ; 16   |
                            22398 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            22399 ; 18   |
                            22400 ; 19   |PRODUCT NAMES: All
                            22401 ; 20   |
                            22402 ; 21   |GENERAL DESCRIPTION:
                            22403 ; 22   |
                            22404 ; 23   |    General description of this grouping of functions.
                            22405 ; 24   |
                            22406 ; 25   |Portability: All
                            22407 ; 26   |
                            22408 ; 27   |
                            22409 ; 28   |Revision History:
                            22410 ; 29   |
                            22411 ; 30   |                         Modification        Tracking
                            22412 ; 31   |Author                       Date             Number           Description of Changes
                            22413 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            22414 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            22415 ; 34   |
                            22416 ; 35   |
                            22417 ; 36   |==========================================================================================
                                  ==========
                            22418 ; 37   |                                            DESCRIPTION
                            22419 ; 38   |==========================================================================================
                                  ==========
                            22420 ; 39   |
                            22421 ; 40   |GLOBAL FUNCTIONS:
                            22422 ; 41   |    MF_global_func_name()
                            22423 ; 42   |
                            22424 ; 43   |TRACEABILITY MATRIX:
                            22425 ; 44   |    None
                            22426 ; 45   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 372

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22427 ; 46   |==========================================================================================
                                  ========*/
                            22428 ; 47   |
                            22429 ; 48   |/*========================================================================================
                                  ==========
                            22430 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            22431 ; 50   |==========================================================================================
                                  ========*/
                            22432 ; 51   |#ifdef WIN32
                            22433 ; 52   |#define _PC_SIMULATION_
                            22434 ; 53   |#else
                            22435 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            22436 ; 55   |#endif  // WIN32
                            22437 ; 56   |
                            22438 ; 57   |#if 1
                            22439 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            22440 ; 59   |#endif
                            22441 ; 60   |
                            22442 ; 61   |#if 1
                            22443 ; 62   |#define _AUDIBLE_       /* install audible list */
                            22444 ; 63   |#endif
                            22445 ; 64   |
                            22446 ; 65   |#if 1
                            22447 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            22448 ; 67   |#endif
                            22449 ; 68   |
                            22450 ; 69   |#ifdef PL3_FB
                            22451 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            22452 ; 71   |#endif
                            22453 ; 72   |
                            22454 ; 73   |#if 1
                            22455 ; 74   |#define _SUPPORT_2000_SONGS_
                            22456 ; 75   |#endif
                            22457 ; 76   |
                            22458 ; 77   |/*========================================================================================
                                  ==========
                            22459 ; 78   |                                           INCLUDE FILES
                            22460 ; 79   |==========================================================================================
                                  ========*/
                            22461 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            22462 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            22463 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            22464 ; 83   |#define OEM_SEEK_END    SEEK_END
                            22465 ; 84   |#else
                            22466 ; 85   |#define _X
                            22467 ; 86   |#define _Y
                            22468 ; 87   |#define _packed
                            22469 ; 88   |
                            22470 ; 89   |#define _asmfunc
                            22471 ; 90   |#define _reentrant
                            22472 ; 91   |
                            22473 ; 92   |#define OEM_SEEK_CUR    1
                            22474 ; 93   |#define OEM_SEEK_SET    0
                            22475 ; 94   |#define OEM_SEEK_END    2
                            22476 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            22477 ; 96   |
                            22478 ; 97   |#include "types.h"
                            22479 ; 98   |#include "exec.h"
                            22480 ; 99   |#include "messages.h"
                            22481 ; 100  |#include "project.h"
                            22482 ; 101  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 373

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22483 ; 102  |/*========================================================================================
                                  ==========
                            22484 ; 103  |                                             CONSTANTS
                            22485 ; 104  |==========================================================================================
                                  ========*/
                            22486 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            22487 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            22488 ; 107  |Artistname                              1:0
                            22489 ; 108  |Albumname                               3:2
                            22490 ; 109  |Genrename                               5:4
                            22491 ; 110  |Songname                                7:6
                            22492 ; 111  |----------------------------------------------------------
                            22493 ; 112  |    Value (2 bits)                      Meanings
                            22494 ; 113  |    0                                   RAW and All ASCII
                            22495 ; 114  |    1                                   Uni-code
                            22496 ; 115  |    2                                   Mixed, non-unicode
                            22497 ; 116  |
                            22498 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            22499 ; 118  |*/
                            22500 ; 119  |#define BITMASK_ARTIST  (0x03)
                            22501 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            22502 ; 121  |#define BITMASK_GENRE   (0x30)
                            22503 ; 122  |#define BITMASK_SONG    (0xC0)
                            22504 ; 123  |
                            22505 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            22506 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            22507 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            22508 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            22509 ; 128  |
                            22510 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            22511 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            22512 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            22513 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            22514 ; 133  |
                            22515 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            22516 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            22517 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            22518 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            22519 ; 138  |
                            22520 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            22521 ; 140  |
                            22522 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            22523 ; 142  |
                            22524 ; 143  |#define INDEX_EOF       0xFFF
                            22525 ; 144  |#ifdef _FOLDER_BROWSE_
                            22526 ; 145  |#define INDEX_ROOT  0xffe
                            22527 ; 146  |#define UNKNOWN_RECORD  0xfff
                            22528 ; 147  |#endif  // _FOLDER_BROWSE_
                            22529 ; 148  |
                            22530 ; 149  |/* Constant for item_type */
                            22531 ; 150  |#define         ITEM_ARTIST                     0
                            22532 ; 151  |#define         ITEM_ALBUM                      1
                            22533 ; 152  |#define         ITEM_GENRE                      2
                            22534 ; 153  |#define         ITEM_TRACK                      3
                            22535 ; 154  |#define         ITEM_YEAR                       4
                            22536 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            22537 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            22538 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            22539 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            22540 ; 159  |#ifdef _NEWMUSIC_
                            22541 ; 160  |#define         ITEM_1DAY                       10
                            22542 ; 161  |#define         ITEM_1WEEK                      11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 374

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22543 ; 162  |#define         ITEM_1MONTH                     12
                            22544 ; 163  |#endif
                            22545 ; 164  |#ifdef _AUDIBLE_
                            22546 ; 165  |#define         ITEM_AUDIBLE            13
                            22547 ; 166  |#endif
                            22548 ; 167  |#define         ITEM_ON_THE_GO          14
                            22549 ; 168  |
                            22550 ; 169  |#define         ITEM_VOICE                      15
                            22551 ; 170  |#define         ITEM_FMREC                      16
                            22552 ; 171  |#define         ITEM_PHOTO                      17
                            22553 ; 172  |#ifdef _FOLDER_BROWSE_
                            22554 ; 173  |#define         ITEM_INTERNAL           18
                            22555 ; 174  |#define         ITEM_EXTERNAL       19
                            22556 ; 175  |#endif  // _FOLDER_BROWSE_
                            22557 ; 176  |#define     ITEM_UNKNOWN        0xff
                            22558 ; 177  |
                            22559 ; 178  |/*
                            22560 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            22561 ; 180  |option input.
                            22562 ; 181  |*/
                            22563 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            22564 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            22565 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            22566 ; 185  |#ifdef _FOLDER_BROWSE_
                            22567 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            22568 ; 187  |#endif  // _FOLDER_BROWSE_
                            22569 ; 188  |
                            22570 ; 189  |/* Constant for key action */
                            22571 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            22572 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            22573 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            22574 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            22575 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            22576 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            22577 ; 196  |
                            22578 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            22579 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            22580 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            22581 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            22582 ; 201  |
                            22583 ; 202  |#define         NO_SD                                   0
                            22584 ; 203  |#define         HAS_SD                                  1
                            22585 ; 204  |
                            22586 ; 205  |#define         PLAY_NORMAL                             0
                            22587 ; 206  |#define         PLAY_SHUFFLE                    1
                            22588 ; 207  |
                            22589 ; 208  |#define     PLAY_REPEAT_OFF         0
                            22590 ; 209  |#define     PLAY_REPEAT_ON          1
                            22591 ; 210  |
                            22592 ; 211  |#define     PLAY_SELECT_FLASH       0
                            22593 ; 212  |#define     PLAY_SELECT_SD          1
                            22594 ; 213  |
                            22595 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            22596 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            22597 ; 216  |
                            22598 ; 217  |#define         ON_THE_GO_EXIST                 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 375

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22599 ; 218  |#define         ON_THE_GO_FULL                  1
                            22600 ; 219  |#define         ON_THE_GO_FREE                  2
                            22601 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            22602 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            22603 ; 222  |
                            22604 ; 223  |#define         REC_VOICE_TYPE                  0
                            22605 ; 224  |#define         REC_FMREC_TYPE                  1
                            22606 ; 225  |#define         REC_PHOTO_TYPE                  2
                            22607 ; 226  |#define         VOICE_FILE_ADD                  0
                            22608 ; 227  |#define         VOICE_FILE_DEL                  1
                            22609 ; 228  |
                            22610 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            22611 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            22612 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            22613 ; 232  |flash or external SD card */
                            22614 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            22615 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            22616 ; 235  |#else
                            22617 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            22618 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            22619 ; 238  |
                            22620 ; 239  |/* number of byte in one DSP word */
                            22621 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            22622 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            22623 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            22624 ; 243  |are 10 level directory structure */
                            22625 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            22626 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            22627 ; 246  |
                            22628 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            22629 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            22630 ; 249  |/* number of songs in each new music list */
                            22631 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            22632 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            22633 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            22634 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            22635 ; 254  |/* number of songs in the on-the-fly list */
                            22636 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            22637 ; 256  |/* number of files audible list */
                            22638 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            22639 ; 258  |
                            22640 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            22641 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            22642 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            22643 ; 262  |
                            22644 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            22645 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            22646 ; 265  |#ifdef _FOLDER_BROWSE_
                            22647 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            22648 ; 267  |#else
                            22649 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            22650 ; 269  |#endif  // _FOLDER_BROWSE_
                            22651 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            22652 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            22653 ; 272  |
                            22654 ; 273  |#ifndef _MAX_DIR_DEPTH
                            22655 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            22656 ; 275  |#endif  // _MAX_DIR_DEPTH
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 376

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22657 ; 276  |
                            22658 ; 277  |/*========================================================================================
                                  ==========*/
                            22659 ; 278  |
                            22660 ; 279  |
                            22661 ; 280  |/*========================================================================================
                                  ==========
                            22662 ; 281  |                                               MACROS
                            22663 ; 282  |==========================================================================================
                                  ========*/
                            22664 ; 283  |
                            22665 ; 284  |/*========================================================================================
                                  ==========
                            22666 ; 285  |                                               ENUMS
                            22667 ; 286  |==========================================================================================
                                  ========*/
                            22668 ; 287  |#define NUM_OF_MEDIA                            (2)
                            22669 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            22670 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            22671 ; 290  |/*========================================================================================
                                  ==========
                            22672 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            22673 ; 292  |==========================================================================================
                                  ========*/
                            22674 ; 293  |
                            22675 ; 294  |typedef char    int8;
                            22676 ; 295  |typedef short   int16;
                            22677 ; 296  |typedef int     int24;
                            22678 ; 297  |typedef long    int32;
                            22679 ; 298  |
                            22680 ; 299  |typedef int     intx;
                            22681 ; 300  |
                            22682 ; 301  |typedef unsigned char   uint8;
                            22683 ; 302  |typedef unsigned short  uint16;
                            22684 ; 303  |typedef unsigned int    uint24;
                            22685 ; 304  |typedef unsigned long   uint32;
                            22686 ; 305  |
                            22687 ; 306  |/*
                            22688 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            22689 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            22690 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            22691 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            22692 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            22693 ; 312  |*/
                            22694 ; 313  |/*
                            22695 ; 314  |path_name[] _must_have_data_:
                            22696 ; 315  |path_name[] = (Max. 120 Characters);
                            22697 ; 316  |year range:
                            22698 ; 317  |year = 0x000000-0xFFFFFF;
                            22699 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            22700 ; 319  |Unknown track number:
                            22701 ; 320  |track_number = 0x7FFFFF;
                            22702 ; 321  |unicode refer to above #define BITMASK_*
                            22703 ; 322  |*/
                            22704 ; 323  |/*
                            22705 ; 324  |Interface of UI and Music Library
                            22706 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            22707 ; 326  |
                            22708 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            22709 ; 328  |
                            22710 ; 329  |3) UI to Music Library variable passing length definition:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 377

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22711 ; 330  |        All ASCII Characters:
                            22712 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            22713 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            22714 ; 333  |        Unicode Characters:
                            22715 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            22716 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            22717 ; 336  |
                            22718 ; 337  |4) UI input data to Music Library in two formats.
                            22719 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            22720 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            22721 ; 340  |
                            22722 ; 341  |5) UI calling function:
                            22723 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            22724 ; 343  |        int16 option definition:
                            22725 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            22726 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            22727 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            22728 ; 347  |
                            22729 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            22730 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            22731 ; 350  |
                            22732 ; 351  |6) Modification Date:
                            22733 ; 352  |        uint24 g_file_time:
                            22734 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            22735 ; 354  |*/
                            22736 ; 355  |
                            22737 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            22738 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            22739 ; 358  |typedef struct _ram_song_info {
                            22740 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22741 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22742 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22743 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22744 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22745 ; 364  |    uint32 g_songFastKey;
                            22746 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22747 ; 366  |        uint24 year;
                            22748 ; 367  |        uint24 track_number;
                            22749 ; 368  |        uint8 unicode;
                            22750 ; 369  |} RAM_SONG_INFO_T;
                            22751 ; 370  |
                            22752 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            22753 ; 372  |typedef struct _flash_group_name {
                            22754 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22755 ; 374  |        uint8 unicode;
                            22756 ; 375  |} FLASH_GROUP_NAME_T;
                            22757 ; 376  |
                            22758 ; 377  |// struct to store directories information passed from UI
                            22759 ; 378  |#ifdef _FOLDER_BROWSE_
                            22760 ; 379  |typedef struct _ml_DirInfo {
                            22761 ; 380  |        uint24  u8Unicode : 8;
                            22762 ; 381  |        uint24  u12DirDepth : 12;
                            22763 ; 382  |        uint24  u4Added : 4;            
                            22764 ; 383  |        INT     iDirRecord;
                            22765 ; 384  |        DWORD   dwFastKey;
                            22766 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22767 ; 386  |} ML_DIRINFO_T;
                            22768 ; 387  |#endif  // _FOLDER_BROWSE_
                            22769 ; 388  |
                            22770 ; 389  |/*========================================================================================
                                  ==========
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 378

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22771 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            22772 ; 391  |==========================================================================================
                                  ========*/
                            22773 ; 392  |extern uint24   IsPlayOnTheGo;
                            22774 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            22775 ; 394  |extern uint24   merge_id_list_flash[];
                            22776 ; 395  |extern uint24   merge_id_list_sd[];
                            22777 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            22778 ; 397  |#ifdef _FOLDER_BROWSE_
                            22779 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            22780 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22781 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            22782 ; 401  |#endif  // _FOLDER_BROWSE_
                            22783 ; 402  |extern INT _X    *sec_temp_buf_X;
                            22784 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            22785 ; 404  |
                            22786 ; 405  |/*========================================================================================
                                  ==========
                            22787 ; 406  |                                        FUNCTION PROTOTYPES
                            22788 ; 407  |==========================================================================================
                                  ========*/
                            22789 ; 408  |
                            22790 ; 409  |///////////////////////////////////////////////////////////////////////
                            22791 ; 410  |//! \brief
                            22792 ; 411  |//!
                            22793 ; 412  |//! \fntype Function
                            22794 ; 413  |//!
                            22795 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            22796 ; 415  |//! Call only once before inserting items. Call once for each media.
                            22797 ; 416  |//!
                            22798 ; 417  |//! \param[in]  none
                            22799 ; 418  |//!
                            22800 ; 419  |//! \return
                            22801 ; 420  |//!
                            22802 ; 421  |///////////////////////////////////////////////////////////////////////
                            22803 ; 422  |void ML_InitLibraryParameter(void);
                            22804 ; 423  |
                            22805 ; 424  |///////////////////////////////////////////////////////////////////////
                            22806 ; 425  |//! \brief
                            22807 ; 426  |//!
                            22808 ; 427  |//! \fntype Function
                            22809 ; 428  |//!
                            22810 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            22811 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            22812 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            22813 ; 432  |//! the song information is recorded in music library.
                            22814 ; 433  |//!
                            22815 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            22816 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            22817 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            22818 ; 437  |//!
                            22819 ; 438  |//! \return
                            22820 ; 439  |//!
                            22821 ; 440  |///////////////////////////////////////////////////////////////////////
                            22822 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            22823 ; 442  |
                            22824 ; 443  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 379

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22825 ; 444  |//! \brief
                            22826 ; 445  |//!
                            22827 ; 446  |//! \fntype Function
                            22828 ; 447  |//!
                            22829 ; 448  |//! \param[in]
                            22830 ; 449  |//!
                            22831 ; 450  |//! \return
                            22832 ; 451  |//!
                            22833 ; 452  |///////////////////////////////////////////////////////////////////////
                            22834 ; 453  |#ifdef _FOLDER_BROWSE_
                            22835 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            22836 ; 455  |#endif  // _FOLDER_BROWSE_
                            22837 ; 456  |
                            22838 ; 457  |///////////////////////////////////////////////////////////////////////
                            22839 ; 458  |//! \brief
                            22840 ; 459  |//!
                            22841 ; 460  |//! \fntype Function
                            22842 ; 461  |//!
                            22843 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            22844 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            22845 ; 464  |//! music library for that particular media.
                            22846 ; 465  |//!
                            22847 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            22848 ; 467  |//!
                            22849 ; 468  |//! \return
                            22850 ; 469  |//!
                            22851 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            22852 ; 471  |//!         function.
                            22853 ; 472  |///////////////////////////////////////////////////////////////////////
                            22854 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            22855 ; 474  |
                            22856 ; 475  |///////////////////////////////////////////////////////////////////////
                            22857 ; 476  |//! \brief
                            22858 ; 477  |//!
                            22859 ; 478  |//! \fntype Function
                            22860 ; 479  |//!
                            22861 ; 480  |//! \param[in]
                            22862 ; 481  |//!
                            22863 ; 482  |//! \return
                            22864 ; 483  |//!
                            22865 ; 484  |///////////////////////////////////////////////////////////////////////
                            22866 ; 485  |#ifdef _NEWMUSIC_
                            22867 ; 486  |void ML_UpdateNewMusic(void);
                            22868 ; 487  |#endif
                            22869 ; 488  |
                            22870 ; 489  |///////////////////////////////////////////////////////////////////////
                            22871 ; 490  |//! \brief
                            22872 ; 491  |//!
                            22873 ; 492  |//! \fntype Function
                            22874 ; 493  |//!
                            22875 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            22876 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            22877 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            22878 ; 497  |//!
                            22879 ; 498  |//! \param[in]  none
                            22880 ; 499  |//!
                            22881 ; 500  |//! \return
                            22882 ; 501  |//!
                            22883 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            22884 ; 503  |//!         must be called before calling any other music library functions.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 380

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22885 ; 504  |///////////////////////////////////////////////////////////////////////
                            22886 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            22887 ; 506  |
                            22888 ; 507  |///////////////////////////////////////////////////////////////////////
                            22889 ; 508  |//! \brief
                            22890 ; 509  |//!
                            22891 ; 510  |//! \fntype Function
                            22892 ; 511  |//!
                            22893 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            22894 ; 513  |//! library operation.
                            22895 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            22896 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            22897 ; 516  |//! music.sec file do not exist.
                            22898 ; 517  |//!
                            22899 ; 518  |//! \param[in]  none
                            22900 ; 519  |//!
                            22901 ; 520  |//! \return
                            22902 ; 521  |//!
                            22903 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            22904 ; 523  |//!         must be called before calling any other music library functions.
                            22905 ; 524  |///////////////////////////////////////////////////////////////////////
                            22906 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            22907 ; 526  |
                            22908 ; 527  |///////////////////////////////////////////////////////////////////////
                            22909 ; 528  |//! \brief
                            22910 ; 529  |//!
                            22911 ; 530  |//! \fntype Function
                            22912 ; 531  |//!
                            22913 ; 532  |//! Preload the list, prepare for renew.
                            22914 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            22915 ; 534  |//! structure in RAM.
                            22916 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            22917 ; 536  |//! in RAM.
                            22918 ; 537  |//!
                            22919 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            22920 ; 539  |//!
                            22921 ; 540  |//! \return
                            22922 ; 541  |//!
                            22923 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            22924 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            22925 ; 544  |///////////////////////////////////////////////////////////////////////
                            22926 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            22927 ; 546  |
                            22928 ; 547  |///////////////////////////////////////////////////////////////////////
                            22929 ; 548  |//! \brief
                            22930 ; 549  |//!
                            22931 ; 550  |//! \fntype Function
                            22932 ; 551  |//!
                            22933 ; 552  |//! Save the list to flash memory.
                            22934 ; 553  |//!
                            22935 ; 554  |//! \param[in]
                            22936 ; 555  |//!
                            22937 ; 556  |//! \return
                            22938 ; 557  |//!
                            22939 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            22940 ; 559  |//!         changed by the user.
                            22941 ; 560  |///////////////////////////////////////////////////////////////////////
                            22942 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            22943 ; 562  |
                            22944 ; 563  |///////////////////////////////////////////////////////////////////////
                            22945 ; 564  |//! \brief
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 381

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22946 ; 565  |//!
                            22947 ; 566  |//! \fntype Function
                            22948 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            22949 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            22950 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            22951 ; 570  |//! Otherwise the song is deleted.
                            22952 ; 571  |//!
                            22953 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            22954 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            22955 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            22956 ; 575  |//!
                            22957 ; 576  |//! \return
                            22958 ; 577  |//!
                            22959 ; 578  |///////////////////////////////////////////////////////////////////////
                            22960 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            22961 ; 580  |
                            22962 ; 581  |///////////////////////////////////////////////////////////////////////
                            22963 ; 582  |//! \brief
                            22964 ; 583  |//!
                            22965 ; 584  |//! \fntype Function
                            22966 ; 585  |//!
                            22967 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            22968 ; 587  |//! in the ML_UpdateOnTheGo().
                            22969 ; 588  |//!
                            22970 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            22971 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            22972 ; 591  |//!
                            22973 ; 592  |//! \return
                            22974 ; 593  |//!
                            22975 ; 594  |///////////////////////////////////////////////////////////////////////
                            22976 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            22977 ; 596  |
                            22978 ; 597  |///////////////////////////////////////////////////////////////////////
                            22979 ; 598  |//! \brief
                            22980 ; 599  |//!
                            22981 ; 600  |//! \fntype Function
                            22982 ; 601  |//!
                            22983 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            22984 ; 603  |//!
                            22985 ; 604  |//! \param[in]  none
                            22986 ; 605  |//!
                            22987 ; 606  |//! \return
                            22988 ; 607  |//!
                            22989 ; 608  |///////////////////////////////////////////////////////////////////////
                            22990 ; 609  |void ML_UpdateOnTheGo(void);
                            22991 ; 610  |
                            22992 ; 611  |///////////////////////////////////////////////////////////////////////
                            22993 ; 612  |//! \brief
                            22994 ; 613  |//!
                            22995 ; 614  |//! \fntype Function
                            22996 ; 615  |//!
                            22997 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            22998 ; 617  |//! Call only once before inserting items. Call once for each media.
                            22999 ; 618  |//!
                            23000 ; 619  |//! \param[in]  none
                            23001 ; 620  |//!
                            23002 ; 621  |//! \return
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 382

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23003 ; 622  |//!
                            23004 ; 623  |///////////////////////////////////////////////////////////////////////
                            23005 ; 624  |void ML_InitVoiceParameter(void);
                            23006 ; 625  |
                            23007 ; 626  |///////////////////////////////////////////////////////////////////////
                            23008 ; 627  |//! \brief
                            23009 ; 628  |//!
                            23010 ; 629  |//! \fntype Function
                            23011 ; 630  |//!
                            23012 ; 631  |//! \param[in]
                            23013 ; 632  |//!
                            23014 ; 633  |//! \return
                            23015 ; 634  |//!
                            23016 ; 635  |///////////////////////////////////////////////////////////////////////
                            23017 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            23018 ; 637  |
                            23019 ; 638  |///////////////////////////////////////////////////////////////////////
                            23020 ; 639  |//! \brief
                            23021 ; 640  |//!
                            23022 ; 641  |//! \fntype Function
                            23023 ; 642  |//!
                            23024 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            23025 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            23026 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            23027 ; 646  |//!
                            23028 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            23029 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            23030 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            23031 ; 650  |//!
                            23032 ; 651  |//! \return
                            23033 ; 652  |//!
                            23034 ; 653  |///////////////////////////////////////////////////////////////////////
                            23035 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            23036 ; 655  |
                            23037 ; 656  |///////////////////////////////////////////////////////////////////////
                            23038 ; 657  |//! \brief
                            23039 ; 658  |//!
                            23040 ; 659  |//! \fntype Function
                            23041 ; 660  |//!
                            23042 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            23043 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            23044 ; 663  |//! of music library for that particular media.
                            23045 ; 664  |//!
                            23046 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            23047 ; 666  |//!
                            23048 ; 667  |//! \return
                            23049 ; 668  |//!
                            23050 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            23051 ; 670  |//!         function.
                            23052 ; 671  |///////////////////////////////////////////////////////////////////////
                            23053 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            23054 ; 673  |
                            23055 ; 674  |///////////////////////////////////////////////////////////////////////
                            23056 ; 675  |//! \brief
                            23057 ; 676  |//!
                            23058 ; 677  |//! \fntype Function
                            23059 ; 678  |//!
                            23060 ; 679  |//! Called by UI, the merge the music library tables album,
                            23061 ; 680  |//! artist, genre, song and year.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 383

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23062 ; 681  |//!
                            23063 ; 682  |//! \param[in]  none
                            23064 ; 683  |//!
                            23065 ; 684  |//! \return
                            23066 ; 685  |//!
                            23067 ; 686  |///////////////////////////////////////////////////////////////////////
                            23068 ; 687  |void ML_MergeLibraryTables(void);
                            23069 ; 688  |
                            23070 ; 689  |///////////////////////////////////////////////////////////////////////
                            23071 ; 690  |//! \brief
                            23072 ; 691  |//!
                            23073 ; 692  |//! \fntype Function
                            23074 ; 693  |//!
                            23075 ; 694  |//! Called by UI, the merge the music library tables album,
                            23076 ; 695  |//! artist, genre, song and year.
                            23077 ; 696  |//!
                            23078 ; 697  |//! \param[in]  none
                            23079 ; 698  |//!
                            23080 ; 699  |//! \return
                            23081 ; 700  |//!
                            23082 ; 701  |///////////////////////////////////////////////////////////////////////
                            23083 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            23084 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            23085 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            23086 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            23087 ; 706  |
                            23088 ; 707  |///////////////////////////////////////////////////////////////////////
                            23089 ; 708  |//! \brief
                            23090 ; 709  |//!
                            23091 ; 710  |//! \fntype Function
                            23092 ; 711  |//!
                            23093 ; 712  |//! \param[in]
                            23094 ; 713  |//!
                            23095 ; 714  |//! \return
                            23096 ; 715  |//!
                            23097 ; 716  |///////////////////////////////////////////////////////////////////////
                            23098 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            23099 ; 718  |
                            23100 ; 719  |/*========================================================================================
                                  ========*/
                            23101 ; 720  |
                            23102 ; 721  |// Siukoon 2005-02-28
                            23103 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            23104 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            23105 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            23106 ; 725  |#else
                            23107 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            23108 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            23109 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            23110 ; 729  |#define WORD_PER_SECTOR             (171)
                            23111 ; 730  |#define BYTE_PER_SECTOR             (512)
                            23112 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            23113 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            23114 ; 733  |
                            23115 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            23116 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            23117 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            23118 ; 737  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 384

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23119 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            23120 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            23121 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            23122 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            23123 ; 742  |
                            23124 ; 743  |/////////////////////
                            23125 ; 744  |
                            23126 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            23127 ; 746  |
                            23128 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            23129 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            23130 ; 749  |#else
                            23131 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            23132 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            23133 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            23134 ; 753  |
                            23135 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            23136 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            23137 ; 756  |
                            23138 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            23139 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            23140 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            23141 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            23142 ; 761  |#else
                            23143 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            23144 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            23145 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            23146 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            23147 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            23148 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            23149 ; 768  |
                            23150 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            23151 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            23152 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            23153 ; 772  |#else
                            23154 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            23155 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            23156 ; 775  |
                            23157 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            23158 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            23159 ; 778  |
                            23160 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            23161 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            23162 ; 781  |
                            23163 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            23164 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            23165 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            23166 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            23167 ; 786  |#else
                            23168 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            23169 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            23170 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            23171 ; 790  |
                            23172 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            23173 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            23174 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            23175 ; 794  |#else
                            23176 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 385

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23177 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            23178 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            23179 ; 798  |
                            23180 ; 799  |#ifdef __cplusplus
                            23181 ; 800  |}
                            23182 ; 801  |#endif
                            23183 ; 802  |
                            23184 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            23185 
                            23187 
                            23188 ; 17   |
                            23189 ; 18   |#define ABOUT_SCREEN_NUMBER_FIRST       0
                            23190 ; 19   |#define ABOUT_SCREEN_NUMBER_LAST                3
                            23191 ; 20   |extern _reentrant INT FileSystemPresent(INT Device);
                            23192 ; 21   |_reentrant void DisplayAboutMenu(INT iScreenNumber);
                            23193 ; 22   |extern long FSFreeSpace(int);
                            23194 ; 23   |
                            23195 ; 24   |////////////////////////////////////////////////////////////////////////////////
                            23196 ; 25   |//
                            23197 ; 26   |//>  Name:          int _reentrant AboutMenu(int a, int b, int *pPtr)
                            23198 ; 27   |//
                            23199 ; 28   |//   Type:          Function (code bank callable)
                            23200 ; 29   |//
                            23201 ; 30   |//   Description:   This function is the about menu
                            23202 ; 31   |//
                            23203 ; 32   |//   Inputs:        none used.
                            23204 ; 33   |//
                            23205 ; 34   |//   Outputs:       messages
                            23206 ; 35   |//
                            23207 ; 36   |//   Notes:         Will stay here until menu button is pressed
                            23208 ; 37   |//<
                            23209 ; 38   |////////////////////////////////////////////////////////////////////////////////
                            23210 ; 39   |int _reentrant AboutMenu(int a, int b, int *pPtr)
                            23211 ; 40   |{
                            23212 
P:0000                      23213         org     p,".ptextaboutmenu":
                            23220 FAboutMenu:
P:0000 055F7C         2    223221         movec   ssh,y:(r7)+
P:0001 3F0500         2    423224         move    #5,n7
P:0002 000000         2    623225         nop
P:0003 204F00         2    823226         move    (r7)+n7
                            23292 
                            23293 ; 41   |        union DisplayHints DisplayHint;
                            23294 ; 42   |
                            23295 ; 43   |        INT  iEvent;
                            23296 ; 44   |    BOOL bDone = FALSE;
                            23297 
P:0004 77F400 FFFFFC  3   1123299         move    #-4,n7
P:0006 000000         2   1323300         nop
P:0007 596F00         4   1723301         move    b0,y:(r7+n7)
                            23310 
                            23311 ; 45   |    INT  iNextMenu = MENU_MAIN;
                            23312 ; 46   |    BOOL bSendToPlayerStateMachine = FALSE;
                            23313 ; 47   |        INT iAboutScreenNum=0;
                            23314 
P:0008 2D0000         2   1923316         move    #0,b1
P:0009 77F400 FFFFFD  3   2223318         move    #-3,n7
P:000B 000000         2   2423319         nop
P:000C 5D6F00         4   2823320         move    b1,y:(r7+n7)
                            23323 
                            23324 ; 48   |
                            23325 ; 49   |    // this is required to get the message into the playerstatemachine
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 386

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23326 ; 50   |        // casted to avoid pointer mismatch warnings
                            23327 ; 51   |        pPtr = (int *) &gEventInfo;
                            23328 
P:000D 66F400 rrrrrr  3   3123330         move    #FgEventInfo,r6
P:000F 77F400 FFFFFE  3   3423333         move    #-2,n7
P:0011 000000         2   3623334         nop
P:0012 6E6F00         4   4023335         move    r6,y:(r7+n7)
                            23338 
                            23339 ; 52   |
                            23340 ; 53   |    a;b;//here to prevent parameter not used messages.
                            23341 ; 54   |
                            23342 ; 55   |    //Lets initially clear screen and display all
                            23343 ; 56   |    DisplayHint.I = ABOUT_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS);
                            23344 
P:0013 56F400 707E01  3   4323346         move    #7372289,a
P:0015 77F400 FFFFFB  3   4623347         move    #-5,n7
P:0017 000000         2   4823348         nop
P:0018 5C6F00         4   5223349         move    a1,y:(r7+n7)
                            23350 
                            23351 ; 57   |
                            23352 ; 58   |
                            23353 ; 59   |#if defined(MMC)  
                            23354 ; 60   |    // Stop the decoder if needed. STMP Issue 2375 ------- 
                            23355 ; 61   |    // Needed here to display stop icon.
                            23356 ; 62   |    if(!(g_wDecoderSR&DECODER_STOPPED))
                            23357 
P:0019 57F000 rrrrrr  3   5523359         move    x:Fg_wDecoderSR,b
P:001B 44F400 000040  3   5823361         move    #>$40,x0
P:001D 20004E         2   6023362         and     x0,b
P:001E 2B0000         2   6223363         move    #0,b2
P:001F 20000B         2   6423364         tst     b
P:0020 0AF0A2 rrrrrr  6   7023365         jne     L53
                            23366 
                            23367 ; 63   |    {   
                            23368 ; 64   |        SysPostMessage(2,DECODER_STOP);
                            23369 
P:0022 2D0200         2   7223371         move    #2,b1
P:0023 290300         2   7423372         move    #3,b0
P:0024 595F00         2   7623373         move    b0,y:(r7)+
P:0025 5D5F00         2   7823375         move    b1,y:(r7)+
P:0026 0BF080 rrrrrr  6   8423377         jsr     FSysPostMessage
P:0028 205700         2   8623378         move    (r7)-
P:0029 205700         2   8823380         move    (r7)-
                            23383 
                            23384 ; 65   |        while(!(g_wDecoderSR&DECODER_STOPPED))
                            23385 
P:002A 0AF080 rrrrrr  6   9423387         jmp     L52
                            23388 
                            23389 ; 66   |        {   SysWaitOnEvent(0,0,2);
                            23390 
P:002C 300000         2   9623392 L51:    move    #0,r0
P:002D 57F400 000002  3   9923393         move    #>2,b
P:002F 200013         2  10123394         clr     a   
P:0030 0BF080 rrrrrr  6  10723395         jsr     SysWaitOnEvent
P:0032 54F000 rrrrrr  3  11023397 L52:    move    x:Fg_wDecoderSR,a1
P:0034 46F400 000040  3  11323398         move    #>$40,y0
P:0036 200056         2  11523399         and     y0,a
P:0037 218E00         2  11723400         move    a1,a
P:0038 2A0000         2  11923401         move    #0,a2
P:0039 200003         2  12123402         tst     a
P:003A 0AF0AA rrrrrr  6  12723403         jeq     L51
                            23404 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 387

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23405 ; 67   |        }
                            23406 ; 68   |    }     
                            23407 ; 69   |    DisplayHint.bits.PlayState = TRUE;  // Will update play state icon to stopped
                            23408 
P:003C 77F400 FFFFFB  3  13023410 L53:    move    #-5,n7
P:003E 000000         2  13223411         nop
P:003F 0A6F69         6  13823412         bset    #9,y:(r7+n7)
                            23413 
                            23414 ; 70   |#endif      //-------- STMP 2375 
                            23415 ; 71   |
                            23416 ; 72   |
                            23417 ; 73   |    while(!bDone)
                            23418 
P:0040 0AF080 rrrrrr  6  14423420         jmp     L74
                            23421 
                            23422 ; 74   |        {
                            23423 ; 75   |        DisplayHint.bits.ClearDisplay=TRUE;
                            23424 
P:0042 77F400 FFFFFB  3  14723426 L54:    move    #-5,n7
P:0044 000000         2  14923427         nop
P:0045 0A6F60         6  15523428         bset    #0,y:(r7+n7)
                            23429 
                            23430 ; 76   |        
                            23431 ; 77   |        //wait on either a EVENT_BUTTON or EVENT_MESSAGE
                            23432 ; 78   |        iEvent = SysWaitOnEvent(EVENT_MESSAGE|EVENT_BUTTON,&gEventInfo.msg,DisplayHint.I ?
                                   1: -1);        
                            23433 
P:0046 5FEF00         4  15923435         move    y:(r7+n7),b
P:0047 2B0000         2  16123436         move    #0,b2
P:0048 20000B         2  16323437         tst     b
P:0049 57F400 000001  3  16623438         move    #>1,b
P:004B 0AF0A2 rrrrrr  6  17223439         jne     L76
P:004D 57F400 FFFFFF  3  17523440         move    #>-1,b
P:004F 60F400 rrrrrr  3  17823441 L76:    move    #FgEventInfo,r0
P:0051 56F400 00000A  3  18123442         move    #>10,a
P:0053 0BF080 rrrrrr  6  18723443         jsr     SysWaitOnEvent
                            23445 
                            23446 ; 79   |
                            23447 ; 80   |        bSendToPlayerStateMachine=TRUE;
                            23448 
P:0055 47F400 000001  3  19023450         move    #>1,y1
P:0057 46F400 000003  3  19323452         move    #>3,y0
                            23453 
                            23454 ; 81   |                switch(iEvent)
                            23455 
P:0059 200009         2  19523457         tfr     a,b
P:005A 045FA0         2  19723458         movec   m0,n7
P:005B 000000         2  19923459         nop
P:005C 5F6F00         4  20323460         move    b,y:(r7+n7)
P:005D 45F400 000008  3  20623461         move    #>8,x1
P:005F 45F46D 000004  3  20923462         cmp     x1,b    #>4,x1
P:0061 0AF0AA rrrrrr  6  21523463         jeq     L57
P:0063 20006D         2  21723464         cmp     x1,b
P:0064 0AF0A2 rrrrrr  6  22323465         jne     L72
                            23466 
                            23467 ; 82   |                {
                            23468 ; 83   |                        case EVENT_TIMER:
                            23469 ; 84   |                        SysCallFunction(RSRC_DISPLAY_CODE_BANK,RefreshDisplay,DisplayHint.
                                  I,1,0);
                            23470 
P:0066 77F400 FFFFFB  3  22623472         move    #-5,n7
P:0068 000000         2  22823473         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 388

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0069 5FEF00         4  23223474         move    y:(r7+n7),b
P:006A 340000         2  23423475         move    #0,r4
P:006B 20E400         2  23623476         move    y1,x0
P:006C 56F400 000022  3  23923477         move    #>34,a
P:006E 60F400 rrrrrr  3  24223478         move    #FRefreshDisplay,r0
P:0070 21AF00         2  24423479         move    b1,b
P:0071 0BF080 rrrrrr  6  25023480         jsr     SysCallFunction
                            23482 
                            23483 ; 85   |                        if (DisplayHint.bits.ClearDisplay)
                            23484 
P:0073 77F400 FFFFFB  3  25323486         move    #-5,n7
P:0075 000000         2  25523487         nop
P:0076 58EF00         4  25923488         move    y:(r7+n7),a0
P:0077 0AC800 rrrrrr  6  26523489         jclr    #0,a0,L56
                            23490 
                            23491 ; 86   |                                {  // if cleared display, redisplay info
                            23492 ; 87   |                               DisplayAboutMenu(iAboutScreenNum);
                            23493 
P:0079 77F400 FFFFFD  3  26823495         move    #-3,n7
P:007B 000000         2  27023496         nop
P:007C 5EEF00         4  27423497         move    y:(r7+n7),a
P:007D 0BF080 rrrrrr  6  28023500         jsr     FDisplayAboutMenu
                            23503 
                            23504 ; 88   |                                }
                            23505 ; 89   |                        //after displaying, clear all display hints
                            23506 ; 90   |                        DisplayHint.I=0;
                            23507 
P:007F 20001B         2  28223509 L56:    clr     b   
P:0080 77F400 FFFFFB  3  28523510         move    #-5,n7
P:0082 000000         2  28723511         nop
P:0083 5D6F00         4  29123512         move    b1,y:(r7+n7)
P:0084 46F400 000003  3  29423513         move    #>3,y0
                            23514 
                            23515 ; 91   |                        bSendToPlayerStateMachine = FALSE;
                            23516 
P:0086 0AF080 rrrrrr  6  30023518         jmp     L71
                            23519 
                            23520 ; 92   |                        break;
                            23521 ; 93   |
                            23522 ; 94   |                        case EVENT_BUTTON:
                            23523 ; 95   |                        // button pressed, so restart timer if enabled
                            23524 ; 96   |                        UpdateAutoShutdownTimer();
                            23525 
P:0088 0BF080 rrrrrr  6  30623527 L57:    jsr     FUpdateAutoShutdownTimer
                            23528 
                            23529 ; 97   |#ifdef BACKLIGHT
                            23530 ; 98   |                        // turn on backlight when button is pressed.
                            23531 ; 99   |                        if (g_iBackLightState==BACKLIGHT_ON)
                            23532 
P:008A 5EF000 rrrrrr  3  30923534         move    y:Fg_iBackLightState,a
P:008C 46F400 000001  3  31223535         move    #>1,y0
P:008E 200055         2  31423536         cmp     y0,a
P:008F 0AF0A2 rrrrrr  6  32023537         jne     L58
                            23538 
                            23539 ; 100  |                        {
                            23540 ; 101  |                SysPostMessage(2,LCD_BACKLIGHT_ON);
                            23541 
P:0091 46F400 030010  3  32323543         move    #196624,y0
P:0093 4E5F00         2  32523544         move    y0,y:(r7)+
P:0094 290200         2  32723546         move    #2,b0
P:0095 595F00         2  32923547         move    b0,y:(r7)+
P:0096 0BF080 rrrrrr  6  33523549         jsr     FSysPostMessage
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 389

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0098 205700         2  33723550         move    (r7)-
P:0099 205700         2  33923552         move    (r7)-
                            23554 
                            23555 ; 102  |                    SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_BACKLIGHT,1,BACKLIGHT_TIME
                                  ,MENU_MSG_TURN_OFF_BACKLIGHT);
                            23556 
P:009A 280100         2  34123558         move    #1,a0
P:009B 51F400 06001A  3  34423559         move    #393242,b0
P:009D 595F00         2  34623560         move    b0,y:(r7)+
P:009E 55F400 001388  3  34923562         move    #5000,b1
P:00A0 5D5F00         2  35123563         move    b1,y:(r7)+
P:00A1 585F00         2  35323565         move    a0,y:(r7)+
P:00A2 290500         2  35523567         move    #5,b0
P:00A3 595F00         2  35723568         move    b0,y:(r7)+
P:00A4 50F400 090001  3  36023570         move    #589825,a0
P:00A6 585F00         2  36223571         move    a0,y:(r7)+
P:00A7 290600         2  36423573         move    #6,b0
P:00A8 595F00         2  36623574         move    b0,y:(r7)+
P:00A9 0BF080 rrrrrr  6  37223576         jsr     FSysPostMessage
P:00AB 3F0600         2  37423577         move    #6,n7
P:00AC 000000         2  37623578         nop
P:00AD 204700         2  37823579         move    (r7)-n7
                            23581 
                            23582 ; 103  |                    SysWaitOnEvent(0,0,0);
                            23583 
P:00AE 300000         2  38023585         move    #0,r0
P:00AF 200013         2  38223586         clr     a   
P:00B0 20001B         2  38423587         clr     b   
P:00B1 0BF080 rrrrrr  6  39023588         jsr     SysWaitOnEvent
                            23589 
                            23590 ; 104  |                        } 
                            23591 ; 105  |#endif
                            23592 ; 106  |
                            23593 ; 107  |                        //somebody pressed a button.
                            23594 ; 108  |                        //remember the last button event (mostly for coming out of FFWD an
                                  d RWND)         
                            23595 ; 109  |                        switch(g_wLastButton = gEventInfo.Button.wButtonEvent)
                            23596 
P:00B3 5EF000 rrrrrr  3  39323598 L58:    move    y:FgEventInfo,a
P:00B5 5C7000 rrrrrr  3  39623599         move    a1,y:Fg_wLastButton
P:00B7 46F400 000003  3  39923600         move    #>3,y0
P:00B9 66F400 rrrrrr  3  40223601         move    #L77,r6
P:00BB 2A0000         2  40423602         move    #0,a2
P:00BC 57F400 00001A  3  40723603         move    #>26,b
P:00BE 21DE05         2  40923604         cmp     b,a     a,n6
P:00BF 0AF0A7 rrrrrr  6  41523605         jgt     L68
P:00C1 07EE96         8  42323606         movem   p:(r6+n6),r6
P:00C2 000000         2  42523607         nop
P:00C3 0AE680         4  42923608         jmp     (r6)
                            23609 
P:00C4 rrrrrr               23610 L77:    dc      L62     ; case 0:
P:00C5 rrrrrr               23611         dc      L62     ; case 1:
P:00C6 rrrrrr               23612         dc      L60     ; case 2:
P:00C7 rrrrrr               23613         dc      L60     ; case 3:
P:00C8 rrrrrr               23614         dc      L68     ; default:
P:00C9 rrrrrr               23615         dc      L67     ; case 5:
P:00CA rrrrrr               23616         dc      L68     ; default:
P:00CB rrrrrr               23617         dc      L68     ; default:
P:00CC rrrrrr               23618         dc      L68     ; default:
P:00CD rrrrrr               23619         dc      L68     ; default:
P:00CE rrrrrr               23620         dc      L68     ; default:
P:00CF rrrrrr               23621         dc      L68     ; default:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 390

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00D0 rrrrrr               23622         dc      L68     ; default:
P:00D1 rrrrrr               23623         dc      L68     ; default:
P:00D2 rrrrrr               23624         dc      L68     ; default:
P:00D3 rrrrrr               23625         dc      L68     ; default:
P:00D4 rrrrrr               23626         dc      L68     ; default:
P:00D5 rrrrrr               23627         dc      L68     ; default:
P:00D6 rrrrrr               23628         dc      L68     ; default:
P:00D7 rrrrrr               23629         dc      L68     ; default:
P:00D8 rrrrrr               23630         dc      L68     ; default:
P:00D9 rrrrrr               23631         dc      L68     ; default:
P:00DA rrrrrr               23632         dc      L68     ; default:
P:00DB rrrrrr               23633         dc      L68     ; default:
P:00DC rrrrrr               23634         dc      L68     ; default:
P:00DD rrrrrr               23635         dc      L68     ; default:
P:00DE rrrrrr               23636         dc      L66     ; case 26:
                            23637 
                            23638 
                            23639 ; 110  |                        {
                            23640 ; 111  |                        case PH_FF:
                            23641 ; 112  |                        case PR_FF:
                            23642 ; 113  |                                iAboutScreenNum++;
                            23643 
P:00DF 77F400 FFFFFD  3  43223645 L60:    move    #-3,n7
P:00E1 000000         2  43423646         nop
P:00E2 5EEF00         4  43823647         move    y:(r7+n7),a
P:00E3 45F400 000001  3  44123648         move    #>1,x1
P:00E5 200060         2  44323649         add     x1,a
                            23652 
                            23653 ; 114  |                                if(iAboutScreenNum>ABOUT_SCREEN_NUMBER_LAST)
                            23654 
P:00E6 200055         2  44523656         cmp     y0,a
P:00E7 0AF0AF rrrrrr  6  45123657         jle     L65
                            23658 
                            23659 ; 115  |                                        iAboutScreenNum=ABOUT_SCREEN_NUMBER_FIRST;
                            23660 
P:00E9 200013         2  45323662         clr     a   
                            23663 
                            23664 ; 116  |                                DisplayAboutMenu(iAboutScreenNum);
                            23665 
P:00EA 0AF080 rrrrrr  6  45923667         jmp     L65
                            23668 
                            23669 ; 117  |                                bSendToPlayerStateMachine=FALSE;
                            23670 ; 118  |                                break;
                            23671 ; 119  |
                            23672 ; 120  |                        case PH_RW:
                            23673 ; 121  |                        case PR_RW:
                            23674 ; 122  |                                iAboutScreenNum--;
                            23675 
                            23677 L62:
P:00EC 77F400 FFFFFD  3  46223680         move    #-3,n7
P:00EE 000000         2  46423681         nop
P:00EF 5EEF00         4  46823682         move    y:(r7+n7),a
P:00F0 47F400 000001  3  47123683         move    #>1,y1
P:00F2 200074         2  47323684         sub     y1,a
                            23687 
                            23688 ; 123  |                                if(iAboutScreenNum<ABOUT_SCREEN_NUMBER_FIRST)
                            23689 ; 124  |                                        iAboutScreenNum=ABOUT_SCREEN_NUMBER_LAST;
                            23690 
P:00F3 029050         2  47523692         tlt     y0,a
                            23693 
                            23694 ; 125  |                                DisplayAboutMenu(iAboutScreenNum);
                            23695 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 391

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00F4 77F400 FFFFFD  3  47823697 L65:    move    #-3,n7
P:00F6 000000         2  48023698         nop
P:00F7 5C6F00         4  48423699         move    a1,y:(r7+n7)
P:00F8 0BF080 rrrrrr  6  49023704         jsr     FDisplayAboutMenu
P:00FA 46F400 000003  3  49323707         move    #>3,y0
                            23708 
                            23709 ; 126  |                                bSendToPlayerStateMachine=FALSE;
                            23710 
P:00FC 0AF080 rrrrrr  6  49923712         jmp     L71
                            23713 
                            23714 ; 127  |                                break;
                            23715 ; 128  |                                        
                            23716 ; 129  |                        case PH_STOP:
                            23717 ; 130  |                                //if the STOP button is held down, lets call the shutdown 
                                  menu
                            23718 ; 131  |                                SysCallFunction(RSRC_MAIN_MENU_CODE_BANK,ShutdownMenu,USER
                                  SHUTDOWN,0,0);
                            23719 
P:00FE 20001B         2  50123721 L66:    clr     b   
P:00FF 340000         2  50323722         move    #0,r4
P:0100 240000         2  50523723         move    #0,x0
P:0101 56F400 000078  3  50823724         move    #>$78,a
P:0103 60F400 rrrrrr  3  51123725         move    #FShutdownMenu,r0
P:0105 0BF080 rrrrrr  6  51723726         jsr     SysCallFunction
                            23727 
                            23728 ; 132  |                                // if returns update display  -- if doesn't return, powere
                                  d down
                            23729 ; 133  |                                DisplayHint.I |= (ABOUT_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR
                                  _DISPLAY_BITPOS));
                            23730 
P:0107 77F400 FFFFFB  3  52023732         move    #-5,n7
P:0109 000000         2  52223733         nop
P:010A 5CEF00         4  52623734         move    y:(r7+n7),a1
P:010B 47F400 707E01  3  52923735         move    #7372289,y1
P:010D 200072         2  53123736         or      y1,a
P:010E 5C6F00         4  53523737         move    a1,y:(r7+n7)
P:010F 46F400 000003  3  53823738         move    #>3,y0
                            23739 
                            23740 ; 134  |                        bSendToPlayerStateMachine = FALSE;
                            23741 
P:0111 0AF080 rrrrrr  6  54423743         jmp     L71
                            23744 
                            23745 ; 135  |                                break;
                            23746 ; 136  |
                            23747 ; 137  |                        case PH_MENU:
                            23748 ; 138  |                                // allow user to escape to music mode
                            23749 ; 139  |                                // set flag so PR_MENU in music mode will ignore
                            23750 ; 140  |                                g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = TRUE;
                            23751 
P:0113 0A7061 rrrrrr  6  55023753 L67:    bset    #1,y:Fg_MenuFlags
                            23754 
                            23755 ; 141  |                        case PR_MENU:
                            23756 ; 142  |                                //defaults to main menu when exiting.  No need to set a ne
                                  w menu.
                            23757 ; 143  |                        default:
                            23758 ; 144  |                                bDone= TRUE;
                            23759 
P:0115 47F400 000001  3  55323761 L68:    move    #>1,y1
P:0117 77F400 FFFFFC  3  55623764         move    #-4,n7
P:0119 000000         2  55823765         nop
P:011A 4F6F00         4  56223766         move    y1,y:(r7+n7)
                            23769 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 392

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23770 ; 145  |                        bSendToPlayerStateMachine = FALSE;
                            23771 
P:011B 270000         2  56423773 L71:    move    #0,y1
                            23775 
                            23776 ; 146  |                                break;
                            23777 ; 147  |                    }// end switch (button)
                            23778 ; 148  |                    break;
                            23779 ; 149  |                }       // end switch (iEvent)
                            23780 ; 150  |        if(bSendToPlayerStateMachine)
                            23781 
P:011C 200079         2  56623783 L72:    tfr     y1,b
P:011D 2B0000         2  56823784         move    #0,b2
P:011E 20000B         2  57023785         tst     b
P:011F 0AF0AA rrrrrr  6  57623788         jeq     L74
                            23789 
                            23790 ; 151  |            DisplayHint.I |= SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,HandlePlaye
                                  rStateMachine,iEvent,0,pPtr);
                            23791 
P:0121 77F400 FFFFFE  3  57923793         move    #-2,n7
P:0123 000000         2  58123794         nop
P:0124 6CEF00         4  58523795         move    y:(r7+n7),r4
P:0125 240000         2  58723798         move    #0,x0
P:0126 56F400 000011  3  59023799         move    #>17,a
P:0128 045FA0         2  59223800         movec   m0,n7
P:0129 000000         2  59423801         nop
P:012A 5FEF00         4  59823802         move    y:(r7+n7),b
P:012B 60F400 rrrrrr  3  60123803         move    #FHandlePlayerStateMachine,r0
P:012D 0BF080 rrrrrr  6  60723804         jsr     SysCallFunction
P:012F 77F400 FFFFFB  3  61023811         move    #-5,n7
P:0131 000000         2  61223812         nop
P:0132 5DEF00         4  61623813         move    y:(r7+n7),b1
P:0133 21C600         2  61823814         move    a,y0
P:0134 20005A         2  62023815         or      y0,b
P:0135 5D6F00         4  62423816         move    b1,y:(r7+n7)
P:0136 77F400 FFFFFC  3  62723818 L74:    move    #-4,n7
P:0138 000000         2  62923819         nop
P:0139 5FEF00         4  63323820         move    y:(r7+n7),b
P:013A 2B0000         2  63523821         move    #0,b2
P:013B 20000B         2  63723822         tst     b
P:013C 0AF0AA rrrrrr  6  64323823         jeq     L54
                            23824 
                            23825 ; 152  |
                            23826 ; 153  |        } // end while (!bDone)
                            23827 ; 154  |         
                            23828 ; 155  |    return iNextMenu;
                            23829 
P:013E 56F400 000064  3  64623831         move    #>100,a
                            23832 
                            23833 ; 156  |}
                            23834 
P:0140 77F400 FFFFFA  3  64923836         move    #-6,n7
P:0142 000000         2  65123837         nop
P:0143 05EF7C         4  65523838         movec   y:(r7+n7),ssh
P:0144 204F00         2  65723840         move    (r7)+n7
P:0145 00000C         4  66123842         rts
                            23847 
                            23848 ; 157  |
                            23849 ; 158  |
                            23850 ; 159  |////////////////////////////////////////////////////////////////////////////////
                            23851 ; 160  |//
                            23852 ; 161  |//>  Name:          _reentrant void DisplayAboutMenu(void)
                            23853 ; 162  |//
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 393

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23854 ; 163  |//   Type:          Function 
                            23855 ; 164  |//
                            23856 ; 165  |//   Description:   This function displays the about menu text.
                            23857 ; 166  |//                                              System Icons are still displayed via Refre
                                  shDisplay
                            23858 ; 167  |//
                            23859 ; 168  |//   Inputs:        none used.
                            23860 ; 169  |//
                            23861 ; 170  |//   Outputs:       lcd messages  
                            23862 ; 171  |//
                            23863 ; 172  |//   Notes:         This call will post 65 words to LCD message queue
                            23864 ; 173  |//<
                            23865 ; 174  |////////////////////////////////////////////////////////////////////////////////
                            23866 ; 175  |_reentrant void DisplayAboutMenu(INT iScreenNumber)
                            23867 ; 176  |{
                            23868 
                            23873 FDisplayAboutMenu:
P:0146 055F7C         2  66323874         movec   ssh,y:(r7)+
P:0147 3F0400         2  66523877         move    #4,n7
P:0148 000000         2  66723878         nop
P:0149 204F00         2  66923879         move    (r7)+n7
                            23897 
                            23898 ; 177  |        int iMedia;                     // media logical/local device number 
                            23899 ; 178  |        int iSize;                      // size of media 
                            23900 ; 179  |        int iIntMem = 0;        // sum of internal media devices
                            23901 ; 180  |        int iIntMemFree = 0;
                            23902 ; 181  |        int iExtMem = 0;        // sum of external media devices
                            23903 ; 182  |        int iExtMemFree = 0;
                            23904 ; 183  |        long temp;
                            23905 
P:014A 77F400 FFFFFC  3  67223907         move    #-4,n7
P:014C 000000         2  67423908         nop
P:014D 5C6F00         4  67823909         move    a1,y:(r7+n7)
                            23912 
                            23913 ; 184  |/*
                            23914 ; 185  |#if defined(MMC) 
                            23915 ; 186  |    // Stop the decoder if needed. STMP Issue 2375 ------- 
                            23916 ; 187  |    // Prevents system hang/decoder crash due to media driver removal/overlay. 
                            23917 ; 188  |    if(!(g_wDecoderSR&DECODER_STOPPED))
                            23918 ; 189  |    {   
                            23919 ; 190  |        SysPostMessage(2,DECODER_STOP);
                            23920 ; 191  |        while(!(g_wDecoderSR&DECODER_STOPPED))
                            23921 ; 192  |        {   SysWaitOnEvent(0,0,2);
                            23922 ; 193  |        }
                            23923 ; 194  |    }                                             
                            23924 ; 195  |#endif
                            23925 ; 196  |*/
                            23926 ; 197  |        SysLoadFATWrite();
                            23927 
P:014E 0BF080 rrrrrr  6  68423929         jsr     SysLoadFATWrite
                            23930 
                            23931 ; 198  |
                            23932 ; 199  |        iIntMem = (int)FSSize(0, MEDIA_SIZE_IN_MEGABYTES);
                            23933 
P:0150 200013         2  68623935         clr     a   
P:0151 57F400 000003  3  68923936         move    #>3,b
P:0153 0BF080 rrrrrr  6  69523937         jsr     FFSSize
P:0155 77F400 FFFFFD  3  69823938         move    #-3,n7
P:0157 000000         2  70023939         nop
P:0158 586F00         4  70423940         move    a0,y:(r7+n7)
P:0159 200013         2  70623942         clr     a   
                            23943 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 394

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23944 ; 200  |        temp = FSFreeSpace(0)>>20;
                            23945 
P:015A 0BF080 rrrrrr  6  71223947         jsr     FFSFreeSpace
P:015C 061480 rrrrrr  6  71823948         do      #20,L96
P:015E 200022         2  72023950         asr     a
P:015F 000000         2  72223951         nop
                         (4)23952 L96:
                            23956 
                            23957 ; 201  |        iIntMemFree = (int)temp;
                            23958 
P:0160 77F400 FFFFFE  3  72523960         move    #-2,n7
P:0162 000000         2  72723961         nop
P:0163 586F00         4  73123962         move    a0,y:(r7+n7)
                            23964 
                            23965 ; 202  |
                            23966 ; 203  |        iExtMem = 0;
                            23967 
P:0164 260000         2  73323969         move    #0,y0
P:0165 045FA0         2  73523971         movec   m0,n7
P:0166 000000         2  73723972         nop
P:0167 4E6F00         4  74123973         move    y0,y:(r7+n7)
                            23976 
                            23977 ; 204  |
                            23978 ; 205  |#if defined(MMC)
                            23979 ; 206  |        // now do MMC devices 
                            23980 ; 207  |        if(!FileSystemPresent((BYTE)1))
                            23981 
P:0168 56F400 000001  3  74423983         move    #>1,a
P:016A 0BF080 rrrrrr  6  75023984         jsr     FFileSystemPresent
P:016C 200003         2  75223985         tst     a
P:016D 0AF0A2 rrrrrr  6  75823986         jne     L87
P:016F 56F400 000001  3  76123987         move    #>1,a
                            23988 
                            23989 ; 208  |        {
                            23990 ; 209  |                // FSSize returns capacity in Mb
                            23991 ; 210  |                iExtMem = (int)FSSize(1, MEDIA_SIZE_IN_MEGABYTES);
                            23992 
P:0171 57F400 000003  3  76423994         move    #>3,b
P:0173 0BF080 rrrrrr  6  77023995         jsr     FFSSize
P:0175 045FA0         2  77223996         movec   m0,n7
P:0176 000000         2  77423997         nop
P:0177 586F00         4  77823998         move    a0,y:(r7+n7)
                            23999 
                            24000 ; 211  |                temp = FSFreeSpace(1)>>20;
                            24001 
P:0178 56F400 000001  3  78124003         move    #>1,a
P:017A 0BF080 rrrrrr  6  78724004         jsr     FFSFreeSpace
P:017C 061480 rrrrrr  6  79324005         do      #20,L97
P:017E 200022         2  79524007         asr     a
P:017F 000000         2  79724008         nop
                         (4)24009 L97:
                            24013 
                            24014 ; 212  |                iIntMemFree = (int)temp;
                            24015 
P:0180 77F400 FFFFFE  3  80024017         move    #-2,n7
P:0182 000000         2  80224018         nop
P:0183 586F00         4  80624019         move    a0,y:(r7+n7)
                            24020 
                            24021 ; 213  |        }
                            24022 ; 214  |#endif // MMC
                            24023 ; 215  |
                            24024 ; 216  |        SysUnLoadFATWrite();
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 395

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24025 
P:0184 0BF080 rrrrrr  6  81224027 L87:    jsr     SysUnLoadFATWrite
                            24028 
                            24029 ; 217  |
                            24030 ; 218  |        
                            24031 ; 219  |        switch(iScreenNumber)
                            24032 
P:0186 77F400 FFFFFC  3  81524034         move    #-4,n7
P:0188 000000         2  81724035         nop
P:0189 5FEF00         4  82124036         move    y:(r7+n7),b
P:018A 66F40B rrrrrr  3  82424037         tst     b       #L98,r6
P:018C 0AF0AB rrrrrr  6  83024038         jmi     L95
P:018E 44F400 000003  3  83324039         move    #>3,x0
P:0190 21FE4D         2  83524040         cmp     x0,b    b,n6
P:0191 0AF0A7 rrrrrr  6  84124041         jgt     L95
P:0193 07EE96         8  84924042         movem   p:(r6+n6),r6
P:0194 000000         2  85124043         nop
P:0195 0AE680         4  85524044         jmp     (r6)
                            24045 
P:0196 rrrrrr               24046 L98:    dc      L91     ; case 0:
P:0197 rrrrrr               24047         dc      L88     ; case 1:
P:0198 rrrrrr               24048         dc      L89     ; case 2:
P:0199 rrrrrr               24049         dc      L90     ; case 3:
                            24050 
                            24053 
                            24054 ; 220  |        {       
                            24055 ; 221  |        case 0:
                            24056 ; 222  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC,0,0,RSRC_ABOUT_SCREEN_1+g_iLanguage)
                                  ;
                            24057 ; 223  |                break;
                            24058 ; 224  |        case 1:
                            24059 ; 225  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC,0,0,RSRC_ABOUT_SCREEN_2+g_iLanguage)
                                  ;
                            24060 
P:019A 20001B         2  85724062 L88:    clr     b   
P:019B 5EF000 rrrrrr  3  86024064         move    y:Fg_iLanguage,a
P:019D 45F400 00047A  3  86324065         move    #1146,x1
P:019F 200060         2  86524066         add     x1,a
P:01A0 5C5F00         2  86724067         move    a1,y:(r7)+
P:01A1 200013         2  86924069         clr     a   
P:01A2 5E5F00         2  87124070         move    a,y:(r7)+
P:01A3 5F5F00         2  87324072         move    b,y:(r7)+
P:01A4 44F400 030001  3  87624074         move    #$30001,x0
P:01A6 4C5F00         2  87824075         move    x0,y:(r7)+
P:01A7 290500         2  88024077         move    #5,b0
P:01A8 595F00         2  88224078         move    b0,y:(r7)+
P:01A9 0BF080 rrrrrr  6  88824080         jsr     FSysPostMessage
P:01AB 3F0500         2  89024081         move    #5,n7
P:01AC 000000         2  89224082         nop
P:01AD 204700         2  89424083         move    (r7)-n7
                            24085 
                            24086 ; 226  |                SysPostMessage(7,LCD_PRINT_NUMBER,45,44-7,iIntMem,6,SPACE_CHAR);
                            24087 
P:01AE 290600         2  89624089         move    #6,b0
P:01AF 2D2D00         2  89824090         move    #45,b1
P:01B0 282000         2  90024091         move    #$20,a0
P:01B1 2C0700         2  90224092         move    #7,a1
P:01B2 46F400 030013  3  90524093         move    #196627,y0
P:01B4 585F00         2  90724094         move    a0,y:(r7)+
P:01B5 595F00         2  90924096         move    b0,y:(r7)+
P:01B6 77F400 FFFFFB  3  91224098         move    #-5,n7
P:01B8 000000         2  91424099         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 396

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01B9 59EF00         4  91824100         move    y:(r7+n7),b0
P:01BA 595F00         2  92024103         move    b0,y:(r7)+
P:01BB 292500         2  92224106         move    #37,b0
P:01BC 595F00         2  92424107         move    b0,y:(r7)+
P:01BD 5D5F00         2  92624109         move    b1,y:(r7)+
P:01BE 4E5F00         2  92824111         move    y0,y:(r7)+
P:01BF 5C5F00         2  93024113         move    a1,y:(r7)+
P:01C0 0BF080 rrrrrr  6  93624115         jsr     FSysPostMessage
P:01C2 3F0700         2  93824116         move    #7,n7
P:01C3 000000         2  94024117         nop
P:01C4 204700         2  94224118         move    (r7)-n7
                            24120 
                            24121 ; 227  |                SysPostMessage(7,LCD_PRINT_NUMBER,45,59-7,iIntMemFree,6,SPACE_CHAR);
                            24122 
P:01C5 292000         2  94424124         move    #$20,b0
P:01C6 595F00         2  94624125         move    b0,y:(r7)+
P:01C7 290600         2  94824127         move    #6,b0
P:01C8 595F00         2  95024128         move    b0,y:(r7)+
P:01C9 77F400 FFFFFC  3  95324130         move    #-4,n7
P:01CB 000000         2  95524131         nop
P:01CC 5CEF00         4  95924132         move    y:(r7+n7),a1
P:01CD 5C5F00         2  96124135         move    a1,y:(r7)+
P:01CE 293400         2  96324138         move    #52,b0
P:01CF 595F00         2  96524139         move    b0,y:(r7)+
P:01D0 292D00         2  96724141         move    #45,b0
P:01D1 595F00         2  96924142         move    b0,y:(r7)+
P:01D2 46F400 030013  3  97224144         move    #196627,y0
P:01D4 4E5F00         2  97424145         move    y0,y:(r7)+
P:01D5 290700         2  97624147         move    #7,b0
P:01D6 595F00         2  97824148         move    b0,y:(r7)+
P:01D7 0BF080 rrrrrr  6  98424150         jsr     FSysPostMessage
P:01D9 3F0700         2  98624151         move    #7,n7
P:01DA 000000         2  98824152         nop
P:01DB 204700         2  99024153         move    (r7)-n7
                            24155 
                            24156 ; 228  |                break;
                            24157 
P:01DC 0AF080 rrrrrr  6  99624159         jmp     L95
                            24160 
                            24161 ; 229  |        case 2:
                            24162 ; 230  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC,0,0,RSRC_ABOUT_SCREEN_3+g_iLanguage)
                                  ;
                            24163 
P:01DE 270000         2  99824165 L89:    move    #0,y1
P:01DF 5EF000 rrrrrr  3 100124166         move    y:Fg_iLanguage,a
P:01E1 46F400 00047C  3 100424167         move    #1148,y0
P:01E3 200050         2 100624168         add     y0,a
P:01E4 20001B         2 100824169         clr     b   
P:01E5 5C5F00         2 101024170         move    a1,y:(r7)+
P:01E6 5F5F00         2 101224172         move    b,y:(r7)+
P:01E7 4F5F00         2 101424174         move    y1,y:(r7)+
P:01E8 44F400 030001  3 101724176         move    #$30001,x0
P:01EA 4C5F00         2 101924177         move    x0,y:(r7)+
P:01EB 290500         2 102124179         move    #5,b0
P:01EC 595F00         2 102324180         move    b0,y:(r7)+
P:01ED 0BF080 rrrrrr  6 102924182         jsr     FSysPostMessage
P:01EF 3F0500         2 103124183         move    #5,n7
P:01F0 000000         2 103324184         nop
P:01F1 204700         2 103524185         move    (r7)-n7
                            24187 
                            24188 ; 231  |                SysPostMessage(7,LCD_PRINT_NUMBER,45,44-7,iExtMem,6,SPACE_CHAR);
                            24189 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 397

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01F2 290600         2 103724191         move    #6,b0
P:01F3 2D2000         2 103924192         move    #$20,b1
P:01F4 282D00         2 104124193         move    #45,a0
P:01F5 2C0700         2 104324194         move    #7,a1
P:01F6 46F400 030013  3 104624195         move    #196627,y0
P:01F8 5D5F00         2 104824196         move    b1,y:(r7)+
P:01F9 595F00         2 105024198         move    b0,y:(r7)+
P:01FA 77F400 FFFFFD  3 105324200         move    #-3,n7
P:01FC 000000         2 105524201         nop
P:01FD 59EF00         4 105924202         move    y:(r7+n7),b0
P:01FE 595F00         2 106124205         move    b0,y:(r7)+
P:01FF 292500         2 106324208         move    #37,b0
P:0200 595F00         2 106524209         move    b0,y:(r7)+
P:0201 585F00         2 106724211         move    a0,y:(r7)+
P:0202 4E5F00         2 106924213         move    y0,y:(r7)+
P:0203 5C5F00         2 107124215         move    a1,y:(r7)+
P:0204 0BF080 rrrrrr  6 107724217         jsr     FSysPostMessage
P:0206 3F0700         2 107924218         move    #7,n7
P:0207 000000         2 108124219         nop
P:0208 204700         2 108324220         move    (r7)-n7
                            24222 
                            24223 ; 232  |                SysPostMessage(7,LCD_PRINT_NUMBER,45,59-7,iExtMemFree,6,SPACE_CHAR);
                            24224 
P:0209 292000         2 108524226         move    #$20,b0
P:020A 595F00         2 108724227         move    b0,y:(r7)+
P:020B 290600         2 108924229         move    #6,b0
P:020C 595F00         2 109124230         move    b0,y:(r7)+
P:020D 20001B         2 109324232         clr     b   
P:020E 5F5F00         2 109524233         move    b,y:(r7)+
P:020F 293400         2 109724235         move    #52,b0
P:0210 595F00         2 109924236         move    b0,y:(r7)+
P:0211 292D00         2 110124238         move    #45,b0
P:0212 595F00         2 110324239         move    b0,y:(r7)+
P:0213 46F400 030013  3 110624241         move    #196627,y0
P:0215 4E5F00         2 110824242         move    y0,y:(r7)+
P:0216 290700         2 111024244         move    #7,b0
P:0217 595F00         2 111224245         move    b0,y:(r7)+
P:0218 0BF080 rrrrrr  6 111824247         jsr     FSysPostMessage
P:021A 3F0700         2 112024248         move    #7,n7
P:021B 000000         2 112224249         nop
P:021C 204700         2 112424250         move    (r7)-n7
                            24252 
                            24253 ; 233  |                break;
                            24254 
P:021D 0AF080 rrrrrr  6 113024256         jmp     L95
                            24257 
                            24258 ; 234  |        case 3:
                            24259 ; 235  |                SysPostMessage(5,LCD_PRINT_RANGE_RSRC,0,0,RSRC_ABOUT_SCREEN_4+g_iLanguage)
                                  ;
                            24260 
P:021F 20001B         2 113224262 L90:    clr     b   
P:0220 5EF000 rrrrrr  3 113524263         move    y:Fg_iLanguage,a
P:0222 47F400 00047E  3 113824264         move    #1150,y1
P:0224 200070         2 114024265         add     y1,a
P:0225 5C5F00         2 114224266         move    a1,y:(r7)+
P:0226 200013         2 114424268         clr     a   
P:0227 5E5F00         2 114624269         move    a,y:(r7)+
P:0228 5F5F00         2 114824271         move    b,y:(r7)+
P:0229 44F400 030001  3 115124273         move    #$30001,x0
P:022B 4C5F00         2 115324274         move    x0,y:(r7)+
P:022C 290500         2 115524276         move    #5,b0
P:022D 595F00         2 115724277         move    b0,y:(r7)+
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 398

M:ADDR CODE           CYCLES LINE SOURCELINE
P:022E 0BF080 rrrrrr  6 116324279         jsr     FSysPostMessage
P:0230 3F0500         2 116524280         move    #5,n7
P:0231 000000         2 116724281         nop
P:0232 204700         2 116924282         move    (r7)-n7
                            24284 
                            24285 ; 236  |                break;
                            24286 
P:0233 0AF080 rrrrrr  6 117524288         jmp     L95
P:0235 200013         2 117724290 L91:    clr     a   
P:0236 5FF000 rrrrrr  3 118024291         move    y:Fg_iLanguage,b
P:0238 45F400 000478  3 118324292         move    #1144,x1
P:023A 200068         2 118524293         add     x1,b
P:023B 5D5F00         2 118724294         move    b1,y:(r7)+
P:023C 20001B         2 118924296         clr     b   
P:023D 5F5F00         2 119124297         move    b,y:(r7)+
P:023E 5E5F00         2 119324299         move    a,y:(r7)+
P:023F 46F400 030001  3 119624301         move    #$30001,y0
P:0241 4E5F00         2 119824302         move    y0,y:(r7)+
P:0242 290500         2 120024304         move    #5,b0
P:0243 595F00         2 120224305         move    b0,y:(r7)+
P:0244 0BF080 rrrrrr  6 120824307         jsr     FSysPostMessage
P:0246 3F0500         2 121024308         move    #5,n7
P:0247 000000         2 121224309         nop
P:0248 204700         2 121424310         move    (r7)-n7
                            24312 
                            24313 ; 237  |        default:
                            24314 ; 238  |                break;
                            24315 ; 239  |        }
                            24316 
                            24318 L95:
                            24319 
                            24320 ; 240  |        
                            24321 ; 241  |#ifdef CLCD
                            24322 ; 242  |        {
                            24323 ; 243  |                INT iAttribute;
                            24324 ; 244  |                WORD wLogoFile[4];
                            24325 ; 245  |
                            24326 ; 246  |                wLogoFile[0] = 'a' | (':' << 8) | ('/' << 16);
                            24327 ; 247  |                wLogoFile[1] = 'l' | ('o' << 8) | ('g' << 16);
                            24328 ; 248  |                wLogoFile[2] = 'o' | ('.' << 8) | ('b' << 16);
                            24329 ; 249  |                wLogoFile[3] = 'm' | ('p' << 8);
                            24330 ; 250  |                
                            24331 ; 251  |                iAttribute = filegetattrib( (_packed char*)wLogoFile );
                            24332 ; 252  |                if( iAttribute > 0 )
                            24333 ; 253  |                {
                            24334 ; 254  |                        SysPostMessage(6,LCD_PRINT_RANGE_FILE,SPLASH_SCREEN_X_POS,50,wLogo
                                  File,0);
                            24335 ; 255  |                        SysWaitOnEvent(0,0,0);  //allow the display Module time to clear i
                                  ts Queue
                            24336 ; 256  |                }
                            24337 ; 257  |                else
                            24338 ; 258  |                {
                            24339 ; 259  |                        //Print the SigmaTel Logo
                            24340 ; 260  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS,50,RSRC_
                                  SPLASH_SCREEN_1);
                            24341 ; 261  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+10,50,RS
                                  RC_SPLASH_SCREEN_2);
                            24342 ; 262  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+20,50,RS
                                  RC_SPLASH_SCREEN_3);
                            24343 ; 263  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+30,50,RS
                                  RC_SPLASH_SCREEN_4);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 399

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24344 ; 264  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+40,50,RS
                                  RC_SPLASH_SCREEN_5);
                            24345 ; 265  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+50,50,RS
                                  RC_SPLASH_SCREEN_6);
                            24346 ; 266  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+60,50,RS
                                  RC_SPLASH_SCREEN_7);
                            24347 ; 267  |                        SysWaitOnEvent(0,0,0);  //allow the display Module time to clear i
                                  ts Queue
                            24348 ; 268  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+70,50,RS
                                  RC_SPLASH_SCREEN_8);
                            24349 ; 269  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+80,50,RS
                                  RC_SPLASH_SCREEN_9);
                            24350 ; 270  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+90,50,RS
                                  RC_SPLASH_SCREEN_10);
                            24351 ; 271  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+100,50,R
                                  SRC_SPLASH_SCREEN_11);
                            24352 ; 272  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+110,50,R
                                  SRC_SPLASH_SCREEN_12);
                            24353 ; 273  |                        SysPostMessage(5,LCD_PRINT_RANGE_RSRC,SPLASH_SCREEN_X_POS+120,50,R
                                  SRC_SPLASH_SCREEN_13);
                            24354 ; 274  |                }
                            24355 ; 275  |        }
                            24356 ; 276  |#endif
                            24357 ; 277  |
                            24358 ; 278  |}
                            24359 
P:0249 77F400 FFFFFB  3 121724361         move    #-5,n7
P:024B 000000         2 121924362         nop
P:024C 05EF7C         4 122324363         movec   y:(r7+n7),ssh
P:024D 204F00         2 122524365         move    (r7)+n7
P:024E 00000C         4 122924367         rts
                            24369 
                            24370 ; 279  |
                            24371 ; 280  |
                            24372 
                            24461 
                            24462         extern  SysCallFunction, SysLoadFATWrite, SysUnLoadFATWrite
                            24463         extern  SysWaitOnEvent, FFSFreeSpace, FFSSize, FFileSystemPresent
                            24464         extern  FHandlePlayerStateMachine, FRefreshDisplay, FShutdownMenu
                            24465         extern  FSysPostMessage, FUpdateAutoShutdownTimer, y:FgEventInfo
                            24466         extern  y:Fg_MenuFlags, y:Fg_iBackLightState, y:Fg_iLanguage
                            24467         extern  x:Fg_wDecoderSR, y:Fg_wLastButton
                            24468 
                            24469         global  FAboutMenu, FDisplayAboutMenu
                            24470 
                            24471         local   L51, L52, L53, L54, L56, L57, L58, L60, L62, L65, L66, L67
                            24472         local   L68, L71, L72, L74, L76, L77, L87, L88, L89, L90, L91, L95
                            24473         local   L96, L97, L98
                            24474 
                            24475         calls   "AboutMenu", "DisplayAboutMenu", "SysCallFunction"
                            24476         calls   "AboutMenu", "SysPostMessage", "SysWaitOnEvent"
                            24477         calls   "AboutMenu", "UpdateAutoShutdownTimer"
                            24478         calls   "DisplayAboutMenu", "FSFreeSpace", "FSSize"
                            24479         calls   "DisplayAboutMenu", "FileSystemPresent", "SysLoadFATWrite"
                            24480         calls   "DisplayAboutMenu", "SysPostMessage", "SysUnLoadFATWrite"
                            24481 
