strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f988cc63ed0>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_reg', 'feedback_value']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f988c9ce290>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f988cc633d0>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="16:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f988c9ce4d0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f988cc7d4d0>",
		fillcolor=firebrick,
		label="22:NS
r_reg <= { r_reg[3:0], feedback_value };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f988cc7d4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "22:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=19];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f988cc71150>",
		fillcolor=firebrick,
		label="20:NS
r_reg <= 5'b00000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f988cc71150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "20:NS"	[cond="['reset']",
		label=reset,
		lineno=19];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"Leaf_17:AL"	[def_var="['r_reg']",
		label="Leaf_17:AL"];
	"22:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"20:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f988c9d6750>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="15:AS
r_next = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_17:AL" -> "17:AL";
	"Leaf_17:AL" -> "16:AS";
	"Leaf_17:AL" -> "15:AS";
}
