// Seed: 3669391668
module module_0;
endmodule
module module_1 (
    input wire  id_0,
    input logic id_1
    , id_5,
    input tri   id_2,
    input wire  id_3
);
  logic id_6[1 : (  1  )];
  always id_6 <= id_0;
  assign id_6 = id_2;
  logic id_7;
  ;
  reg id_8, id_9;
  module_0 modCall_1 ();
  always_latch id_8.id_1 <= 1;
  assign id_5 = id_5;
  wire id_10;
  wire id_11, id_12;
endmodule
module module_2 (
    input wire id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    output tri1 id_5,
    input uwire id_6,
    output wire id_7,
    input wand void id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri1 id_11
);
  assign id_1 = -1;
  module_0 modCall_1 ();
  wire id_13;
endmodule
