--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ok.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 122383 paths analyzed, 26707 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.689ns.
--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o7996_0 (SLICE_X79Y8.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o7996_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.709 - 0.741)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o7996_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y38.AQ      Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X17Y71.A5      net (fanout=295)      3.738   rst
    SLICE_X17Y71.A       Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X76Y4.D5       net (fanout=256)      3.505   U31/MEM/U104/_n04801
    SLICE_X76Y4.D        Tilo                  0.053   U31/MEM/U104/_o7980<7>
                                                       U31/MEM/U104/_n05201
    SLICE_X79Y8.CE       net (fanout=8)        0.721   U31/MEM/U104/_n0520
    SLICE_X79Y8.CLK      Tceck                 0.244   U31/MEM/U104/_o7996<3>
                                                       U31/MEM/U104/_o7996_0
    -------------------------------------------------  ---------------------------
    Total                                      8.622ns (0.658ns logic, 7.964ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o7996_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.819ns (Levels of Logic = 3)
  Clock Path Skew:      0.141ns (1.414 - 1.273)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o7996_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.308   U31/wd
                                                       U31/U103/BWD
    SLICE_X39Y53.B5      net (fanout=4)        0.493   U31/wd
    SLICE_X39Y53.B       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X17Y71.A4      net (fanout=19)       1.389   U31/MEM/U104/we_full_AND_2_o
    SLICE_X17Y71.A       Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X76Y4.D5       net (fanout=256)      3.505   U31/MEM/U104/_n04801
    SLICE_X76Y4.D        Tilo                  0.053   U31/MEM/U104/_o7980<7>
                                                       U31/MEM/U104/_n05201
    SLICE_X79Y8.CE       net (fanout=8)        0.721   U31/MEM/U104/_n0520
    SLICE_X79Y8.CLK      Tceck                 0.244   U31/MEM/U104/_o7996<3>
                                                       U31/MEM/U104/_o7996_0
    -------------------------------------------------  ---------------------------
    Total                                      6.819ns (0.711ns logic, 6.108ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/wrPtr_8 (FF)
  Destination:          U31/MEM/U104/_o7996_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.757ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (1.414 - 1.275)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/wrPtr_8 to U31/MEM/U104/_o7996_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.DQ      Tcko                  0.308   U31/MEM/U104/wrPtr<8>
                                                       U31/MEM/U104/wrPtr_8
    SLICE_X17Y71.A1      net (fanout=20)       1.873   U31/MEM/U104/wrPtr<8>
    SLICE_X17Y71.A       Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X76Y4.D5       net (fanout=256)      3.505   U31/MEM/U104/_n04801
    SLICE_X76Y4.D        Tilo                  0.053   U31/MEM/U104/_o7980<7>
                                                       U31/MEM/U104/_n05201
    SLICE_X79Y8.CE       net (fanout=8)        0.721   U31/MEM/U104/_n0520
    SLICE_X79Y8.CLK      Tceck                 0.244   U31/MEM/U104/_o7996<3>
                                                       U31/MEM/U104/_o7996_0
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (0.658ns logic, 6.099ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o7996_1 (SLICE_X79Y8.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o7996_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.709 - 0.741)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o7996_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y38.AQ      Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X17Y71.A5      net (fanout=295)      3.738   rst
    SLICE_X17Y71.A       Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X76Y4.D5       net (fanout=256)      3.505   U31/MEM/U104/_n04801
    SLICE_X76Y4.D        Tilo                  0.053   U31/MEM/U104/_o7980<7>
                                                       U31/MEM/U104/_n05201
    SLICE_X79Y8.CE       net (fanout=8)        0.721   U31/MEM/U104/_n0520
    SLICE_X79Y8.CLK      Tceck                 0.244   U31/MEM/U104/_o7996<3>
                                                       U31/MEM/U104/_o7996_1
    -------------------------------------------------  ---------------------------
    Total                                      8.622ns (0.658ns logic, 7.964ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o7996_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.819ns (Levels of Logic = 3)
  Clock Path Skew:      0.141ns (1.414 - 1.273)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o7996_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.308   U31/wd
                                                       U31/U103/BWD
    SLICE_X39Y53.B5      net (fanout=4)        0.493   U31/wd
    SLICE_X39Y53.B       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X17Y71.A4      net (fanout=19)       1.389   U31/MEM/U104/we_full_AND_2_o
    SLICE_X17Y71.A       Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X76Y4.D5       net (fanout=256)      3.505   U31/MEM/U104/_n04801
    SLICE_X76Y4.D        Tilo                  0.053   U31/MEM/U104/_o7980<7>
                                                       U31/MEM/U104/_n05201
    SLICE_X79Y8.CE       net (fanout=8)        0.721   U31/MEM/U104/_n0520
    SLICE_X79Y8.CLK      Tceck                 0.244   U31/MEM/U104/_o7996<3>
                                                       U31/MEM/U104/_o7996_1
    -------------------------------------------------  ---------------------------
    Total                                      6.819ns (0.711ns logic, 6.108ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/wrPtr_8 (FF)
  Destination:          U31/MEM/U104/_o7996_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.757ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (1.414 - 1.275)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/wrPtr_8 to U31/MEM/U104/_o7996_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.DQ      Tcko                  0.308   U31/MEM/U104/wrPtr<8>
                                                       U31/MEM/U104/wrPtr_8
    SLICE_X17Y71.A1      net (fanout=20)       1.873   U31/MEM/U104/wrPtr<8>
    SLICE_X17Y71.A       Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X76Y4.D5       net (fanout=256)      3.505   U31/MEM/U104/_n04801
    SLICE_X76Y4.D        Tilo                  0.053   U31/MEM/U104/_o7980<7>
                                                       U31/MEM/U104/_n05201
    SLICE_X79Y8.CE       net (fanout=8)        0.721   U31/MEM/U104/_n0520
    SLICE_X79Y8.CLK      Tceck                 0.244   U31/MEM/U104/_o7996<3>
                                                       U31/MEM/U104/_o7996_1
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (0.658ns logic, 6.099ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point U31/MEM/U104/_o7996_2 (SLICE_X79Y8.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U31/MEM/U104/_o7996_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.622ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.709 - 0.741)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U31/MEM/U104/_o7996_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y38.AQ      Tcko                  0.308   rst
                                                       U9/rst
    SLICE_X17Y71.A5      net (fanout=295)      3.738   rst
    SLICE_X17Y71.A       Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X76Y4.D5       net (fanout=256)      3.505   U31/MEM/U104/_n04801
    SLICE_X76Y4.D        Tilo                  0.053   U31/MEM/U104/_o7980<7>
                                                       U31/MEM/U104/_n05201
    SLICE_X79Y8.CE       net (fanout=8)        0.721   U31/MEM/U104/_n0520
    SLICE_X79Y8.CLK      Tceck                 0.244   U31/MEM/U104/_o7996<3>
                                                       U31/MEM/U104/_o7996_2
    -------------------------------------------------  ---------------------------
    Total                                      8.622ns (0.658ns logic, 7.964ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/U103/BWD (FF)
  Destination:          U31/MEM/U104/_o7996_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.819ns (Levels of Logic = 3)
  Clock Path Skew:      0.141ns (1.414 - 1.273)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/U103/BWD to U31/MEM/U104/_o7996_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.308   U31/wd
                                                       U31/U103/BWD
    SLICE_X39Y53.B5      net (fanout=4)        0.493   U31/wd
    SLICE_X39Y53.B       Tilo                  0.053   U31/MEM/U104/full
                                                       U31/MEM/U104/we_full_AND_2_o1
    SLICE_X17Y71.A4      net (fanout=19)       1.389   U31/MEM/U104/we_full_AND_2_o
    SLICE_X17Y71.A       Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X76Y4.D5       net (fanout=256)      3.505   U31/MEM/U104/_n04801
    SLICE_X76Y4.D        Tilo                  0.053   U31/MEM/U104/_o7980<7>
                                                       U31/MEM/U104/_n05201
    SLICE_X79Y8.CE       net (fanout=8)        0.721   U31/MEM/U104/_n0520
    SLICE_X79Y8.CLK      Tceck                 0.244   U31/MEM/U104/_o7996<3>
                                                       U31/MEM/U104/_o7996_2
    -------------------------------------------------  ---------------------------
    Total                                      6.819ns (0.711ns logic, 6.108ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U31/MEM/U104/wrPtr_8 (FF)
  Destination:          U31/MEM/U104/_o7996_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.757ns (Levels of Logic = 2)
  Clock Path Skew:      0.139ns (1.414 - 1.275)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U31/MEM/U104/wrPtr_8 to U31/MEM/U104/_o7996_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y53.DQ      Tcko                  0.308   U31/MEM/U104/wrPtr<8>
                                                       U31/MEM/U104/wrPtr_8
    SLICE_X17Y71.A1      net (fanout=20)       1.873   U31/MEM/U104/wrPtr<8>
    SLICE_X17Y71.A       Tilo                  0.053   U31/MEM/U104/_o8492<7>
                                                       U31/MEM/U104/_n048011
    SLICE_X76Y4.D5       net (fanout=256)      3.505   U31/MEM/U104/_n04801
    SLICE_X76Y4.D        Tilo                  0.053   U31/MEM/U104/_o7980<7>
                                                       U31/MEM/U104/_n05201
    SLICE_X79Y8.CE       net (fanout=8)        0.721   U31/MEM/U104/_n0520
    SLICE_X79Y8.CLK      Tceck                 0.244   U31/MEM/U104/_o7996<3>
                                                       U31/MEM/U104/_o7996_2
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (0.658ns logic, 6.099ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U31/U103/MWord_14 (SLICE_X43Y47.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U31/U103/Word_6 (FF)
  Destination:          U31/U103/MWord_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.754 - 0.492)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U31/U103/Word_6 to U31/U103/MWord_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.CQ      Tcko                  0.100   U31/U103/Word<7>
                                                       U31/U103/Word_6
    SLICE_X43Y47.CX      net (fanout=2)        0.211   U31/U103/Word<6>
    SLICE_X43Y47.CLK     Tckdi       (-Th)     0.041   U31/U103/MWord<15>
                                                       U31/U103/MWord_14
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.059ns logic, 0.211ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point U31/U103/MWord_12 (SLICE_X43Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U31/U103/Word_4 (FF)
  Destination:          U31/U103/MWord_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.754 - 0.492)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U31/U103/Word_4 to U31/U103/MWord_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.AQ      Tcko                  0.100   U31/U103/Word<7>
                                                       U31/U103/Word_4
    SLICE_X43Y47.AX      net (fanout=2)        0.211   U31/U103/Word<4>
    SLICE_X43Y47.CLK     Tckdi       (-Th)     0.040   U31/U103/MWord<15>
                                                       U31/U103/MWord_12
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.060ns logic, 0.211ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point U31/U103/MWord_13 (SLICE_X43Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U31/U103/Word_5 (FF)
  Destination:          U31/U103/MWord_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.754 - 0.492)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U31/U103/Word_5 to U31/U103/MWord_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.BQ      Tcko                  0.100   U31/U103/Word<7>
                                                       U31/U103/Word_5
    SLICE_X43Y47.BX      net (fanout=2)        0.216   U31/U103/Word<5>
    SLICE_X43Y47.CLK     Tckdi       (-Th)     0.038   U31/U103/MWord<15>
                                                       U31/U103/MWord_13
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.062ns logic, 0.216ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.505ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.495ns (400.802MHz) (Trper_CLKA)
  Physical resource: U31/MEM/U102/Mram_data/CLKARDCLK
  Logical resource: U31/MEM/U102/Mram_data/CLKARDCLK
  Location pin: RAMB18_X1Y24.RDCLK
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.549ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.451ns (407.997MHz) (Trper_CLKA)
  Physical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y12.CLKARDCLKL
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.549ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.451ns (407.997MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Logical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Location pin: RAMB36_X3Y12.CLKARDCLKU
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    8.689|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 122383 paths, 0 nets, and 34413 connections

Design statistics:
   Minimum period:   8.689ns{1}   (Maximum frequency: 115.088MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 18 18:18:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5555 MB



