{
	"finish__design__instance__count__class:antenna_cell": 90,
	"finish__design__instance__area__class:antenna_cell": 508.032,
	"finish__design__instance__count__class:buffer": 179,
	"finish__design__instance__area__class:buffer": 12559.7,
	"finish__design__instance__count__class:clock_buffer": 35,
	"finish__design__instance__area__class:clock_buffer": 5277.89,
	"finish__design__instance__count__class:timing_repair_buffer": 143,
	"finish__design__instance__area__class:timing_repair_buffer": 6460.47,
	"finish__design__instance__count__class:inverter": 57,
	"finish__design__instance__area__class:inverter": 1033,
	"finish__design__instance__count__class:clock_inverter": 13,
	"finish__design__instance__area__class:clock_inverter": 491.098,
	"finish__design__instance__count__class:sequential_cell": 587,
	"finish__design__instance__area__class:sequential_cell": 50560.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1272,
	"finish__design__instance__area__class:multi_input_combinational_cell": 57195.9,
	"finish__design__instance__count": 2376,
	"finish__design__instance__area": 134087,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 5.29776,
	"finish__clock__skew__setup": 0.0499422,
	"finish__clock__skew__hold": 0.0499422,
	"finish__timing__drv__max_slew_limit": 0.406153,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.934477,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 3,
	"finish__power__internal__total": 0.256268,
	"finish__power__switching__total": 0.127968,
	"finish__power__leakage__total": 1.10858e-05,
	"finish__power__total": 0.384248,
	"finish__design__io": 141,
	"finish__design__die__area": 2.03588e+07,
	"finish__design__core__area": 2.03195e+07,
	"finish__design__instance__count": 24324,
	"finish__design__instance__area": 257979,
	"finish__design__instance__count__stdcell": 24324,
	"finish__design__instance__area__stdcell": 257979,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0126961,
	"finish__design__instance__utilization__stdcell": 0.0126961,
	"finish__design__rows": 894,
	"finish__design__rows:GF018hv5v_green_sc9": 894,
	"finish__design__sites": 7199382,
	"finish__design__sites:GF018hv5v_green_sc9": 7199382,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}