# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3.srcs/sources_1/new/decoder_7seg.vhd" \
"../../../../lab3.srcs/sources_1/imports/BI-SAP/decoder_test_full.vhd" \

# Do not sort compile order
nosort
