module main(
  input wire [31:0] x,
  input wire [31:0] y,
  output wire [43:0] out
);
  wire [43:0] literal_11[0:1][0:2];
  assign literal_11[0][0] = 44'h000_0000_0001;
  assign literal_11[0][1] = 44'h000_0000_0002;
  assign literal_11[0][2] = 44'h000_0000_0003;
  assign literal_11[1][0] = 44'h000_0000_0004;
  assign literal_11[1][1] = 44'h000_0000_0005;
  assign literal_11[1][2] = 44'h000_0000_0006;
  wire [43:0] array_index_12[0:2];
  wire [43:0] result;
  assign array_index_12[0] = literal_11[x > 32'h0000_0001 ? 1'h1 : x[0:0]][0];
  assign array_index_12[1] = literal_11[x > 32'h0000_0001 ? 1'h1 : x[0:0]][1];
  assign array_index_12[2] = literal_11[x > 32'h0000_0001 ? 1'h1 : x[0:0]][2];
  assign result = array_index_12[y > 32'h0000_0002 ? 2'h2 : y[1:0]];
  assign out = result;
endmodule
