
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -0.22

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.06

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.06

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.82 source latency dp.rf.rf[21][19]$_DFFE_PP_/CLK ^
  -0.70 target latency dp.rf.rf[8][28]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.13 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[10]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.20    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.20    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.45    0.17    0.13    2.34 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.18    0.01    2.35 ^ dp.pcreg.q[10]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.35    0.17    0.18    0.20 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.01    0.21 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     9    0.73    0.34    0.30    0.51 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.35    0.03    0.54 ^ clkbuf_leaf_22_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    21    0.22    0.11    0.20    0.74 ^ clkbuf_leaf_22_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_22_clk (net)
                  0.11    0.00    0.74 ^ dp.pcreg.q[10]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.74   clock reconvergence pessimism
                          0.25    0.99   library removal time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  1.36   slack (MET)


Startpoint: dp.rf.rf[0][12]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.35    0.17    0.18    0.20 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.01    0.21 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    12    0.86    0.40    0.34    0.56 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.40    0.01    0.56 ^ clkbuf_leaf_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.23    0.11    0.21    0.77 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk (net)
                  0.11    0.01    0.78 ^ dp.rf.rf[0][12]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.39    1.17 v dp.rf.rf[0][12]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][12] (net)
                  0.06    0.00    1.17 v _08476_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     1    0.00    0.05    0.11    1.28 v _08476_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         _00006_ (net)
                  0.05    0.00    1.28 v dp.rf.rf[0][12]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.35    0.17    0.18    0.20 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.01    0.21 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    12    0.86    0.40    0.34    0.56 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.40    0.01    0.56 ^ clkbuf_leaf_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.23    0.11    0.21    0.77 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk (net)
                  0.11    0.01    0.78 ^ dp.rf.rf[0][12]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.78   clock reconvergence pessimism
                          0.09    0.87   library hold time
                                  0.87   data required time
-----------------------------------------------------------------------------
                                  0.87   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[9]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.20    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.20    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.45    0.17    0.13    2.34 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.23    0.06    2.40 ^ dp.pcreg.q[9]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.40   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.35    0.17    0.18   10.20 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.01   10.21 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     8    0.65    0.31    0.29   10.50 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.31    0.01   10.51 ^ clkbuf_leaf_25_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.22    0.10    0.19   10.70 ^ clkbuf_leaf_25_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_25_clk (net)
                  0.10    0.00   10.70 ^ dp.pcreg.q[9]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.70   clock reconvergence pessimism
                          0.11   10.81   library recovery time
                                 10.81   data required time
-----------------------------------------------------------------------------
                                 10.81   data required time
                                 -2.40   data arrival time
-----------------------------------------------------------------------------
                                  8.41   slack (MET)


Startpoint: instr[3] (input port clocked by clk)
Endpoint: aluout[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v instr[3] (in)
                                         instr[3] (net)
                  0.00    0.00    2.00 v input21/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     9    0.22    0.09    0.13    2.13 v input21/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net21 (net)
                  0.12    0.03    2.16 v _05249_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     6    0.11    0.16    0.27    2.42 v _05249_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _01073_ (net)
                  0.16    0.01    2.43 v _05252_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     3    0.08    0.15    0.30    2.73 v _05252_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _01076_ (net)
                  0.15    0.00    2.73 v rebuffer1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     3    0.07    0.17    0.22    2.95 v rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net160 (net)
                  0.17    0.00    2.96 v rebuffer2/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     3    0.08    0.11    0.19    3.15 v rebuffer2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net161 (net)
                  0.11    0.00    3.15 v _05384_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     4    0.18    0.21    0.27    3.42 v _05384_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _01206_ (net)
                  0.21    0.01    3.43 v _05385_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     6    0.27    0.11    0.21    3.64 v _05385_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _01207_ (net)
                  0.12    0.02    3.66 v _05386_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     1    0.04    0.39    0.17    3.83 ^ _05386_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _01208_ (net)
                  0.39    0.00    3.83 ^ _05387_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     6    0.19    0.36    0.25    4.08 v _05387_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _04824_ (net)
                  0.36    0.02    4.10 v _07469_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     4    0.10    0.15    0.32    4.43 v _07469_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _03129_ (net)
                  0.15    0.00    4.43 v _07524_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.05    0.09    0.20    4.63 v _07524_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _04814_ (net)
                  0.09    0.00    4.63 v _10303_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.04    0.18    0.36    4.99 v _10303_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _04817_ (net)
                  0.18    0.00    4.99 v _07299_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.03    0.21    0.17    5.16 ^ _07299_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _02962_ (net)
                  0.21    0.00    5.16 ^ _07301_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.05    0.16    0.12    5.29 v _07301_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _02964_ (net)
                  0.16    0.00    5.29 v _07302_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     2    0.05    0.26    0.19    5.48 ^ _07302_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _02965_ (net)
                  0.26    0.00    5.48 ^ _07305_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.12    0.27    0.18    5.65 v _07305_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _02968_ (net)
                  0.27    0.01    5.66 v _07308_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     5    0.07    0.56    0.38    6.04 ^ _07308_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _02971_ (net)
                  0.56    0.00    6.04 ^ _07939_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.22    0.12    6.17 v _07939_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03579_ (net)
                  0.22    0.00    6.17 v _07940_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.34    0.24    6.40 ^ _07940_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03580_ (net)
                  0.34    0.00    6.40 ^ _07976_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.17    0.11    6.51 v _07976_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03614_ (net)
                  0.17    0.00    6.51 v _07977_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.31    0.22    6.73 ^ _07977_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03615_ (net)
                  0.31    0.00    6.73 ^ _07983_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.03    0.22    0.15    6.89 v _07983_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03621_ (net)
                  0.22    0.00    6.89 v _07996_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
     2    0.07    0.63    0.40    7.28 ^ _07996_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _03634_ (net)
                  0.63    0.01    7.29 ^ _07997_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.00    0.12    0.06    7.35 v _07997_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net73 (net)
                  0.12    0.00    7.35 v output73/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.71    8.06 v output73/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         aluout[20] (net)
                  0.14    0.00    8.06 v aluout[20] (out)
                                  8.06   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[9]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.20    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.20    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.45    0.17    0.13    2.34 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.23    0.06    2.40 ^ dp.pcreg.q[9]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.40   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.35    0.17    0.18   10.20 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.01   10.21 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     8    0.65    0.31    0.29   10.50 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.31    0.01   10.51 ^ clkbuf_leaf_25_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.22    0.10    0.19   10.70 ^ clkbuf_leaf_25_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_25_clk (net)
                  0.10    0.00   10.70 ^ dp.pcreg.q[9]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.70   clock reconvergence pessimism
                          0.11   10.81   library recovery time
                                 10.81   data required time
-----------------------------------------------------------------------------
                                 10.81   data required time
                                 -2.40   data arrival time
-----------------------------------------------------------------------------
                                  8.41   slack (MET)


Startpoint: instr[3] (input port clocked by clk)
Endpoint: aluout[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v instr[3] (in)
                                         instr[3] (net)
                  0.00    0.00    2.00 v input21/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     9    0.22    0.09    0.13    2.13 v input21/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net21 (net)
                  0.12    0.03    2.16 v _05249_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     6    0.11    0.16    0.27    2.42 v _05249_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _01073_ (net)
                  0.16    0.01    2.43 v _05252_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     3    0.08    0.15    0.30    2.73 v _05252_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _01076_ (net)
                  0.15    0.00    2.73 v rebuffer1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     3    0.07    0.17    0.22    2.95 v rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net160 (net)
                  0.17    0.00    2.96 v rebuffer2/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     3    0.08    0.11    0.19    3.15 v rebuffer2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net161 (net)
                  0.11    0.00    3.15 v _05384_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     4    0.18    0.21    0.27    3.42 v _05384_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _01206_ (net)
                  0.21    0.01    3.43 v _05385_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
     6    0.27    0.11    0.21    3.64 v _05385_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _01207_ (net)
                  0.12    0.02    3.66 v _05386_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     1    0.04    0.39    0.17    3.83 ^ _05386_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _01208_ (net)
                  0.39    0.00    3.83 ^ _05387_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     6    0.19    0.36    0.25    4.08 v _05387_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _04824_ (net)
                  0.36    0.02    4.10 v _07469_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     4    0.10    0.15    0.32    4.43 v _07469_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _03129_ (net)
                  0.15    0.00    4.43 v _07524_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.05    0.09    0.20    4.63 v _07524_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _04814_ (net)
                  0.09    0.00    4.63 v _10303_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.04    0.18    0.36    4.99 v _10303_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _04817_ (net)
                  0.18    0.00    4.99 v _07299_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.03    0.21    0.17    5.16 ^ _07299_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _02962_ (net)
                  0.21    0.00    5.16 ^ _07301_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.05    0.16    0.12    5.29 v _07301_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _02964_ (net)
                  0.16    0.00    5.29 v _07302_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     2    0.05    0.26    0.19    5.48 ^ _07302_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _02965_ (net)
                  0.26    0.00    5.48 ^ _07305_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.12    0.27    0.18    5.65 v _07305_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _02968_ (net)
                  0.27    0.01    5.66 v _07308_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     5    0.07    0.56    0.38    6.04 ^ _07308_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _02971_ (net)
                  0.56    0.00    6.04 ^ _07939_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.22    0.12    6.17 v _07939_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03579_ (net)
                  0.22    0.00    6.17 v _07940_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.34    0.24    6.40 ^ _07940_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03580_ (net)
                  0.34    0.00    6.40 ^ _07976_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.17    0.11    6.51 v _07976_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03614_ (net)
                  0.17    0.00    6.51 v _07977_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.31    0.22    6.73 ^ _07977_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03615_ (net)
                  0.31    0.00    6.73 ^ _07983_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.03    0.22    0.15    6.89 v _07983_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03621_ (net)
                  0.22    0.00    6.89 v _07996_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
     2    0.07    0.63    0.40    7.28 ^ _07996_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _03634_ (net)
                  0.63    0.01    7.29 ^ _07997_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.00    0.12    0.06    7.35 v _07997_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         net73 (net)
                  0.12    0.00    7.35 v output73/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.71    8.06 v output73/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         aluout[20] (net)
                  0.14    0.00    8.06 v aluout[20] (out)
                                  8.06   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.06   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.33423912525177

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4765

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.20448601245880127

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9166

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 7

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[25][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[1][30]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.20    0.20 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.36    0.56 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.22    0.78 ^ clkbuf_leaf_32_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.79 ^ dp.rf.rf[25][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.41    1.20 v dp.rf.rf[25][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.25    1.45 v _07186_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.20    1.65 v _07187_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.27    1.92 v _07190_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.23    2.14 ^ _07191_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.23    2.37 v _07192_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai33_4)
   0.29    2.66 v rebuffer91/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.71    3.37 v rebuffer84/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
   0.25    3.63 v _08246_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.24    3.87 v _10371_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.17    4.04 ^ _08543_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.13    4.17 v _08545_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.18    4.36 ^ _08546_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.18    4.53 v _08548_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.45    4.99 ^ _08551_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
   0.18    5.16 v _08639_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.33    5.49 v _08734_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.23    5.71 ^ _08776_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.11    5.83 v _08812_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.29    6.12 ^ _08847_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
   0.15    6.27 v _08916_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.19    6.46 ^ _08917_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.33    6.79 v _08918_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.32    7.11 ^ _08926_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.32    7.43 ^ _08927_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
   0.17    7.60 ^ _09430_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    7.60 ^ dp.rf.rf[1][30]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           7.60   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.20   10.20 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.30   10.50 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.21   10.71 ^ clkbuf_leaf_27_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.71 ^ dp.rf.rf[1][30]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.71   clock reconvergence pessimism
  -0.10   10.60   library setup time
          10.60   data required time
---------------------------------------------------------
          10.60   data required time
          -7.60   data arrival time
---------------------------------------------------------
           3.00   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[0][12]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.20    0.20 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.36    0.56 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.22    0.77 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.78 ^ dp.rf.rf[0][12]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.39    1.17 v dp.rf.rf[0][12]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.11    1.28 v _08476_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00    1.28 v dp.rf.rf[0][12]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.28   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.20    0.20 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.36    0.56 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.22    0.77 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.78 ^ dp.rf.rf[0][12]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.78   clock reconvergence pessimism
   0.09    0.87   library hold time
           0.87   data required time
---------------------------------------------------------
           0.87   data required time
          -1.28   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.7010

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.7412

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
8.0562

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0562

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-0.697599

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-01   1.01e-02   6.27e-07   1.20e-01  30.3%
Combinational          1.08e-01   7.95e-02   1.68e-06   1.88e-01  47.5%
Clock                  4.92e-02   3.83e-02   7.74e-07   8.75e-02  22.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.67e-01   1.28e-01   3.08e-06   3.95e-01 100.0%
                          67.6%      32.4%       0.0%
