// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dmatmult,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.419000,HLS_SYN_LAT=4460,HLS_SYN_TPT=none,HLS_SYN_MEM=256,HLS_SYN_DSP=1280,HLS_SYN_FF=119419,HLS_SYN_LUT=98132,HLS_VERSION=2020_1}" *)

module dmatmult (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TLAST,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [63:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input  [7:0] in_stream_TKEEP;
input  [7:0] in_stream_TSTRB;
input  [0:0] in_stream_TLAST;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;
output  [7:0] out_stream_TKEEP;
output  [7:0] out_stream_TSTRB;
output  [0:0] out_stream_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg in_stream_TREADY;
reg out_stream_TVALID;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] out_vector_M_real_0;
reg   [31:0] out_vector_M_real_0_1;
reg   [31:0] out_vector_M_real_1;
reg   [31:0] out_vector_M_real_1_1;
reg   [31:0] out_vector_M_real_2;
reg   [31:0] out_vector_M_real_2_1;
reg   [31:0] out_vector_M_real_3;
reg   [31:0] out_vector_M_real_3_1;
reg   [31:0] out_vector_M_real_4;
reg   [31:0] out_vector_M_real_4_1;
reg   [31:0] out_vector_M_real_5;
reg   [31:0] out_vector_M_real_5_1;
reg   [31:0] out_vector_M_real_6;
reg   [31:0] out_vector_M_real_6_1;
reg   [31:0] out_vector_M_real_7;
reg   [31:0] out_vector_M_real_7_1;
reg   [31:0] out_vector_M_imag_0;
reg   [31:0] out_vector_M_imag_0_1;
reg   [31:0] out_vector_M_imag_1;
reg   [31:0] out_vector_M_imag_1_1;
reg   [31:0] out_vector_M_imag_2;
reg   [31:0] out_vector_M_imag_2_1;
reg   [31:0] out_vector_M_imag_3;
reg   [31:0] out_vector_M_imag_3_1;
reg   [31:0] out_vector_M_imag_4;
reg   [31:0] out_vector_M_imag_4_1;
reg   [31:0] out_vector_M_imag_5;
reg   [31:0] out_vector_M_imag_5_1;
reg   [31:0] out_vector_M_imag_6;
reg   [31:0] out_vector_M_imag_6_1;
reg   [31:0] out_vector_M_imag_7;
reg   [31:0] out_vector_M_imag_7_1;
reg   [4:0] rxmat_M_real_0_address0;
reg    rxmat_M_real_0_ce0;
reg    rxmat_M_real_0_we0;
wire   [31:0] rxmat_M_real_0_q0;
reg    rxmat_M_real_0_ce1;
wire   [31:0] rxmat_M_real_0_q1;
reg   [4:0] rxmat_M_real_1_address0;
reg    rxmat_M_real_1_ce0;
reg    rxmat_M_real_1_we0;
wire   [31:0] rxmat_M_real_1_q0;
reg    rxmat_M_real_1_ce1;
wire   [31:0] rxmat_M_real_1_q1;
reg   [4:0] rxmat_M_real_2_address0;
reg    rxmat_M_real_2_ce0;
reg    rxmat_M_real_2_we0;
wire   [31:0] rxmat_M_real_2_q0;
reg    rxmat_M_real_2_ce1;
wire   [31:0] rxmat_M_real_2_q1;
reg   [4:0] rxmat_M_real_3_address0;
reg    rxmat_M_real_3_ce0;
reg    rxmat_M_real_3_we0;
wire   [31:0] rxmat_M_real_3_q0;
reg    rxmat_M_real_3_ce1;
wire   [31:0] rxmat_M_real_3_q1;
reg   [4:0] rxmat_M_real_4_address0;
reg    rxmat_M_real_4_ce0;
reg    rxmat_M_real_4_we0;
wire   [31:0] rxmat_M_real_4_q0;
reg    rxmat_M_real_4_ce1;
wire   [31:0] rxmat_M_real_4_q1;
reg   [4:0] rxmat_M_real_5_address0;
reg    rxmat_M_real_5_ce0;
reg    rxmat_M_real_5_we0;
wire   [31:0] rxmat_M_real_5_q0;
reg    rxmat_M_real_5_ce1;
wire   [31:0] rxmat_M_real_5_q1;
reg   [4:0] rxmat_M_real_6_address0;
reg    rxmat_M_real_6_ce0;
reg    rxmat_M_real_6_we0;
wire   [31:0] rxmat_M_real_6_q0;
reg    rxmat_M_real_6_ce1;
wire   [31:0] rxmat_M_real_6_q1;
reg   [4:0] rxmat_M_real_7_address0;
reg    rxmat_M_real_7_ce0;
reg    rxmat_M_real_7_we0;
wire   [31:0] rxmat_M_real_7_q0;
reg    rxmat_M_real_7_ce1;
wire   [31:0] rxmat_M_real_7_q1;
reg   [4:0] rxmat_M_real_8_address0;
reg    rxmat_M_real_8_ce0;
reg    rxmat_M_real_8_we0;
wire   [31:0] rxmat_M_real_8_q0;
reg    rxmat_M_real_8_ce1;
wire   [31:0] rxmat_M_real_8_q1;
reg   [4:0] rxmat_M_real_9_address0;
reg    rxmat_M_real_9_ce0;
reg    rxmat_M_real_9_we0;
wire   [31:0] rxmat_M_real_9_q0;
reg    rxmat_M_real_9_ce1;
wire   [31:0] rxmat_M_real_9_q1;
reg   [4:0] rxmat_M_real_10_address0;
reg    rxmat_M_real_10_ce0;
reg    rxmat_M_real_10_we0;
wire   [31:0] rxmat_M_real_10_q0;
reg    rxmat_M_real_10_ce1;
wire   [31:0] rxmat_M_real_10_q1;
reg   [4:0] rxmat_M_real_11_address0;
reg    rxmat_M_real_11_ce0;
reg    rxmat_M_real_11_we0;
wire   [31:0] rxmat_M_real_11_q0;
reg    rxmat_M_real_11_ce1;
wire   [31:0] rxmat_M_real_11_q1;
reg   [4:0] rxmat_M_real_12_address0;
reg    rxmat_M_real_12_ce0;
reg    rxmat_M_real_12_we0;
wire   [31:0] rxmat_M_real_12_q0;
reg    rxmat_M_real_12_ce1;
wire   [31:0] rxmat_M_real_12_q1;
reg   [4:0] rxmat_M_real_13_address0;
reg    rxmat_M_real_13_ce0;
reg    rxmat_M_real_13_we0;
wire   [31:0] rxmat_M_real_13_q0;
reg    rxmat_M_real_13_ce1;
wire   [31:0] rxmat_M_real_13_q1;
reg   [4:0] rxmat_M_real_14_address0;
reg    rxmat_M_real_14_ce0;
reg    rxmat_M_real_14_we0;
wire   [31:0] rxmat_M_real_14_q0;
reg    rxmat_M_real_14_ce1;
wire   [31:0] rxmat_M_real_14_q1;
reg   [4:0] rxmat_M_real_15_address0;
reg    rxmat_M_real_15_ce0;
reg    rxmat_M_real_15_we0;
wire   [31:0] rxmat_M_real_15_q0;
reg    rxmat_M_real_15_ce1;
wire   [31:0] rxmat_M_real_15_q1;
reg   [4:0] rxmat_M_real_16_address0;
reg    rxmat_M_real_16_ce0;
reg    rxmat_M_real_16_we0;
wire   [31:0] rxmat_M_real_16_q0;
reg    rxmat_M_real_16_ce1;
wire   [31:0] rxmat_M_real_16_q1;
reg   [4:0] rxmat_M_real_17_address0;
reg    rxmat_M_real_17_ce0;
reg    rxmat_M_real_17_we0;
wire   [31:0] rxmat_M_real_17_q0;
reg    rxmat_M_real_17_ce1;
wire   [31:0] rxmat_M_real_17_q1;
reg   [4:0] rxmat_M_real_18_address0;
reg    rxmat_M_real_18_ce0;
reg    rxmat_M_real_18_we0;
wire   [31:0] rxmat_M_real_18_q0;
reg    rxmat_M_real_18_ce1;
wire   [31:0] rxmat_M_real_18_q1;
reg   [4:0] rxmat_M_real_19_address0;
reg    rxmat_M_real_19_ce0;
reg    rxmat_M_real_19_we0;
wire   [31:0] rxmat_M_real_19_q0;
reg    rxmat_M_real_19_ce1;
wire   [31:0] rxmat_M_real_19_q1;
reg   [4:0] rxmat_M_real_20_address0;
reg    rxmat_M_real_20_ce0;
reg    rxmat_M_real_20_we0;
wire   [31:0] rxmat_M_real_20_q0;
reg    rxmat_M_real_20_ce1;
wire   [31:0] rxmat_M_real_20_q1;
reg   [4:0] rxmat_M_real_21_address0;
reg    rxmat_M_real_21_ce0;
reg    rxmat_M_real_21_we0;
wire   [31:0] rxmat_M_real_21_q0;
reg    rxmat_M_real_21_ce1;
wire   [31:0] rxmat_M_real_21_q1;
reg   [4:0] rxmat_M_real_22_address0;
reg    rxmat_M_real_22_ce0;
reg    rxmat_M_real_22_we0;
wire   [31:0] rxmat_M_real_22_q0;
reg    rxmat_M_real_22_ce1;
wire   [31:0] rxmat_M_real_22_q1;
reg   [4:0] rxmat_M_real_23_address0;
reg    rxmat_M_real_23_ce0;
reg    rxmat_M_real_23_we0;
wire   [31:0] rxmat_M_real_23_q0;
reg    rxmat_M_real_23_ce1;
wire   [31:0] rxmat_M_real_23_q1;
reg   [4:0] rxmat_M_real_24_address0;
reg    rxmat_M_real_24_ce0;
reg    rxmat_M_real_24_we0;
wire   [31:0] rxmat_M_real_24_q0;
reg    rxmat_M_real_24_ce1;
wire   [31:0] rxmat_M_real_24_q1;
reg   [4:0] rxmat_M_real_25_address0;
reg    rxmat_M_real_25_ce0;
reg    rxmat_M_real_25_we0;
wire   [31:0] rxmat_M_real_25_q0;
reg    rxmat_M_real_25_ce1;
wire   [31:0] rxmat_M_real_25_q1;
reg   [4:0] rxmat_M_real_26_address0;
reg    rxmat_M_real_26_ce0;
reg    rxmat_M_real_26_we0;
wire   [31:0] rxmat_M_real_26_q0;
reg    rxmat_M_real_26_ce1;
wire   [31:0] rxmat_M_real_26_q1;
reg   [4:0] rxmat_M_real_27_address0;
reg    rxmat_M_real_27_ce0;
reg    rxmat_M_real_27_we0;
wire   [31:0] rxmat_M_real_27_q0;
reg    rxmat_M_real_27_ce1;
wire   [31:0] rxmat_M_real_27_q1;
reg   [4:0] rxmat_M_real_28_address0;
reg    rxmat_M_real_28_ce0;
reg    rxmat_M_real_28_we0;
wire   [31:0] rxmat_M_real_28_q0;
reg    rxmat_M_real_28_ce1;
wire   [31:0] rxmat_M_real_28_q1;
reg   [4:0] rxmat_M_real_29_address0;
reg    rxmat_M_real_29_ce0;
reg    rxmat_M_real_29_we0;
wire   [31:0] rxmat_M_real_29_q0;
reg    rxmat_M_real_29_ce1;
wire   [31:0] rxmat_M_real_29_q1;
reg   [4:0] rxmat_M_real_30_address0;
reg    rxmat_M_real_30_ce0;
reg    rxmat_M_real_30_we0;
wire   [31:0] rxmat_M_real_30_q0;
reg    rxmat_M_real_30_ce1;
wire   [31:0] rxmat_M_real_30_q1;
reg   [4:0] rxmat_M_real_31_address0;
reg    rxmat_M_real_31_ce0;
reg    rxmat_M_real_31_we0;
wire   [31:0] rxmat_M_real_31_q0;
reg    rxmat_M_real_31_ce1;
wire   [31:0] rxmat_M_real_31_q1;
reg   [4:0] rxmat_M_imag_0_address0;
reg    rxmat_M_imag_0_ce0;
reg    rxmat_M_imag_0_we0;
wire   [31:0] rxmat_M_imag_0_q0;
reg    rxmat_M_imag_0_ce1;
wire   [31:0] rxmat_M_imag_0_q1;
reg   [4:0] rxmat_M_imag_1_address0;
reg    rxmat_M_imag_1_ce0;
reg    rxmat_M_imag_1_we0;
wire   [31:0] rxmat_M_imag_1_q0;
reg    rxmat_M_imag_1_ce1;
wire   [31:0] rxmat_M_imag_1_q1;
reg   [4:0] rxmat_M_imag_2_address0;
reg    rxmat_M_imag_2_ce0;
reg    rxmat_M_imag_2_we0;
wire   [31:0] rxmat_M_imag_2_q0;
reg    rxmat_M_imag_2_ce1;
wire   [31:0] rxmat_M_imag_2_q1;
reg   [4:0] rxmat_M_imag_3_address0;
reg    rxmat_M_imag_3_ce0;
reg    rxmat_M_imag_3_we0;
wire   [31:0] rxmat_M_imag_3_q0;
reg    rxmat_M_imag_3_ce1;
wire   [31:0] rxmat_M_imag_3_q1;
reg   [4:0] rxmat_M_imag_4_address0;
reg    rxmat_M_imag_4_ce0;
reg    rxmat_M_imag_4_we0;
wire   [31:0] rxmat_M_imag_4_q0;
reg    rxmat_M_imag_4_ce1;
wire   [31:0] rxmat_M_imag_4_q1;
reg   [4:0] rxmat_M_imag_5_address0;
reg    rxmat_M_imag_5_ce0;
reg    rxmat_M_imag_5_we0;
wire   [31:0] rxmat_M_imag_5_q0;
reg    rxmat_M_imag_5_ce1;
wire   [31:0] rxmat_M_imag_5_q1;
reg   [4:0] rxmat_M_imag_6_address0;
reg    rxmat_M_imag_6_ce0;
reg    rxmat_M_imag_6_we0;
wire   [31:0] rxmat_M_imag_6_q0;
reg    rxmat_M_imag_6_ce1;
wire   [31:0] rxmat_M_imag_6_q1;
reg   [4:0] rxmat_M_imag_7_address0;
reg    rxmat_M_imag_7_ce0;
reg    rxmat_M_imag_7_we0;
wire   [31:0] rxmat_M_imag_7_q0;
reg    rxmat_M_imag_7_ce1;
wire   [31:0] rxmat_M_imag_7_q1;
reg   [4:0] rxmat_M_imag_8_address0;
reg    rxmat_M_imag_8_ce0;
reg    rxmat_M_imag_8_we0;
wire   [31:0] rxmat_M_imag_8_q0;
reg    rxmat_M_imag_8_ce1;
wire   [31:0] rxmat_M_imag_8_q1;
reg   [4:0] rxmat_M_imag_9_address0;
reg    rxmat_M_imag_9_ce0;
reg    rxmat_M_imag_9_we0;
wire   [31:0] rxmat_M_imag_9_q0;
reg    rxmat_M_imag_9_ce1;
wire   [31:0] rxmat_M_imag_9_q1;
reg   [4:0] rxmat_M_imag_10_address0;
reg    rxmat_M_imag_10_ce0;
reg    rxmat_M_imag_10_we0;
wire   [31:0] rxmat_M_imag_10_q0;
reg    rxmat_M_imag_10_ce1;
wire   [31:0] rxmat_M_imag_10_q1;
reg   [4:0] rxmat_M_imag_11_address0;
reg    rxmat_M_imag_11_ce0;
reg    rxmat_M_imag_11_we0;
wire   [31:0] rxmat_M_imag_11_q0;
reg    rxmat_M_imag_11_ce1;
wire   [31:0] rxmat_M_imag_11_q1;
reg   [4:0] rxmat_M_imag_12_address0;
reg    rxmat_M_imag_12_ce0;
reg    rxmat_M_imag_12_we0;
wire   [31:0] rxmat_M_imag_12_q0;
reg    rxmat_M_imag_12_ce1;
wire   [31:0] rxmat_M_imag_12_q1;
reg   [4:0] rxmat_M_imag_13_address0;
reg    rxmat_M_imag_13_ce0;
reg    rxmat_M_imag_13_we0;
wire   [31:0] rxmat_M_imag_13_q0;
reg    rxmat_M_imag_13_ce1;
wire   [31:0] rxmat_M_imag_13_q1;
reg   [4:0] rxmat_M_imag_14_address0;
reg    rxmat_M_imag_14_ce0;
reg    rxmat_M_imag_14_we0;
wire   [31:0] rxmat_M_imag_14_q0;
reg    rxmat_M_imag_14_ce1;
wire   [31:0] rxmat_M_imag_14_q1;
reg   [4:0] rxmat_M_imag_15_address0;
reg    rxmat_M_imag_15_ce0;
reg    rxmat_M_imag_15_we0;
wire   [31:0] rxmat_M_imag_15_q0;
reg    rxmat_M_imag_15_ce1;
wire   [31:0] rxmat_M_imag_15_q1;
reg   [4:0] rxmat_M_imag_16_address0;
reg    rxmat_M_imag_16_ce0;
reg    rxmat_M_imag_16_we0;
wire   [31:0] rxmat_M_imag_16_q0;
reg    rxmat_M_imag_16_ce1;
wire   [31:0] rxmat_M_imag_16_q1;
reg   [4:0] rxmat_M_imag_17_address0;
reg    rxmat_M_imag_17_ce0;
reg    rxmat_M_imag_17_we0;
wire   [31:0] rxmat_M_imag_17_q0;
reg    rxmat_M_imag_17_ce1;
wire   [31:0] rxmat_M_imag_17_q1;
reg   [4:0] rxmat_M_imag_18_address0;
reg    rxmat_M_imag_18_ce0;
reg    rxmat_M_imag_18_we0;
wire   [31:0] rxmat_M_imag_18_q0;
reg    rxmat_M_imag_18_ce1;
wire   [31:0] rxmat_M_imag_18_q1;
reg   [4:0] rxmat_M_imag_19_address0;
reg    rxmat_M_imag_19_ce0;
reg    rxmat_M_imag_19_we0;
wire   [31:0] rxmat_M_imag_19_q0;
reg    rxmat_M_imag_19_ce1;
wire   [31:0] rxmat_M_imag_19_q1;
reg   [4:0] rxmat_M_imag_20_address0;
reg    rxmat_M_imag_20_ce0;
reg    rxmat_M_imag_20_we0;
wire   [31:0] rxmat_M_imag_20_q0;
reg    rxmat_M_imag_20_ce1;
wire   [31:0] rxmat_M_imag_20_q1;
reg   [4:0] rxmat_M_imag_21_address0;
reg    rxmat_M_imag_21_ce0;
reg    rxmat_M_imag_21_we0;
wire   [31:0] rxmat_M_imag_21_q0;
reg    rxmat_M_imag_21_ce1;
wire   [31:0] rxmat_M_imag_21_q1;
reg   [4:0] rxmat_M_imag_22_address0;
reg    rxmat_M_imag_22_ce0;
reg    rxmat_M_imag_22_we0;
wire   [31:0] rxmat_M_imag_22_q0;
reg    rxmat_M_imag_22_ce1;
wire   [31:0] rxmat_M_imag_22_q1;
reg   [4:0] rxmat_M_imag_23_address0;
reg    rxmat_M_imag_23_ce0;
reg    rxmat_M_imag_23_we0;
wire   [31:0] rxmat_M_imag_23_q0;
reg    rxmat_M_imag_23_ce1;
wire   [31:0] rxmat_M_imag_23_q1;
reg   [4:0] rxmat_M_imag_24_address0;
reg    rxmat_M_imag_24_ce0;
reg    rxmat_M_imag_24_we0;
wire   [31:0] rxmat_M_imag_24_q0;
reg    rxmat_M_imag_24_ce1;
wire   [31:0] rxmat_M_imag_24_q1;
reg   [4:0] rxmat_M_imag_25_address0;
reg    rxmat_M_imag_25_ce0;
reg    rxmat_M_imag_25_we0;
wire   [31:0] rxmat_M_imag_25_q0;
reg    rxmat_M_imag_25_ce1;
wire   [31:0] rxmat_M_imag_25_q1;
reg   [4:0] rxmat_M_imag_26_address0;
reg    rxmat_M_imag_26_ce0;
reg    rxmat_M_imag_26_we0;
wire   [31:0] rxmat_M_imag_26_q0;
reg    rxmat_M_imag_26_ce1;
wire   [31:0] rxmat_M_imag_26_q1;
reg   [4:0] rxmat_M_imag_27_address0;
reg    rxmat_M_imag_27_ce0;
reg    rxmat_M_imag_27_we0;
wire   [31:0] rxmat_M_imag_27_q0;
reg    rxmat_M_imag_27_ce1;
wire   [31:0] rxmat_M_imag_27_q1;
reg   [4:0] rxmat_M_imag_28_address0;
reg    rxmat_M_imag_28_ce0;
reg    rxmat_M_imag_28_we0;
wire   [31:0] rxmat_M_imag_28_q0;
reg    rxmat_M_imag_28_ce1;
wire   [31:0] rxmat_M_imag_28_q1;
reg   [4:0] rxmat_M_imag_29_address0;
reg    rxmat_M_imag_29_ce0;
reg    rxmat_M_imag_29_we0;
wire   [31:0] rxmat_M_imag_29_q0;
reg    rxmat_M_imag_29_ce1;
wire   [31:0] rxmat_M_imag_29_q1;
reg   [4:0] rxmat_M_imag_30_address0;
reg    rxmat_M_imag_30_ce0;
reg    rxmat_M_imag_30_we0;
wire   [31:0] rxmat_M_imag_30_q0;
reg    rxmat_M_imag_30_ce1;
wire   [31:0] rxmat_M_imag_30_q1;
reg   [4:0] rxmat_M_imag_31_address0;
reg    rxmat_M_imag_31_ce0;
reg    rxmat_M_imag_31_we0;
wire   [31:0] rxmat_M_imag_31_q0;
reg    rxmat_M_imag_31_ce1;
wire   [31:0] rxmat_M_imag_31_q1;
reg   [4:0] xmat_M_real_0_address0;
reg    xmat_M_real_0_ce0;
reg    xmat_M_real_0_we0;
wire   [31:0] xmat_M_real_0_q0;
reg    xmat_M_real_0_ce1;
wire   [31:0] xmat_M_real_0_q1;
reg   [4:0] xmat_M_real_1_address0;
reg    xmat_M_real_1_ce0;
reg    xmat_M_real_1_we0;
wire   [31:0] xmat_M_real_1_q0;
reg    xmat_M_real_1_ce1;
wire   [31:0] xmat_M_real_1_q1;
reg   [4:0] xmat_M_real_2_address0;
reg    xmat_M_real_2_ce0;
reg    xmat_M_real_2_we0;
wire   [31:0] xmat_M_real_2_q0;
reg    xmat_M_real_2_ce1;
wire   [31:0] xmat_M_real_2_q1;
reg   [4:0] xmat_M_real_3_address0;
reg    xmat_M_real_3_ce0;
reg    xmat_M_real_3_we0;
wire   [31:0] xmat_M_real_3_q0;
reg    xmat_M_real_3_ce1;
wire   [31:0] xmat_M_real_3_q1;
reg   [4:0] xmat_M_real_4_address0;
reg    xmat_M_real_4_ce0;
reg    xmat_M_real_4_we0;
wire   [31:0] xmat_M_real_4_q0;
reg    xmat_M_real_4_ce1;
wire   [31:0] xmat_M_real_4_q1;
reg   [4:0] xmat_M_real_5_address0;
reg    xmat_M_real_5_ce0;
reg    xmat_M_real_5_we0;
wire   [31:0] xmat_M_real_5_q0;
reg    xmat_M_real_5_ce1;
wire   [31:0] xmat_M_real_5_q1;
reg   [4:0] xmat_M_real_6_address0;
reg    xmat_M_real_6_ce0;
reg    xmat_M_real_6_we0;
wire   [31:0] xmat_M_real_6_q0;
reg    xmat_M_real_6_ce1;
wire   [31:0] xmat_M_real_6_q1;
reg   [4:0] xmat_M_real_7_address0;
reg    xmat_M_real_7_ce0;
reg    xmat_M_real_7_we0;
wire   [31:0] xmat_M_real_7_q0;
reg    xmat_M_real_7_ce1;
wire   [31:0] xmat_M_real_7_q1;
reg   [4:0] xmat_M_real_8_address0;
reg    xmat_M_real_8_ce0;
reg    xmat_M_real_8_we0;
wire   [31:0] xmat_M_real_8_q0;
reg    xmat_M_real_8_ce1;
wire   [31:0] xmat_M_real_8_q1;
reg   [4:0] xmat_M_real_9_address0;
reg    xmat_M_real_9_ce0;
reg    xmat_M_real_9_we0;
wire   [31:0] xmat_M_real_9_q0;
reg    xmat_M_real_9_ce1;
wire   [31:0] xmat_M_real_9_q1;
reg   [4:0] xmat_M_real_10_address0;
reg    xmat_M_real_10_ce0;
reg    xmat_M_real_10_we0;
wire   [31:0] xmat_M_real_10_q0;
reg    xmat_M_real_10_ce1;
wire   [31:0] xmat_M_real_10_q1;
reg   [4:0] xmat_M_real_11_address0;
reg    xmat_M_real_11_ce0;
reg    xmat_M_real_11_we0;
wire   [31:0] xmat_M_real_11_q0;
reg    xmat_M_real_11_ce1;
wire   [31:0] xmat_M_real_11_q1;
reg   [4:0] xmat_M_real_12_address0;
reg    xmat_M_real_12_ce0;
reg    xmat_M_real_12_we0;
wire   [31:0] xmat_M_real_12_q0;
reg    xmat_M_real_12_ce1;
wire   [31:0] xmat_M_real_12_q1;
reg   [4:0] xmat_M_real_13_address0;
reg    xmat_M_real_13_ce0;
reg    xmat_M_real_13_we0;
wire   [31:0] xmat_M_real_13_q0;
reg    xmat_M_real_13_ce1;
wire   [31:0] xmat_M_real_13_q1;
reg   [4:0] xmat_M_real_14_address0;
reg    xmat_M_real_14_ce0;
reg    xmat_M_real_14_we0;
wire   [31:0] xmat_M_real_14_q0;
reg    xmat_M_real_14_ce1;
wire   [31:0] xmat_M_real_14_q1;
reg   [4:0] xmat_M_real_15_address0;
reg    xmat_M_real_15_ce0;
reg    xmat_M_real_15_we0;
wire   [31:0] xmat_M_real_15_q0;
reg    xmat_M_real_15_ce1;
wire   [31:0] xmat_M_real_15_q1;
reg   [4:0] xmat_M_real_16_address0;
reg    xmat_M_real_16_ce0;
reg    xmat_M_real_16_we0;
wire   [31:0] xmat_M_real_16_q0;
reg    xmat_M_real_16_ce1;
wire   [31:0] xmat_M_real_16_q1;
reg   [4:0] xmat_M_real_17_address0;
reg    xmat_M_real_17_ce0;
reg    xmat_M_real_17_we0;
wire   [31:0] xmat_M_real_17_q0;
reg    xmat_M_real_17_ce1;
wire   [31:0] xmat_M_real_17_q1;
reg   [4:0] xmat_M_real_18_address0;
reg    xmat_M_real_18_ce0;
reg    xmat_M_real_18_we0;
wire   [31:0] xmat_M_real_18_q0;
reg    xmat_M_real_18_ce1;
wire   [31:0] xmat_M_real_18_q1;
reg   [4:0] xmat_M_real_19_address0;
reg    xmat_M_real_19_ce0;
reg    xmat_M_real_19_we0;
wire   [31:0] xmat_M_real_19_q0;
reg    xmat_M_real_19_ce1;
wire   [31:0] xmat_M_real_19_q1;
reg   [4:0] xmat_M_real_20_address0;
reg    xmat_M_real_20_ce0;
reg    xmat_M_real_20_we0;
wire   [31:0] xmat_M_real_20_q0;
reg    xmat_M_real_20_ce1;
wire   [31:0] xmat_M_real_20_q1;
reg   [4:0] xmat_M_real_21_address0;
reg    xmat_M_real_21_ce0;
reg    xmat_M_real_21_we0;
wire   [31:0] xmat_M_real_21_q0;
reg    xmat_M_real_21_ce1;
wire   [31:0] xmat_M_real_21_q1;
reg   [4:0] xmat_M_real_22_address0;
reg    xmat_M_real_22_ce0;
reg    xmat_M_real_22_we0;
wire   [31:0] xmat_M_real_22_q0;
reg    xmat_M_real_22_ce1;
wire   [31:0] xmat_M_real_22_q1;
reg   [4:0] xmat_M_real_23_address0;
reg    xmat_M_real_23_ce0;
reg    xmat_M_real_23_we0;
wire   [31:0] xmat_M_real_23_q0;
reg    xmat_M_real_23_ce1;
wire   [31:0] xmat_M_real_23_q1;
reg   [4:0] xmat_M_real_24_address0;
reg    xmat_M_real_24_ce0;
reg    xmat_M_real_24_we0;
wire   [31:0] xmat_M_real_24_q0;
reg    xmat_M_real_24_ce1;
wire   [31:0] xmat_M_real_24_q1;
reg   [4:0] xmat_M_real_25_address0;
reg    xmat_M_real_25_ce0;
reg    xmat_M_real_25_we0;
wire   [31:0] xmat_M_real_25_q0;
reg    xmat_M_real_25_ce1;
wire   [31:0] xmat_M_real_25_q1;
reg   [4:0] xmat_M_real_26_address0;
reg    xmat_M_real_26_ce0;
reg    xmat_M_real_26_we0;
wire   [31:0] xmat_M_real_26_q0;
reg    xmat_M_real_26_ce1;
wire   [31:0] xmat_M_real_26_q1;
reg   [4:0] xmat_M_real_27_address0;
reg    xmat_M_real_27_ce0;
reg    xmat_M_real_27_we0;
wire   [31:0] xmat_M_real_27_q0;
reg    xmat_M_real_27_ce1;
wire   [31:0] xmat_M_real_27_q1;
reg   [4:0] xmat_M_real_28_address0;
reg    xmat_M_real_28_ce0;
reg    xmat_M_real_28_we0;
wire   [31:0] xmat_M_real_28_q0;
reg    xmat_M_real_28_ce1;
wire   [31:0] xmat_M_real_28_q1;
reg   [4:0] xmat_M_real_29_address0;
reg    xmat_M_real_29_ce0;
reg    xmat_M_real_29_we0;
wire   [31:0] xmat_M_real_29_q0;
reg    xmat_M_real_29_ce1;
wire   [31:0] xmat_M_real_29_q1;
reg   [4:0] xmat_M_real_30_address0;
reg    xmat_M_real_30_ce0;
reg    xmat_M_real_30_we0;
wire   [31:0] xmat_M_real_30_q0;
reg    xmat_M_real_30_ce1;
wire   [31:0] xmat_M_real_30_q1;
reg   [4:0] xmat_M_real_31_address0;
reg    xmat_M_real_31_ce0;
reg    xmat_M_real_31_we0;
wire   [31:0] xmat_M_real_31_q0;
reg    xmat_M_real_31_ce1;
wire   [31:0] xmat_M_real_31_q1;
reg   [4:0] xmat_M_imag_0_address0;
reg    xmat_M_imag_0_ce0;
reg    xmat_M_imag_0_we0;
wire   [31:0] xmat_M_imag_0_q0;
reg    xmat_M_imag_0_ce1;
wire   [31:0] xmat_M_imag_0_q1;
reg   [4:0] xmat_M_imag_1_address0;
reg    xmat_M_imag_1_ce0;
reg    xmat_M_imag_1_we0;
wire   [31:0] xmat_M_imag_1_q0;
reg    xmat_M_imag_1_ce1;
wire   [31:0] xmat_M_imag_1_q1;
reg   [4:0] xmat_M_imag_2_address0;
reg    xmat_M_imag_2_ce0;
reg    xmat_M_imag_2_we0;
wire   [31:0] xmat_M_imag_2_q0;
reg    xmat_M_imag_2_ce1;
wire   [31:0] xmat_M_imag_2_q1;
reg   [4:0] xmat_M_imag_3_address0;
reg    xmat_M_imag_3_ce0;
reg    xmat_M_imag_3_we0;
wire   [31:0] xmat_M_imag_3_q0;
reg    xmat_M_imag_3_ce1;
wire   [31:0] xmat_M_imag_3_q1;
reg   [4:0] xmat_M_imag_4_address0;
reg    xmat_M_imag_4_ce0;
reg    xmat_M_imag_4_we0;
wire   [31:0] xmat_M_imag_4_q0;
reg    xmat_M_imag_4_ce1;
wire   [31:0] xmat_M_imag_4_q1;
reg   [4:0] xmat_M_imag_5_address0;
reg    xmat_M_imag_5_ce0;
reg    xmat_M_imag_5_we0;
wire   [31:0] xmat_M_imag_5_q0;
reg    xmat_M_imag_5_ce1;
wire   [31:0] xmat_M_imag_5_q1;
reg   [4:0] xmat_M_imag_6_address0;
reg    xmat_M_imag_6_ce0;
reg    xmat_M_imag_6_we0;
wire   [31:0] xmat_M_imag_6_q0;
reg    xmat_M_imag_6_ce1;
wire   [31:0] xmat_M_imag_6_q1;
reg   [4:0] xmat_M_imag_7_address0;
reg    xmat_M_imag_7_ce0;
reg    xmat_M_imag_7_we0;
wire   [31:0] xmat_M_imag_7_q0;
reg    xmat_M_imag_7_ce1;
wire   [31:0] xmat_M_imag_7_q1;
reg   [4:0] xmat_M_imag_8_address0;
reg    xmat_M_imag_8_ce0;
reg    xmat_M_imag_8_we0;
wire   [31:0] xmat_M_imag_8_q0;
reg    xmat_M_imag_8_ce1;
wire   [31:0] xmat_M_imag_8_q1;
reg   [4:0] xmat_M_imag_9_address0;
reg    xmat_M_imag_9_ce0;
reg    xmat_M_imag_9_we0;
wire   [31:0] xmat_M_imag_9_q0;
reg    xmat_M_imag_9_ce1;
wire   [31:0] xmat_M_imag_9_q1;
reg   [4:0] xmat_M_imag_10_address0;
reg    xmat_M_imag_10_ce0;
reg    xmat_M_imag_10_we0;
wire   [31:0] xmat_M_imag_10_q0;
reg    xmat_M_imag_10_ce1;
wire   [31:0] xmat_M_imag_10_q1;
reg   [4:0] xmat_M_imag_11_address0;
reg    xmat_M_imag_11_ce0;
reg    xmat_M_imag_11_we0;
wire   [31:0] xmat_M_imag_11_q0;
reg    xmat_M_imag_11_ce1;
wire   [31:0] xmat_M_imag_11_q1;
reg   [4:0] xmat_M_imag_12_address0;
reg    xmat_M_imag_12_ce0;
reg    xmat_M_imag_12_we0;
wire   [31:0] xmat_M_imag_12_q0;
reg    xmat_M_imag_12_ce1;
wire   [31:0] xmat_M_imag_12_q1;
reg   [4:0] xmat_M_imag_13_address0;
reg    xmat_M_imag_13_ce0;
reg    xmat_M_imag_13_we0;
wire   [31:0] xmat_M_imag_13_q0;
reg    xmat_M_imag_13_ce1;
wire   [31:0] xmat_M_imag_13_q1;
reg   [4:0] xmat_M_imag_14_address0;
reg    xmat_M_imag_14_ce0;
reg    xmat_M_imag_14_we0;
wire   [31:0] xmat_M_imag_14_q0;
reg    xmat_M_imag_14_ce1;
wire   [31:0] xmat_M_imag_14_q1;
reg   [4:0] xmat_M_imag_15_address0;
reg    xmat_M_imag_15_ce0;
reg    xmat_M_imag_15_we0;
wire   [31:0] xmat_M_imag_15_q0;
reg    xmat_M_imag_15_ce1;
wire   [31:0] xmat_M_imag_15_q1;
reg   [4:0] xmat_M_imag_16_address0;
reg    xmat_M_imag_16_ce0;
reg    xmat_M_imag_16_we0;
wire   [31:0] xmat_M_imag_16_q0;
reg    xmat_M_imag_16_ce1;
wire   [31:0] xmat_M_imag_16_q1;
reg   [4:0] xmat_M_imag_17_address0;
reg    xmat_M_imag_17_ce0;
reg    xmat_M_imag_17_we0;
wire   [31:0] xmat_M_imag_17_q0;
reg    xmat_M_imag_17_ce1;
wire   [31:0] xmat_M_imag_17_q1;
reg   [4:0] xmat_M_imag_18_address0;
reg    xmat_M_imag_18_ce0;
reg    xmat_M_imag_18_we0;
wire   [31:0] xmat_M_imag_18_q0;
reg    xmat_M_imag_18_ce1;
wire   [31:0] xmat_M_imag_18_q1;
reg   [4:0] xmat_M_imag_19_address0;
reg    xmat_M_imag_19_ce0;
reg    xmat_M_imag_19_we0;
wire   [31:0] xmat_M_imag_19_q0;
reg    xmat_M_imag_19_ce1;
wire   [31:0] xmat_M_imag_19_q1;
reg   [4:0] xmat_M_imag_20_address0;
reg    xmat_M_imag_20_ce0;
reg    xmat_M_imag_20_we0;
wire   [31:0] xmat_M_imag_20_q0;
reg    xmat_M_imag_20_ce1;
wire   [31:0] xmat_M_imag_20_q1;
reg   [4:0] xmat_M_imag_21_address0;
reg    xmat_M_imag_21_ce0;
reg    xmat_M_imag_21_we0;
wire   [31:0] xmat_M_imag_21_q0;
reg    xmat_M_imag_21_ce1;
wire   [31:0] xmat_M_imag_21_q1;
reg   [4:0] xmat_M_imag_22_address0;
reg    xmat_M_imag_22_ce0;
reg    xmat_M_imag_22_we0;
wire   [31:0] xmat_M_imag_22_q0;
reg    xmat_M_imag_22_ce1;
wire   [31:0] xmat_M_imag_22_q1;
reg   [4:0] xmat_M_imag_23_address0;
reg    xmat_M_imag_23_ce0;
reg    xmat_M_imag_23_we0;
wire   [31:0] xmat_M_imag_23_q0;
reg    xmat_M_imag_23_ce1;
wire   [31:0] xmat_M_imag_23_q1;
reg   [4:0] xmat_M_imag_24_address0;
reg    xmat_M_imag_24_ce0;
reg    xmat_M_imag_24_we0;
wire   [31:0] xmat_M_imag_24_q0;
reg    xmat_M_imag_24_ce1;
wire   [31:0] xmat_M_imag_24_q1;
reg   [4:0] xmat_M_imag_25_address0;
reg    xmat_M_imag_25_ce0;
reg    xmat_M_imag_25_we0;
wire   [31:0] xmat_M_imag_25_q0;
reg    xmat_M_imag_25_ce1;
wire   [31:0] xmat_M_imag_25_q1;
reg   [4:0] xmat_M_imag_26_address0;
reg    xmat_M_imag_26_ce0;
reg    xmat_M_imag_26_we0;
wire   [31:0] xmat_M_imag_26_q0;
reg    xmat_M_imag_26_ce1;
wire   [31:0] xmat_M_imag_26_q1;
reg   [4:0] xmat_M_imag_27_address0;
reg    xmat_M_imag_27_ce0;
reg    xmat_M_imag_27_we0;
wire   [31:0] xmat_M_imag_27_q0;
reg    xmat_M_imag_27_ce1;
wire   [31:0] xmat_M_imag_27_q1;
reg   [4:0] xmat_M_imag_28_address0;
reg    xmat_M_imag_28_ce0;
reg    xmat_M_imag_28_we0;
wire   [31:0] xmat_M_imag_28_q0;
reg    xmat_M_imag_28_ce1;
wire   [31:0] xmat_M_imag_28_q1;
reg   [4:0] xmat_M_imag_29_address0;
reg    xmat_M_imag_29_ce0;
reg    xmat_M_imag_29_we0;
wire   [31:0] xmat_M_imag_29_q0;
reg    xmat_M_imag_29_ce1;
wire   [31:0] xmat_M_imag_29_q1;
reg   [4:0] xmat_M_imag_30_address0;
reg    xmat_M_imag_30_ce0;
reg    xmat_M_imag_30_we0;
wire   [31:0] xmat_M_imag_30_q0;
reg    xmat_M_imag_30_ce1;
wire   [31:0] xmat_M_imag_30_q1;
reg   [4:0] xmat_M_imag_31_address0;
reg    xmat_M_imag_31_ce0;
reg    xmat_M_imag_31_we0;
wire   [31:0] xmat_M_imag_31_q0;
reg    xmat_M_imag_31_ce1;
wire   [31:0] xmat_M_imag_31_q1;
reg    in_stream_TDATA_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln75_fu_2546_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln87_fu_2900_p2;
reg    out_stream_TDATA_blk_n;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln100_fu_3407_p2;
wire   [4:0] i_fu_2540_p2;
reg   [4:0] i_reg_3498;
wire    ap_CS_fsm_state2;
wire   [6:0] j_fu_2552_p2;
reg   [6:0] j_reg_3506;
reg    ap_block_state3;
wire   [4:0] i_2_fu_2730_p2;
reg   [4:0] i_2_reg_3517;
wire    ap_CS_fsm_state5;
wire   [5:0] zext_ln87_fu_2736_p1;
reg   [5:0] zext_ln87_reg_3522;
wire   [0:0] icmp_ln86_fu_2724_p2;
wire   [6:0] j_1_fu_2906_p2;
reg   [6:0] j_1_reg_3690;
reg    ap_block_state6;
reg   [31:0] out_vector_M_real_0_4_reg_3698;
wire    ap_CS_fsm_state8;
wire    grp_kernel_mmult_fu_2228_ap_ready;
wire    grp_kernel_mmult_fu_2228_ap_done;
reg   [31:0] out_vector_M_real_0_5_reg_3703;
reg   [31:0] out_vector_M_real_1_4_reg_3708;
reg   [31:0] out_vector_M_real_1_5_reg_3713;
reg   [31:0] out_vector_M_real_2_4_reg_3718;
reg   [31:0] out_vector_M_real_2_5_reg_3723;
reg   [31:0] out_vector_M_real_3_4_reg_3728;
reg   [31:0] out_vector_M_real_3_5_reg_3733;
reg   [31:0] out_vector_M_real_4_4_reg_3738;
reg   [31:0] out_vector_M_real_4_5_reg_3743;
reg   [31:0] out_vector_M_real_5_4_reg_3748;
reg   [31:0] out_vector_M_real_5_5_reg_3753;
reg   [31:0] out_vector_M_real_6_4_reg_3758;
reg   [31:0] out_vector_M_real_6_5_reg_3763;
reg   [31:0] out_vector_M_real_7_4_reg_3768;
reg   [31:0] out_vector_M_real_7_5_reg_3773;
reg   [31:0] out_vector_M_imag_0_4_reg_3778;
reg   [31:0] out_vector_M_imag_0_5_reg_3783;
reg   [31:0] out_vector_M_imag_1_4_reg_3788;
reg   [31:0] out_vector_M_imag_1_5_reg_3793;
reg   [31:0] out_vector_M_imag_2_4_reg_3798;
reg   [31:0] out_vector_M_imag_2_5_reg_3803;
reg   [31:0] out_vector_M_imag_3_4_reg_3808;
reg   [31:0] out_vector_M_imag_3_5_reg_3813;
reg   [31:0] out_vector_M_imag_4_4_reg_3818;
reg   [31:0] out_vector_M_imag_4_5_reg_3823;
reg   [31:0] out_vector_M_imag_5_4_reg_3828;
reg   [31:0] out_vector_M_imag_5_5_reg_3833;
reg   [31:0] out_vector_M_imag_6_4_reg_3838;
reg   [31:0] out_vector_M_imag_6_5_reg_3843;
reg   [31:0] out_vector_M_imag_7_4_reg_3848;
reg   [31:0] out_vector_M_imag_7_5_reg_3853;
wire   [4:0] i_1_fu_3413_p2;
reg    ap_block_state9_io;
wire    grp_kernel_mmult_fu_2228_ap_start;
wire    grp_kernel_mmult_fu_2228_ap_idle;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real1_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real1_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real1_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real1_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real2_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real2_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real2_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real2_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real3_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real3_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real3_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real3_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real4_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real4_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real4_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real4_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real5_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real5_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real5_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real5_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real6_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real6_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real6_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real6_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real7_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real7_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real7_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real7_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real8_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real8_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real8_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real8_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real9_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real9_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real9_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real9_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real10_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real10_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real10_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real10_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real11_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real11_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real11_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real11_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real12_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real12_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real12_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real12_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real13_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real13_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real13_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real13_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real14_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real14_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real14_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real14_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real15_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real15_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real15_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real15_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real16_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real16_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real16_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real16_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real17_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real17_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real17_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real17_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real18_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real18_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real18_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real18_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real19_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real19_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real19_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real19_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real20_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real20_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real20_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real20_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real21_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real21_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real21_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real21_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real22_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real22_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real22_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real22_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real23_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real23_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real23_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real23_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real24_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real24_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real24_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real24_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real25_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real25_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real25_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real25_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real26_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real26_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real26_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real26_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real27_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real27_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real27_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real27_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real28_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real28_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real28_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real28_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real29_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real29_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real29_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real29_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real30_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real30_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real30_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real30_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real31_address0;
wire    grp_kernel_mmult_fu_2228_a_M_real31_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_real31_address1;
wire    grp_kernel_mmult_fu_2228_a_M_real31_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag32_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag32_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag32_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag32_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag33_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag33_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag33_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag33_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag34_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag34_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag34_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag34_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag35_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag35_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag35_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag35_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag36_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag36_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag36_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag36_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag37_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag37_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag37_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag37_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag38_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag38_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag38_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag38_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag39_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag39_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag39_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag39_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag40_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag40_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag40_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag40_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag41_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag41_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag41_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag41_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag42_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag42_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag42_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag42_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag43_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag43_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag43_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag43_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag44_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag44_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag44_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag44_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag45_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag45_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag45_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag45_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag46_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag46_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag46_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag46_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag47_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag47_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag47_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag47_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag48_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag48_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag48_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag48_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag49_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag49_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag49_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag49_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag50_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag50_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag50_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag50_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag51_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag51_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag51_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag51_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag52_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag52_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag52_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag52_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag53_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag53_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag53_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag53_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag54_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag54_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag54_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag54_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag55_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag55_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag55_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag55_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag56_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag56_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag56_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag56_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag57_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag57_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag57_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag57_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag58_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag58_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag58_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag58_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag59_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag59_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag59_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag59_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag60_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag60_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag60_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag60_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag61_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag61_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag61_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag61_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag62_address0;
wire    grp_kernel_mmult_fu_2228_a_M_imag62_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_a_M_imag62_address1;
wire    grp_kernel_mmult_fu_2228_a_M_imag62_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_0_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_0_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_0_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_0_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_1_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_1_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_1_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_1_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_2_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_2_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_2_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_2_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_3_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_3_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_3_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_3_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_4_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_4_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_4_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_4_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_5_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_5_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_5_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_5_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_6_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_6_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_6_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_6_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_7_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_7_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_7_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_7_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_8_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_8_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_8_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_8_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_9_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_9_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_9_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_9_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_10_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_10_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_10_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_10_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_11_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_11_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_11_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_11_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_12_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_12_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_12_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_12_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_13_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_13_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_13_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_13_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_14_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_14_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_14_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_14_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_15_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_15_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_15_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_15_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_16_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_16_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_16_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_16_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_17_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_17_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_17_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_17_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_18_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_18_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_18_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_18_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_19_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_19_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_19_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_19_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_20_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_20_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_20_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_20_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_21_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_21_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_21_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_21_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_22_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_22_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_22_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_22_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_23_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_23_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_23_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_23_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_24_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_24_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_24_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_24_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_25_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_25_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_25_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_25_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_26_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_26_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_26_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_26_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_27_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_27_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_27_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_27_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_28_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_28_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_28_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_28_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_29_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_29_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_29_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_29_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_30_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_30_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_30_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_30_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_31_address0;
wire    grp_kernel_mmult_fu_2228_b_M_real_31_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_real_31_address1;
wire    grp_kernel_mmult_fu_2228_b_M_real_31_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_0_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_0_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_0_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_0_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_1_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_1_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_1_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_1_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_2_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_2_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_2_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_2_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_3_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_3_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_3_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_3_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_4_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_4_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_4_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_4_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_5_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_5_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_5_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_5_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_6_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_6_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_6_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_6_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_7_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_7_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_7_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_7_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_8_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_8_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_8_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_8_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_9_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_9_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_9_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_9_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_10_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_10_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_10_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_10_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_11_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_11_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_11_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_11_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_12_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_12_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_12_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_12_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_13_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_13_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_13_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_13_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_14_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_14_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_14_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_14_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_15_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_15_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_15_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_15_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_16_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_16_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_16_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_16_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_17_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_17_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_17_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_17_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_18_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_18_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_18_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_18_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_19_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_19_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_19_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_19_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_20_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_20_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_20_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_20_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_21_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_21_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_21_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_21_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_22_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_22_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_22_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_22_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_23_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_23_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_23_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_23_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_24_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_24_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_24_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_24_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_25_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_25_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_25_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_25_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_26_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_26_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_26_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_26_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_27_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_27_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_27_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_27_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_28_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_28_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_28_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_28_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_29_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_29_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_29_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_29_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_30_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_30_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_30_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_30_ce1;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_31_address0;
wire    grp_kernel_mmult_fu_2228_b_M_imag_31_ce0;
wire   [4:0] grp_kernel_mmult_fu_2228_b_M_imag_31_address1;
wire    grp_kernel_mmult_fu_2228_b_M_imag_31_ce1;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_0;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_1;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_2;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_3;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_4;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_5;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_6;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_7;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_8;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_9;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_10;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_11;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_12;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_13;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_14;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_15;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_16;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_17;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_18;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_19;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_20;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_21;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_22;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_23;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_24;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_25;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_26;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_27;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_28;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_29;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_30;
wire   [31:0] grp_kernel_mmult_fu_2228_ap_return_31;
reg   [4:0] i_0_reg_2172;
reg   [6:0] j_0_reg_2184;
wire   [0:0] icmp_ln74_fu_2534_p2;
wire    ap_CS_fsm_state4;
reg   [4:0] i9_0_reg_2195;
reg   [6:0] j10_0_reg_2206;
wire    ap_CS_fsm_state7;
reg   [4:0] i12_0_reg_2217;
reg    grp_kernel_mmult_fu_2228_ap_start_reg;
wire   [63:0] zext_ln78_fu_2584_p1;
wire   [63:0] zext_ln90_1_fu_2947_p1;
wire   [5:0] trunc_ln78_1_fu_2562_p4;
wire   [31:0] bitcast_ln78_fu_2652_p1;
wire   [31:0] bitcast_ln81_fu_2688_p1;
wire   [5:0] trunc_ln90_1_fu_2916_p4;
wire   [31:0] bitcast_ln90_fu_3015_p1;
wire   [31:0] bitcast_ln93_fu_3051_p1;
wire   [0:0] trunc_ln78_fu_2572_p1;
wire   [5:0] tmp_6_fu_2576_p3;
wire   [31:0] trunc_ln681_fu_2558_p1;
wire   [31:0] grp_fu_2524_p4;
wire   [0:0] trunc_ln90_fu_2926_p1;
wire   [4:0] tmp_8_fu_2930_p3;
wire   [5:0] zext_ln90_fu_2938_p1;
wire   [5:0] add_ln90_fu_2942_p2;
wire   [31:0] trunc_ln681_1_fu_2912_p1;
wire   [3:0] trunc_ln102_fu_3419_p1;
wire   [4:0] zext_ln102_fu_3423_p1;
wire   [31:0] tmp_4_fu_3427_p18;
wire   [31:0] tmp_5_fu_3453_p18;
wire   [31:0] bitcast_ln102_fu_3449_p1;
wire   [31:0] bitcast_ln105_fu_3475_p1;
reg   [8:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 out_vector_M_real_0 = 32'd0;
#0 out_vector_M_real_0_1 = 32'd0;
#0 out_vector_M_real_1 = 32'd0;
#0 out_vector_M_real_1_1 = 32'd0;
#0 out_vector_M_real_2 = 32'd0;
#0 out_vector_M_real_2_1 = 32'd0;
#0 out_vector_M_real_3 = 32'd0;
#0 out_vector_M_real_3_1 = 32'd0;
#0 out_vector_M_real_4 = 32'd0;
#0 out_vector_M_real_4_1 = 32'd0;
#0 out_vector_M_real_5 = 32'd0;
#0 out_vector_M_real_5_1 = 32'd0;
#0 out_vector_M_real_6 = 32'd0;
#0 out_vector_M_real_6_1 = 32'd0;
#0 out_vector_M_real_7 = 32'd0;
#0 out_vector_M_real_7_1 = 32'd0;
#0 out_vector_M_imag_0 = 32'd0;
#0 out_vector_M_imag_0_1 = 32'd0;
#0 out_vector_M_imag_1 = 32'd0;
#0 out_vector_M_imag_1_1 = 32'd0;
#0 out_vector_M_imag_2 = 32'd0;
#0 out_vector_M_imag_2_1 = 32'd0;
#0 out_vector_M_imag_3 = 32'd0;
#0 out_vector_M_imag_3_1 = 32'd0;
#0 out_vector_M_imag_4 = 32'd0;
#0 out_vector_M_imag_4_1 = 32'd0;
#0 out_vector_M_imag_5 = 32'd0;
#0 out_vector_M_imag_5_1 = 32'd0;
#0 out_vector_M_imag_6 = 32'd0;
#0 out_vector_M_imag_6_1 = 32'd0;
#0 out_vector_M_imag_7 = 32'd0;
#0 out_vector_M_imag_7_1 = 32'd0;
#0 grp_kernel_mmult_fu_2228_ap_start_reg = 1'b0;
end

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_0_address0),
    .ce0(rxmat_M_real_0_ce0),
    .we0(rxmat_M_real_0_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_0_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real_address1),
    .ce1(rxmat_M_real_0_ce1),
    .q1(rxmat_M_real_0_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_1_address0),
    .ce0(rxmat_M_real_1_ce0),
    .we0(rxmat_M_real_1_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_1_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real1_address1),
    .ce1(rxmat_M_real_1_ce1),
    .q1(rxmat_M_real_1_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_2_address0),
    .ce0(rxmat_M_real_2_ce0),
    .we0(rxmat_M_real_2_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_2_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real2_address1),
    .ce1(rxmat_M_real_2_ce1),
    .q1(rxmat_M_real_2_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_3_address0),
    .ce0(rxmat_M_real_3_ce0),
    .we0(rxmat_M_real_3_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_3_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real3_address1),
    .ce1(rxmat_M_real_3_ce1),
    .q1(rxmat_M_real_3_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_4_address0),
    .ce0(rxmat_M_real_4_ce0),
    .we0(rxmat_M_real_4_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_4_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real4_address1),
    .ce1(rxmat_M_real_4_ce1),
    .q1(rxmat_M_real_4_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_5_address0),
    .ce0(rxmat_M_real_5_ce0),
    .we0(rxmat_M_real_5_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_5_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real5_address1),
    .ce1(rxmat_M_real_5_ce1),
    .q1(rxmat_M_real_5_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_6_address0),
    .ce0(rxmat_M_real_6_ce0),
    .we0(rxmat_M_real_6_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_6_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real6_address1),
    .ce1(rxmat_M_real_6_ce1),
    .q1(rxmat_M_real_6_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_7_address0),
    .ce0(rxmat_M_real_7_ce0),
    .we0(rxmat_M_real_7_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_7_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real7_address1),
    .ce1(rxmat_M_real_7_ce1),
    .q1(rxmat_M_real_7_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_8_address0),
    .ce0(rxmat_M_real_8_ce0),
    .we0(rxmat_M_real_8_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_8_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real8_address1),
    .ce1(rxmat_M_real_8_ce1),
    .q1(rxmat_M_real_8_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_9_address0),
    .ce0(rxmat_M_real_9_ce0),
    .we0(rxmat_M_real_9_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_9_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real9_address1),
    .ce1(rxmat_M_real_9_ce1),
    .q1(rxmat_M_real_9_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_10_address0),
    .ce0(rxmat_M_real_10_ce0),
    .we0(rxmat_M_real_10_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_10_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real10_address1),
    .ce1(rxmat_M_real_10_ce1),
    .q1(rxmat_M_real_10_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_11_address0),
    .ce0(rxmat_M_real_11_ce0),
    .we0(rxmat_M_real_11_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_11_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real11_address1),
    .ce1(rxmat_M_real_11_ce1),
    .q1(rxmat_M_real_11_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_12_address0),
    .ce0(rxmat_M_real_12_ce0),
    .we0(rxmat_M_real_12_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_12_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real12_address1),
    .ce1(rxmat_M_real_12_ce1),
    .q1(rxmat_M_real_12_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_13_address0),
    .ce0(rxmat_M_real_13_ce0),
    .we0(rxmat_M_real_13_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_13_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real13_address1),
    .ce1(rxmat_M_real_13_ce1),
    .q1(rxmat_M_real_13_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_14_address0),
    .ce0(rxmat_M_real_14_ce0),
    .we0(rxmat_M_real_14_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_14_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real14_address1),
    .ce1(rxmat_M_real_14_ce1),
    .q1(rxmat_M_real_14_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_15_address0),
    .ce0(rxmat_M_real_15_ce0),
    .we0(rxmat_M_real_15_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_15_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real15_address1),
    .ce1(rxmat_M_real_15_ce1),
    .q1(rxmat_M_real_15_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_16_address0),
    .ce0(rxmat_M_real_16_ce0),
    .we0(rxmat_M_real_16_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_16_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real16_address1),
    .ce1(rxmat_M_real_16_ce1),
    .q1(rxmat_M_real_16_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_17_address0),
    .ce0(rxmat_M_real_17_ce0),
    .we0(rxmat_M_real_17_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_17_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real17_address1),
    .ce1(rxmat_M_real_17_ce1),
    .q1(rxmat_M_real_17_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_18_address0),
    .ce0(rxmat_M_real_18_ce0),
    .we0(rxmat_M_real_18_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_18_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real18_address1),
    .ce1(rxmat_M_real_18_ce1),
    .q1(rxmat_M_real_18_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_19_address0),
    .ce0(rxmat_M_real_19_ce0),
    .we0(rxmat_M_real_19_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_19_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real19_address1),
    .ce1(rxmat_M_real_19_ce1),
    .q1(rxmat_M_real_19_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_20_address0),
    .ce0(rxmat_M_real_20_ce0),
    .we0(rxmat_M_real_20_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_20_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real20_address1),
    .ce1(rxmat_M_real_20_ce1),
    .q1(rxmat_M_real_20_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_21_address0),
    .ce0(rxmat_M_real_21_ce0),
    .we0(rxmat_M_real_21_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_21_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real21_address1),
    .ce1(rxmat_M_real_21_ce1),
    .q1(rxmat_M_real_21_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_22_address0),
    .ce0(rxmat_M_real_22_ce0),
    .we0(rxmat_M_real_22_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_22_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real22_address1),
    .ce1(rxmat_M_real_22_ce1),
    .q1(rxmat_M_real_22_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_23_address0),
    .ce0(rxmat_M_real_23_ce0),
    .we0(rxmat_M_real_23_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_23_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real23_address1),
    .ce1(rxmat_M_real_23_ce1),
    .q1(rxmat_M_real_23_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_24_address0),
    .ce0(rxmat_M_real_24_ce0),
    .we0(rxmat_M_real_24_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_24_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real24_address1),
    .ce1(rxmat_M_real_24_ce1),
    .q1(rxmat_M_real_24_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_25_address0),
    .ce0(rxmat_M_real_25_ce0),
    .we0(rxmat_M_real_25_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_25_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real25_address1),
    .ce1(rxmat_M_real_25_ce1),
    .q1(rxmat_M_real_25_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_26_address0),
    .ce0(rxmat_M_real_26_ce0),
    .we0(rxmat_M_real_26_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_26_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real26_address1),
    .ce1(rxmat_M_real_26_ce1),
    .q1(rxmat_M_real_26_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_27_address0),
    .ce0(rxmat_M_real_27_ce0),
    .we0(rxmat_M_real_27_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_27_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real27_address1),
    .ce1(rxmat_M_real_27_ce1),
    .q1(rxmat_M_real_27_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_28_address0),
    .ce0(rxmat_M_real_28_ce0),
    .we0(rxmat_M_real_28_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_28_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real28_address1),
    .ce1(rxmat_M_real_28_ce1),
    .q1(rxmat_M_real_28_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_29_address0),
    .ce0(rxmat_M_real_29_ce0),
    .we0(rxmat_M_real_29_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_29_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real29_address1),
    .ce1(rxmat_M_real_29_ce1),
    .q1(rxmat_M_real_29_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_30_address0),
    .ce0(rxmat_M_real_30_ce0),
    .we0(rxmat_M_real_30_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_30_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real30_address1),
    .ce1(rxmat_M_real_30_ce1),
    .q1(rxmat_M_real_30_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_real_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_31_address0),
    .ce0(rxmat_M_real_31_ce0),
    .we0(rxmat_M_real_31_we0),
    .d0(bitcast_ln78_fu_2652_p1),
    .q0(rxmat_M_real_31_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_real31_address1),
    .ce1(rxmat_M_real_31_ce1),
    .q1(rxmat_M_real_31_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_0_address0),
    .ce0(rxmat_M_imag_0_ce0),
    .we0(rxmat_M_imag_0_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_0_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag_address1),
    .ce1(rxmat_M_imag_0_ce1),
    .q1(rxmat_M_imag_0_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_1_address0),
    .ce0(rxmat_M_imag_1_ce0),
    .we0(rxmat_M_imag_1_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_1_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag32_address1),
    .ce1(rxmat_M_imag_1_ce1),
    .q1(rxmat_M_imag_1_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_2_address0),
    .ce0(rxmat_M_imag_2_ce0),
    .we0(rxmat_M_imag_2_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_2_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag33_address1),
    .ce1(rxmat_M_imag_2_ce1),
    .q1(rxmat_M_imag_2_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_3_address0),
    .ce0(rxmat_M_imag_3_ce0),
    .we0(rxmat_M_imag_3_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_3_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag34_address1),
    .ce1(rxmat_M_imag_3_ce1),
    .q1(rxmat_M_imag_3_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_4_address0),
    .ce0(rxmat_M_imag_4_ce0),
    .we0(rxmat_M_imag_4_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_4_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag35_address1),
    .ce1(rxmat_M_imag_4_ce1),
    .q1(rxmat_M_imag_4_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_5_address0),
    .ce0(rxmat_M_imag_5_ce0),
    .we0(rxmat_M_imag_5_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_5_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag36_address1),
    .ce1(rxmat_M_imag_5_ce1),
    .q1(rxmat_M_imag_5_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_6_address0),
    .ce0(rxmat_M_imag_6_ce0),
    .we0(rxmat_M_imag_6_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_6_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag37_address1),
    .ce1(rxmat_M_imag_6_ce1),
    .q1(rxmat_M_imag_6_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_7_address0),
    .ce0(rxmat_M_imag_7_ce0),
    .we0(rxmat_M_imag_7_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_7_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag38_address1),
    .ce1(rxmat_M_imag_7_ce1),
    .q1(rxmat_M_imag_7_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_8_address0),
    .ce0(rxmat_M_imag_8_ce0),
    .we0(rxmat_M_imag_8_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_8_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag39_address1),
    .ce1(rxmat_M_imag_8_ce1),
    .q1(rxmat_M_imag_8_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_9_address0),
    .ce0(rxmat_M_imag_9_ce0),
    .we0(rxmat_M_imag_9_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_9_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag40_address1),
    .ce1(rxmat_M_imag_9_ce1),
    .q1(rxmat_M_imag_9_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_10_address0),
    .ce0(rxmat_M_imag_10_ce0),
    .we0(rxmat_M_imag_10_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_10_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag41_address1),
    .ce1(rxmat_M_imag_10_ce1),
    .q1(rxmat_M_imag_10_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_11_address0),
    .ce0(rxmat_M_imag_11_ce0),
    .we0(rxmat_M_imag_11_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_11_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag42_address1),
    .ce1(rxmat_M_imag_11_ce1),
    .q1(rxmat_M_imag_11_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_12_address0),
    .ce0(rxmat_M_imag_12_ce0),
    .we0(rxmat_M_imag_12_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_12_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag43_address1),
    .ce1(rxmat_M_imag_12_ce1),
    .q1(rxmat_M_imag_12_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_13_address0),
    .ce0(rxmat_M_imag_13_ce0),
    .we0(rxmat_M_imag_13_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_13_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag44_address1),
    .ce1(rxmat_M_imag_13_ce1),
    .q1(rxmat_M_imag_13_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_14_address0),
    .ce0(rxmat_M_imag_14_ce0),
    .we0(rxmat_M_imag_14_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_14_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag45_address1),
    .ce1(rxmat_M_imag_14_ce1),
    .q1(rxmat_M_imag_14_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_15_address0),
    .ce0(rxmat_M_imag_15_ce0),
    .we0(rxmat_M_imag_15_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_15_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag46_address1),
    .ce1(rxmat_M_imag_15_ce1),
    .q1(rxmat_M_imag_15_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_16_address0),
    .ce0(rxmat_M_imag_16_ce0),
    .we0(rxmat_M_imag_16_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_16_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag47_address1),
    .ce1(rxmat_M_imag_16_ce1),
    .q1(rxmat_M_imag_16_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_17_address0),
    .ce0(rxmat_M_imag_17_ce0),
    .we0(rxmat_M_imag_17_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_17_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag48_address1),
    .ce1(rxmat_M_imag_17_ce1),
    .q1(rxmat_M_imag_17_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_18_address0),
    .ce0(rxmat_M_imag_18_ce0),
    .we0(rxmat_M_imag_18_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_18_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag49_address1),
    .ce1(rxmat_M_imag_18_ce1),
    .q1(rxmat_M_imag_18_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_19_address0),
    .ce0(rxmat_M_imag_19_ce0),
    .we0(rxmat_M_imag_19_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_19_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag50_address1),
    .ce1(rxmat_M_imag_19_ce1),
    .q1(rxmat_M_imag_19_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_20_address0),
    .ce0(rxmat_M_imag_20_ce0),
    .we0(rxmat_M_imag_20_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_20_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag51_address1),
    .ce1(rxmat_M_imag_20_ce1),
    .q1(rxmat_M_imag_20_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_21_address0),
    .ce0(rxmat_M_imag_21_ce0),
    .we0(rxmat_M_imag_21_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_21_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag52_address1),
    .ce1(rxmat_M_imag_21_ce1),
    .q1(rxmat_M_imag_21_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_22_address0),
    .ce0(rxmat_M_imag_22_ce0),
    .we0(rxmat_M_imag_22_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_22_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag53_address1),
    .ce1(rxmat_M_imag_22_ce1),
    .q1(rxmat_M_imag_22_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_23_address0),
    .ce0(rxmat_M_imag_23_ce0),
    .we0(rxmat_M_imag_23_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_23_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag54_address1),
    .ce1(rxmat_M_imag_23_ce1),
    .q1(rxmat_M_imag_23_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_24_address0),
    .ce0(rxmat_M_imag_24_ce0),
    .we0(rxmat_M_imag_24_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_24_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag55_address1),
    .ce1(rxmat_M_imag_24_ce1),
    .q1(rxmat_M_imag_24_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_25_address0),
    .ce0(rxmat_M_imag_25_ce0),
    .we0(rxmat_M_imag_25_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_25_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag56_address1),
    .ce1(rxmat_M_imag_25_ce1),
    .q1(rxmat_M_imag_25_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_26_address0),
    .ce0(rxmat_M_imag_26_ce0),
    .we0(rxmat_M_imag_26_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_26_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag57_address1),
    .ce1(rxmat_M_imag_26_ce1),
    .q1(rxmat_M_imag_26_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_27_address0),
    .ce0(rxmat_M_imag_27_ce0),
    .we0(rxmat_M_imag_27_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_27_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag58_address1),
    .ce1(rxmat_M_imag_27_ce1),
    .q1(rxmat_M_imag_27_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_28_address0),
    .ce0(rxmat_M_imag_28_ce0),
    .we0(rxmat_M_imag_28_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_28_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag59_address1),
    .ce1(rxmat_M_imag_28_ce1),
    .q1(rxmat_M_imag_28_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_29_address0),
    .ce0(rxmat_M_imag_29_ce0),
    .we0(rxmat_M_imag_29_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_29_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag60_address1),
    .ce1(rxmat_M_imag_29_ce1),
    .q1(rxmat_M_imag_29_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_30_address0),
    .ce0(rxmat_M_imag_30_ce0),
    .we0(rxmat_M_imag_30_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_30_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag61_address1),
    .ce1(rxmat_M_imag_30_ce1),
    .q1(rxmat_M_imag_30_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
rxmat_M_imag_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_31_address0),
    .ce0(rxmat_M_imag_31_ce0),
    .we0(rxmat_M_imag_31_we0),
    .d0(bitcast_ln81_fu_2688_p1),
    .q0(rxmat_M_imag_31_q0),
    .address1(grp_kernel_mmult_fu_2228_a_M_imag62_address1),
    .ce1(rxmat_M_imag_31_ce1),
    .q1(rxmat_M_imag_31_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_0_address0),
    .ce0(xmat_M_real_0_ce0),
    .we0(xmat_M_real_0_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_0_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_0_address1),
    .ce1(xmat_M_real_0_ce1),
    .q1(xmat_M_real_0_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_1_address0),
    .ce0(xmat_M_real_1_ce0),
    .we0(xmat_M_real_1_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_1_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_1_address1),
    .ce1(xmat_M_real_1_ce1),
    .q1(xmat_M_real_1_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_2_address0),
    .ce0(xmat_M_real_2_ce0),
    .we0(xmat_M_real_2_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_2_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_2_address1),
    .ce1(xmat_M_real_2_ce1),
    .q1(xmat_M_real_2_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_3_address0),
    .ce0(xmat_M_real_3_ce0),
    .we0(xmat_M_real_3_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_3_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_3_address1),
    .ce1(xmat_M_real_3_ce1),
    .q1(xmat_M_real_3_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_4_address0),
    .ce0(xmat_M_real_4_ce0),
    .we0(xmat_M_real_4_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_4_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_4_address1),
    .ce1(xmat_M_real_4_ce1),
    .q1(xmat_M_real_4_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_5_address0),
    .ce0(xmat_M_real_5_ce0),
    .we0(xmat_M_real_5_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_5_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_5_address1),
    .ce1(xmat_M_real_5_ce1),
    .q1(xmat_M_real_5_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_6_address0),
    .ce0(xmat_M_real_6_ce0),
    .we0(xmat_M_real_6_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_6_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_6_address1),
    .ce1(xmat_M_real_6_ce1),
    .q1(xmat_M_real_6_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_7_address0),
    .ce0(xmat_M_real_7_ce0),
    .we0(xmat_M_real_7_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_7_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_7_address1),
    .ce1(xmat_M_real_7_ce1),
    .q1(xmat_M_real_7_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_8_address0),
    .ce0(xmat_M_real_8_ce0),
    .we0(xmat_M_real_8_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_8_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_8_address1),
    .ce1(xmat_M_real_8_ce1),
    .q1(xmat_M_real_8_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_9_address0),
    .ce0(xmat_M_real_9_ce0),
    .we0(xmat_M_real_9_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_9_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_9_address1),
    .ce1(xmat_M_real_9_ce1),
    .q1(xmat_M_real_9_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_10_address0),
    .ce0(xmat_M_real_10_ce0),
    .we0(xmat_M_real_10_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_10_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_10_address1),
    .ce1(xmat_M_real_10_ce1),
    .q1(xmat_M_real_10_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_11_address0),
    .ce0(xmat_M_real_11_ce0),
    .we0(xmat_M_real_11_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_11_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_11_address1),
    .ce1(xmat_M_real_11_ce1),
    .q1(xmat_M_real_11_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_12_address0),
    .ce0(xmat_M_real_12_ce0),
    .we0(xmat_M_real_12_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_12_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_12_address1),
    .ce1(xmat_M_real_12_ce1),
    .q1(xmat_M_real_12_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_13_address0),
    .ce0(xmat_M_real_13_ce0),
    .we0(xmat_M_real_13_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_13_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_13_address1),
    .ce1(xmat_M_real_13_ce1),
    .q1(xmat_M_real_13_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_14_address0),
    .ce0(xmat_M_real_14_ce0),
    .we0(xmat_M_real_14_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_14_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_14_address1),
    .ce1(xmat_M_real_14_ce1),
    .q1(xmat_M_real_14_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_15_address0),
    .ce0(xmat_M_real_15_ce0),
    .we0(xmat_M_real_15_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_15_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_15_address1),
    .ce1(xmat_M_real_15_ce1),
    .q1(xmat_M_real_15_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_16_address0),
    .ce0(xmat_M_real_16_ce0),
    .we0(xmat_M_real_16_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_16_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_16_address1),
    .ce1(xmat_M_real_16_ce1),
    .q1(xmat_M_real_16_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_17_address0),
    .ce0(xmat_M_real_17_ce0),
    .we0(xmat_M_real_17_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_17_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_17_address1),
    .ce1(xmat_M_real_17_ce1),
    .q1(xmat_M_real_17_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_18_address0),
    .ce0(xmat_M_real_18_ce0),
    .we0(xmat_M_real_18_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_18_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_18_address1),
    .ce1(xmat_M_real_18_ce1),
    .q1(xmat_M_real_18_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_19_address0),
    .ce0(xmat_M_real_19_ce0),
    .we0(xmat_M_real_19_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_19_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_19_address1),
    .ce1(xmat_M_real_19_ce1),
    .q1(xmat_M_real_19_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_20_address0),
    .ce0(xmat_M_real_20_ce0),
    .we0(xmat_M_real_20_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_20_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_20_address1),
    .ce1(xmat_M_real_20_ce1),
    .q1(xmat_M_real_20_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_21_address0),
    .ce0(xmat_M_real_21_ce0),
    .we0(xmat_M_real_21_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_21_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_21_address1),
    .ce1(xmat_M_real_21_ce1),
    .q1(xmat_M_real_21_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_22_address0),
    .ce0(xmat_M_real_22_ce0),
    .we0(xmat_M_real_22_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_22_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_22_address1),
    .ce1(xmat_M_real_22_ce1),
    .q1(xmat_M_real_22_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_23_address0),
    .ce0(xmat_M_real_23_ce0),
    .we0(xmat_M_real_23_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_23_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_23_address1),
    .ce1(xmat_M_real_23_ce1),
    .q1(xmat_M_real_23_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_24_address0),
    .ce0(xmat_M_real_24_ce0),
    .we0(xmat_M_real_24_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_24_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_24_address1),
    .ce1(xmat_M_real_24_ce1),
    .q1(xmat_M_real_24_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_25_address0),
    .ce0(xmat_M_real_25_ce0),
    .we0(xmat_M_real_25_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_25_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_25_address1),
    .ce1(xmat_M_real_25_ce1),
    .q1(xmat_M_real_25_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_26_address0),
    .ce0(xmat_M_real_26_ce0),
    .we0(xmat_M_real_26_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_26_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_26_address1),
    .ce1(xmat_M_real_26_ce1),
    .q1(xmat_M_real_26_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_27_address0),
    .ce0(xmat_M_real_27_ce0),
    .we0(xmat_M_real_27_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_27_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_27_address1),
    .ce1(xmat_M_real_27_ce1),
    .q1(xmat_M_real_27_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_28_address0),
    .ce0(xmat_M_real_28_ce0),
    .we0(xmat_M_real_28_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_28_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_28_address1),
    .ce1(xmat_M_real_28_ce1),
    .q1(xmat_M_real_28_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_29_address0),
    .ce0(xmat_M_real_29_ce0),
    .we0(xmat_M_real_29_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_29_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_29_address1),
    .ce1(xmat_M_real_29_ce1),
    .q1(xmat_M_real_29_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_30_address0),
    .ce0(xmat_M_real_30_ce0),
    .we0(xmat_M_real_30_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_30_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_30_address1),
    .ce1(xmat_M_real_30_ce1),
    .q1(xmat_M_real_30_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_real_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_31_address0),
    .ce0(xmat_M_real_31_ce0),
    .we0(xmat_M_real_31_we0),
    .d0(bitcast_ln90_fu_3015_p1),
    .q0(xmat_M_real_31_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_real_31_address1),
    .ce1(xmat_M_real_31_ce1),
    .q1(xmat_M_real_31_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_0_address0),
    .ce0(xmat_M_imag_0_ce0),
    .we0(xmat_M_imag_0_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_0_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_0_address1),
    .ce1(xmat_M_imag_0_ce1),
    .q1(xmat_M_imag_0_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_1_address0),
    .ce0(xmat_M_imag_1_ce0),
    .we0(xmat_M_imag_1_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_1_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_1_address1),
    .ce1(xmat_M_imag_1_ce1),
    .q1(xmat_M_imag_1_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_2_address0),
    .ce0(xmat_M_imag_2_ce0),
    .we0(xmat_M_imag_2_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_2_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_2_address1),
    .ce1(xmat_M_imag_2_ce1),
    .q1(xmat_M_imag_2_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_3_address0),
    .ce0(xmat_M_imag_3_ce0),
    .we0(xmat_M_imag_3_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_3_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_3_address1),
    .ce1(xmat_M_imag_3_ce1),
    .q1(xmat_M_imag_3_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_4_address0),
    .ce0(xmat_M_imag_4_ce0),
    .we0(xmat_M_imag_4_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_4_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_4_address1),
    .ce1(xmat_M_imag_4_ce1),
    .q1(xmat_M_imag_4_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_5_address0),
    .ce0(xmat_M_imag_5_ce0),
    .we0(xmat_M_imag_5_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_5_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_5_address1),
    .ce1(xmat_M_imag_5_ce1),
    .q1(xmat_M_imag_5_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_6_address0),
    .ce0(xmat_M_imag_6_ce0),
    .we0(xmat_M_imag_6_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_6_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_6_address1),
    .ce1(xmat_M_imag_6_ce1),
    .q1(xmat_M_imag_6_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_7_address0),
    .ce0(xmat_M_imag_7_ce0),
    .we0(xmat_M_imag_7_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_7_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_7_address1),
    .ce1(xmat_M_imag_7_ce1),
    .q1(xmat_M_imag_7_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_8_address0),
    .ce0(xmat_M_imag_8_ce0),
    .we0(xmat_M_imag_8_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_8_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_8_address1),
    .ce1(xmat_M_imag_8_ce1),
    .q1(xmat_M_imag_8_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_9_address0),
    .ce0(xmat_M_imag_9_ce0),
    .we0(xmat_M_imag_9_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_9_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_9_address1),
    .ce1(xmat_M_imag_9_ce1),
    .q1(xmat_M_imag_9_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_10_address0),
    .ce0(xmat_M_imag_10_ce0),
    .we0(xmat_M_imag_10_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_10_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_10_address1),
    .ce1(xmat_M_imag_10_ce1),
    .q1(xmat_M_imag_10_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_11_address0),
    .ce0(xmat_M_imag_11_ce0),
    .we0(xmat_M_imag_11_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_11_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_11_address1),
    .ce1(xmat_M_imag_11_ce1),
    .q1(xmat_M_imag_11_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_12_address0),
    .ce0(xmat_M_imag_12_ce0),
    .we0(xmat_M_imag_12_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_12_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_12_address1),
    .ce1(xmat_M_imag_12_ce1),
    .q1(xmat_M_imag_12_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_13_address0),
    .ce0(xmat_M_imag_13_ce0),
    .we0(xmat_M_imag_13_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_13_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_13_address1),
    .ce1(xmat_M_imag_13_ce1),
    .q1(xmat_M_imag_13_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_14_address0),
    .ce0(xmat_M_imag_14_ce0),
    .we0(xmat_M_imag_14_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_14_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_14_address1),
    .ce1(xmat_M_imag_14_ce1),
    .q1(xmat_M_imag_14_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_15_address0),
    .ce0(xmat_M_imag_15_ce0),
    .we0(xmat_M_imag_15_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_15_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_15_address1),
    .ce1(xmat_M_imag_15_ce1),
    .q1(xmat_M_imag_15_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_16_address0),
    .ce0(xmat_M_imag_16_ce0),
    .we0(xmat_M_imag_16_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_16_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_16_address1),
    .ce1(xmat_M_imag_16_ce1),
    .q1(xmat_M_imag_16_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_17_address0),
    .ce0(xmat_M_imag_17_ce0),
    .we0(xmat_M_imag_17_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_17_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_17_address1),
    .ce1(xmat_M_imag_17_ce1),
    .q1(xmat_M_imag_17_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_18_address0),
    .ce0(xmat_M_imag_18_ce0),
    .we0(xmat_M_imag_18_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_18_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_18_address1),
    .ce1(xmat_M_imag_18_ce1),
    .q1(xmat_M_imag_18_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_19_address0),
    .ce0(xmat_M_imag_19_ce0),
    .we0(xmat_M_imag_19_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_19_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_19_address1),
    .ce1(xmat_M_imag_19_ce1),
    .q1(xmat_M_imag_19_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_20_address0),
    .ce0(xmat_M_imag_20_ce0),
    .we0(xmat_M_imag_20_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_20_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_20_address1),
    .ce1(xmat_M_imag_20_ce1),
    .q1(xmat_M_imag_20_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_21_address0),
    .ce0(xmat_M_imag_21_ce0),
    .we0(xmat_M_imag_21_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_21_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_21_address1),
    .ce1(xmat_M_imag_21_ce1),
    .q1(xmat_M_imag_21_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_22_address0),
    .ce0(xmat_M_imag_22_ce0),
    .we0(xmat_M_imag_22_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_22_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_22_address1),
    .ce1(xmat_M_imag_22_ce1),
    .q1(xmat_M_imag_22_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_23_address0),
    .ce0(xmat_M_imag_23_ce0),
    .we0(xmat_M_imag_23_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_23_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_23_address1),
    .ce1(xmat_M_imag_23_ce1),
    .q1(xmat_M_imag_23_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_24_address0),
    .ce0(xmat_M_imag_24_ce0),
    .we0(xmat_M_imag_24_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_24_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_24_address1),
    .ce1(xmat_M_imag_24_ce1),
    .q1(xmat_M_imag_24_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_25_address0),
    .ce0(xmat_M_imag_25_ce0),
    .we0(xmat_M_imag_25_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_25_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_25_address1),
    .ce1(xmat_M_imag_25_ce1),
    .q1(xmat_M_imag_25_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_26_address0),
    .ce0(xmat_M_imag_26_ce0),
    .we0(xmat_M_imag_26_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_26_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_26_address1),
    .ce1(xmat_M_imag_26_ce1),
    .q1(xmat_M_imag_26_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_27_address0),
    .ce0(xmat_M_imag_27_ce0),
    .we0(xmat_M_imag_27_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_27_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_27_address1),
    .ce1(xmat_M_imag_27_ce1),
    .q1(xmat_M_imag_27_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_28_address0),
    .ce0(xmat_M_imag_28_ce0),
    .we0(xmat_M_imag_28_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_28_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_28_address1),
    .ce1(xmat_M_imag_28_ce1),
    .q1(xmat_M_imag_28_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_29_address0),
    .ce0(xmat_M_imag_29_ce0),
    .we0(xmat_M_imag_29_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_29_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_29_address1),
    .ce1(xmat_M_imag_29_ce1),
    .q1(xmat_M_imag_29_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_30_address0),
    .ce0(xmat_M_imag_30_ce0),
    .we0(xmat_M_imag_30_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_30_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_30_address1),
    .ce1(xmat_M_imag_30_ce1),
    .q1(xmat_M_imag_30_q1)
);

dmatmult_rxmat_M_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xmat_M_imag_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_31_address0),
    .ce0(xmat_M_imag_31_ce0),
    .we0(xmat_M_imag_31_we0),
    .d0(bitcast_ln93_fu_3051_p1),
    .q0(xmat_M_imag_31_q0),
    .address1(grp_kernel_mmult_fu_2228_b_M_imag_31_address1),
    .ce1(xmat_M_imag_31_ce1),
    .q1(xmat_M_imag_31_q1)
);

dmatmult_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
dmatmult_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

kernel_mmult grp_kernel_mmult_fu_2228(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mmult_fu_2228_ap_start),
    .ap_done(grp_kernel_mmult_fu_2228_ap_done),
    .ap_idle(grp_kernel_mmult_fu_2228_ap_idle),
    .ap_ready(grp_kernel_mmult_fu_2228_ap_ready),
    .a_M_real_address0(grp_kernel_mmult_fu_2228_a_M_real_address0),
    .a_M_real_ce0(grp_kernel_mmult_fu_2228_a_M_real_ce0),
    .a_M_real_q0(rxmat_M_real_0_q0),
    .a_M_real_address1(grp_kernel_mmult_fu_2228_a_M_real_address1),
    .a_M_real_ce1(grp_kernel_mmult_fu_2228_a_M_real_ce1),
    .a_M_real_q1(rxmat_M_real_0_q1),
    .a_M_real1_address0(grp_kernel_mmult_fu_2228_a_M_real1_address0),
    .a_M_real1_ce0(grp_kernel_mmult_fu_2228_a_M_real1_ce0),
    .a_M_real1_q0(rxmat_M_real_1_q0),
    .a_M_real1_address1(grp_kernel_mmult_fu_2228_a_M_real1_address1),
    .a_M_real1_ce1(grp_kernel_mmult_fu_2228_a_M_real1_ce1),
    .a_M_real1_q1(rxmat_M_real_1_q1),
    .a_M_real2_address0(grp_kernel_mmult_fu_2228_a_M_real2_address0),
    .a_M_real2_ce0(grp_kernel_mmult_fu_2228_a_M_real2_ce0),
    .a_M_real2_q0(rxmat_M_real_2_q0),
    .a_M_real2_address1(grp_kernel_mmult_fu_2228_a_M_real2_address1),
    .a_M_real2_ce1(grp_kernel_mmult_fu_2228_a_M_real2_ce1),
    .a_M_real2_q1(rxmat_M_real_2_q1),
    .a_M_real3_address0(grp_kernel_mmult_fu_2228_a_M_real3_address0),
    .a_M_real3_ce0(grp_kernel_mmult_fu_2228_a_M_real3_ce0),
    .a_M_real3_q0(rxmat_M_real_3_q0),
    .a_M_real3_address1(grp_kernel_mmult_fu_2228_a_M_real3_address1),
    .a_M_real3_ce1(grp_kernel_mmult_fu_2228_a_M_real3_ce1),
    .a_M_real3_q1(rxmat_M_real_3_q1),
    .a_M_real4_address0(grp_kernel_mmult_fu_2228_a_M_real4_address0),
    .a_M_real4_ce0(grp_kernel_mmult_fu_2228_a_M_real4_ce0),
    .a_M_real4_q0(rxmat_M_real_4_q0),
    .a_M_real4_address1(grp_kernel_mmult_fu_2228_a_M_real4_address1),
    .a_M_real4_ce1(grp_kernel_mmult_fu_2228_a_M_real4_ce1),
    .a_M_real4_q1(rxmat_M_real_4_q1),
    .a_M_real5_address0(grp_kernel_mmult_fu_2228_a_M_real5_address0),
    .a_M_real5_ce0(grp_kernel_mmult_fu_2228_a_M_real5_ce0),
    .a_M_real5_q0(rxmat_M_real_5_q0),
    .a_M_real5_address1(grp_kernel_mmult_fu_2228_a_M_real5_address1),
    .a_M_real5_ce1(grp_kernel_mmult_fu_2228_a_M_real5_ce1),
    .a_M_real5_q1(rxmat_M_real_5_q1),
    .a_M_real6_address0(grp_kernel_mmult_fu_2228_a_M_real6_address0),
    .a_M_real6_ce0(grp_kernel_mmult_fu_2228_a_M_real6_ce0),
    .a_M_real6_q0(rxmat_M_real_6_q0),
    .a_M_real6_address1(grp_kernel_mmult_fu_2228_a_M_real6_address1),
    .a_M_real6_ce1(grp_kernel_mmult_fu_2228_a_M_real6_ce1),
    .a_M_real6_q1(rxmat_M_real_6_q1),
    .a_M_real7_address0(grp_kernel_mmult_fu_2228_a_M_real7_address0),
    .a_M_real7_ce0(grp_kernel_mmult_fu_2228_a_M_real7_ce0),
    .a_M_real7_q0(rxmat_M_real_7_q0),
    .a_M_real7_address1(grp_kernel_mmult_fu_2228_a_M_real7_address1),
    .a_M_real7_ce1(grp_kernel_mmult_fu_2228_a_M_real7_ce1),
    .a_M_real7_q1(rxmat_M_real_7_q1),
    .a_M_real8_address0(grp_kernel_mmult_fu_2228_a_M_real8_address0),
    .a_M_real8_ce0(grp_kernel_mmult_fu_2228_a_M_real8_ce0),
    .a_M_real8_q0(rxmat_M_real_8_q0),
    .a_M_real8_address1(grp_kernel_mmult_fu_2228_a_M_real8_address1),
    .a_M_real8_ce1(grp_kernel_mmult_fu_2228_a_M_real8_ce1),
    .a_M_real8_q1(rxmat_M_real_8_q1),
    .a_M_real9_address0(grp_kernel_mmult_fu_2228_a_M_real9_address0),
    .a_M_real9_ce0(grp_kernel_mmult_fu_2228_a_M_real9_ce0),
    .a_M_real9_q0(rxmat_M_real_9_q0),
    .a_M_real9_address1(grp_kernel_mmult_fu_2228_a_M_real9_address1),
    .a_M_real9_ce1(grp_kernel_mmult_fu_2228_a_M_real9_ce1),
    .a_M_real9_q1(rxmat_M_real_9_q1),
    .a_M_real10_address0(grp_kernel_mmult_fu_2228_a_M_real10_address0),
    .a_M_real10_ce0(grp_kernel_mmult_fu_2228_a_M_real10_ce0),
    .a_M_real10_q0(rxmat_M_real_10_q0),
    .a_M_real10_address1(grp_kernel_mmult_fu_2228_a_M_real10_address1),
    .a_M_real10_ce1(grp_kernel_mmult_fu_2228_a_M_real10_ce1),
    .a_M_real10_q1(rxmat_M_real_10_q1),
    .a_M_real11_address0(grp_kernel_mmult_fu_2228_a_M_real11_address0),
    .a_M_real11_ce0(grp_kernel_mmult_fu_2228_a_M_real11_ce0),
    .a_M_real11_q0(rxmat_M_real_11_q0),
    .a_M_real11_address1(grp_kernel_mmult_fu_2228_a_M_real11_address1),
    .a_M_real11_ce1(grp_kernel_mmult_fu_2228_a_M_real11_ce1),
    .a_M_real11_q1(rxmat_M_real_11_q1),
    .a_M_real12_address0(grp_kernel_mmult_fu_2228_a_M_real12_address0),
    .a_M_real12_ce0(grp_kernel_mmult_fu_2228_a_M_real12_ce0),
    .a_M_real12_q0(rxmat_M_real_12_q0),
    .a_M_real12_address1(grp_kernel_mmult_fu_2228_a_M_real12_address1),
    .a_M_real12_ce1(grp_kernel_mmult_fu_2228_a_M_real12_ce1),
    .a_M_real12_q1(rxmat_M_real_12_q1),
    .a_M_real13_address0(grp_kernel_mmult_fu_2228_a_M_real13_address0),
    .a_M_real13_ce0(grp_kernel_mmult_fu_2228_a_M_real13_ce0),
    .a_M_real13_q0(rxmat_M_real_13_q0),
    .a_M_real13_address1(grp_kernel_mmult_fu_2228_a_M_real13_address1),
    .a_M_real13_ce1(grp_kernel_mmult_fu_2228_a_M_real13_ce1),
    .a_M_real13_q1(rxmat_M_real_13_q1),
    .a_M_real14_address0(grp_kernel_mmult_fu_2228_a_M_real14_address0),
    .a_M_real14_ce0(grp_kernel_mmult_fu_2228_a_M_real14_ce0),
    .a_M_real14_q0(rxmat_M_real_14_q0),
    .a_M_real14_address1(grp_kernel_mmult_fu_2228_a_M_real14_address1),
    .a_M_real14_ce1(grp_kernel_mmult_fu_2228_a_M_real14_ce1),
    .a_M_real14_q1(rxmat_M_real_14_q1),
    .a_M_real15_address0(grp_kernel_mmult_fu_2228_a_M_real15_address0),
    .a_M_real15_ce0(grp_kernel_mmult_fu_2228_a_M_real15_ce0),
    .a_M_real15_q0(rxmat_M_real_15_q0),
    .a_M_real15_address1(grp_kernel_mmult_fu_2228_a_M_real15_address1),
    .a_M_real15_ce1(grp_kernel_mmult_fu_2228_a_M_real15_ce1),
    .a_M_real15_q1(rxmat_M_real_15_q1),
    .a_M_real16_address0(grp_kernel_mmult_fu_2228_a_M_real16_address0),
    .a_M_real16_ce0(grp_kernel_mmult_fu_2228_a_M_real16_ce0),
    .a_M_real16_q0(rxmat_M_real_16_q0),
    .a_M_real16_address1(grp_kernel_mmult_fu_2228_a_M_real16_address1),
    .a_M_real16_ce1(grp_kernel_mmult_fu_2228_a_M_real16_ce1),
    .a_M_real16_q1(rxmat_M_real_16_q1),
    .a_M_real17_address0(grp_kernel_mmult_fu_2228_a_M_real17_address0),
    .a_M_real17_ce0(grp_kernel_mmult_fu_2228_a_M_real17_ce0),
    .a_M_real17_q0(rxmat_M_real_17_q0),
    .a_M_real17_address1(grp_kernel_mmult_fu_2228_a_M_real17_address1),
    .a_M_real17_ce1(grp_kernel_mmult_fu_2228_a_M_real17_ce1),
    .a_M_real17_q1(rxmat_M_real_17_q1),
    .a_M_real18_address0(grp_kernel_mmult_fu_2228_a_M_real18_address0),
    .a_M_real18_ce0(grp_kernel_mmult_fu_2228_a_M_real18_ce0),
    .a_M_real18_q0(rxmat_M_real_18_q0),
    .a_M_real18_address1(grp_kernel_mmult_fu_2228_a_M_real18_address1),
    .a_M_real18_ce1(grp_kernel_mmult_fu_2228_a_M_real18_ce1),
    .a_M_real18_q1(rxmat_M_real_18_q1),
    .a_M_real19_address0(grp_kernel_mmult_fu_2228_a_M_real19_address0),
    .a_M_real19_ce0(grp_kernel_mmult_fu_2228_a_M_real19_ce0),
    .a_M_real19_q0(rxmat_M_real_19_q0),
    .a_M_real19_address1(grp_kernel_mmult_fu_2228_a_M_real19_address1),
    .a_M_real19_ce1(grp_kernel_mmult_fu_2228_a_M_real19_ce1),
    .a_M_real19_q1(rxmat_M_real_19_q1),
    .a_M_real20_address0(grp_kernel_mmult_fu_2228_a_M_real20_address0),
    .a_M_real20_ce0(grp_kernel_mmult_fu_2228_a_M_real20_ce0),
    .a_M_real20_q0(rxmat_M_real_20_q0),
    .a_M_real20_address1(grp_kernel_mmult_fu_2228_a_M_real20_address1),
    .a_M_real20_ce1(grp_kernel_mmult_fu_2228_a_M_real20_ce1),
    .a_M_real20_q1(rxmat_M_real_20_q1),
    .a_M_real21_address0(grp_kernel_mmult_fu_2228_a_M_real21_address0),
    .a_M_real21_ce0(grp_kernel_mmult_fu_2228_a_M_real21_ce0),
    .a_M_real21_q0(rxmat_M_real_21_q0),
    .a_M_real21_address1(grp_kernel_mmult_fu_2228_a_M_real21_address1),
    .a_M_real21_ce1(grp_kernel_mmult_fu_2228_a_M_real21_ce1),
    .a_M_real21_q1(rxmat_M_real_21_q1),
    .a_M_real22_address0(grp_kernel_mmult_fu_2228_a_M_real22_address0),
    .a_M_real22_ce0(grp_kernel_mmult_fu_2228_a_M_real22_ce0),
    .a_M_real22_q0(rxmat_M_real_22_q0),
    .a_M_real22_address1(grp_kernel_mmult_fu_2228_a_M_real22_address1),
    .a_M_real22_ce1(grp_kernel_mmult_fu_2228_a_M_real22_ce1),
    .a_M_real22_q1(rxmat_M_real_22_q1),
    .a_M_real23_address0(grp_kernel_mmult_fu_2228_a_M_real23_address0),
    .a_M_real23_ce0(grp_kernel_mmult_fu_2228_a_M_real23_ce0),
    .a_M_real23_q0(rxmat_M_real_23_q0),
    .a_M_real23_address1(grp_kernel_mmult_fu_2228_a_M_real23_address1),
    .a_M_real23_ce1(grp_kernel_mmult_fu_2228_a_M_real23_ce1),
    .a_M_real23_q1(rxmat_M_real_23_q1),
    .a_M_real24_address0(grp_kernel_mmult_fu_2228_a_M_real24_address0),
    .a_M_real24_ce0(grp_kernel_mmult_fu_2228_a_M_real24_ce0),
    .a_M_real24_q0(rxmat_M_real_24_q0),
    .a_M_real24_address1(grp_kernel_mmult_fu_2228_a_M_real24_address1),
    .a_M_real24_ce1(grp_kernel_mmult_fu_2228_a_M_real24_ce1),
    .a_M_real24_q1(rxmat_M_real_24_q1),
    .a_M_real25_address0(grp_kernel_mmult_fu_2228_a_M_real25_address0),
    .a_M_real25_ce0(grp_kernel_mmult_fu_2228_a_M_real25_ce0),
    .a_M_real25_q0(rxmat_M_real_25_q0),
    .a_M_real25_address1(grp_kernel_mmult_fu_2228_a_M_real25_address1),
    .a_M_real25_ce1(grp_kernel_mmult_fu_2228_a_M_real25_ce1),
    .a_M_real25_q1(rxmat_M_real_25_q1),
    .a_M_real26_address0(grp_kernel_mmult_fu_2228_a_M_real26_address0),
    .a_M_real26_ce0(grp_kernel_mmult_fu_2228_a_M_real26_ce0),
    .a_M_real26_q0(rxmat_M_real_26_q0),
    .a_M_real26_address1(grp_kernel_mmult_fu_2228_a_M_real26_address1),
    .a_M_real26_ce1(grp_kernel_mmult_fu_2228_a_M_real26_ce1),
    .a_M_real26_q1(rxmat_M_real_26_q1),
    .a_M_real27_address0(grp_kernel_mmult_fu_2228_a_M_real27_address0),
    .a_M_real27_ce0(grp_kernel_mmult_fu_2228_a_M_real27_ce0),
    .a_M_real27_q0(rxmat_M_real_27_q0),
    .a_M_real27_address1(grp_kernel_mmult_fu_2228_a_M_real27_address1),
    .a_M_real27_ce1(grp_kernel_mmult_fu_2228_a_M_real27_ce1),
    .a_M_real27_q1(rxmat_M_real_27_q1),
    .a_M_real28_address0(grp_kernel_mmult_fu_2228_a_M_real28_address0),
    .a_M_real28_ce0(grp_kernel_mmult_fu_2228_a_M_real28_ce0),
    .a_M_real28_q0(rxmat_M_real_28_q0),
    .a_M_real28_address1(grp_kernel_mmult_fu_2228_a_M_real28_address1),
    .a_M_real28_ce1(grp_kernel_mmult_fu_2228_a_M_real28_ce1),
    .a_M_real28_q1(rxmat_M_real_28_q1),
    .a_M_real29_address0(grp_kernel_mmult_fu_2228_a_M_real29_address0),
    .a_M_real29_ce0(grp_kernel_mmult_fu_2228_a_M_real29_ce0),
    .a_M_real29_q0(rxmat_M_real_29_q0),
    .a_M_real29_address1(grp_kernel_mmult_fu_2228_a_M_real29_address1),
    .a_M_real29_ce1(grp_kernel_mmult_fu_2228_a_M_real29_ce1),
    .a_M_real29_q1(rxmat_M_real_29_q1),
    .a_M_real30_address0(grp_kernel_mmult_fu_2228_a_M_real30_address0),
    .a_M_real30_ce0(grp_kernel_mmult_fu_2228_a_M_real30_ce0),
    .a_M_real30_q0(rxmat_M_real_30_q0),
    .a_M_real30_address1(grp_kernel_mmult_fu_2228_a_M_real30_address1),
    .a_M_real30_ce1(grp_kernel_mmult_fu_2228_a_M_real30_ce1),
    .a_M_real30_q1(rxmat_M_real_30_q1),
    .a_M_real31_address0(grp_kernel_mmult_fu_2228_a_M_real31_address0),
    .a_M_real31_ce0(grp_kernel_mmult_fu_2228_a_M_real31_ce0),
    .a_M_real31_q0(rxmat_M_real_31_q0),
    .a_M_real31_address1(grp_kernel_mmult_fu_2228_a_M_real31_address1),
    .a_M_real31_ce1(grp_kernel_mmult_fu_2228_a_M_real31_ce1),
    .a_M_real31_q1(rxmat_M_real_31_q1),
    .a_M_imag_address0(grp_kernel_mmult_fu_2228_a_M_imag_address0),
    .a_M_imag_ce0(grp_kernel_mmult_fu_2228_a_M_imag_ce0),
    .a_M_imag_q0(rxmat_M_imag_0_q0),
    .a_M_imag_address1(grp_kernel_mmult_fu_2228_a_M_imag_address1),
    .a_M_imag_ce1(grp_kernel_mmult_fu_2228_a_M_imag_ce1),
    .a_M_imag_q1(rxmat_M_imag_0_q1),
    .a_M_imag32_address0(grp_kernel_mmult_fu_2228_a_M_imag32_address0),
    .a_M_imag32_ce0(grp_kernel_mmult_fu_2228_a_M_imag32_ce0),
    .a_M_imag32_q0(rxmat_M_imag_1_q0),
    .a_M_imag32_address1(grp_kernel_mmult_fu_2228_a_M_imag32_address1),
    .a_M_imag32_ce1(grp_kernel_mmult_fu_2228_a_M_imag32_ce1),
    .a_M_imag32_q1(rxmat_M_imag_1_q1),
    .a_M_imag33_address0(grp_kernel_mmult_fu_2228_a_M_imag33_address0),
    .a_M_imag33_ce0(grp_kernel_mmult_fu_2228_a_M_imag33_ce0),
    .a_M_imag33_q0(rxmat_M_imag_2_q0),
    .a_M_imag33_address1(grp_kernel_mmult_fu_2228_a_M_imag33_address1),
    .a_M_imag33_ce1(grp_kernel_mmult_fu_2228_a_M_imag33_ce1),
    .a_M_imag33_q1(rxmat_M_imag_2_q1),
    .a_M_imag34_address0(grp_kernel_mmult_fu_2228_a_M_imag34_address0),
    .a_M_imag34_ce0(grp_kernel_mmult_fu_2228_a_M_imag34_ce0),
    .a_M_imag34_q0(rxmat_M_imag_3_q0),
    .a_M_imag34_address1(grp_kernel_mmult_fu_2228_a_M_imag34_address1),
    .a_M_imag34_ce1(grp_kernel_mmult_fu_2228_a_M_imag34_ce1),
    .a_M_imag34_q1(rxmat_M_imag_3_q1),
    .a_M_imag35_address0(grp_kernel_mmult_fu_2228_a_M_imag35_address0),
    .a_M_imag35_ce0(grp_kernel_mmult_fu_2228_a_M_imag35_ce0),
    .a_M_imag35_q0(rxmat_M_imag_4_q0),
    .a_M_imag35_address1(grp_kernel_mmult_fu_2228_a_M_imag35_address1),
    .a_M_imag35_ce1(grp_kernel_mmult_fu_2228_a_M_imag35_ce1),
    .a_M_imag35_q1(rxmat_M_imag_4_q1),
    .a_M_imag36_address0(grp_kernel_mmult_fu_2228_a_M_imag36_address0),
    .a_M_imag36_ce0(grp_kernel_mmult_fu_2228_a_M_imag36_ce0),
    .a_M_imag36_q0(rxmat_M_imag_5_q0),
    .a_M_imag36_address1(grp_kernel_mmult_fu_2228_a_M_imag36_address1),
    .a_M_imag36_ce1(grp_kernel_mmult_fu_2228_a_M_imag36_ce1),
    .a_M_imag36_q1(rxmat_M_imag_5_q1),
    .a_M_imag37_address0(grp_kernel_mmult_fu_2228_a_M_imag37_address0),
    .a_M_imag37_ce0(grp_kernel_mmult_fu_2228_a_M_imag37_ce0),
    .a_M_imag37_q0(rxmat_M_imag_6_q0),
    .a_M_imag37_address1(grp_kernel_mmult_fu_2228_a_M_imag37_address1),
    .a_M_imag37_ce1(grp_kernel_mmult_fu_2228_a_M_imag37_ce1),
    .a_M_imag37_q1(rxmat_M_imag_6_q1),
    .a_M_imag38_address0(grp_kernel_mmult_fu_2228_a_M_imag38_address0),
    .a_M_imag38_ce0(grp_kernel_mmult_fu_2228_a_M_imag38_ce0),
    .a_M_imag38_q0(rxmat_M_imag_7_q0),
    .a_M_imag38_address1(grp_kernel_mmult_fu_2228_a_M_imag38_address1),
    .a_M_imag38_ce1(grp_kernel_mmult_fu_2228_a_M_imag38_ce1),
    .a_M_imag38_q1(rxmat_M_imag_7_q1),
    .a_M_imag39_address0(grp_kernel_mmult_fu_2228_a_M_imag39_address0),
    .a_M_imag39_ce0(grp_kernel_mmult_fu_2228_a_M_imag39_ce0),
    .a_M_imag39_q0(rxmat_M_imag_8_q0),
    .a_M_imag39_address1(grp_kernel_mmult_fu_2228_a_M_imag39_address1),
    .a_M_imag39_ce1(grp_kernel_mmult_fu_2228_a_M_imag39_ce1),
    .a_M_imag39_q1(rxmat_M_imag_8_q1),
    .a_M_imag40_address0(grp_kernel_mmult_fu_2228_a_M_imag40_address0),
    .a_M_imag40_ce0(grp_kernel_mmult_fu_2228_a_M_imag40_ce0),
    .a_M_imag40_q0(rxmat_M_imag_9_q0),
    .a_M_imag40_address1(grp_kernel_mmult_fu_2228_a_M_imag40_address1),
    .a_M_imag40_ce1(grp_kernel_mmult_fu_2228_a_M_imag40_ce1),
    .a_M_imag40_q1(rxmat_M_imag_9_q1),
    .a_M_imag41_address0(grp_kernel_mmult_fu_2228_a_M_imag41_address0),
    .a_M_imag41_ce0(grp_kernel_mmult_fu_2228_a_M_imag41_ce0),
    .a_M_imag41_q0(rxmat_M_imag_10_q0),
    .a_M_imag41_address1(grp_kernel_mmult_fu_2228_a_M_imag41_address1),
    .a_M_imag41_ce1(grp_kernel_mmult_fu_2228_a_M_imag41_ce1),
    .a_M_imag41_q1(rxmat_M_imag_10_q1),
    .a_M_imag42_address0(grp_kernel_mmult_fu_2228_a_M_imag42_address0),
    .a_M_imag42_ce0(grp_kernel_mmult_fu_2228_a_M_imag42_ce0),
    .a_M_imag42_q0(rxmat_M_imag_11_q0),
    .a_M_imag42_address1(grp_kernel_mmult_fu_2228_a_M_imag42_address1),
    .a_M_imag42_ce1(grp_kernel_mmult_fu_2228_a_M_imag42_ce1),
    .a_M_imag42_q1(rxmat_M_imag_11_q1),
    .a_M_imag43_address0(grp_kernel_mmult_fu_2228_a_M_imag43_address0),
    .a_M_imag43_ce0(grp_kernel_mmult_fu_2228_a_M_imag43_ce0),
    .a_M_imag43_q0(rxmat_M_imag_12_q0),
    .a_M_imag43_address1(grp_kernel_mmult_fu_2228_a_M_imag43_address1),
    .a_M_imag43_ce1(grp_kernel_mmult_fu_2228_a_M_imag43_ce1),
    .a_M_imag43_q1(rxmat_M_imag_12_q1),
    .a_M_imag44_address0(grp_kernel_mmult_fu_2228_a_M_imag44_address0),
    .a_M_imag44_ce0(grp_kernel_mmult_fu_2228_a_M_imag44_ce0),
    .a_M_imag44_q0(rxmat_M_imag_13_q0),
    .a_M_imag44_address1(grp_kernel_mmult_fu_2228_a_M_imag44_address1),
    .a_M_imag44_ce1(grp_kernel_mmult_fu_2228_a_M_imag44_ce1),
    .a_M_imag44_q1(rxmat_M_imag_13_q1),
    .a_M_imag45_address0(grp_kernel_mmult_fu_2228_a_M_imag45_address0),
    .a_M_imag45_ce0(grp_kernel_mmult_fu_2228_a_M_imag45_ce0),
    .a_M_imag45_q0(rxmat_M_imag_14_q0),
    .a_M_imag45_address1(grp_kernel_mmult_fu_2228_a_M_imag45_address1),
    .a_M_imag45_ce1(grp_kernel_mmult_fu_2228_a_M_imag45_ce1),
    .a_M_imag45_q1(rxmat_M_imag_14_q1),
    .a_M_imag46_address0(grp_kernel_mmult_fu_2228_a_M_imag46_address0),
    .a_M_imag46_ce0(grp_kernel_mmult_fu_2228_a_M_imag46_ce0),
    .a_M_imag46_q0(rxmat_M_imag_15_q0),
    .a_M_imag46_address1(grp_kernel_mmult_fu_2228_a_M_imag46_address1),
    .a_M_imag46_ce1(grp_kernel_mmult_fu_2228_a_M_imag46_ce1),
    .a_M_imag46_q1(rxmat_M_imag_15_q1),
    .a_M_imag47_address0(grp_kernel_mmult_fu_2228_a_M_imag47_address0),
    .a_M_imag47_ce0(grp_kernel_mmult_fu_2228_a_M_imag47_ce0),
    .a_M_imag47_q0(rxmat_M_imag_16_q0),
    .a_M_imag47_address1(grp_kernel_mmult_fu_2228_a_M_imag47_address1),
    .a_M_imag47_ce1(grp_kernel_mmult_fu_2228_a_M_imag47_ce1),
    .a_M_imag47_q1(rxmat_M_imag_16_q1),
    .a_M_imag48_address0(grp_kernel_mmult_fu_2228_a_M_imag48_address0),
    .a_M_imag48_ce0(grp_kernel_mmult_fu_2228_a_M_imag48_ce0),
    .a_M_imag48_q0(rxmat_M_imag_17_q0),
    .a_M_imag48_address1(grp_kernel_mmult_fu_2228_a_M_imag48_address1),
    .a_M_imag48_ce1(grp_kernel_mmult_fu_2228_a_M_imag48_ce1),
    .a_M_imag48_q1(rxmat_M_imag_17_q1),
    .a_M_imag49_address0(grp_kernel_mmult_fu_2228_a_M_imag49_address0),
    .a_M_imag49_ce0(grp_kernel_mmult_fu_2228_a_M_imag49_ce0),
    .a_M_imag49_q0(rxmat_M_imag_18_q0),
    .a_M_imag49_address1(grp_kernel_mmult_fu_2228_a_M_imag49_address1),
    .a_M_imag49_ce1(grp_kernel_mmult_fu_2228_a_M_imag49_ce1),
    .a_M_imag49_q1(rxmat_M_imag_18_q1),
    .a_M_imag50_address0(grp_kernel_mmult_fu_2228_a_M_imag50_address0),
    .a_M_imag50_ce0(grp_kernel_mmult_fu_2228_a_M_imag50_ce0),
    .a_M_imag50_q0(rxmat_M_imag_19_q0),
    .a_M_imag50_address1(grp_kernel_mmult_fu_2228_a_M_imag50_address1),
    .a_M_imag50_ce1(grp_kernel_mmult_fu_2228_a_M_imag50_ce1),
    .a_M_imag50_q1(rxmat_M_imag_19_q1),
    .a_M_imag51_address0(grp_kernel_mmult_fu_2228_a_M_imag51_address0),
    .a_M_imag51_ce0(grp_kernel_mmult_fu_2228_a_M_imag51_ce0),
    .a_M_imag51_q0(rxmat_M_imag_20_q0),
    .a_M_imag51_address1(grp_kernel_mmult_fu_2228_a_M_imag51_address1),
    .a_M_imag51_ce1(grp_kernel_mmult_fu_2228_a_M_imag51_ce1),
    .a_M_imag51_q1(rxmat_M_imag_20_q1),
    .a_M_imag52_address0(grp_kernel_mmult_fu_2228_a_M_imag52_address0),
    .a_M_imag52_ce0(grp_kernel_mmult_fu_2228_a_M_imag52_ce0),
    .a_M_imag52_q0(rxmat_M_imag_21_q0),
    .a_M_imag52_address1(grp_kernel_mmult_fu_2228_a_M_imag52_address1),
    .a_M_imag52_ce1(grp_kernel_mmult_fu_2228_a_M_imag52_ce1),
    .a_M_imag52_q1(rxmat_M_imag_21_q1),
    .a_M_imag53_address0(grp_kernel_mmult_fu_2228_a_M_imag53_address0),
    .a_M_imag53_ce0(grp_kernel_mmult_fu_2228_a_M_imag53_ce0),
    .a_M_imag53_q0(rxmat_M_imag_22_q0),
    .a_M_imag53_address1(grp_kernel_mmult_fu_2228_a_M_imag53_address1),
    .a_M_imag53_ce1(grp_kernel_mmult_fu_2228_a_M_imag53_ce1),
    .a_M_imag53_q1(rxmat_M_imag_22_q1),
    .a_M_imag54_address0(grp_kernel_mmult_fu_2228_a_M_imag54_address0),
    .a_M_imag54_ce0(grp_kernel_mmult_fu_2228_a_M_imag54_ce0),
    .a_M_imag54_q0(rxmat_M_imag_23_q0),
    .a_M_imag54_address1(grp_kernel_mmult_fu_2228_a_M_imag54_address1),
    .a_M_imag54_ce1(grp_kernel_mmult_fu_2228_a_M_imag54_ce1),
    .a_M_imag54_q1(rxmat_M_imag_23_q1),
    .a_M_imag55_address0(grp_kernel_mmult_fu_2228_a_M_imag55_address0),
    .a_M_imag55_ce0(grp_kernel_mmult_fu_2228_a_M_imag55_ce0),
    .a_M_imag55_q0(rxmat_M_imag_24_q0),
    .a_M_imag55_address1(grp_kernel_mmult_fu_2228_a_M_imag55_address1),
    .a_M_imag55_ce1(grp_kernel_mmult_fu_2228_a_M_imag55_ce1),
    .a_M_imag55_q1(rxmat_M_imag_24_q1),
    .a_M_imag56_address0(grp_kernel_mmult_fu_2228_a_M_imag56_address0),
    .a_M_imag56_ce0(grp_kernel_mmult_fu_2228_a_M_imag56_ce0),
    .a_M_imag56_q0(rxmat_M_imag_25_q0),
    .a_M_imag56_address1(grp_kernel_mmult_fu_2228_a_M_imag56_address1),
    .a_M_imag56_ce1(grp_kernel_mmult_fu_2228_a_M_imag56_ce1),
    .a_M_imag56_q1(rxmat_M_imag_25_q1),
    .a_M_imag57_address0(grp_kernel_mmult_fu_2228_a_M_imag57_address0),
    .a_M_imag57_ce0(grp_kernel_mmult_fu_2228_a_M_imag57_ce0),
    .a_M_imag57_q0(rxmat_M_imag_26_q0),
    .a_M_imag57_address1(grp_kernel_mmult_fu_2228_a_M_imag57_address1),
    .a_M_imag57_ce1(grp_kernel_mmult_fu_2228_a_M_imag57_ce1),
    .a_M_imag57_q1(rxmat_M_imag_26_q1),
    .a_M_imag58_address0(grp_kernel_mmult_fu_2228_a_M_imag58_address0),
    .a_M_imag58_ce0(grp_kernel_mmult_fu_2228_a_M_imag58_ce0),
    .a_M_imag58_q0(rxmat_M_imag_27_q0),
    .a_M_imag58_address1(grp_kernel_mmult_fu_2228_a_M_imag58_address1),
    .a_M_imag58_ce1(grp_kernel_mmult_fu_2228_a_M_imag58_ce1),
    .a_M_imag58_q1(rxmat_M_imag_27_q1),
    .a_M_imag59_address0(grp_kernel_mmult_fu_2228_a_M_imag59_address0),
    .a_M_imag59_ce0(grp_kernel_mmult_fu_2228_a_M_imag59_ce0),
    .a_M_imag59_q0(rxmat_M_imag_28_q0),
    .a_M_imag59_address1(grp_kernel_mmult_fu_2228_a_M_imag59_address1),
    .a_M_imag59_ce1(grp_kernel_mmult_fu_2228_a_M_imag59_ce1),
    .a_M_imag59_q1(rxmat_M_imag_28_q1),
    .a_M_imag60_address0(grp_kernel_mmult_fu_2228_a_M_imag60_address0),
    .a_M_imag60_ce0(grp_kernel_mmult_fu_2228_a_M_imag60_ce0),
    .a_M_imag60_q0(rxmat_M_imag_29_q0),
    .a_M_imag60_address1(grp_kernel_mmult_fu_2228_a_M_imag60_address1),
    .a_M_imag60_ce1(grp_kernel_mmult_fu_2228_a_M_imag60_ce1),
    .a_M_imag60_q1(rxmat_M_imag_29_q1),
    .a_M_imag61_address0(grp_kernel_mmult_fu_2228_a_M_imag61_address0),
    .a_M_imag61_ce0(grp_kernel_mmult_fu_2228_a_M_imag61_ce0),
    .a_M_imag61_q0(rxmat_M_imag_30_q0),
    .a_M_imag61_address1(grp_kernel_mmult_fu_2228_a_M_imag61_address1),
    .a_M_imag61_ce1(grp_kernel_mmult_fu_2228_a_M_imag61_ce1),
    .a_M_imag61_q1(rxmat_M_imag_30_q1),
    .a_M_imag62_address0(grp_kernel_mmult_fu_2228_a_M_imag62_address0),
    .a_M_imag62_ce0(grp_kernel_mmult_fu_2228_a_M_imag62_ce0),
    .a_M_imag62_q0(rxmat_M_imag_31_q0),
    .a_M_imag62_address1(grp_kernel_mmult_fu_2228_a_M_imag62_address1),
    .a_M_imag62_ce1(grp_kernel_mmult_fu_2228_a_M_imag62_ce1),
    .a_M_imag62_q1(rxmat_M_imag_31_q1),
    .b_M_real_0_address0(grp_kernel_mmult_fu_2228_b_M_real_0_address0),
    .b_M_real_0_ce0(grp_kernel_mmult_fu_2228_b_M_real_0_ce0),
    .b_M_real_0_q0(xmat_M_real_0_q0),
    .b_M_real_0_address1(grp_kernel_mmult_fu_2228_b_M_real_0_address1),
    .b_M_real_0_ce1(grp_kernel_mmult_fu_2228_b_M_real_0_ce1),
    .b_M_real_0_q1(xmat_M_real_0_q1),
    .b_M_real_1_address0(grp_kernel_mmult_fu_2228_b_M_real_1_address0),
    .b_M_real_1_ce0(grp_kernel_mmult_fu_2228_b_M_real_1_ce0),
    .b_M_real_1_q0(xmat_M_real_1_q0),
    .b_M_real_1_address1(grp_kernel_mmult_fu_2228_b_M_real_1_address1),
    .b_M_real_1_ce1(grp_kernel_mmult_fu_2228_b_M_real_1_ce1),
    .b_M_real_1_q1(xmat_M_real_1_q1),
    .b_M_real_2_address0(grp_kernel_mmult_fu_2228_b_M_real_2_address0),
    .b_M_real_2_ce0(grp_kernel_mmult_fu_2228_b_M_real_2_ce0),
    .b_M_real_2_q0(xmat_M_real_2_q0),
    .b_M_real_2_address1(grp_kernel_mmult_fu_2228_b_M_real_2_address1),
    .b_M_real_2_ce1(grp_kernel_mmult_fu_2228_b_M_real_2_ce1),
    .b_M_real_2_q1(xmat_M_real_2_q1),
    .b_M_real_3_address0(grp_kernel_mmult_fu_2228_b_M_real_3_address0),
    .b_M_real_3_ce0(grp_kernel_mmult_fu_2228_b_M_real_3_ce0),
    .b_M_real_3_q0(xmat_M_real_3_q0),
    .b_M_real_3_address1(grp_kernel_mmult_fu_2228_b_M_real_3_address1),
    .b_M_real_3_ce1(grp_kernel_mmult_fu_2228_b_M_real_3_ce1),
    .b_M_real_3_q1(xmat_M_real_3_q1),
    .b_M_real_4_address0(grp_kernel_mmult_fu_2228_b_M_real_4_address0),
    .b_M_real_4_ce0(grp_kernel_mmult_fu_2228_b_M_real_4_ce0),
    .b_M_real_4_q0(xmat_M_real_4_q0),
    .b_M_real_4_address1(grp_kernel_mmult_fu_2228_b_M_real_4_address1),
    .b_M_real_4_ce1(grp_kernel_mmult_fu_2228_b_M_real_4_ce1),
    .b_M_real_4_q1(xmat_M_real_4_q1),
    .b_M_real_5_address0(grp_kernel_mmult_fu_2228_b_M_real_5_address0),
    .b_M_real_5_ce0(grp_kernel_mmult_fu_2228_b_M_real_5_ce0),
    .b_M_real_5_q0(xmat_M_real_5_q0),
    .b_M_real_5_address1(grp_kernel_mmult_fu_2228_b_M_real_5_address1),
    .b_M_real_5_ce1(grp_kernel_mmult_fu_2228_b_M_real_5_ce1),
    .b_M_real_5_q1(xmat_M_real_5_q1),
    .b_M_real_6_address0(grp_kernel_mmult_fu_2228_b_M_real_6_address0),
    .b_M_real_6_ce0(grp_kernel_mmult_fu_2228_b_M_real_6_ce0),
    .b_M_real_6_q0(xmat_M_real_6_q0),
    .b_M_real_6_address1(grp_kernel_mmult_fu_2228_b_M_real_6_address1),
    .b_M_real_6_ce1(grp_kernel_mmult_fu_2228_b_M_real_6_ce1),
    .b_M_real_6_q1(xmat_M_real_6_q1),
    .b_M_real_7_address0(grp_kernel_mmult_fu_2228_b_M_real_7_address0),
    .b_M_real_7_ce0(grp_kernel_mmult_fu_2228_b_M_real_7_ce0),
    .b_M_real_7_q0(xmat_M_real_7_q0),
    .b_M_real_7_address1(grp_kernel_mmult_fu_2228_b_M_real_7_address1),
    .b_M_real_7_ce1(grp_kernel_mmult_fu_2228_b_M_real_7_ce1),
    .b_M_real_7_q1(xmat_M_real_7_q1),
    .b_M_real_8_address0(grp_kernel_mmult_fu_2228_b_M_real_8_address0),
    .b_M_real_8_ce0(grp_kernel_mmult_fu_2228_b_M_real_8_ce0),
    .b_M_real_8_q0(xmat_M_real_8_q0),
    .b_M_real_8_address1(grp_kernel_mmult_fu_2228_b_M_real_8_address1),
    .b_M_real_8_ce1(grp_kernel_mmult_fu_2228_b_M_real_8_ce1),
    .b_M_real_8_q1(xmat_M_real_8_q1),
    .b_M_real_9_address0(grp_kernel_mmult_fu_2228_b_M_real_9_address0),
    .b_M_real_9_ce0(grp_kernel_mmult_fu_2228_b_M_real_9_ce0),
    .b_M_real_9_q0(xmat_M_real_9_q0),
    .b_M_real_9_address1(grp_kernel_mmult_fu_2228_b_M_real_9_address1),
    .b_M_real_9_ce1(grp_kernel_mmult_fu_2228_b_M_real_9_ce1),
    .b_M_real_9_q1(xmat_M_real_9_q1),
    .b_M_real_10_address0(grp_kernel_mmult_fu_2228_b_M_real_10_address0),
    .b_M_real_10_ce0(grp_kernel_mmult_fu_2228_b_M_real_10_ce0),
    .b_M_real_10_q0(xmat_M_real_10_q0),
    .b_M_real_10_address1(grp_kernel_mmult_fu_2228_b_M_real_10_address1),
    .b_M_real_10_ce1(grp_kernel_mmult_fu_2228_b_M_real_10_ce1),
    .b_M_real_10_q1(xmat_M_real_10_q1),
    .b_M_real_11_address0(grp_kernel_mmult_fu_2228_b_M_real_11_address0),
    .b_M_real_11_ce0(grp_kernel_mmult_fu_2228_b_M_real_11_ce0),
    .b_M_real_11_q0(xmat_M_real_11_q0),
    .b_M_real_11_address1(grp_kernel_mmult_fu_2228_b_M_real_11_address1),
    .b_M_real_11_ce1(grp_kernel_mmult_fu_2228_b_M_real_11_ce1),
    .b_M_real_11_q1(xmat_M_real_11_q1),
    .b_M_real_12_address0(grp_kernel_mmult_fu_2228_b_M_real_12_address0),
    .b_M_real_12_ce0(grp_kernel_mmult_fu_2228_b_M_real_12_ce0),
    .b_M_real_12_q0(xmat_M_real_12_q0),
    .b_M_real_12_address1(grp_kernel_mmult_fu_2228_b_M_real_12_address1),
    .b_M_real_12_ce1(grp_kernel_mmult_fu_2228_b_M_real_12_ce1),
    .b_M_real_12_q1(xmat_M_real_12_q1),
    .b_M_real_13_address0(grp_kernel_mmult_fu_2228_b_M_real_13_address0),
    .b_M_real_13_ce0(grp_kernel_mmult_fu_2228_b_M_real_13_ce0),
    .b_M_real_13_q0(xmat_M_real_13_q0),
    .b_M_real_13_address1(grp_kernel_mmult_fu_2228_b_M_real_13_address1),
    .b_M_real_13_ce1(grp_kernel_mmult_fu_2228_b_M_real_13_ce1),
    .b_M_real_13_q1(xmat_M_real_13_q1),
    .b_M_real_14_address0(grp_kernel_mmult_fu_2228_b_M_real_14_address0),
    .b_M_real_14_ce0(grp_kernel_mmult_fu_2228_b_M_real_14_ce0),
    .b_M_real_14_q0(xmat_M_real_14_q0),
    .b_M_real_14_address1(grp_kernel_mmult_fu_2228_b_M_real_14_address1),
    .b_M_real_14_ce1(grp_kernel_mmult_fu_2228_b_M_real_14_ce1),
    .b_M_real_14_q1(xmat_M_real_14_q1),
    .b_M_real_15_address0(grp_kernel_mmult_fu_2228_b_M_real_15_address0),
    .b_M_real_15_ce0(grp_kernel_mmult_fu_2228_b_M_real_15_ce0),
    .b_M_real_15_q0(xmat_M_real_15_q0),
    .b_M_real_15_address1(grp_kernel_mmult_fu_2228_b_M_real_15_address1),
    .b_M_real_15_ce1(grp_kernel_mmult_fu_2228_b_M_real_15_ce1),
    .b_M_real_15_q1(xmat_M_real_15_q1),
    .b_M_real_16_address0(grp_kernel_mmult_fu_2228_b_M_real_16_address0),
    .b_M_real_16_ce0(grp_kernel_mmult_fu_2228_b_M_real_16_ce0),
    .b_M_real_16_q0(xmat_M_real_16_q0),
    .b_M_real_16_address1(grp_kernel_mmult_fu_2228_b_M_real_16_address1),
    .b_M_real_16_ce1(grp_kernel_mmult_fu_2228_b_M_real_16_ce1),
    .b_M_real_16_q1(xmat_M_real_16_q1),
    .b_M_real_17_address0(grp_kernel_mmult_fu_2228_b_M_real_17_address0),
    .b_M_real_17_ce0(grp_kernel_mmult_fu_2228_b_M_real_17_ce0),
    .b_M_real_17_q0(xmat_M_real_17_q0),
    .b_M_real_17_address1(grp_kernel_mmult_fu_2228_b_M_real_17_address1),
    .b_M_real_17_ce1(grp_kernel_mmult_fu_2228_b_M_real_17_ce1),
    .b_M_real_17_q1(xmat_M_real_17_q1),
    .b_M_real_18_address0(grp_kernel_mmult_fu_2228_b_M_real_18_address0),
    .b_M_real_18_ce0(grp_kernel_mmult_fu_2228_b_M_real_18_ce0),
    .b_M_real_18_q0(xmat_M_real_18_q0),
    .b_M_real_18_address1(grp_kernel_mmult_fu_2228_b_M_real_18_address1),
    .b_M_real_18_ce1(grp_kernel_mmult_fu_2228_b_M_real_18_ce1),
    .b_M_real_18_q1(xmat_M_real_18_q1),
    .b_M_real_19_address0(grp_kernel_mmult_fu_2228_b_M_real_19_address0),
    .b_M_real_19_ce0(grp_kernel_mmult_fu_2228_b_M_real_19_ce0),
    .b_M_real_19_q0(xmat_M_real_19_q0),
    .b_M_real_19_address1(grp_kernel_mmult_fu_2228_b_M_real_19_address1),
    .b_M_real_19_ce1(grp_kernel_mmult_fu_2228_b_M_real_19_ce1),
    .b_M_real_19_q1(xmat_M_real_19_q1),
    .b_M_real_20_address0(grp_kernel_mmult_fu_2228_b_M_real_20_address0),
    .b_M_real_20_ce0(grp_kernel_mmult_fu_2228_b_M_real_20_ce0),
    .b_M_real_20_q0(xmat_M_real_20_q0),
    .b_M_real_20_address1(grp_kernel_mmult_fu_2228_b_M_real_20_address1),
    .b_M_real_20_ce1(grp_kernel_mmult_fu_2228_b_M_real_20_ce1),
    .b_M_real_20_q1(xmat_M_real_20_q1),
    .b_M_real_21_address0(grp_kernel_mmult_fu_2228_b_M_real_21_address0),
    .b_M_real_21_ce0(grp_kernel_mmult_fu_2228_b_M_real_21_ce0),
    .b_M_real_21_q0(xmat_M_real_21_q0),
    .b_M_real_21_address1(grp_kernel_mmult_fu_2228_b_M_real_21_address1),
    .b_M_real_21_ce1(grp_kernel_mmult_fu_2228_b_M_real_21_ce1),
    .b_M_real_21_q1(xmat_M_real_21_q1),
    .b_M_real_22_address0(grp_kernel_mmult_fu_2228_b_M_real_22_address0),
    .b_M_real_22_ce0(grp_kernel_mmult_fu_2228_b_M_real_22_ce0),
    .b_M_real_22_q0(xmat_M_real_22_q0),
    .b_M_real_22_address1(grp_kernel_mmult_fu_2228_b_M_real_22_address1),
    .b_M_real_22_ce1(grp_kernel_mmult_fu_2228_b_M_real_22_ce1),
    .b_M_real_22_q1(xmat_M_real_22_q1),
    .b_M_real_23_address0(grp_kernel_mmult_fu_2228_b_M_real_23_address0),
    .b_M_real_23_ce0(grp_kernel_mmult_fu_2228_b_M_real_23_ce0),
    .b_M_real_23_q0(xmat_M_real_23_q0),
    .b_M_real_23_address1(grp_kernel_mmult_fu_2228_b_M_real_23_address1),
    .b_M_real_23_ce1(grp_kernel_mmult_fu_2228_b_M_real_23_ce1),
    .b_M_real_23_q1(xmat_M_real_23_q1),
    .b_M_real_24_address0(grp_kernel_mmult_fu_2228_b_M_real_24_address0),
    .b_M_real_24_ce0(grp_kernel_mmult_fu_2228_b_M_real_24_ce0),
    .b_M_real_24_q0(xmat_M_real_24_q0),
    .b_M_real_24_address1(grp_kernel_mmult_fu_2228_b_M_real_24_address1),
    .b_M_real_24_ce1(grp_kernel_mmult_fu_2228_b_M_real_24_ce1),
    .b_M_real_24_q1(xmat_M_real_24_q1),
    .b_M_real_25_address0(grp_kernel_mmult_fu_2228_b_M_real_25_address0),
    .b_M_real_25_ce0(grp_kernel_mmult_fu_2228_b_M_real_25_ce0),
    .b_M_real_25_q0(xmat_M_real_25_q0),
    .b_M_real_25_address1(grp_kernel_mmult_fu_2228_b_M_real_25_address1),
    .b_M_real_25_ce1(grp_kernel_mmult_fu_2228_b_M_real_25_ce1),
    .b_M_real_25_q1(xmat_M_real_25_q1),
    .b_M_real_26_address0(grp_kernel_mmult_fu_2228_b_M_real_26_address0),
    .b_M_real_26_ce0(grp_kernel_mmult_fu_2228_b_M_real_26_ce0),
    .b_M_real_26_q0(xmat_M_real_26_q0),
    .b_M_real_26_address1(grp_kernel_mmult_fu_2228_b_M_real_26_address1),
    .b_M_real_26_ce1(grp_kernel_mmult_fu_2228_b_M_real_26_ce1),
    .b_M_real_26_q1(xmat_M_real_26_q1),
    .b_M_real_27_address0(grp_kernel_mmult_fu_2228_b_M_real_27_address0),
    .b_M_real_27_ce0(grp_kernel_mmult_fu_2228_b_M_real_27_ce0),
    .b_M_real_27_q0(xmat_M_real_27_q0),
    .b_M_real_27_address1(grp_kernel_mmult_fu_2228_b_M_real_27_address1),
    .b_M_real_27_ce1(grp_kernel_mmult_fu_2228_b_M_real_27_ce1),
    .b_M_real_27_q1(xmat_M_real_27_q1),
    .b_M_real_28_address0(grp_kernel_mmult_fu_2228_b_M_real_28_address0),
    .b_M_real_28_ce0(grp_kernel_mmult_fu_2228_b_M_real_28_ce0),
    .b_M_real_28_q0(xmat_M_real_28_q0),
    .b_M_real_28_address1(grp_kernel_mmult_fu_2228_b_M_real_28_address1),
    .b_M_real_28_ce1(grp_kernel_mmult_fu_2228_b_M_real_28_ce1),
    .b_M_real_28_q1(xmat_M_real_28_q1),
    .b_M_real_29_address0(grp_kernel_mmult_fu_2228_b_M_real_29_address0),
    .b_M_real_29_ce0(grp_kernel_mmult_fu_2228_b_M_real_29_ce0),
    .b_M_real_29_q0(xmat_M_real_29_q0),
    .b_M_real_29_address1(grp_kernel_mmult_fu_2228_b_M_real_29_address1),
    .b_M_real_29_ce1(grp_kernel_mmult_fu_2228_b_M_real_29_ce1),
    .b_M_real_29_q1(xmat_M_real_29_q1),
    .b_M_real_30_address0(grp_kernel_mmult_fu_2228_b_M_real_30_address0),
    .b_M_real_30_ce0(grp_kernel_mmult_fu_2228_b_M_real_30_ce0),
    .b_M_real_30_q0(xmat_M_real_30_q0),
    .b_M_real_30_address1(grp_kernel_mmult_fu_2228_b_M_real_30_address1),
    .b_M_real_30_ce1(grp_kernel_mmult_fu_2228_b_M_real_30_ce1),
    .b_M_real_30_q1(xmat_M_real_30_q1),
    .b_M_real_31_address0(grp_kernel_mmult_fu_2228_b_M_real_31_address0),
    .b_M_real_31_ce0(grp_kernel_mmult_fu_2228_b_M_real_31_ce0),
    .b_M_real_31_q0(xmat_M_real_31_q0),
    .b_M_real_31_address1(grp_kernel_mmult_fu_2228_b_M_real_31_address1),
    .b_M_real_31_ce1(grp_kernel_mmult_fu_2228_b_M_real_31_ce1),
    .b_M_real_31_q1(xmat_M_real_31_q1),
    .b_M_imag_0_address0(grp_kernel_mmult_fu_2228_b_M_imag_0_address0),
    .b_M_imag_0_ce0(grp_kernel_mmult_fu_2228_b_M_imag_0_ce0),
    .b_M_imag_0_q0(xmat_M_imag_0_q0),
    .b_M_imag_0_address1(grp_kernel_mmult_fu_2228_b_M_imag_0_address1),
    .b_M_imag_0_ce1(grp_kernel_mmult_fu_2228_b_M_imag_0_ce1),
    .b_M_imag_0_q1(xmat_M_imag_0_q1),
    .b_M_imag_1_address0(grp_kernel_mmult_fu_2228_b_M_imag_1_address0),
    .b_M_imag_1_ce0(grp_kernel_mmult_fu_2228_b_M_imag_1_ce0),
    .b_M_imag_1_q0(xmat_M_imag_1_q0),
    .b_M_imag_1_address1(grp_kernel_mmult_fu_2228_b_M_imag_1_address1),
    .b_M_imag_1_ce1(grp_kernel_mmult_fu_2228_b_M_imag_1_ce1),
    .b_M_imag_1_q1(xmat_M_imag_1_q1),
    .b_M_imag_2_address0(grp_kernel_mmult_fu_2228_b_M_imag_2_address0),
    .b_M_imag_2_ce0(grp_kernel_mmult_fu_2228_b_M_imag_2_ce0),
    .b_M_imag_2_q0(xmat_M_imag_2_q0),
    .b_M_imag_2_address1(grp_kernel_mmult_fu_2228_b_M_imag_2_address1),
    .b_M_imag_2_ce1(grp_kernel_mmult_fu_2228_b_M_imag_2_ce1),
    .b_M_imag_2_q1(xmat_M_imag_2_q1),
    .b_M_imag_3_address0(grp_kernel_mmult_fu_2228_b_M_imag_3_address0),
    .b_M_imag_3_ce0(grp_kernel_mmult_fu_2228_b_M_imag_3_ce0),
    .b_M_imag_3_q0(xmat_M_imag_3_q0),
    .b_M_imag_3_address1(grp_kernel_mmult_fu_2228_b_M_imag_3_address1),
    .b_M_imag_3_ce1(grp_kernel_mmult_fu_2228_b_M_imag_3_ce1),
    .b_M_imag_3_q1(xmat_M_imag_3_q1),
    .b_M_imag_4_address0(grp_kernel_mmult_fu_2228_b_M_imag_4_address0),
    .b_M_imag_4_ce0(grp_kernel_mmult_fu_2228_b_M_imag_4_ce0),
    .b_M_imag_4_q0(xmat_M_imag_4_q0),
    .b_M_imag_4_address1(grp_kernel_mmult_fu_2228_b_M_imag_4_address1),
    .b_M_imag_4_ce1(grp_kernel_mmult_fu_2228_b_M_imag_4_ce1),
    .b_M_imag_4_q1(xmat_M_imag_4_q1),
    .b_M_imag_5_address0(grp_kernel_mmult_fu_2228_b_M_imag_5_address0),
    .b_M_imag_5_ce0(grp_kernel_mmult_fu_2228_b_M_imag_5_ce0),
    .b_M_imag_5_q0(xmat_M_imag_5_q0),
    .b_M_imag_5_address1(grp_kernel_mmult_fu_2228_b_M_imag_5_address1),
    .b_M_imag_5_ce1(grp_kernel_mmult_fu_2228_b_M_imag_5_ce1),
    .b_M_imag_5_q1(xmat_M_imag_5_q1),
    .b_M_imag_6_address0(grp_kernel_mmult_fu_2228_b_M_imag_6_address0),
    .b_M_imag_6_ce0(grp_kernel_mmult_fu_2228_b_M_imag_6_ce0),
    .b_M_imag_6_q0(xmat_M_imag_6_q0),
    .b_M_imag_6_address1(grp_kernel_mmult_fu_2228_b_M_imag_6_address1),
    .b_M_imag_6_ce1(grp_kernel_mmult_fu_2228_b_M_imag_6_ce1),
    .b_M_imag_6_q1(xmat_M_imag_6_q1),
    .b_M_imag_7_address0(grp_kernel_mmult_fu_2228_b_M_imag_7_address0),
    .b_M_imag_7_ce0(grp_kernel_mmult_fu_2228_b_M_imag_7_ce0),
    .b_M_imag_7_q0(xmat_M_imag_7_q0),
    .b_M_imag_7_address1(grp_kernel_mmult_fu_2228_b_M_imag_7_address1),
    .b_M_imag_7_ce1(grp_kernel_mmult_fu_2228_b_M_imag_7_ce1),
    .b_M_imag_7_q1(xmat_M_imag_7_q1),
    .b_M_imag_8_address0(grp_kernel_mmult_fu_2228_b_M_imag_8_address0),
    .b_M_imag_8_ce0(grp_kernel_mmult_fu_2228_b_M_imag_8_ce0),
    .b_M_imag_8_q0(xmat_M_imag_8_q0),
    .b_M_imag_8_address1(grp_kernel_mmult_fu_2228_b_M_imag_8_address1),
    .b_M_imag_8_ce1(grp_kernel_mmult_fu_2228_b_M_imag_8_ce1),
    .b_M_imag_8_q1(xmat_M_imag_8_q1),
    .b_M_imag_9_address0(grp_kernel_mmult_fu_2228_b_M_imag_9_address0),
    .b_M_imag_9_ce0(grp_kernel_mmult_fu_2228_b_M_imag_9_ce0),
    .b_M_imag_9_q0(xmat_M_imag_9_q0),
    .b_M_imag_9_address1(grp_kernel_mmult_fu_2228_b_M_imag_9_address1),
    .b_M_imag_9_ce1(grp_kernel_mmult_fu_2228_b_M_imag_9_ce1),
    .b_M_imag_9_q1(xmat_M_imag_9_q1),
    .b_M_imag_10_address0(grp_kernel_mmult_fu_2228_b_M_imag_10_address0),
    .b_M_imag_10_ce0(grp_kernel_mmult_fu_2228_b_M_imag_10_ce0),
    .b_M_imag_10_q0(xmat_M_imag_10_q0),
    .b_M_imag_10_address1(grp_kernel_mmult_fu_2228_b_M_imag_10_address1),
    .b_M_imag_10_ce1(grp_kernel_mmult_fu_2228_b_M_imag_10_ce1),
    .b_M_imag_10_q1(xmat_M_imag_10_q1),
    .b_M_imag_11_address0(grp_kernel_mmult_fu_2228_b_M_imag_11_address0),
    .b_M_imag_11_ce0(grp_kernel_mmult_fu_2228_b_M_imag_11_ce0),
    .b_M_imag_11_q0(xmat_M_imag_11_q0),
    .b_M_imag_11_address1(grp_kernel_mmult_fu_2228_b_M_imag_11_address1),
    .b_M_imag_11_ce1(grp_kernel_mmult_fu_2228_b_M_imag_11_ce1),
    .b_M_imag_11_q1(xmat_M_imag_11_q1),
    .b_M_imag_12_address0(grp_kernel_mmult_fu_2228_b_M_imag_12_address0),
    .b_M_imag_12_ce0(grp_kernel_mmult_fu_2228_b_M_imag_12_ce0),
    .b_M_imag_12_q0(xmat_M_imag_12_q0),
    .b_M_imag_12_address1(grp_kernel_mmult_fu_2228_b_M_imag_12_address1),
    .b_M_imag_12_ce1(grp_kernel_mmult_fu_2228_b_M_imag_12_ce1),
    .b_M_imag_12_q1(xmat_M_imag_12_q1),
    .b_M_imag_13_address0(grp_kernel_mmult_fu_2228_b_M_imag_13_address0),
    .b_M_imag_13_ce0(grp_kernel_mmult_fu_2228_b_M_imag_13_ce0),
    .b_M_imag_13_q0(xmat_M_imag_13_q0),
    .b_M_imag_13_address1(grp_kernel_mmult_fu_2228_b_M_imag_13_address1),
    .b_M_imag_13_ce1(grp_kernel_mmult_fu_2228_b_M_imag_13_ce1),
    .b_M_imag_13_q1(xmat_M_imag_13_q1),
    .b_M_imag_14_address0(grp_kernel_mmult_fu_2228_b_M_imag_14_address0),
    .b_M_imag_14_ce0(grp_kernel_mmult_fu_2228_b_M_imag_14_ce0),
    .b_M_imag_14_q0(xmat_M_imag_14_q0),
    .b_M_imag_14_address1(grp_kernel_mmult_fu_2228_b_M_imag_14_address1),
    .b_M_imag_14_ce1(grp_kernel_mmult_fu_2228_b_M_imag_14_ce1),
    .b_M_imag_14_q1(xmat_M_imag_14_q1),
    .b_M_imag_15_address0(grp_kernel_mmult_fu_2228_b_M_imag_15_address0),
    .b_M_imag_15_ce0(grp_kernel_mmult_fu_2228_b_M_imag_15_ce0),
    .b_M_imag_15_q0(xmat_M_imag_15_q0),
    .b_M_imag_15_address1(grp_kernel_mmult_fu_2228_b_M_imag_15_address1),
    .b_M_imag_15_ce1(grp_kernel_mmult_fu_2228_b_M_imag_15_ce1),
    .b_M_imag_15_q1(xmat_M_imag_15_q1),
    .b_M_imag_16_address0(grp_kernel_mmult_fu_2228_b_M_imag_16_address0),
    .b_M_imag_16_ce0(grp_kernel_mmult_fu_2228_b_M_imag_16_ce0),
    .b_M_imag_16_q0(xmat_M_imag_16_q0),
    .b_M_imag_16_address1(grp_kernel_mmult_fu_2228_b_M_imag_16_address1),
    .b_M_imag_16_ce1(grp_kernel_mmult_fu_2228_b_M_imag_16_ce1),
    .b_M_imag_16_q1(xmat_M_imag_16_q1),
    .b_M_imag_17_address0(grp_kernel_mmult_fu_2228_b_M_imag_17_address0),
    .b_M_imag_17_ce0(grp_kernel_mmult_fu_2228_b_M_imag_17_ce0),
    .b_M_imag_17_q0(xmat_M_imag_17_q0),
    .b_M_imag_17_address1(grp_kernel_mmult_fu_2228_b_M_imag_17_address1),
    .b_M_imag_17_ce1(grp_kernel_mmult_fu_2228_b_M_imag_17_ce1),
    .b_M_imag_17_q1(xmat_M_imag_17_q1),
    .b_M_imag_18_address0(grp_kernel_mmult_fu_2228_b_M_imag_18_address0),
    .b_M_imag_18_ce0(grp_kernel_mmult_fu_2228_b_M_imag_18_ce0),
    .b_M_imag_18_q0(xmat_M_imag_18_q0),
    .b_M_imag_18_address1(grp_kernel_mmult_fu_2228_b_M_imag_18_address1),
    .b_M_imag_18_ce1(grp_kernel_mmult_fu_2228_b_M_imag_18_ce1),
    .b_M_imag_18_q1(xmat_M_imag_18_q1),
    .b_M_imag_19_address0(grp_kernel_mmult_fu_2228_b_M_imag_19_address0),
    .b_M_imag_19_ce0(grp_kernel_mmult_fu_2228_b_M_imag_19_ce0),
    .b_M_imag_19_q0(xmat_M_imag_19_q0),
    .b_M_imag_19_address1(grp_kernel_mmult_fu_2228_b_M_imag_19_address1),
    .b_M_imag_19_ce1(grp_kernel_mmult_fu_2228_b_M_imag_19_ce1),
    .b_M_imag_19_q1(xmat_M_imag_19_q1),
    .b_M_imag_20_address0(grp_kernel_mmult_fu_2228_b_M_imag_20_address0),
    .b_M_imag_20_ce0(grp_kernel_mmult_fu_2228_b_M_imag_20_ce0),
    .b_M_imag_20_q0(xmat_M_imag_20_q0),
    .b_M_imag_20_address1(grp_kernel_mmult_fu_2228_b_M_imag_20_address1),
    .b_M_imag_20_ce1(grp_kernel_mmult_fu_2228_b_M_imag_20_ce1),
    .b_M_imag_20_q1(xmat_M_imag_20_q1),
    .b_M_imag_21_address0(grp_kernel_mmult_fu_2228_b_M_imag_21_address0),
    .b_M_imag_21_ce0(grp_kernel_mmult_fu_2228_b_M_imag_21_ce0),
    .b_M_imag_21_q0(xmat_M_imag_21_q0),
    .b_M_imag_21_address1(grp_kernel_mmult_fu_2228_b_M_imag_21_address1),
    .b_M_imag_21_ce1(grp_kernel_mmult_fu_2228_b_M_imag_21_ce1),
    .b_M_imag_21_q1(xmat_M_imag_21_q1),
    .b_M_imag_22_address0(grp_kernel_mmult_fu_2228_b_M_imag_22_address0),
    .b_M_imag_22_ce0(grp_kernel_mmult_fu_2228_b_M_imag_22_ce0),
    .b_M_imag_22_q0(xmat_M_imag_22_q0),
    .b_M_imag_22_address1(grp_kernel_mmult_fu_2228_b_M_imag_22_address1),
    .b_M_imag_22_ce1(grp_kernel_mmult_fu_2228_b_M_imag_22_ce1),
    .b_M_imag_22_q1(xmat_M_imag_22_q1),
    .b_M_imag_23_address0(grp_kernel_mmult_fu_2228_b_M_imag_23_address0),
    .b_M_imag_23_ce0(grp_kernel_mmult_fu_2228_b_M_imag_23_ce0),
    .b_M_imag_23_q0(xmat_M_imag_23_q0),
    .b_M_imag_23_address1(grp_kernel_mmult_fu_2228_b_M_imag_23_address1),
    .b_M_imag_23_ce1(grp_kernel_mmult_fu_2228_b_M_imag_23_ce1),
    .b_M_imag_23_q1(xmat_M_imag_23_q1),
    .b_M_imag_24_address0(grp_kernel_mmult_fu_2228_b_M_imag_24_address0),
    .b_M_imag_24_ce0(grp_kernel_mmult_fu_2228_b_M_imag_24_ce0),
    .b_M_imag_24_q0(xmat_M_imag_24_q0),
    .b_M_imag_24_address1(grp_kernel_mmult_fu_2228_b_M_imag_24_address1),
    .b_M_imag_24_ce1(grp_kernel_mmult_fu_2228_b_M_imag_24_ce1),
    .b_M_imag_24_q1(xmat_M_imag_24_q1),
    .b_M_imag_25_address0(grp_kernel_mmult_fu_2228_b_M_imag_25_address0),
    .b_M_imag_25_ce0(grp_kernel_mmult_fu_2228_b_M_imag_25_ce0),
    .b_M_imag_25_q0(xmat_M_imag_25_q0),
    .b_M_imag_25_address1(grp_kernel_mmult_fu_2228_b_M_imag_25_address1),
    .b_M_imag_25_ce1(grp_kernel_mmult_fu_2228_b_M_imag_25_ce1),
    .b_M_imag_25_q1(xmat_M_imag_25_q1),
    .b_M_imag_26_address0(grp_kernel_mmult_fu_2228_b_M_imag_26_address0),
    .b_M_imag_26_ce0(grp_kernel_mmult_fu_2228_b_M_imag_26_ce0),
    .b_M_imag_26_q0(xmat_M_imag_26_q0),
    .b_M_imag_26_address1(grp_kernel_mmult_fu_2228_b_M_imag_26_address1),
    .b_M_imag_26_ce1(grp_kernel_mmult_fu_2228_b_M_imag_26_ce1),
    .b_M_imag_26_q1(xmat_M_imag_26_q1),
    .b_M_imag_27_address0(grp_kernel_mmult_fu_2228_b_M_imag_27_address0),
    .b_M_imag_27_ce0(grp_kernel_mmult_fu_2228_b_M_imag_27_ce0),
    .b_M_imag_27_q0(xmat_M_imag_27_q0),
    .b_M_imag_27_address1(grp_kernel_mmult_fu_2228_b_M_imag_27_address1),
    .b_M_imag_27_ce1(grp_kernel_mmult_fu_2228_b_M_imag_27_ce1),
    .b_M_imag_27_q1(xmat_M_imag_27_q1),
    .b_M_imag_28_address0(grp_kernel_mmult_fu_2228_b_M_imag_28_address0),
    .b_M_imag_28_ce0(grp_kernel_mmult_fu_2228_b_M_imag_28_ce0),
    .b_M_imag_28_q0(xmat_M_imag_28_q0),
    .b_M_imag_28_address1(grp_kernel_mmult_fu_2228_b_M_imag_28_address1),
    .b_M_imag_28_ce1(grp_kernel_mmult_fu_2228_b_M_imag_28_ce1),
    .b_M_imag_28_q1(xmat_M_imag_28_q1),
    .b_M_imag_29_address0(grp_kernel_mmult_fu_2228_b_M_imag_29_address0),
    .b_M_imag_29_ce0(grp_kernel_mmult_fu_2228_b_M_imag_29_ce0),
    .b_M_imag_29_q0(xmat_M_imag_29_q0),
    .b_M_imag_29_address1(grp_kernel_mmult_fu_2228_b_M_imag_29_address1),
    .b_M_imag_29_ce1(grp_kernel_mmult_fu_2228_b_M_imag_29_ce1),
    .b_M_imag_29_q1(xmat_M_imag_29_q1),
    .b_M_imag_30_address0(grp_kernel_mmult_fu_2228_b_M_imag_30_address0),
    .b_M_imag_30_ce0(grp_kernel_mmult_fu_2228_b_M_imag_30_ce0),
    .b_M_imag_30_q0(xmat_M_imag_30_q0),
    .b_M_imag_30_address1(grp_kernel_mmult_fu_2228_b_M_imag_30_address1),
    .b_M_imag_30_ce1(grp_kernel_mmult_fu_2228_b_M_imag_30_ce1),
    .b_M_imag_30_q1(xmat_M_imag_30_q1),
    .b_M_imag_31_address0(grp_kernel_mmult_fu_2228_b_M_imag_31_address0),
    .b_M_imag_31_ce0(grp_kernel_mmult_fu_2228_b_M_imag_31_ce0),
    .b_M_imag_31_q0(xmat_M_imag_31_q0),
    .b_M_imag_31_address1(grp_kernel_mmult_fu_2228_b_M_imag_31_address1),
    .b_M_imag_31_ce1(grp_kernel_mmult_fu_2228_b_M_imag_31_ce1),
    .b_M_imag_31_q1(xmat_M_imag_31_q1),
    .out_M_real_0_0_read(out_vector_M_real_0),
    .out_M_real_0_1_read(out_vector_M_real_0_1),
    .out_M_real_1_0_read(out_vector_M_real_1),
    .out_M_real_1_1_read(out_vector_M_real_1_1),
    .out_M_real_2_0_read(out_vector_M_real_2),
    .out_M_real_2_1_read(out_vector_M_real_2_1),
    .out_M_real_3_0_read(out_vector_M_real_3),
    .out_M_real_3_1_read(out_vector_M_real_3_1),
    .out_M_real_4_0_read(out_vector_M_real_4),
    .out_M_real_4_1_read(out_vector_M_real_4_1),
    .out_M_real_5_0_read(out_vector_M_real_5),
    .out_M_real_5_1_read(out_vector_M_real_5_1),
    .out_M_real_6_0_read(out_vector_M_real_6),
    .out_M_real_6_1_read(out_vector_M_real_6_1),
    .out_M_real_7_0_read(out_vector_M_real_7),
    .out_M_real_7_1_read(out_vector_M_real_7_1),
    .out_M_imag_0_0_read(out_vector_M_imag_0),
    .out_M_imag_0_1_read(out_vector_M_imag_0_1),
    .out_M_imag_1_0_read(out_vector_M_imag_1),
    .out_M_imag_1_1_read(out_vector_M_imag_1_1),
    .out_M_imag_2_0_read(out_vector_M_imag_2),
    .out_M_imag_2_1_read(out_vector_M_imag_2_1),
    .out_M_imag_3_0_read(out_vector_M_imag_3),
    .out_M_imag_3_1_read(out_vector_M_imag_3_1),
    .out_M_imag_4_0_read(out_vector_M_imag_4),
    .out_M_imag_4_1_read(out_vector_M_imag_4_1),
    .out_M_imag_5_0_read(out_vector_M_imag_5),
    .out_M_imag_5_1_read(out_vector_M_imag_5_1),
    .out_M_imag_6_0_read(out_vector_M_imag_6),
    .out_M_imag_6_1_read(out_vector_M_imag_6_1),
    .out_M_imag_7_0_read(out_vector_M_imag_7),
    .out_M_imag_7_1_read(out_vector_M_imag_7_1),
    .ap_return_0(grp_kernel_mmult_fu_2228_ap_return_0),
    .ap_return_1(grp_kernel_mmult_fu_2228_ap_return_1),
    .ap_return_2(grp_kernel_mmult_fu_2228_ap_return_2),
    .ap_return_3(grp_kernel_mmult_fu_2228_ap_return_3),
    .ap_return_4(grp_kernel_mmult_fu_2228_ap_return_4),
    .ap_return_5(grp_kernel_mmult_fu_2228_ap_return_5),
    .ap_return_6(grp_kernel_mmult_fu_2228_ap_return_6),
    .ap_return_7(grp_kernel_mmult_fu_2228_ap_return_7),
    .ap_return_8(grp_kernel_mmult_fu_2228_ap_return_8),
    .ap_return_9(grp_kernel_mmult_fu_2228_ap_return_9),
    .ap_return_10(grp_kernel_mmult_fu_2228_ap_return_10),
    .ap_return_11(grp_kernel_mmult_fu_2228_ap_return_11),
    .ap_return_12(grp_kernel_mmult_fu_2228_ap_return_12),
    .ap_return_13(grp_kernel_mmult_fu_2228_ap_return_13),
    .ap_return_14(grp_kernel_mmult_fu_2228_ap_return_14),
    .ap_return_15(grp_kernel_mmult_fu_2228_ap_return_15),
    .ap_return_16(grp_kernel_mmult_fu_2228_ap_return_16),
    .ap_return_17(grp_kernel_mmult_fu_2228_ap_return_17),
    .ap_return_18(grp_kernel_mmult_fu_2228_ap_return_18),
    .ap_return_19(grp_kernel_mmult_fu_2228_ap_return_19),
    .ap_return_20(grp_kernel_mmult_fu_2228_ap_return_20),
    .ap_return_21(grp_kernel_mmult_fu_2228_ap_return_21),
    .ap_return_22(grp_kernel_mmult_fu_2228_ap_return_22),
    .ap_return_23(grp_kernel_mmult_fu_2228_ap_return_23),
    .ap_return_24(grp_kernel_mmult_fu_2228_ap_return_24),
    .ap_return_25(grp_kernel_mmult_fu_2228_ap_return_25),
    .ap_return_26(grp_kernel_mmult_fu_2228_ap_return_26),
    .ap_return_27(grp_kernel_mmult_fu_2228_ap_return_27),
    .ap_return_28(grp_kernel_mmult_fu_2228_ap_return_28),
    .ap_return_29(grp_kernel_mmult_fu_2228_ap_return_29),
    .ap_return_30(grp_kernel_mmult_fu_2228_ap_return_30),
    .ap_return_31(grp_kernel_mmult_fu_2228_ap_return_31)
);

dmatmult_mux_165_civ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
dmatmult_mux_165_civ_U676(
    .din0(out_vector_M_imag_0_4_reg_3778),
    .din1(out_vector_M_imag_0_5_reg_3783),
    .din2(out_vector_M_imag_1_4_reg_3788),
    .din3(out_vector_M_imag_1_5_reg_3793),
    .din4(out_vector_M_imag_2_4_reg_3798),
    .din5(out_vector_M_imag_2_5_reg_3803),
    .din6(out_vector_M_imag_3_4_reg_3808),
    .din7(out_vector_M_imag_3_5_reg_3813),
    .din8(out_vector_M_imag_4_4_reg_3818),
    .din9(out_vector_M_imag_4_5_reg_3823),
    .din10(out_vector_M_imag_5_4_reg_3828),
    .din11(out_vector_M_imag_5_5_reg_3833),
    .din12(out_vector_M_imag_6_4_reg_3838),
    .din13(out_vector_M_imag_6_5_reg_3843),
    .din14(out_vector_M_imag_7_4_reg_3848),
    .din15(out_vector_M_imag_7_5_reg_3853),
    .din16(zext_ln102_fu_3423_p1),
    .dout(tmp_4_fu_3427_p18)
);

dmatmult_mux_165_civ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
dmatmult_mux_165_civ_U677(
    .din0(out_vector_M_real_0_4_reg_3698),
    .din1(out_vector_M_real_0_5_reg_3703),
    .din2(out_vector_M_real_1_4_reg_3708),
    .din3(out_vector_M_real_1_5_reg_3713),
    .din4(out_vector_M_real_2_4_reg_3718),
    .din5(out_vector_M_real_2_5_reg_3723),
    .din6(out_vector_M_real_3_4_reg_3728),
    .din7(out_vector_M_real_3_5_reg_3733),
    .din8(out_vector_M_real_4_4_reg_3738),
    .din9(out_vector_M_real_4_5_reg_3743),
    .din10(out_vector_M_real_5_4_reg_3748),
    .din11(out_vector_M_real_5_5_reg_3753),
    .din12(out_vector_M_real_6_4_reg_3758),
    .din13(out_vector_M_real_6_5_reg_3763),
    .din14(out_vector_M_real_7_4_reg_3768),
    .din15(out_vector_M_real_7_5_reg_3773),
    .din16(zext_ln102_fu_3423_p1),
    .dout(tmp_5_fu_3453_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mmult_fu_2228_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln86_fu_2724_p2 == 1'd1))) begin
            grp_kernel_mmult_fu_2228_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mmult_fu_2228_ap_ready == 1'b1)) begin
            grp_kernel_mmult_fu_2228_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io) & (icmp_ln100_fu_3407_p2 == 1'd0))) begin
        i12_0_reg_2217 <= i_1_fu_3413_p2;
    end else if (((1'b1 == ap_CS_fsm_state8) & (grp_kernel_mmult_fu_2228_ap_done == 1'b1))) begin
        i12_0_reg_2217 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln74_fu_2534_p2 == 1'd1))) begin
        i9_0_reg_2195 <= 5'd0;
    end else if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd1))) begin
        i9_0_reg_2195 <= i_2_reg_3517;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_2172 <= 5'd0;
    end else if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd1))) begin
        i_0_reg_2172 <= i_reg_3498;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j10_0_reg_2206 <= j_1_reg_3690;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln86_fu_2724_p2 == 1'd0))) begin
        j10_0_reg_2206 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_0_reg_2184 <= j_reg_3506;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln74_fu_2534_p2 == 1'd0))) begin
        j_0_reg_2184 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_2_reg_3517 <= i_2_fu_2730_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_3498 <= i_fu_2540_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        j_1_reg_3690 <= j_1_fu_2906_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        j_reg_3506 <= j_fu_2552_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_kernel_mmult_fu_2228_ap_done == 1'b1))) begin
        out_vector_M_imag_0 <= grp_kernel_mmult_fu_2228_ap_return_16;
        out_vector_M_imag_0_1 <= grp_kernel_mmult_fu_2228_ap_return_17;
        out_vector_M_imag_0_4_reg_3778 <= grp_kernel_mmult_fu_2228_ap_return_16;
        out_vector_M_imag_0_5_reg_3783 <= grp_kernel_mmult_fu_2228_ap_return_17;
        out_vector_M_imag_1 <= grp_kernel_mmult_fu_2228_ap_return_18;
        out_vector_M_imag_1_1 <= grp_kernel_mmult_fu_2228_ap_return_19;
        out_vector_M_imag_1_4_reg_3788 <= grp_kernel_mmult_fu_2228_ap_return_18;
        out_vector_M_imag_1_5_reg_3793 <= grp_kernel_mmult_fu_2228_ap_return_19;
        out_vector_M_imag_2 <= grp_kernel_mmult_fu_2228_ap_return_20;
        out_vector_M_imag_2_1 <= grp_kernel_mmult_fu_2228_ap_return_21;
        out_vector_M_imag_2_4_reg_3798 <= grp_kernel_mmult_fu_2228_ap_return_20;
        out_vector_M_imag_2_5_reg_3803 <= grp_kernel_mmult_fu_2228_ap_return_21;
        out_vector_M_imag_3 <= grp_kernel_mmult_fu_2228_ap_return_22;
        out_vector_M_imag_3_1 <= grp_kernel_mmult_fu_2228_ap_return_23;
        out_vector_M_imag_3_4_reg_3808 <= grp_kernel_mmult_fu_2228_ap_return_22;
        out_vector_M_imag_3_5_reg_3813 <= grp_kernel_mmult_fu_2228_ap_return_23;
        out_vector_M_imag_4 <= grp_kernel_mmult_fu_2228_ap_return_24;
        out_vector_M_imag_4_1 <= grp_kernel_mmult_fu_2228_ap_return_25;
        out_vector_M_imag_4_4_reg_3818 <= grp_kernel_mmult_fu_2228_ap_return_24;
        out_vector_M_imag_4_5_reg_3823 <= grp_kernel_mmult_fu_2228_ap_return_25;
        out_vector_M_imag_5 <= grp_kernel_mmult_fu_2228_ap_return_26;
        out_vector_M_imag_5_1 <= grp_kernel_mmult_fu_2228_ap_return_27;
        out_vector_M_imag_5_4_reg_3828 <= grp_kernel_mmult_fu_2228_ap_return_26;
        out_vector_M_imag_5_5_reg_3833 <= grp_kernel_mmult_fu_2228_ap_return_27;
        out_vector_M_imag_6 <= grp_kernel_mmult_fu_2228_ap_return_28;
        out_vector_M_imag_6_1 <= grp_kernel_mmult_fu_2228_ap_return_29;
        out_vector_M_imag_6_4_reg_3838 <= grp_kernel_mmult_fu_2228_ap_return_28;
        out_vector_M_imag_6_5_reg_3843 <= grp_kernel_mmult_fu_2228_ap_return_29;
        out_vector_M_imag_7 <= grp_kernel_mmult_fu_2228_ap_return_30;
        out_vector_M_imag_7_1 <= grp_kernel_mmult_fu_2228_ap_return_31;
        out_vector_M_imag_7_4_reg_3848 <= grp_kernel_mmult_fu_2228_ap_return_30;
        out_vector_M_imag_7_5_reg_3853 <= grp_kernel_mmult_fu_2228_ap_return_31;
        out_vector_M_real_0 <= grp_kernel_mmult_fu_2228_ap_return_0;
        out_vector_M_real_0_1 <= grp_kernel_mmult_fu_2228_ap_return_1;
        out_vector_M_real_0_4_reg_3698 <= grp_kernel_mmult_fu_2228_ap_return_0;
        out_vector_M_real_0_5_reg_3703 <= grp_kernel_mmult_fu_2228_ap_return_1;
        out_vector_M_real_1 <= grp_kernel_mmult_fu_2228_ap_return_2;
        out_vector_M_real_1_1 <= grp_kernel_mmult_fu_2228_ap_return_3;
        out_vector_M_real_1_4_reg_3708 <= grp_kernel_mmult_fu_2228_ap_return_2;
        out_vector_M_real_1_5_reg_3713 <= grp_kernel_mmult_fu_2228_ap_return_3;
        out_vector_M_real_2 <= grp_kernel_mmult_fu_2228_ap_return_4;
        out_vector_M_real_2_1 <= grp_kernel_mmult_fu_2228_ap_return_5;
        out_vector_M_real_2_4_reg_3718 <= grp_kernel_mmult_fu_2228_ap_return_4;
        out_vector_M_real_2_5_reg_3723 <= grp_kernel_mmult_fu_2228_ap_return_5;
        out_vector_M_real_3 <= grp_kernel_mmult_fu_2228_ap_return_6;
        out_vector_M_real_3_1 <= grp_kernel_mmult_fu_2228_ap_return_7;
        out_vector_M_real_3_4_reg_3728 <= grp_kernel_mmult_fu_2228_ap_return_6;
        out_vector_M_real_3_5_reg_3733 <= grp_kernel_mmult_fu_2228_ap_return_7;
        out_vector_M_real_4 <= grp_kernel_mmult_fu_2228_ap_return_8;
        out_vector_M_real_4_1 <= grp_kernel_mmult_fu_2228_ap_return_9;
        out_vector_M_real_4_4_reg_3738 <= grp_kernel_mmult_fu_2228_ap_return_8;
        out_vector_M_real_4_5_reg_3743 <= grp_kernel_mmult_fu_2228_ap_return_9;
        out_vector_M_real_5 <= grp_kernel_mmult_fu_2228_ap_return_10;
        out_vector_M_real_5_1 <= grp_kernel_mmult_fu_2228_ap_return_11;
        out_vector_M_real_5_4_reg_3748 <= grp_kernel_mmult_fu_2228_ap_return_10;
        out_vector_M_real_5_5_reg_3753 <= grp_kernel_mmult_fu_2228_ap_return_11;
        out_vector_M_real_6 <= grp_kernel_mmult_fu_2228_ap_return_12;
        out_vector_M_real_6_1 <= grp_kernel_mmult_fu_2228_ap_return_13;
        out_vector_M_real_6_4_reg_3758 <= grp_kernel_mmult_fu_2228_ap_return_12;
        out_vector_M_real_6_5_reg_3763 <= grp_kernel_mmult_fu_2228_ap_return_13;
        out_vector_M_real_7 <= grp_kernel_mmult_fu_2228_ap_return_14;
        out_vector_M_real_7_1 <= grp_kernel_mmult_fu_2228_ap_return_15;
        out_vector_M_real_7_4_reg_3768 <= grp_kernel_mmult_fu_2228_ap_return_14;
        out_vector_M_real_7_5_reg_3773 <= grp_kernel_mmult_fu_2228_ap_return_15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln86_fu_2724_p2 == 1'd0))) begin
        zext_ln87_reg_3522[4 : 0] <= zext_ln87_fu_2736_p1[4 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io) & (icmp_ln100_fu_3407_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io) & (icmp_ln100_fu_3407_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0)))) begin
        in_stream_TDATA_blk_n = in_stream_TVALID;
    end else begin
        in_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0)) | (~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0)))) begin
        in_stream_TREADY = 1'b1;
    end else begin
        in_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln100_fu_3407_p2 == 1'd0))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io) & (icmp_ln100_fu_3407_p2 == 1'd0))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_0_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_0_address0 = grp_kernel_mmult_fu_2228_a_M_imag_address0;
    end else begin
        rxmat_M_imag_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_0_ce0 = grp_kernel_mmult_fu_2228_a_M_imag_ce0;
    end else begin
        rxmat_M_imag_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_0_ce1 = grp_kernel_mmult_fu_2228_a_M_imag_ce1;
    end else begin
        rxmat_M_imag_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_0_we0 = 1'b1;
    end else begin
        rxmat_M_imag_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_10_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_10_address0 = grp_kernel_mmult_fu_2228_a_M_imag41_address0;
    end else begin
        rxmat_M_imag_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_10_ce0 = grp_kernel_mmult_fu_2228_a_M_imag41_ce0;
    end else begin
        rxmat_M_imag_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_10_ce1 = grp_kernel_mmult_fu_2228_a_M_imag41_ce1;
    end else begin
        rxmat_M_imag_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_10_we0 = 1'b1;
    end else begin
        rxmat_M_imag_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_11_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_11_address0 = grp_kernel_mmult_fu_2228_a_M_imag42_address0;
    end else begin
        rxmat_M_imag_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_11_ce0 = grp_kernel_mmult_fu_2228_a_M_imag42_ce0;
    end else begin
        rxmat_M_imag_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_11_ce1 = grp_kernel_mmult_fu_2228_a_M_imag42_ce1;
    end else begin
        rxmat_M_imag_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_11_we0 = 1'b1;
    end else begin
        rxmat_M_imag_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_12_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_12_address0 = grp_kernel_mmult_fu_2228_a_M_imag43_address0;
    end else begin
        rxmat_M_imag_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_12_ce0 = grp_kernel_mmult_fu_2228_a_M_imag43_ce0;
    end else begin
        rxmat_M_imag_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_12_ce1 = grp_kernel_mmult_fu_2228_a_M_imag43_ce1;
    end else begin
        rxmat_M_imag_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_12_we0 = 1'b1;
    end else begin
        rxmat_M_imag_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_13_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_13_address0 = grp_kernel_mmult_fu_2228_a_M_imag44_address0;
    end else begin
        rxmat_M_imag_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_13_ce0 = grp_kernel_mmult_fu_2228_a_M_imag44_ce0;
    end else begin
        rxmat_M_imag_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_13_ce1 = grp_kernel_mmult_fu_2228_a_M_imag44_ce1;
    end else begin
        rxmat_M_imag_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_13_we0 = 1'b1;
    end else begin
        rxmat_M_imag_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_14_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_14_address0 = grp_kernel_mmult_fu_2228_a_M_imag45_address0;
    end else begin
        rxmat_M_imag_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_14_ce0 = grp_kernel_mmult_fu_2228_a_M_imag45_ce0;
    end else begin
        rxmat_M_imag_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_14_ce1 = grp_kernel_mmult_fu_2228_a_M_imag45_ce1;
    end else begin
        rxmat_M_imag_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd14) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_14_we0 = 1'b1;
    end else begin
        rxmat_M_imag_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_15_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_15_address0 = grp_kernel_mmult_fu_2228_a_M_imag46_address0;
    end else begin
        rxmat_M_imag_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_15_ce0 = grp_kernel_mmult_fu_2228_a_M_imag46_ce0;
    end else begin
        rxmat_M_imag_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_15_ce1 = grp_kernel_mmult_fu_2228_a_M_imag46_ce1;
    end else begin
        rxmat_M_imag_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd15) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_15_we0 = 1'b1;
    end else begin
        rxmat_M_imag_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_16_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_16_address0 = grp_kernel_mmult_fu_2228_a_M_imag47_address0;
    end else begin
        rxmat_M_imag_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_16_ce0 = grp_kernel_mmult_fu_2228_a_M_imag47_ce0;
    end else begin
        rxmat_M_imag_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_16_ce1 = grp_kernel_mmult_fu_2228_a_M_imag47_ce1;
    end else begin
        rxmat_M_imag_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd16) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_16_we0 = 1'b1;
    end else begin
        rxmat_M_imag_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_17_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_17_address0 = grp_kernel_mmult_fu_2228_a_M_imag48_address0;
    end else begin
        rxmat_M_imag_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_17_ce0 = grp_kernel_mmult_fu_2228_a_M_imag48_ce0;
    end else begin
        rxmat_M_imag_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_17_ce1 = grp_kernel_mmult_fu_2228_a_M_imag48_ce1;
    end else begin
        rxmat_M_imag_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd17) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_17_we0 = 1'b1;
    end else begin
        rxmat_M_imag_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_18_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_18_address0 = grp_kernel_mmult_fu_2228_a_M_imag49_address0;
    end else begin
        rxmat_M_imag_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_18_ce0 = grp_kernel_mmult_fu_2228_a_M_imag49_ce0;
    end else begin
        rxmat_M_imag_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_18_ce1 = grp_kernel_mmult_fu_2228_a_M_imag49_ce1;
    end else begin
        rxmat_M_imag_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd18) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_18_we0 = 1'b1;
    end else begin
        rxmat_M_imag_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_19_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_19_address0 = grp_kernel_mmult_fu_2228_a_M_imag50_address0;
    end else begin
        rxmat_M_imag_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_19_ce0 = grp_kernel_mmult_fu_2228_a_M_imag50_ce0;
    end else begin
        rxmat_M_imag_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_19_ce1 = grp_kernel_mmult_fu_2228_a_M_imag50_ce1;
    end else begin
        rxmat_M_imag_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_19_we0 = 1'b1;
    end else begin
        rxmat_M_imag_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_1_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_1_address0 = grp_kernel_mmult_fu_2228_a_M_imag32_address0;
    end else begin
        rxmat_M_imag_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_1_ce0 = grp_kernel_mmult_fu_2228_a_M_imag32_ce0;
    end else begin
        rxmat_M_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_1_ce1 = grp_kernel_mmult_fu_2228_a_M_imag32_ce1;
    end else begin
        rxmat_M_imag_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_1_we0 = 1'b1;
    end else begin
        rxmat_M_imag_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_20_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_20_address0 = grp_kernel_mmult_fu_2228_a_M_imag51_address0;
    end else begin
        rxmat_M_imag_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_20_ce0 = grp_kernel_mmult_fu_2228_a_M_imag51_ce0;
    end else begin
        rxmat_M_imag_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_20_ce1 = grp_kernel_mmult_fu_2228_a_M_imag51_ce1;
    end else begin
        rxmat_M_imag_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd20) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_20_we0 = 1'b1;
    end else begin
        rxmat_M_imag_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_21_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_21_address0 = grp_kernel_mmult_fu_2228_a_M_imag52_address0;
    end else begin
        rxmat_M_imag_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_21_ce0 = grp_kernel_mmult_fu_2228_a_M_imag52_ce0;
    end else begin
        rxmat_M_imag_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_21_ce1 = grp_kernel_mmult_fu_2228_a_M_imag52_ce1;
    end else begin
        rxmat_M_imag_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd21) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_21_we0 = 1'b1;
    end else begin
        rxmat_M_imag_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_22_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_22_address0 = grp_kernel_mmult_fu_2228_a_M_imag53_address0;
    end else begin
        rxmat_M_imag_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_22_ce0 = grp_kernel_mmult_fu_2228_a_M_imag53_ce0;
    end else begin
        rxmat_M_imag_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_22_ce1 = grp_kernel_mmult_fu_2228_a_M_imag53_ce1;
    end else begin
        rxmat_M_imag_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd22) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_22_we0 = 1'b1;
    end else begin
        rxmat_M_imag_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_23_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_23_address0 = grp_kernel_mmult_fu_2228_a_M_imag54_address0;
    end else begin
        rxmat_M_imag_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_23_ce0 = grp_kernel_mmult_fu_2228_a_M_imag54_ce0;
    end else begin
        rxmat_M_imag_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_23_ce1 = grp_kernel_mmult_fu_2228_a_M_imag54_ce1;
    end else begin
        rxmat_M_imag_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd23) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_23_we0 = 1'b1;
    end else begin
        rxmat_M_imag_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_24_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_24_address0 = grp_kernel_mmult_fu_2228_a_M_imag55_address0;
    end else begin
        rxmat_M_imag_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_24_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_24_ce0 = grp_kernel_mmult_fu_2228_a_M_imag55_ce0;
    end else begin
        rxmat_M_imag_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_24_ce1 = grp_kernel_mmult_fu_2228_a_M_imag55_ce1;
    end else begin
        rxmat_M_imag_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd24) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_24_we0 = 1'b1;
    end else begin
        rxmat_M_imag_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_25_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_25_address0 = grp_kernel_mmult_fu_2228_a_M_imag56_address0;
    end else begin
        rxmat_M_imag_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_25_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_25_ce0 = grp_kernel_mmult_fu_2228_a_M_imag56_ce0;
    end else begin
        rxmat_M_imag_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_25_ce1 = grp_kernel_mmult_fu_2228_a_M_imag56_ce1;
    end else begin
        rxmat_M_imag_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd25) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_25_we0 = 1'b1;
    end else begin
        rxmat_M_imag_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_26_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_26_address0 = grp_kernel_mmult_fu_2228_a_M_imag57_address0;
    end else begin
        rxmat_M_imag_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_26_ce0 = grp_kernel_mmult_fu_2228_a_M_imag57_ce0;
    end else begin
        rxmat_M_imag_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_26_ce1 = grp_kernel_mmult_fu_2228_a_M_imag57_ce1;
    end else begin
        rxmat_M_imag_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd26) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_26_we0 = 1'b1;
    end else begin
        rxmat_M_imag_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_27_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_27_address0 = grp_kernel_mmult_fu_2228_a_M_imag58_address0;
    end else begin
        rxmat_M_imag_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_27_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_27_ce0 = grp_kernel_mmult_fu_2228_a_M_imag58_ce0;
    end else begin
        rxmat_M_imag_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_27_ce1 = grp_kernel_mmult_fu_2228_a_M_imag58_ce1;
    end else begin
        rxmat_M_imag_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd27) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_27_we0 = 1'b1;
    end else begin
        rxmat_M_imag_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_28_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_28_address0 = grp_kernel_mmult_fu_2228_a_M_imag59_address0;
    end else begin
        rxmat_M_imag_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_28_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_28_ce0 = grp_kernel_mmult_fu_2228_a_M_imag59_ce0;
    end else begin
        rxmat_M_imag_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_28_ce1 = grp_kernel_mmult_fu_2228_a_M_imag59_ce1;
    end else begin
        rxmat_M_imag_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd28) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_28_we0 = 1'b1;
    end else begin
        rxmat_M_imag_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_29_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_29_address0 = grp_kernel_mmult_fu_2228_a_M_imag60_address0;
    end else begin
        rxmat_M_imag_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_29_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_29_ce0 = grp_kernel_mmult_fu_2228_a_M_imag60_ce0;
    end else begin
        rxmat_M_imag_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_29_ce1 = grp_kernel_mmult_fu_2228_a_M_imag60_ce1;
    end else begin
        rxmat_M_imag_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd29) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_29_we0 = 1'b1;
    end else begin
        rxmat_M_imag_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_2_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_2_address0 = grp_kernel_mmult_fu_2228_a_M_imag33_address0;
    end else begin
        rxmat_M_imag_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_2_ce0 = grp_kernel_mmult_fu_2228_a_M_imag33_ce0;
    end else begin
        rxmat_M_imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_2_ce1 = grp_kernel_mmult_fu_2228_a_M_imag33_ce1;
    end else begin
        rxmat_M_imag_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_2_we0 = 1'b1;
    end else begin
        rxmat_M_imag_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_30_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_30_address0 = grp_kernel_mmult_fu_2228_a_M_imag61_address0;
    end else begin
        rxmat_M_imag_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_30_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_30_ce0 = grp_kernel_mmult_fu_2228_a_M_imag61_ce0;
    end else begin
        rxmat_M_imag_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_30_ce1 = grp_kernel_mmult_fu_2228_a_M_imag61_ce1;
    end else begin
        rxmat_M_imag_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd30) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_30_we0 = 1'b1;
    end else begin
        rxmat_M_imag_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_31_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_31_address0 = grp_kernel_mmult_fu_2228_a_M_imag62_address0;
    end else begin
        rxmat_M_imag_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_31_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_31_ce0 = grp_kernel_mmult_fu_2228_a_M_imag62_ce0;
    end else begin
        rxmat_M_imag_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_31_ce1 = grp_kernel_mmult_fu_2228_a_M_imag62_ce1;
    end else begin
        rxmat_M_imag_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln78_1_fu_2562_p4 == 6'd0) & ~(trunc_ln78_1_fu_2562_p4 == 6'd1) & ~(trunc_ln78_1_fu_2562_p4 == 6'd2) & ~(trunc_ln78_1_fu_2562_p4 == 6'd3) & ~(trunc_ln78_1_fu_2562_p4 == 6'd4) & ~(trunc_ln78_1_fu_2562_p4 == 6'd5) & ~(trunc_ln78_1_fu_2562_p4 == 6'd6) & ~(trunc_ln78_1_fu_2562_p4 == 6'd7) & ~(trunc_ln78_1_fu_2562_p4 == 6'd8) & ~(trunc_ln78_1_fu_2562_p4 == 6'd9) & ~(trunc_ln78_1_fu_2562_p4 == 6'd10) & ~(trunc_ln78_1_fu_2562_p4 == 6'd11) & ~(trunc_ln78_1_fu_2562_p4 == 6'd12) & ~(trunc_ln78_1_fu_2562_p4 == 6'd13) & ~(trunc_ln78_1_fu_2562_p4 == 6'd14) & ~(trunc_ln78_1_fu_2562_p4 == 6'd15) & ~(trunc_ln78_1_fu_2562_p4 == 6'd16) & ~(trunc_ln78_1_fu_2562_p4 == 6'd17) & ~(trunc_ln78_1_fu_2562_p4 == 6'd18) & ~(trunc_ln78_1_fu_2562_p4 == 6'd19) & ~(trunc_ln78_1_fu_2562_p4 == 6'd20) & ~(trunc_ln78_1_fu_2562_p4 == 6'd21) & ~(trunc_ln78_1_fu_2562_p4 == 6'd22) & ~(trunc_ln78_1_fu_2562_p4 == 6'd23) & ~(trunc_ln78_1_fu_2562_p4 == 6'd24) & ~(trunc_ln78_1_fu_2562_p4 == 6'd25) & ~(trunc_ln78_1_fu_2562_p4 == 6'd26) & ~(trunc_ln78_1_fu_2562_p4 == 6'd27) & ~(trunc_ln78_1_fu_2562_p4 == 6'd28) & ~(trunc_ln78_1_fu_2562_p4 == 6'd29) & ~(trunc_ln78_1_fu_2562_p4 == 6'd30) & ~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_31_we0 = 1'b1;
    end else begin
        rxmat_M_imag_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_3_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_3_address0 = grp_kernel_mmult_fu_2228_a_M_imag34_address0;
    end else begin
        rxmat_M_imag_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_3_ce0 = grp_kernel_mmult_fu_2228_a_M_imag34_ce0;
    end else begin
        rxmat_M_imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_3_ce1 = grp_kernel_mmult_fu_2228_a_M_imag34_ce1;
    end else begin
        rxmat_M_imag_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_3_we0 = 1'b1;
    end else begin
        rxmat_M_imag_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_4_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_4_address0 = grp_kernel_mmult_fu_2228_a_M_imag35_address0;
    end else begin
        rxmat_M_imag_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_4_ce0 = grp_kernel_mmult_fu_2228_a_M_imag35_ce0;
    end else begin
        rxmat_M_imag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_4_ce1 = grp_kernel_mmult_fu_2228_a_M_imag35_ce1;
    end else begin
        rxmat_M_imag_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_4_we0 = 1'b1;
    end else begin
        rxmat_M_imag_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_5_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_5_address0 = grp_kernel_mmult_fu_2228_a_M_imag36_address0;
    end else begin
        rxmat_M_imag_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_5_ce0 = grp_kernel_mmult_fu_2228_a_M_imag36_ce0;
    end else begin
        rxmat_M_imag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_5_ce1 = grp_kernel_mmult_fu_2228_a_M_imag36_ce1;
    end else begin
        rxmat_M_imag_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_5_we0 = 1'b1;
    end else begin
        rxmat_M_imag_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_6_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_6_address0 = grp_kernel_mmult_fu_2228_a_M_imag37_address0;
    end else begin
        rxmat_M_imag_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_6_ce0 = grp_kernel_mmult_fu_2228_a_M_imag37_ce0;
    end else begin
        rxmat_M_imag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_6_ce1 = grp_kernel_mmult_fu_2228_a_M_imag37_ce1;
    end else begin
        rxmat_M_imag_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_6_we0 = 1'b1;
    end else begin
        rxmat_M_imag_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_7_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_7_address0 = grp_kernel_mmult_fu_2228_a_M_imag38_address0;
    end else begin
        rxmat_M_imag_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_7_ce0 = grp_kernel_mmult_fu_2228_a_M_imag38_ce0;
    end else begin
        rxmat_M_imag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_7_ce1 = grp_kernel_mmult_fu_2228_a_M_imag38_ce1;
    end else begin
        rxmat_M_imag_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_7_we0 = 1'b1;
    end else begin
        rxmat_M_imag_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_8_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_8_address0 = grp_kernel_mmult_fu_2228_a_M_imag39_address0;
    end else begin
        rxmat_M_imag_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_8_ce0 = grp_kernel_mmult_fu_2228_a_M_imag39_ce0;
    end else begin
        rxmat_M_imag_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_8_ce1 = grp_kernel_mmult_fu_2228_a_M_imag39_ce1;
    end else begin
        rxmat_M_imag_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_8_we0 = 1'b1;
    end else begin
        rxmat_M_imag_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_9_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_9_address0 = grp_kernel_mmult_fu_2228_a_M_imag40_address0;
    end else begin
        rxmat_M_imag_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_imag_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_9_ce0 = grp_kernel_mmult_fu_2228_a_M_imag40_ce0;
    end else begin
        rxmat_M_imag_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_9_ce1 = grp_kernel_mmult_fu_2228_a_M_imag40_ce1;
    end else begin
        rxmat_M_imag_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_imag_9_we0 = 1'b1;
    end else begin
        rxmat_M_imag_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_0_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_0_address0 = grp_kernel_mmult_fu_2228_a_M_real_address0;
    end else begin
        rxmat_M_real_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_0_ce0 = grp_kernel_mmult_fu_2228_a_M_real_ce0;
    end else begin
        rxmat_M_real_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_0_ce1 = grp_kernel_mmult_fu_2228_a_M_real_ce1;
    end else begin
        rxmat_M_real_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_0_we0 = 1'b1;
    end else begin
        rxmat_M_real_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_10_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_10_address0 = grp_kernel_mmult_fu_2228_a_M_real10_address0;
    end else begin
        rxmat_M_real_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_10_ce0 = grp_kernel_mmult_fu_2228_a_M_real10_ce0;
    end else begin
        rxmat_M_real_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_10_ce1 = grp_kernel_mmult_fu_2228_a_M_real10_ce1;
    end else begin
        rxmat_M_real_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_10_we0 = 1'b1;
    end else begin
        rxmat_M_real_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_11_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_11_address0 = grp_kernel_mmult_fu_2228_a_M_real11_address0;
    end else begin
        rxmat_M_real_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_11_ce0 = grp_kernel_mmult_fu_2228_a_M_real11_ce0;
    end else begin
        rxmat_M_real_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_11_ce1 = grp_kernel_mmult_fu_2228_a_M_real11_ce1;
    end else begin
        rxmat_M_real_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_11_we0 = 1'b1;
    end else begin
        rxmat_M_real_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_12_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_12_address0 = grp_kernel_mmult_fu_2228_a_M_real12_address0;
    end else begin
        rxmat_M_real_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_12_ce0 = grp_kernel_mmult_fu_2228_a_M_real12_ce0;
    end else begin
        rxmat_M_real_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_12_ce1 = grp_kernel_mmult_fu_2228_a_M_real12_ce1;
    end else begin
        rxmat_M_real_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_12_we0 = 1'b1;
    end else begin
        rxmat_M_real_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_13_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_13_address0 = grp_kernel_mmult_fu_2228_a_M_real13_address0;
    end else begin
        rxmat_M_real_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_13_ce0 = grp_kernel_mmult_fu_2228_a_M_real13_ce0;
    end else begin
        rxmat_M_real_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_13_ce1 = grp_kernel_mmult_fu_2228_a_M_real13_ce1;
    end else begin
        rxmat_M_real_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_13_we0 = 1'b1;
    end else begin
        rxmat_M_real_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_14_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_14_address0 = grp_kernel_mmult_fu_2228_a_M_real14_address0;
    end else begin
        rxmat_M_real_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_14_ce0 = grp_kernel_mmult_fu_2228_a_M_real14_ce0;
    end else begin
        rxmat_M_real_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_14_ce1 = grp_kernel_mmult_fu_2228_a_M_real14_ce1;
    end else begin
        rxmat_M_real_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd14) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_14_we0 = 1'b1;
    end else begin
        rxmat_M_real_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_15_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_15_address0 = grp_kernel_mmult_fu_2228_a_M_real15_address0;
    end else begin
        rxmat_M_real_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_15_ce0 = grp_kernel_mmult_fu_2228_a_M_real15_ce0;
    end else begin
        rxmat_M_real_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_15_ce1 = grp_kernel_mmult_fu_2228_a_M_real15_ce1;
    end else begin
        rxmat_M_real_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd15) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_15_we0 = 1'b1;
    end else begin
        rxmat_M_real_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_16_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_16_address0 = grp_kernel_mmult_fu_2228_a_M_real16_address0;
    end else begin
        rxmat_M_real_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_16_ce0 = grp_kernel_mmult_fu_2228_a_M_real16_ce0;
    end else begin
        rxmat_M_real_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_16_ce1 = grp_kernel_mmult_fu_2228_a_M_real16_ce1;
    end else begin
        rxmat_M_real_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd16) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_16_we0 = 1'b1;
    end else begin
        rxmat_M_real_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_17_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_17_address0 = grp_kernel_mmult_fu_2228_a_M_real17_address0;
    end else begin
        rxmat_M_real_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_17_ce0 = grp_kernel_mmult_fu_2228_a_M_real17_ce0;
    end else begin
        rxmat_M_real_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_17_ce1 = grp_kernel_mmult_fu_2228_a_M_real17_ce1;
    end else begin
        rxmat_M_real_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd17) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_17_we0 = 1'b1;
    end else begin
        rxmat_M_real_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_18_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_18_address0 = grp_kernel_mmult_fu_2228_a_M_real18_address0;
    end else begin
        rxmat_M_real_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_18_ce0 = grp_kernel_mmult_fu_2228_a_M_real18_ce0;
    end else begin
        rxmat_M_real_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_18_ce1 = grp_kernel_mmult_fu_2228_a_M_real18_ce1;
    end else begin
        rxmat_M_real_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd18) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_18_we0 = 1'b1;
    end else begin
        rxmat_M_real_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_19_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_19_address0 = grp_kernel_mmult_fu_2228_a_M_real19_address0;
    end else begin
        rxmat_M_real_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_19_ce0 = grp_kernel_mmult_fu_2228_a_M_real19_ce0;
    end else begin
        rxmat_M_real_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_19_ce1 = grp_kernel_mmult_fu_2228_a_M_real19_ce1;
    end else begin
        rxmat_M_real_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_19_we0 = 1'b1;
    end else begin
        rxmat_M_real_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_1_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_1_address0 = grp_kernel_mmult_fu_2228_a_M_real1_address0;
    end else begin
        rxmat_M_real_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_1_ce0 = grp_kernel_mmult_fu_2228_a_M_real1_ce0;
    end else begin
        rxmat_M_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_1_ce1 = grp_kernel_mmult_fu_2228_a_M_real1_ce1;
    end else begin
        rxmat_M_real_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_1_we0 = 1'b1;
    end else begin
        rxmat_M_real_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_20_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_20_address0 = grp_kernel_mmult_fu_2228_a_M_real20_address0;
    end else begin
        rxmat_M_real_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_20_ce0 = grp_kernel_mmult_fu_2228_a_M_real20_ce0;
    end else begin
        rxmat_M_real_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_20_ce1 = grp_kernel_mmult_fu_2228_a_M_real20_ce1;
    end else begin
        rxmat_M_real_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd20) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_20_we0 = 1'b1;
    end else begin
        rxmat_M_real_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_21_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_21_address0 = grp_kernel_mmult_fu_2228_a_M_real21_address0;
    end else begin
        rxmat_M_real_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_21_ce0 = grp_kernel_mmult_fu_2228_a_M_real21_ce0;
    end else begin
        rxmat_M_real_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_21_ce1 = grp_kernel_mmult_fu_2228_a_M_real21_ce1;
    end else begin
        rxmat_M_real_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd21) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_21_we0 = 1'b1;
    end else begin
        rxmat_M_real_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_22_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_22_address0 = grp_kernel_mmult_fu_2228_a_M_real22_address0;
    end else begin
        rxmat_M_real_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_22_ce0 = grp_kernel_mmult_fu_2228_a_M_real22_ce0;
    end else begin
        rxmat_M_real_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_22_ce1 = grp_kernel_mmult_fu_2228_a_M_real22_ce1;
    end else begin
        rxmat_M_real_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd22) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_22_we0 = 1'b1;
    end else begin
        rxmat_M_real_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_23_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_23_address0 = grp_kernel_mmult_fu_2228_a_M_real23_address0;
    end else begin
        rxmat_M_real_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_23_ce0 = grp_kernel_mmult_fu_2228_a_M_real23_ce0;
    end else begin
        rxmat_M_real_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_23_ce1 = grp_kernel_mmult_fu_2228_a_M_real23_ce1;
    end else begin
        rxmat_M_real_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd23) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_23_we0 = 1'b1;
    end else begin
        rxmat_M_real_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_24_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_24_address0 = grp_kernel_mmult_fu_2228_a_M_real24_address0;
    end else begin
        rxmat_M_real_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_24_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_24_ce0 = grp_kernel_mmult_fu_2228_a_M_real24_ce0;
    end else begin
        rxmat_M_real_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_24_ce1 = grp_kernel_mmult_fu_2228_a_M_real24_ce1;
    end else begin
        rxmat_M_real_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd24) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_24_we0 = 1'b1;
    end else begin
        rxmat_M_real_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_25_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_25_address0 = grp_kernel_mmult_fu_2228_a_M_real25_address0;
    end else begin
        rxmat_M_real_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_25_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_25_ce0 = grp_kernel_mmult_fu_2228_a_M_real25_ce0;
    end else begin
        rxmat_M_real_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_25_ce1 = grp_kernel_mmult_fu_2228_a_M_real25_ce1;
    end else begin
        rxmat_M_real_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd25) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_25_we0 = 1'b1;
    end else begin
        rxmat_M_real_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_26_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_26_address0 = grp_kernel_mmult_fu_2228_a_M_real26_address0;
    end else begin
        rxmat_M_real_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_26_ce0 = grp_kernel_mmult_fu_2228_a_M_real26_ce0;
    end else begin
        rxmat_M_real_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_26_ce1 = grp_kernel_mmult_fu_2228_a_M_real26_ce1;
    end else begin
        rxmat_M_real_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd26) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_26_we0 = 1'b1;
    end else begin
        rxmat_M_real_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_27_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_27_address0 = grp_kernel_mmult_fu_2228_a_M_real27_address0;
    end else begin
        rxmat_M_real_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_27_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_27_ce0 = grp_kernel_mmult_fu_2228_a_M_real27_ce0;
    end else begin
        rxmat_M_real_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_27_ce1 = grp_kernel_mmult_fu_2228_a_M_real27_ce1;
    end else begin
        rxmat_M_real_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd27) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_27_we0 = 1'b1;
    end else begin
        rxmat_M_real_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_28_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_28_address0 = grp_kernel_mmult_fu_2228_a_M_real28_address0;
    end else begin
        rxmat_M_real_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_28_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_28_ce0 = grp_kernel_mmult_fu_2228_a_M_real28_ce0;
    end else begin
        rxmat_M_real_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_28_ce1 = grp_kernel_mmult_fu_2228_a_M_real28_ce1;
    end else begin
        rxmat_M_real_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd28) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_28_we0 = 1'b1;
    end else begin
        rxmat_M_real_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_29_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_29_address0 = grp_kernel_mmult_fu_2228_a_M_real29_address0;
    end else begin
        rxmat_M_real_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_29_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_29_ce0 = grp_kernel_mmult_fu_2228_a_M_real29_ce0;
    end else begin
        rxmat_M_real_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_29_ce1 = grp_kernel_mmult_fu_2228_a_M_real29_ce1;
    end else begin
        rxmat_M_real_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd29) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_29_we0 = 1'b1;
    end else begin
        rxmat_M_real_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_2_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_2_address0 = grp_kernel_mmult_fu_2228_a_M_real2_address0;
    end else begin
        rxmat_M_real_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_2_ce0 = grp_kernel_mmult_fu_2228_a_M_real2_ce0;
    end else begin
        rxmat_M_real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_2_ce1 = grp_kernel_mmult_fu_2228_a_M_real2_ce1;
    end else begin
        rxmat_M_real_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_2_we0 = 1'b1;
    end else begin
        rxmat_M_real_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_30_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_30_address0 = grp_kernel_mmult_fu_2228_a_M_real30_address0;
    end else begin
        rxmat_M_real_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_30_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_30_ce0 = grp_kernel_mmult_fu_2228_a_M_real30_ce0;
    end else begin
        rxmat_M_real_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_30_ce1 = grp_kernel_mmult_fu_2228_a_M_real30_ce1;
    end else begin
        rxmat_M_real_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd30) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_30_we0 = 1'b1;
    end else begin
        rxmat_M_real_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_31_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_31_address0 = grp_kernel_mmult_fu_2228_a_M_real31_address0;
    end else begin
        rxmat_M_real_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_31_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_31_ce0 = grp_kernel_mmult_fu_2228_a_M_real31_ce0;
    end else begin
        rxmat_M_real_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_31_ce1 = grp_kernel_mmult_fu_2228_a_M_real31_ce1;
    end else begin
        rxmat_M_real_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln78_1_fu_2562_p4 == 6'd0) & ~(trunc_ln78_1_fu_2562_p4 == 6'd1) & ~(trunc_ln78_1_fu_2562_p4 == 6'd2) & ~(trunc_ln78_1_fu_2562_p4 == 6'd3) & ~(trunc_ln78_1_fu_2562_p4 == 6'd4) & ~(trunc_ln78_1_fu_2562_p4 == 6'd5) & ~(trunc_ln78_1_fu_2562_p4 == 6'd6) & ~(trunc_ln78_1_fu_2562_p4 == 6'd7) & ~(trunc_ln78_1_fu_2562_p4 == 6'd8) & ~(trunc_ln78_1_fu_2562_p4 == 6'd9) & ~(trunc_ln78_1_fu_2562_p4 == 6'd10) & ~(trunc_ln78_1_fu_2562_p4 == 6'd11) & ~(trunc_ln78_1_fu_2562_p4 == 6'd12) & ~(trunc_ln78_1_fu_2562_p4 == 6'd13) & ~(trunc_ln78_1_fu_2562_p4 == 6'd14) & ~(trunc_ln78_1_fu_2562_p4 == 6'd15) & ~(trunc_ln78_1_fu_2562_p4 == 6'd16) & ~(trunc_ln78_1_fu_2562_p4 == 6'd17) & ~(trunc_ln78_1_fu_2562_p4 == 6'd18) & ~(trunc_ln78_1_fu_2562_p4 == 6'd19) & ~(trunc_ln78_1_fu_2562_p4 == 6'd20) & ~(trunc_ln78_1_fu_2562_p4 == 6'd21) & ~(trunc_ln78_1_fu_2562_p4 == 6'd22) & ~(trunc_ln78_1_fu_2562_p4 == 6'd23) & ~(trunc_ln78_1_fu_2562_p4 == 6'd24) & ~(trunc_ln78_1_fu_2562_p4 == 6'd25) & ~(trunc_ln78_1_fu_2562_p4 == 6'd26) & ~(trunc_ln78_1_fu_2562_p4 == 6'd27) & ~(trunc_ln78_1_fu_2562_p4 == 6'd28) & ~(trunc_ln78_1_fu_2562_p4 == 6'd29) & ~(trunc_ln78_1_fu_2562_p4 == 6'd30) & ~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_31_we0 = 1'b1;
    end else begin
        rxmat_M_real_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_3_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_3_address0 = grp_kernel_mmult_fu_2228_a_M_real3_address0;
    end else begin
        rxmat_M_real_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_3_ce0 = grp_kernel_mmult_fu_2228_a_M_real3_ce0;
    end else begin
        rxmat_M_real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_3_ce1 = grp_kernel_mmult_fu_2228_a_M_real3_ce1;
    end else begin
        rxmat_M_real_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_3_we0 = 1'b1;
    end else begin
        rxmat_M_real_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_4_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_4_address0 = grp_kernel_mmult_fu_2228_a_M_real4_address0;
    end else begin
        rxmat_M_real_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_4_ce0 = grp_kernel_mmult_fu_2228_a_M_real4_ce0;
    end else begin
        rxmat_M_real_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_4_ce1 = grp_kernel_mmult_fu_2228_a_M_real4_ce1;
    end else begin
        rxmat_M_real_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_4_we0 = 1'b1;
    end else begin
        rxmat_M_real_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_5_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_5_address0 = grp_kernel_mmult_fu_2228_a_M_real5_address0;
    end else begin
        rxmat_M_real_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_5_ce0 = grp_kernel_mmult_fu_2228_a_M_real5_ce0;
    end else begin
        rxmat_M_real_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_5_ce1 = grp_kernel_mmult_fu_2228_a_M_real5_ce1;
    end else begin
        rxmat_M_real_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_5_we0 = 1'b1;
    end else begin
        rxmat_M_real_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_6_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_6_address0 = grp_kernel_mmult_fu_2228_a_M_real6_address0;
    end else begin
        rxmat_M_real_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_6_ce0 = grp_kernel_mmult_fu_2228_a_M_real6_ce0;
    end else begin
        rxmat_M_real_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_6_ce1 = grp_kernel_mmult_fu_2228_a_M_real6_ce1;
    end else begin
        rxmat_M_real_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_6_we0 = 1'b1;
    end else begin
        rxmat_M_real_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_7_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_7_address0 = grp_kernel_mmult_fu_2228_a_M_real7_address0;
    end else begin
        rxmat_M_real_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_7_ce0 = grp_kernel_mmult_fu_2228_a_M_real7_ce0;
    end else begin
        rxmat_M_real_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_7_ce1 = grp_kernel_mmult_fu_2228_a_M_real7_ce1;
    end else begin
        rxmat_M_real_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_7_we0 = 1'b1;
    end else begin
        rxmat_M_real_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_8_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_8_address0 = grp_kernel_mmult_fu_2228_a_M_real8_address0;
    end else begin
        rxmat_M_real_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_8_ce0 = grp_kernel_mmult_fu_2228_a_M_real8_ce0;
    end else begin
        rxmat_M_real_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_8_ce1 = grp_kernel_mmult_fu_2228_a_M_real8_ce1;
    end else begin
        rxmat_M_real_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_8_we0 = 1'b1;
    end else begin
        rxmat_M_real_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_9_address0 = zext_ln78_fu_2584_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_9_address0 = grp_kernel_mmult_fu_2228_a_M_real9_address0;
    end else begin
        rxmat_M_real_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3))) begin
        rxmat_M_real_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_9_ce0 = grp_kernel_mmult_fu_2228_a_M_real9_ce0;
    end else begin
        rxmat_M_real_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_real_9_ce1 = grp_kernel_mmult_fu_2228_a_M_real9_ce1;
    end else begin
        rxmat_M_real_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (trunc_ln78_1_fu_2562_p4 == 6'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
        rxmat_M_real_9_we0 = 1'b1;
    end else begin
        rxmat_M_real_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_0_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_0_address0 = grp_kernel_mmult_fu_2228_b_M_imag_0_address0;
    end else begin
        xmat_M_imag_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_0_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_0_ce0;
    end else begin
        xmat_M_imag_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_0_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_0_ce1;
    end else begin
        xmat_M_imag_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_0_we0 = 1'b1;
    end else begin
        xmat_M_imag_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_10_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_10_address0 = grp_kernel_mmult_fu_2228_b_M_imag_10_address0;
    end else begin
        xmat_M_imag_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_10_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_10_ce0;
    end else begin
        xmat_M_imag_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_10_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_10_ce1;
    end else begin
        xmat_M_imag_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd10) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_10_we0 = 1'b1;
    end else begin
        xmat_M_imag_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_11_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_11_address0 = grp_kernel_mmult_fu_2228_b_M_imag_11_address0;
    end else begin
        xmat_M_imag_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_11_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_11_ce0;
    end else begin
        xmat_M_imag_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_11_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_11_ce1;
    end else begin
        xmat_M_imag_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd11) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_11_we0 = 1'b1;
    end else begin
        xmat_M_imag_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_12_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_12_address0 = grp_kernel_mmult_fu_2228_b_M_imag_12_address0;
    end else begin
        xmat_M_imag_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_12_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_12_ce0;
    end else begin
        xmat_M_imag_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_12_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_12_ce1;
    end else begin
        xmat_M_imag_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd12) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_12_we0 = 1'b1;
    end else begin
        xmat_M_imag_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_13_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_13_address0 = grp_kernel_mmult_fu_2228_b_M_imag_13_address0;
    end else begin
        xmat_M_imag_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_13_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_13_ce0;
    end else begin
        xmat_M_imag_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_13_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_13_ce1;
    end else begin
        xmat_M_imag_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd13) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_13_we0 = 1'b1;
    end else begin
        xmat_M_imag_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_14_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_14_address0 = grp_kernel_mmult_fu_2228_b_M_imag_14_address0;
    end else begin
        xmat_M_imag_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_14_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_14_ce0;
    end else begin
        xmat_M_imag_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_14_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_14_ce1;
    end else begin
        xmat_M_imag_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd14) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_14_we0 = 1'b1;
    end else begin
        xmat_M_imag_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_15_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_15_address0 = grp_kernel_mmult_fu_2228_b_M_imag_15_address0;
    end else begin
        xmat_M_imag_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_15_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_15_ce0;
    end else begin
        xmat_M_imag_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_15_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_15_ce1;
    end else begin
        xmat_M_imag_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd15) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_15_we0 = 1'b1;
    end else begin
        xmat_M_imag_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_16_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_16_address0 = grp_kernel_mmult_fu_2228_b_M_imag_16_address0;
    end else begin
        xmat_M_imag_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_16_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_16_ce0;
    end else begin
        xmat_M_imag_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_16_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_16_ce1;
    end else begin
        xmat_M_imag_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd16) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_16_we0 = 1'b1;
    end else begin
        xmat_M_imag_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_17_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_17_address0 = grp_kernel_mmult_fu_2228_b_M_imag_17_address0;
    end else begin
        xmat_M_imag_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_17_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_17_ce0;
    end else begin
        xmat_M_imag_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_17_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_17_ce1;
    end else begin
        xmat_M_imag_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd17) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_17_we0 = 1'b1;
    end else begin
        xmat_M_imag_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_18_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_18_address0 = grp_kernel_mmult_fu_2228_b_M_imag_18_address0;
    end else begin
        xmat_M_imag_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_18_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_18_ce0;
    end else begin
        xmat_M_imag_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_18_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_18_ce1;
    end else begin
        xmat_M_imag_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd18) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_18_we0 = 1'b1;
    end else begin
        xmat_M_imag_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_19_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_19_address0 = grp_kernel_mmult_fu_2228_b_M_imag_19_address0;
    end else begin
        xmat_M_imag_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_19_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_19_ce0;
    end else begin
        xmat_M_imag_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_19_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_19_ce1;
    end else begin
        xmat_M_imag_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd19) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_19_we0 = 1'b1;
    end else begin
        xmat_M_imag_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_1_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_1_address0 = grp_kernel_mmult_fu_2228_b_M_imag_1_address0;
    end else begin
        xmat_M_imag_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_1_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_1_ce0;
    end else begin
        xmat_M_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_1_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_1_ce1;
    end else begin
        xmat_M_imag_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_1_we0 = 1'b1;
    end else begin
        xmat_M_imag_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_20_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_20_address0 = grp_kernel_mmult_fu_2228_b_M_imag_20_address0;
    end else begin
        xmat_M_imag_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_20_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_20_ce0;
    end else begin
        xmat_M_imag_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_20_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_20_ce1;
    end else begin
        xmat_M_imag_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd20) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_20_we0 = 1'b1;
    end else begin
        xmat_M_imag_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_21_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_21_address0 = grp_kernel_mmult_fu_2228_b_M_imag_21_address0;
    end else begin
        xmat_M_imag_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_21_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_21_ce0;
    end else begin
        xmat_M_imag_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_21_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_21_ce1;
    end else begin
        xmat_M_imag_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd21) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_21_we0 = 1'b1;
    end else begin
        xmat_M_imag_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_22_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_22_address0 = grp_kernel_mmult_fu_2228_b_M_imag_22_address0;
    end else begin
        xmat_M_imag_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_22_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_22_ce0;
    end else begin
        xmat_M_imag_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_22_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_22_ce1;
    end else begin
        xmat_M_imag_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd22) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_22_we0 = 1'b1;
    end else begin
        xmat_M_imag_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_23_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_23_address0 = grp_kernel_mmult_fu_2228_b_M_imag_23_address0;
    end else begin
        xmat_M_imag_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_23_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_23_ce0;
    end else begin
        xmat_M_imag_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_23_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_23_ce1;
    end else begin
        xmat_M_imag_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd23) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_23_we0 = 1'b1;
    end else begin
        xmat_M_imag_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_24_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_24_address0 = grp_kernel_mmult_fu_2228_b_M_imag_24_address0;
    end else begin
        xmat_M_imag_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_24_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_24_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_24_ce0;
    end else begin
        xmat_M_imag_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_24_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_24_ce1;
    end else begin
        xmat_M_imag_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd24) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_24_we0 = 1'b1;
    end else begin
        xmat_M_imag_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_25_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_25_address0 = grp_kernel_mmult_fu_2228_b_M_imag_25_address0;
    end else begin
        xmat_M_imag_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_25_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_25_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_25_ce0;
    end else begin
        xmat_M_imag_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_25_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_25_ce1;
    end else begin
        xmat_M_imag_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd25) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_25_we0 = 1'b1;
    end else begin
        xmat_M_imag_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_26_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_26_address0 = grp_kernel_mmult_fu_2228_b_M_imag_26_address0;
    end else begin
        xmat_M_imag_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_26_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_26_ce0;
    end else begin
        xmat_M_imag_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_26_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_26_ce1;
    end else begin
        xmat_M_imag_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd26) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_26_we0 = 1'b1;
    end else begin
        xmat_M_imag_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_27_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_27_address0 = grp_kernel_mmult_fu_2228_b_M_imag_27_address0;
    end else begin
        xmat_M_imag_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_27_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_27_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_27_ce0;
    end else begin
        xmat_M_imag_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_27_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_27_ce1;
    end else begin
        xmat_M_imag_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd27) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_27_we0 = 1'b1;
    end else begin
        xmat_M_imag_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_28_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_28_address0 = grp_kernel_mmult_fu_2228_b_M_imag_28_address0;
    end else begin
        xmat_M_imag_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_28_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_28_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_28_ce0;
    end else begin
        xmat_M_imag_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_28_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_28_ce1;
    end else begin
        xmat_M_imag_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd28) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_28_we0 = 1'b1;
    end else begin
        xmat_M_imag_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_29_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_29_address0 = grp_kernel_mmult_fu_2228_b_M_imag_29_address0;
    end else begin
        xmat_M_imag_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_29_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_29_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_29_ce0;
    end else begin
        xmat_M_imag_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_29_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_29_ce1;
    end else begin
        xmat_M_imag_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd29) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_29_we0 = 1'b1;
    end else begin
        xmat_M_imag_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_2_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_2_address0 = grp_kernel_mmult_fu_2228_b_M_imag_2_address0;
    end else begin
        xmat_M_imag_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_2_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_2_ce0;
    end else begin
        xmat_M_imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_2_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_2_ce1;
    end else begin
        xmat_M_imag_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd2) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_2_we0 = 1'b1;
    end else begin
        xmat_M_imag_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_30_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_30_address0 = grp_kernel_mmult_fu_2228_b_M_imag_30_address0;
    end else begin
        xmat_M_imag_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_30_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_30_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_30_ce0;
    end else begin
        xmat_M_imag_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_30_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_30_ce1;
    end else begin
        xmat_M_imag_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd30) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_30_we0 = 1'b1;
    end else begin
        xmat_M_imag_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_31_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_31_address0 = grp_kernel_mmult_fu_2228_b_M_imag_31_address0;
    end else begin
        xmat_M_imag_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_31_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_31_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_31_ce0;
    end else begin
        xmat_M_imag_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_31_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_31_ce1;
    end else begin
        xmat_M_imag_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln90_1_fu_2916_p4 == 6'd0) & ~(trunc_ln90_1_fu_2916_p4 == 6'd1) & ~(trunc_ln90_1_fu_2916_p4 == 6'd2) & ~(trunc_ln90_1_fu_2916_p4 == 6'd3) & ~(trunc_ln90_1_fu_2916_p4 == 6'd4) & ~(trunc_ln90_1_fu_2916_p4 == 6'd5) & ~(trunc_ln90_1_fu_2916_p4 == 6'd6) & ~(trunc_ln90_1_fu_2916_p4 == 6'd7) & ~(trunc_ln90_1_fu_2916_p4 == 6'd8) & ~(trunc_ln90_1_fu_2916_p4 == 6'd9) & ~(trunc_ln90_1_fu_2916_p4 == 6'd10) & ~(trunc_ln90_1_fu_2916_p4 == 6'd11) & ~(trunc_ln90_1_fu_2916_p4 == 6'd12) & ~(trunc_ln90_1_fu_2916_p4 == 6'd13) & ~(trunc_ln90_1_fu_2916_p4 == 6'd14) & ~(trunc_ln90_1_fu_2916_p4 == 6'd15) & ~(trunc_ln90_1_fu_2916_p4 == 6'd16) & ~(trunc_ln90_1_fu_2916_p4 == 6'd17) & ~(trunc_ln90_1_fu_2916_p4 == 6'd18) & ~(trunc_ln90_1_fu_2916_p4 == 6'd19) & ~(trunc_ln90_1_fu_2916_p4 == 6'd20) & ~(trunc_ln90_1_fu_2916_p4 == 6'd21) & ~(trunc_ln90_1_fu_2916_p4 == 6'd22) & ~(trunc_ln90_1_fu_2916_p4 == 6'd23) & ~(trunc_ln90_1_fu_2916_p4 == 6'd24) & ~(trunc_ln90_1_fu_2916_p4 == 6'd25) & ~(trunc_ln90_1_fu_2916_p4 == 6'd26) & ~(trunc_ln90_1_fu_2916_p4 == 6'd27) & ~(trunc_ln90_1_fu_2916_p4 == 6'd28) & ~(trunc_ln90_1_fu_2916_p4 == 6'd29) & ~(trunc_ln90_1_fu_2916_p4 == 6'd30) & ~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_31_we0 = 1'b1;
    end else begin
        xmat_M_imag_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_3_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_3_address0 = grp_kernel_mmult_fu_2228_b_M_imag_3_address0;
    end else begin
        xmat_M_imag_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_3_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_3_ce0;
    end else begin
        xmat_M_imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_3_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_3_ce1;
    end else begin
        xmat_M_imag_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_3_we0 = 1'b1;
    end else begin
        xmat_M_imag_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_4_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_4_address0 = grp_kernel_mmult_fu_2228_b_M_imag_4_address0;
    end else begin
        xmat_M_imag_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_4_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_4_ce0;
    end else begin
        xmat_M_imag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_4_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_4_ce1;
    end else begin
        xmat_M_imag_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd4) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_4_we0 = 1'b1;
    end else begin
        xmat_M_imag_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_5_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_5_address0 = grp_kernel_mmult_fu_2228_b_M_imag_5_address0;
    end else begin
        xmat_M_imag_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_5_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_5_ce0;
    end else begin
        xmat_M_imag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_5_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_5_ce1;
    end else begin
        xmat_M_imag_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd5) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_5_we0 = 1'b1;
    end else begin
        xmat_M_imag_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_6_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_6_address0 = grp_kernel_mmult_fu_2228_b_M_imag_6_address0;
    end else begin
        xmat_M_imag_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_6_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_6_ce0;
    end else begin
        xmat_M_imag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_6_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_6_ce1;
    end else begin
        xmat_M_imag_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd6) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_6_we0 = 1'b1;
    end else begin
        xmat_M_imag_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_7_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_7_address0 = grp_kernel_mmult_fu_2228_b_M_imag_7_address0;
    end else begin
        xmat_M_imag_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_7_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_7_ce0;
    end else begin
        xmat_M_imag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_7_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_7_ce1;
    end else begin
        xmat_M_imag_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd7) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_7_we0 = 1'b1;
    end else begin
        xmat_M_imag_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_8_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_8_address0 = grp_kernel_mmult_fu_2228_b_M_imag_8_address0;
    end else begin
        xmat_M_imag_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_8_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_8_ce0;
    end else begin
        xmat_M_imag_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_8_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_8_ce1;
    end else begin
        xmat_M_imag_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd8) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_8_we0 = 1'b1;
    end else begin
        xmat_M_imag_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_imag_9_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_9_address0 = grp_kernel_mmult_fu_2228_b_M_imag_9_address0;
    end else begin
        xmat_M_imag_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_imag_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_9_ce0 = grp_kernel_mmult_fu_2228_b_M_imag_9_ce0;
    end else begin
        xmat_M_imag_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_imag_9_ce1 = grp_kernel_mmult_fu_2228_b_M_imag_9_ce1;
    end else begin
        xmat_M_imag_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd9) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_imag_9_we0 = 1'b1;
    end else begin
        xmat_M_imag_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_0_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_0_address0 = grp_kernel_mmult_fu_2228_b_M_real_0_address0;
    end else begin
        xmat_M_real_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_0_ce0 = grp_kernel_mmult_fu_2228_b_M_real_0_ce0;
    end else begin
        xmat_M_real_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_0_ce1 = grp_kernel_mmult_fu_2228_b_M_real_0_ce1;
    end else begin
        xmat_M_real_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_0_we0 = 1'b1;
    end else begin
        xmat_M_real_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_10_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_10_address0 = grp_kernel_mmult_fu_2228_b_M_real_10_address0;
    end else begin
        xmat_M_real_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_10_ce0 = grp_kernel_mmult_fu_2228_b_M_real_10_ce0;
    end else begin
        xmat_M_real_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_10_ce1 = grp_kernel_mmult_fu_2228_b_M_real_10_ce1;
    end else begin
        xmat_M_real_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd10) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_10_we0 = 1'b1;
    end else begin
        xmat_M_real_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_11_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_11_address0 = grp_kernel_mmult_fu_2228_b_M_real_11_address0;
    end else begin
        xmat_M_real_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_11_ce0 = grp_kernel_mmult_fu_2228_b_M_real_11_ce0;
    end else begin
        xmat_M_real_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_11_ce1 = grp_kernel_mmult_fu_2228_b_M_real_11_ce1;
    end else begin
        xmat_M_real_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd11) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_11_we0 = 1'b1;
    end else begin
        xmat_M_real_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_12_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_12_address0 = grp_kernel_mmult_fu_2228_b_M_real_12_address0;
    end else begin
        xmat_M_real_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_12_ce0 = grp_kernel_mmult_fu_2228_b_M_real_12_ce0;
    end else begin
        xmat_M_real_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_12_ce1 = grp_kernel_mmult_fu_2228_b_M_real_12_ce1;
    end else begin
        xmat_M_real_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd12) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_12_we0 = 1'b1;
    end else begin
        xmat_M_real_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_13_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_13_address0 = grp_kernel_mmult_fu_2228_b_M_real_13_address0;
    end else begin
        xmat_M_real_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_13_ce0 = grp_kernel_mmult_fu_2228_b_M_real_13_ce0;
    end else begin
        xmat_M_real_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_13_ce1 = grp_kernel_mmult_fu_2228_b_M_real_13_ce1;
    end else begin
        xmat_M_real_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd13) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_13_we0 = 1'b1;
    end else begin
        xmat_M_real_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_14_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_14_address0 = grp_kernel_mmult_fu_2228_b_M_real_14_address0;
    end else begin
        xmat_M_real_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_14_ce0 = grp_kernel_mmult_fu_2228_b_M_real_14_ce0;
    end else begin
        xmat_M_real_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_14_ce1 = grp_kernel_mmult_fu_2228_b_M_real_14_ce1;
    end else begin
        xmat_M_real_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd14) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_14_we0 = 1'b1;
    end else begin
        xmat_M_real_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_15_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_15_address0 = grp_kernel_mmult_fu_2228_b_M_real_15_address0;
    end else begin
        xmat_M_real_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_15_ce0 = grp_kernel_mmult_fu_2228_b_M_real_15_ce0;
    end else begin
        xmat_M_real_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_15_ce1 = grp_kernel_mmult_fu_2228_b_M_real_15_ce1;
    end else begin
        xmat_M_real_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd15) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_15_we0 = 1'b1;
    end else begin
        xmat_M_real_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_16_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_16_address0 = grp_kernel_mmult_fu_2228_b_M_real_16_address0;
    end else begin
        xmat_M_real_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_16_ce0 = grp_kernel_mmult_fu_2228_b_M_real_16_ce0;
    end else begin
        xmat_M_real_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_16_ce1 = grp_kernel_mmult_fu_2228_b_M_real_16_ce1;
    end else begin
        xmat_M_real_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd16) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_16_we0 = 1'b1;
    end else begin
        xmat_M_real_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_17_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_17_address0 = grp_kernel_mmult_fu_2228_b_M_real_17_address0;
    end else begin
        xmat_M_real_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_17_ce0 = grp_kernel_mmult_fu_2228_b_M_real_17_ce0;
    end else begin
        xmat_M_real_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_17_ce1 = grp_kernel_mmult_fu_2228_b_M_real_17_ce1;
    end else begin
        xmat_M_real_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd17) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_17_we0 = 1'b1;
    end else begin
        xmat_M_real_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_18_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_18_address0 = grp_kernel_mmult_fu_2228_b_M_real_18_address0;
    end else begin
        xmat_M_real_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_18_ce0 = grp_kernel_mmult_fu_2228_b_M_real_18_ce0;
    end else begin
        xmat_M_real_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_18_ce1 = grp_kernel_mmult_fu_2228_b_M_real_18_ce1;
    end else begin
        xmat_M_real_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd18) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_18_we0 = 1'b1;
    end else begin
        xmat_M_real_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_19_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_19_address0 = grp_kernel_mmult_fu_2228_b_M_real_19_address0;
    end else begin
        xmat_M_real_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_19_ce0 = grp_kernel_mmult_fu_2228_b_M_real_19_ce0;
    end else begin
        xmat_M_real_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_19_ce1 = grp_kernel_mmult_fu_2228_b_M_real_19_ce1;
    end else begin
        xmat_M_real_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd19) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_19_we0 = 1'b1;
    end else begin
        xmat_M_real_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_1_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_1_address0 = grp_kernel_mmult_fu_2228_b_M_real_1_address0;
    end else begin
        xmat_M_real_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_1_ce0 = grp_kernel_mmult_fu_2228_b_M_real_1_ce0;
    end else begin
        xmat_M_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_1_ce1 = grp_kernel_mmult_fu_2228_b_M_real_1_ce1;
    end else begin
        xmat_M_real_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_1_we0 = 1'b1;
    end else begin
        xmat_M_real_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_20_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_20_address0 = grp_kernel_mmult_fu_2228_b_M_real_20_address0;
    end else begin
        xmat_M_real_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_20_ce0 = grp_kernel_mmult_fu_2228_b_M_real_20_ce0;
    end else begin
        xmat_M_real_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_20_ce1 = grp_kernel_mmult_fu_2228_b_M_real_20_ce1;
    end else begin
        xmat_M_real_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd20) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_20_we0 = 1'b1;
    end else begin
        xmat_M_real_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_21_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_21_address0 = grp_kernel_mmult_fu_2228_b_M_real_21_address0;
    end else begin
        xmat_M_real_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_21_ce0 = grp_kernel_mmult_fu_2228_b_M_real_21_ce0;
    end else begin
        xmat_M_real_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_21_ce1 = grp_kernel_mmult_fu_2228_b_M_real_21_ce1;
    end else begin
        xmat_M_real_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd21) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_21_we0 = 1'b1;
    end else begin
        xmat_M_real_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_22_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_22_address0 = grp_kernel_mmult_fu_2228_b_M_real_22_address0;
    end else begin
        xmat_M_real_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_22_ce0 = grp_kernel_mmult_fu_2228_b_M_real_22_ce0;
    end else begin
        xmat_M_real_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_22_ce1 = grp_kernel_mmult_fu_2228_b_M_real_22_ce1;
    end else begin
        xmat_M_real_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd22) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_22_we0 = 1'b1;
    end else begin
        xmat_M_real_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_23_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_23_address0 = grp_kernel_mmult_fu_2228_b_M_real_23_address0;
    end else begin
        xmat_M_real_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_23_ce0 = grp_kernel_mmult_fu_2228_b_M_real_23_ce0;
    end else begin
        xmat_M_real_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_23_ce1 = grp_kernel_mmult_fu_2228_b_M_real_23_ce1;
    end else begin
        xmat_M_real_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd23) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_23_we0 = 1'b1;
    end else begin
        xmat_M_real_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_24_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_24_address0 = grp_kernel_mmult_fu_2228_b_M_real_24_address0;
    end else begin
        xmat_M_real_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_24_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_24_ce0 = grp_kernel_mmult_fu_2228_b_M_real_24_ce0;
    end else begin
        xmat_M_real_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_24_ce1 = grp_kernel_mmult_fu_2228_b_M_real_24_ce1;
    end else begin
        xmat_M_real_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd24) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_24_we0 = 1'b1;
    end else begin
        xmat_M_real_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_25_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_25_address0 = grp_kernel_mmult_fu_2228_b_M_real_25_address0;
    end else begin
        xmat_M_real_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_25_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_25_ce0 = grp_kernel_mmult_fu_2228_b_M_real_25_ce0;
    end else begin
        xmat_M_real_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_25_ce1 = grp_kernel_mmult_fu_2228_b_M_real_25_ce1;
    end else begin
        xmat_M_real_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd25) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_25_we0 = 1'b1;
    end else begin
        xmat_M_real_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_26_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_26_address0 = grp_kernel_mmult_fu_2228_b_M_real_26_address0;
    end else begin
        xmat_M_real_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_26_ce0 = grp_kernel_mmult_fu_2228_b_M_real_26_ce0;
    end else begin
        xmat_M_real_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_26_ce1 = grp_kernel_mmult_fu_2228_b_M_real_26_ce1;
    end else begin
        xmat_M_real_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd26) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_26_we0 = 1'b1;
    end else begin
        xmat_M_real_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_27_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_27_address0 = grp_kernel_mmult_fu_2228_b_M_real_27_address0;
    end else begin
        xmat_M_real_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_27_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_27_ce0 = grp_kernel_mmult_fu_2228_b_M_real_27_ce0;
    end else begin
        xmat_M_real_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_27_ce1 = grp_kernel_mmult_fu_2228_b_M_real_27_ce1;
    end else begin
        xmat_M_real_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd27) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_27_we0 = 1'b1;
    end else begin
        xmat_M_real_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_28_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_28_address0 = grp_kernel_mmult_fu_2228_b_M_real_28_address0;
    end else begin
        xmat_M_real_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_28_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_28_ce0 = grp_kernel_mmult_fu_2228_b_M_real_28_ce0;
    end else begin
        xmat_M_real_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_28_ce1 = grp_kernel_mmult_fu_2228_b_M_real_28_ce1;
    end else begin
        xmat_M_real_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd28) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_28_we0 = 1'b1;
    end else begin
        xmat_M_real_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_29_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_29_address0 = grp_kernel_mmult_fu_2228_b_M_real_29_address0;
    end else begin
        xmat_M_real_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_29_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_29_ce0 = grp_kernel_mmult_fu_2228_b_M_real_29_ce0;
    end else begin
        xmat_M_real_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_29_ce1 = grp_kernel_mmult_fu_2228_b_M_real_29_ce1;
    end else begin
        xmat_M_real_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd29) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_29_we0 = 1'b1;
    end else begin
        xmat_M_real_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_2_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_2_address0 = grp_kernel_mmult_fu_2228_b_M_real_2_address0;
    end else begin
        xmat_M_real_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_2_ce0 = grp_kernel_mmult_fu_2228_b_M_real_2_ce0;
    end else begin
        xmat_M_real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_2_ce1 = grp_kernel_mmult_fu_2228_b_M_real_2_ce1;
    end else begin
        xmat_M_real_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd2) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_2_we0 = 1'b1;
    end else begin
        xmat_M_real_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_30_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_30_address0 = grp_kernel_mmult_fu_2228_b_M_real_30_address0;
    end else begin
        xmat_M_real_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_30_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_30_ce0 = grp_kernel_mmult_fu_2228_b_M_real_30_ce0;
    end else begin
        xmat_M_real_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_30_ce1 = grp_kernel_mmult_fu_2228_b_M_real_30_ce1;
    end else begin
        xmat_M_real_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd30) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_30_we0 = 1'b1;
    end else begin
        xmat_M_real_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_31_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_31_address0 = grp_kernel_mmult_fu_2228_b_M_real_31_address0;
    end else begin
        xmat_M_real_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_31_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_31_ce0 = grp_kernel_mmult_fu_2228_b_M_real_31_ce0;
    end else begin
        xmat_M_real_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_31_ce1 = grp_kernel_mmult_fu_2228_b_M_real_31_ce1;
    end else begin
        xmat_M_real_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln90_1_fu_2916_p4 == 6'd0) & ~(trunc_ln90_1_fu_2916_p4 == 6'd1) & ~(trunc_ln90_1_fu_2916_p4 == 6'd2) & ~(trunc_ln90_1_fu_2916_p4 == 6'd3) & ~(trunc_ln90_1_fu_2916_p4 == 6'd4) & ~(trunc_ln90_1_fu_2916_p4 == 6'd5) & ~(trunc_ln90_1_fu_2916_p4 == 6'd6) & ~(trunc_ln90_1_fu_2916_p4 == 6'd7) & ~(trunc_ln90_1_fu_2916_p4 == 6'd8) & ~(trunc_ln90_1_fu_2916_p4 == 6'd9) & ~(trunc_ln90_1_fu_2916_p4 == 6'd10) & ~(trunc_ln90_1_fu_2916_p4 == 6'd11) & ~(trunc_ln90_1_fu_2916_p4 == 6'd12) & ~(trunc_ln90_1_fu_2916_p4 == 6'd13) & ~(trunc_ln90_1_fu_2916_p4 == 6'd14) & ~(trunc_ln90_1_fu_2916_p4 == 6'd15) & ~(trunc_ln90_1_fu_2916_p4 == 6'd16) & ~(trunc_ln90_1_fu_2916_p4 == 6'd17) & ~(trunc_ln90_1_fu_2916_p4 == 6'd18) & ~(trunc_ln90_1_fu_2916_p4 == 6'd19) & ~(trunc_ln90_1_fu_2916_p4 == 6'd20) & ~(trunc_ln90_1_fu_2916_p4 == 6'd21) & ~(trunc_ln90_1_fu_2916_p4 == 6'd22) & ~(trunc_ln90_1_fu_2916_p4 == 6'd23) & ~(trunc_ln90_1_fu_2916_p4 == 6'd24) & ~(trunc_ln90_1_fu_2916_p4 == 6'd25) & ~(trunc_ln90_1_fu_2916_p4 == 6'd26) & ~(trunc_ln90_1_fu_2916_p4 == 6'd27) & ~(trunc_ln90_1_fu_2916_p4 == 6'd28) & ~(trunc_ln90_1_fu_2916_p4 == 6'd29) & ~(trunc_ln90_1_fu_2916_p4 == 6'd30) & ~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_31_we0 = 1'b1;
    end else begin
        xmat_M_real_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_3_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_3_address0 = grp_kernel_mmult_fu_2228_b_M_real_3_address0;
    end else begin
        xmat_M_real_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_3_ce0 = grp_kernel_mmult_fu_2228_b_M_real_3_ce0;
    end else begin
        xmat_M_real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_3_ce1 = grp_kernel_mmult_fu_2228_b_M_real_3_ce1;
    end else begin
        xmat_M_real_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_3_we0 = 1'b1;
    end else begin
        xmat_M_real_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_4_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_4_address0 = grp_kernel_mmult_fu_2228_b_M_real_4_address0;
    end else begin
        xmat_M_real_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_4_ce0 = grp_kernel_mmult_fu_2228_b_M_real_4_ce0;
    end else begin
        xmat_M_real_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_4_ce1 = grp_kernel_mmult_fu_2228_b_M_real_4_ce1;
    end else begin
        xmat_M_real_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd4) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_4_we0 = 1'b1;
    end else begin
        xmat_M_real_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_5_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_5_address0 = grp_kernel_mmult_fu_2228_b_M_real_5_address0;
    end else begin
        xmat_M_real_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_5_ce0 = grp_kernel_mmult_fu_2228_b_M_real_5_ce0;
    end else begin
        xmat_M_real_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_5_ce1 = grp_kernel_mmult_fu_2228_b_M_real_5_ce1;
    end else begin
        xmat_M_real_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd5) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_5_we0 = 1'b1;
    end else begin
        xmat_M_real_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_6_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_6_address0 = grp_kernel_mmult_fu_2228_b_M_real_6_address0;
    end else begin
        xmat_M_real_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_6_ce0 = grp_kernel_mmult_fu_2228_b_M_real_6_ce0;
    end else begin
        xmat_M_real_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_6_ce1 = grp_kernel_mmult_fu_2228_b_M_real_6_ce1;
    end else begin
        xmat_M_real_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd6) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_6_we0 = 1'b1;
    end else begin
        xmat_M_real_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_7_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_7_address0 = grp_kernel_mmult_fu_2228_b_M_real_7_address0;
    end else begin
        xmat_M_real_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_7_ce0 = grp_kernel_mmult_fu_2228_b_M_real_7_ce0;
    end else begin
        xmat_M_real_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_7_ce1 = grp_kernel_mmult_fu_2228_b_M_real_7_ce1;
    end else begin
        xmat_M_real_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd7) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_7_we0 = 1'b1;
    end else begin
        xmat_M_real_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_8_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_8_address0 = grp_kernel_mmult_fu_2228_b_M_real_8_address0;
    end else begin
        xmat_M_real_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_8_ce0 = grp_kernel_mmult_fu_2228_b_M_real_8_ce0;
    end else begin
        xmat_M_real_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_8_ce1 = grp_kernel_mmult_fu_2228_b_M_real_8_ce1;
    end else begin
        xmat_M_real_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd8) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_8_we0 = 1'b1;
    end else begin
        xmat_M_real_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        xmat_M_real_9_address0 = zext_ln90_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_9_address0 = grp_kernel_mmult_fu_2228_b_M_real_9_address0;
    end else begin
        xmat_M_real_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6))) begin
        xmat_M_real_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_9_ce0 = grp_kernel_mmult_fu_2228_b_M_real_9_ce0;
    end else begin
        xmat_M_real_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        xmat_M_real_9_ce1 = grp_kernel_mmult_fu_2228_b_M_real_9_ce1;
    end else begin
        xmat_M_real_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (trunc_ln90_1_fu_2916_p4 == 6'd9) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
        xmat_M_real_9_we0 = 1'b1;
    end else begin
        xmat_M_real_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln74_fu_2534_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln75_fu_2546_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln86_fu_2724_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln87_fu_2900_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_kernel_mmult_fu_2228_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io) & (icmp_ln100_fu_3407_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == ap_block_state9_io) & (icmp_ln100_fu_3407_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln90_fu_2942_p2 = (zext_ln90_fu_2938_p1 + zext_ln87_reg_3522);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state3 = ((in_stream_TVALID == 1'b0) & (icmp_ln75_fu_2546_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state6 = ((in_stream_TVALID == 1'b0) & (icmp_ln87_fu_2900_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state9_io = ((out_stream_TREADY == 1'b0) & (icmp_ln100_fu_3407_p2 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln102_fu_3449_p1 = tmp_4_fu_3427_p18;

assign bitcast_ln105_fu_3475_p1 = tmp_5_fu_3453_p18;

assign bitcast_ln78_fu_2652_p1 = trunc_ln681_fu_2558_p1;

assign bitcast_ln81_fu_2688_p1 = grp_fu_2524_p4;

assign bitcast_ln90_fu_3015_p1 = trunc_ln681_1_fu_2912_p1;

assign bitcast_ln93_fu_3051_p1 = grp_fu_2524_p4;

assign grp_fu_2524_p4 = {{in_stream_TDATA[63:32]}};

assign grp_kernel_mmult_fu_2228_ap_start = grp_kernel_mmult_fu_2228_ap_start_reg;

assign i_1_fu_3413_p2 = (i12_0_reg_2217 + 5'd1);

assign i_2_fu_2730_p2 = (i9_0_reg_2195 + 5'd1);

assign i_fu_2540_p2 = (i_0_reg_2172 + 5'd1);

assign icmp_ln100_fu_3407_p2 = ((i12_0_reg_2217 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_2534_p2 = ((i_0_reg_2172 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_2546_p2 = ((j_0_reg_2184 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_2724_p2 = ((i9_0_reg_2195 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_2900_p2 = ((j10_0_reg_2206 == 7'd64) ? 1'b1 : 1'b0);

assign j_1_fu_2906_p2 = (j10_0_reg_2206 + 7'd1);

assign j_fu_2552_p2 = (j_0_reg_2184 + 7'd1);

assign out_stream_TDATA = {{bitcast_ln102_fu_3449_p1}, {bitcast_ln105_fu_3475_p1}};

assign out_stream_TKEEP = 8'd255;

assign out_stream_TLAST = ((i12_0_reg_2217 == 5'd15) ? 1'b1 : 1'b0);

assign out_stream_TSTRB = 8'd255;

assign tmp_6_fu_2576_p3 = {{i_0_reg_2172}, {trunc_ln78_fu_2572_p1}};

assign tmp_8_fu_2930_p3 = {{trunc_ln90_fu_2926_p1}, {4'd0}};

assign trunc_ln102_fu_3419_p1 = i12_0_reg_2217[3:0];

assign trunc_ln681_1_fu_2912_p1 = in_stream_TDATA[31:0];

assign trunc_ln681_fu_2558_p1 = in_stream_TDATA[31:0];

assign trunc_ln78_1_fu_2562_p4 = {{j_0_reg_2184[6:1]}};

assign trunc_ln78_fu_2572_p1 = j_0_reg_2184[0:0];

assign trunc_ln90_1_fu_2916_p4 = {{j10_0_reg_2206[6:1]}};

assign trunc_ln90_fu_2926_p1 = j10_0_reg_2206[0:0];

assign zext_ln102_fu_3423_p1 = trunc_ln102_fu_3419_p1;

assign zext_ln78_fu_2584_p1 = tmp_6_fu_2576_p3;

assign zext_ln87_fu_2736_p1 = i9_0_reg_2195;

assign zext_ln90_1_fu_2947_p1 = add_ln90_fu_2942_p2;

assign zext_ln90_fu_2938_p1 = tmp_8_fu_2930_p3;

always @ (posedge ap_clk) begin
    zext_ln87_reg_3522[5] <= 1'b0;
end

endmodule //dmatmult
