TimeQuest Timing Analyzer report for simple_ipod_solution
Tue Feb 28 18:13:14 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'CLOCK_50'
 13. Setup: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]'
 14. Setup: 'CLK_25'
 15. Setup: 'addr_fsm:ADDR_FSM|state[1]'
 16. Setup: 'Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg'
 17. Setup: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]'
 18. Setup: 'Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg'
 19. Setup: 'Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg'
 20. Setup: 'audio_controller:audio_control|audio_clock:u4|LRCK_1X'
 21. Setup: 'doublesync:ps2c_doublsync|reg2'
 22. Setup: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]'
 23. Setup: 'audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK'
 24. Setup: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]'
 25. Setup: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]'
 26. Setup: 'audio_controller:audio_control|audio_clock:u4|oAUD_BCK'
 27. Hold: 'CLK_25'
 28. Hold: 'CLOCK_50'
 29. Hold: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]'
 30. Hold: 'audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK'
 31. Hold: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]'
 32. Hold: 'audio_controller:audio_control|audio_clock:u4|oAUD_BCK'
 33. Hold: 'doublesync:ps2c_doublsync|reg2'
 34. Hold: 'Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg'
 35. Hold: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]'
 36. Hold: 'Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg'
 37. Hold: 'addr_fsm:ADDR_FSM|state[1]'
 38. Hold: 'audio_controller:audio_control|audio_clock:u4|LRCK_1X'
 39. Hold: 'Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg'
 40. Hold: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]'
 41. Hold: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]'
 42. Recovery: 'speed_up_event_trigger'
 43. Recovery: 'Kbd_ctrl:Kbd_Controller|data_ready'
 44. Recovery: 'doublesync:ps2c_doublsync|reg2'
 45. Recovery: 'speed_down_event_trigger'
 46. Recovery: 'CLOCK_50'
 47. Recovery: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]'
 48. Recovery: 'audio_controller:audio_control|audio_clock:u4|oAUD_BCK'
 49. Recovery: 'doublesync:key2_doublsync|reg2'
 50. Recovery: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]'
 51. Recovery: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]'
 52. Removal: 'CLOCK_50'
 53. Removal: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]'
 54. Removal: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]'
 55. Removal: 'doublesync:key2_doublsync|reg2'
 56. Removal: 'audio_controller:audio_control|audio_clock:u4|oAUD_BCK'
 57. Removal: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]'
 58. Removal: 'doublesync:ps2c_doublsync|reg2'
 59. Removal: 'speed_down_event_trigger'
 60. Removal: 'Kbd_ctrl:Kbd_Controller|data_ready'
 61. Removal: 'speed_up_event_trigger'
 62. Minimum Pulse Width: 'CLOCK_50'
 63. Minimum Pulse Width: 'CLK_25'
 64. Minimum Pulse Width: 'FSM_Read:comb_50|state[0]'
 65. Minimum Pulse Width: 'Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg'
 66. Minimum Pulse Width: 'Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg'
 67. Minimum Pulse Width: 'Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg'
 68. Minimum Pulse Width: 'Kbd_ctrl:Kbd_Controller|data_ready'
 69. Minimum Pulse Width: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]'
 70. Minimum Pulse Width: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]'
 71. Minimum Pulse Width: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]'
 72. Minimum Pulse Width: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]'
 73. Minimum Pulse Width: 'addr_fsm:ADDR_FSM|state[1]'
 74. Minimum Pulse Width: 'audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK'
 75. Minimum Pulse Width: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]'
 76. Minimum Pulse Width: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]'
 77. Minimum Pulse Width: 'audio_controller:audio_control|audio_clock:u4|LRCK_1X'
 78. Minimum Pulse Width: 'audio_controller:audio_control|audio_clock:u4|oAUD_BCK'
 79. Minimum Pulse Width: 'doublesync:key2_doublsync|reg2'
 80. Minimum Pulse Width: 'doublesync:ps2c_doublsync|reg2'
 81. Minimum Pulse Width: 'speed_down_event_trigger'
 82. Minimum Pulse Width: 'speed_up_event_trigger'
 83. Setup Times
 84. Hold Times
 85. Clock to Output Times
 86. Minimum Clock to Output Times
 87. Output Enable Times
 88. Minimum Output Enable Times
 89. Output Disable Times
 90. Minimum Output Disable Times
 91. Setup Transfers
 92. Hold Transfers
 93. Recovery Transfers
 94. Removal Transfers
 95. Report TCCS
 96. Report RSKM
 97. Unconstrained Paths
 98. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; simple_ipod_solution                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Slow Model                                                        ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; SDC File List                                              ;
+------------------------+--------+--------------------------+
; SDC File Path          ; Status ; Read at                  ;
+------------------------+--------+--------------------------+
; timing_constraints.sdc ; OK     ; Tue Feb 28 18:13:11 2017 ;
+------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { addr_fsm:ADDR_FSM|state[1] }                                                                                                                                ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|audio_clock:u4|LRCK_1X }                                                                                                     ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|audio_clock:u4|oAUD_BCK }                                                                                                    ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK }                                                                                             ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] }             ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] } ;
; CLK_25                                                                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_25 }                                                                                                                                                    ;
; CLOCK_50                                                                                                                                                  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                                                                  ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { doublesync:key2_doublsync|reg2 }                                                                                                                            ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { doublesync:ps2c_doublsync|reg2 }                                                                                                                            ;
; FSM_Read:comb_50|state[0]                                                                                                                                 ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FSM_Read:comb_50|state[0] }                                                                                                                                 ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg }                                                                                ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg }                                                                                 ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg }                                                                      ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Kbd_ctrl:Kbd_Controller|data_ready }                                                                                                                        ;
; speed_down_event_trigger                                                                                                                                  ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_down_event_trigger }                                                                                                                                  ;
; speed_up_event_trigger                                                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_up_event_trigger }                                                                                                                                    ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] }                                                                                                         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] }                                                                                                         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] }                                                                                                         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] }                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                                                                                      ;
+-------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                                                                ; Note                                                  ;
+-------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; 68.78 MHz   ; 68.78 MHz       ; CLK_25                                                                                                                                                    ;                                                       ;
; 91.61 MHz   ; 91.61 MHz       ; CLOCK_50                                                                                                                                                  ;                                                       ;
; 149.9 MHz   ; 149.9 MHz       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ;                                                       ;
; 175.13 MHz  ; 175.13 MHz      ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;                                                       ;
; 201.69 MHz  ; 201.69 MHz      ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;                                                       ;
; 300.3 MHz   ; 300.3 MHz       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ;                                                       ;
; 328.73 MHz  ; 328.73 MHz      ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;                                                       ;
; 348.43 MHz  ; 348.43 MHz      ; doublesync:ps2c_doublsync|reg2                                                                                                                            ;                                                       ;
; 619.96 MHz  ; 500.0 MHz       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; limit due to high minimum pulse width violation (tch) ;
; 926.78 MHz  ; 500.0 MHz       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; limit due to low minimum pulse width violation (tcl)  ;
; 1610.31 MHz ; 500.0 MHz       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; limit due to high minimum pulse width violation (tch) ;
+-------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 6.179  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 15.955 ; 0.000         ;
; CLK_25                                                                                                                                                    ; 16.144 ; 0.000         ;
; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 16.228 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 17.400 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 17.513 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 17.789 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 18.166 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 18.211 ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 18.278 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 18.770 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 34.290 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 37.493 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 38.387 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 38.921 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_25                                                                                                                                                    ; 0.391  ; 0.000         ;
; CLOCK_50                                                                                                                                                  ; 0.391  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 0.391  ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 0.391  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.391  ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0.391  ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0.391  ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 0.518  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 0.524  ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 0.531  ; 0.000         ;
; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 0.710  ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 0.745  ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 0.823  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 1.000  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 20.189 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; speed_up_event_trigger                                                                                                                                    ; 6.116  ; 0.000         ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 6.333  ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 6.496  ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 6.511  ; 0.000         ;
; CLOCK_50                                                                                                                                                  ; 6.966  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 14.154 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 16.491 ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 16.913 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 17.038 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 17.633 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 1.031  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1.705  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 2.476  ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 2.857  ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 3.279  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 5.616  ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 6.881  ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 13.259 ; 0.000         ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 13.437 ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 13.654 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 8.077  ; 0.000         ;
; CLK_25                                                                                                                                                    ; 19.000 ; 0.000         ;
; FSM_Read:comb_50|state[0]                                                                                                                                 ; 19.000 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 19.000 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 19.000 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 19.000 ; 0.000         ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 19.000 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 19.000 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 19.000 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 19.000 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 19.000 ; 0.000         ;
; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 19.000 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 19.000 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 19.000 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 19.000 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 19.000 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 19.000 ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 19.000 ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 19.000 ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 19.000 ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 19.000 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.179 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.843      ;
; 6.217 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.808      ;
; 6.232 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.062      ; 3.795      ;
; 6.245 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg9 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.048      ; 3.768      ;
; 6.255 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.767      ;
; 6.289 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.736      ;
; 6.291 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.062      ; 3.736      ;
; 6.303 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.719      ;
; 6.341 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.681      ;
; 6.342 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.048      ; 3.671      ;
; 6.351 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.051      ; 3.665      ;
; 6.355 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.062      ; 3.672      ;
; 6.378 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.647      ;
; 6.389 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.630      ;
; 6.404 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.056      ; 3.617      ;
; 6.412 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.607      ;
; 6.417 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg9 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.042      ; 3.590      ;
; 6.427 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.051      ; 3.589      ;
; 6.431 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.062      ; 3.596      ;
; 6.450 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.572      ;
; 6.461 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.558      ;
; 6.463 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.056      ; 3.558      ;
; 6.465 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.059      ; 3.559      ;
; 6.475 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.051      ; 3.541      ;
; 6.478 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg9 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.045      ; 3.532      ;
; 6.488 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.531      ;
; 6.504 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.521      ;
; 6.513 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.051      ; 3.503      ;
; 6.514 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.042      ; 3.493      ;
; 6.522 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.500      ;
; 6.524 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.059      ; 3.500      ;
; 6.525 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.494      ;
; 6.527 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.056      ; 3.494      ;
; 6.535 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.048      ; 3.478      ;
; 6.536 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.483      ;
; 6.543 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.062      ; 3.484      ;
; 6.550 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.469      ;
; 6.563 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.048      ; 3.450      ;
; 6.564 ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|sync_srl16_inferred[1]                                                         ; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -1.338     ; 2.134      ;
; 6.565 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.457      ;
; 6.570 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.449      ;
; 6.574 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.445      ;
; 6.575 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.045      ; 3.435      ;
; 6.582 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.440      ;
; 6.588 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.059      ; 3.436      ;
; 6.603 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.056      ; 3.418      ;
; 6.608 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.414      ;
; 6.611 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.408      ;
; 6.611 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.411      ;
; 6.613 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.412      ;
; 6.623 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.059      ; 3.401      ;
; 6.636 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg9 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.045      ; 3.374      ;
; 6.646 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.373      ;
; 6.662 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.062      ; 3.365      ;
; 6.664 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.059      ; 3.360      ;
; 6.671 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.354      ;
; 6.676 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.343      ;
; 6.676 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.343      ;
; 6.677 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.048      ; 3.336      ;
; 6.680 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.342      ;
; 6.682 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.059      ; 3.342      ;
; 6.685 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg7 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.048      ; 3.328      ;
; 6.685 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.337      ;
; 6.694 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.325      ;
; 6.697 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM3  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.328      ;
; 6.697 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.048      ; 3.316      ;
; 6.707 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.042      ; 3.300      ;
; 6.715 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.056      ; 3.306      ;
; 6.729 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.062      ; 3.298      ;
; 6.732 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.287      ;
; 6.733 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg8 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.045      ; 3.277      ;
; 6.735 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM3  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.063      ; 3.293      ;
; 6.735 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.042      ; 3.272      ;
; 6.737 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.285      ;
; 6.737 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.051      ; 3.279      ;
; 6.746 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.059      ; 3.278      ;
; 6.750 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.048      ; 3.263      ;
; 6.750 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM3  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.065      ; 3.280      ;
; 6.755 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.270      ;
; 6.758 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.051      ; 3.258      ;
; 6.763 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM3  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg9 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.051      ; 3.253      ;
; 6.768 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg6 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.045      ; 3.242      ;
; 6.769 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM23 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.253      ;
; 6.770 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.057      ; 3.252      ;
; 6.772 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.062      ; 3.255      ;
; 6.773 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM3  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.252      ;
; 6.776 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.059      ; 3.248      ;
; 6.777 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]_OTERM7  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.248      ;
; 6.783 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.048      ; 3.230      ;
; 6.785 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM11 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.234      ;
; 6.796 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.045      ; 3.214      ;
; 6.798 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM15 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.221      ;
; 6.807 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM3  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.063      ; 3.221      ;
; 6.808 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.217      ;
; 6.809 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM3  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.065      ; 3.221      ;
; 6.815 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]_OTERM7  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.063      ; 3.213      ;
; 6.818 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM1  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.201      ;
; 6.819 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[7]_OTERM31 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.054      ; 3.200      ;
; 6.820 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[4]_OTERM19 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.061      ; 3.206      ;
; 6.821 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM3  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.060      ; 3.204      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]'                                                                                                                                                    ;
+--------+------------------------------------+-----------------------------------+--------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------------+---------------------------------------------------+--------------+------------+------------+
; 15.955 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.567      ; 4.648      ;
; 15.964 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.578      ; 4.650      ;
; 16.031 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.568      ; 4.573      ;
; 16.181 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.560      ; 4.415      ;
; 16.267 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.570      ; 4.339      ;
; 16.377 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.568      ; 4.227      ;
; 16.481 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.579      ; 4.134      ;
; 16.589 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.568      ; 4.015      ;
; 16.693 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.570      ; 3.913      ;
; 16.836 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.563      ; 3.763      ;
; 16.861 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.568      ; 3.743      ;
; 16.897 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.564      ; 3.703      ;
; 16.931 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.570      ; 3.675      ;
; 16.943 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.572      ; 3.665      ;
; 16.967 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.560      ; 3.629      ;
; 16.987 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.570      ; 3.619      ;
; 17.015 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.571      ; 3.592      ;
; 17.022 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.576      ; 3.590      ;
; 17.046 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.571      ; 3.561      ;
; 17.069 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.560      ; 3.527      ;
; 17.137 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.563      ; 3.462      ;
; 17.161 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.571      ; 3.446      ;
; 17.165 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.567      ; 3.438      ;
; 17.176 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.586      ; 3.446      ;
; 17.186 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.564      ; 3.414      ;
; 17.194 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.563      ; 3.405      ;
; 17.204 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.577      ; 3.409      ;
; 17.210 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.571      ; 3.397      ;
; 17.218 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.570      ; 3.388      ;
; 17.249 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.560      ; 3.347      ;
; 17.293 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.579      ; 3.322      ;
; 17.356 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.564      ; 3.244      ;
; 17.372 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.560      ; 3.224      ;
; 17.425 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.563      ; 3.174      ;
; 17.485 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.580      ; 3.131      ;
; 17.569 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.578      ; 3.045      ;
; 17.571 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.560      ; 3.025      ;
; 17.706 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.576      ; 2.906      ;
; 17.725 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.571      ; 2.882      ;
; 17.728 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.571      ; 2.879      ;
; 17.757 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.571      ; 2.850      ;
; 17.807 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.579      ; 2.808      ;
; 17.807 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.563      ; 2.792      ;
; 17.819 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.563      ; 2.780      ;
; 17.821 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.587      ; 2.802      ;
; 18.261 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.571      ; 2.346      ;
; 18.517 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.578      ; 2.097      ;
; 18.855 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.561      ; 1.742      ;
; 18.885 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.565      ; 1.716      ;
; 18.887 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.561      ; 1.710      ;
; 18.967 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.564      ; 1.633      ;
; 19.007 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.564      ; 1.593      ;
; 19.200 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.579      ; 1.415      ;
; 19.331 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.572      ; 1.277      ;
; 19.356 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.572      ; 1.252      ;
; 19.581 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; 20.000       ; 0.571      ; 1.026      ;
+--------+------------------------------------+-----------------------------------+--------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK_25'                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                      ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; 16.144 ; FSM_Read:comb_50|state[1]                                                                                   ; picoblaze_template:picoblaze_template_inst|interrupt                                                         ; CLOCK_50                  ; CLK_25      ; 20.000       ; 0.080      ; 3.972      ;
; 18.255 ; FSM_Read:comb_50|state[0]                                                                                   ; picoblaze_template:picoblaze_template_inst|interrupt                                                         ; FSM_Read:comb_50|state[0] ; CLK_25      ; 20.000       ; 2.173      ; 4.204      ;
; 25.460 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.029     ; 14.547     ;
; 25.460 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][6] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.029     ; 14.547     ;
; 25.461 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][6] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.029     ; 14.546     ;
; 25.765 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.029     ; 14.242     ;
; 25.801 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.211     ;
; 25.801 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][6] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.211     ;
; 25.802 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][6] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.210     ;
; 25.848 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 14.173     ;
; 25.849 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][3] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 14.172     ;
; 25.852 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][3] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 14.169     ;
; 25.852 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][3] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 14.169     ;
; 25.852 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][3] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 14.169     ;
; 25.853 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][3] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 14.168     ;
; 25.853 ; picoblaze_template:picoblaze_template_inst|instruction[5]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.159     ;
; 25.853 ; picoblaze_template:picoblaze_template_inst|instruction[5]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][6] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.159     ;
; 25.854 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 14.167     ;
; 25.854 ; picoblaze_template:picoblaze_template_inst|instruction[5]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][6] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.158     ;
; 25.909 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.103     ;
; 25.909 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][2] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.103     ;
; 25.909 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.103     ;
; 25.910 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][2] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.102     ;
; 25.911 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.101     ;
; 25.911 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.101     ;
; 25.911 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.101     ;
; 25.915 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.097     ;
; 25.915 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][6] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.097     ;
; 25.916 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][6] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.096     ;
; 25.958 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 14.054     ;
; 25.969 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.020     ; 14.047     ;
; 25.969 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.020     ; 14.047     ;
; 25.969 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][6] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.020     ; 14.047     ;
; 25.972 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.020     ; 14.044     ;
; 25.973 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.020     ; 14.043     ;
; 25.974 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.020     ; 14.042     ;
; 26.036 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.034     ; 13.966     ;
; 26.037 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.034     ; 13.965     ;
; 26.041 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][1] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.034     ; 13.961     ;
; 26.041 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][1] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.034     ; 13.961     ;
; 26.043 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.035     ; 13.958     ;
; 26.044 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.035     ; 13.957     ;
; 26.046 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.035     ; 13.955     ;
; 26.047 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][7]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.040     ; 13.949     ;
; 26.047 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.035     ; 13.954     ;
; 26.103 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.918     ;
; 26.104 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.917     ;
; 26.104 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.917     ;
; 26.106 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.915     ;
; 26.106 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.906     ;
; 26.113 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.908     ;
; 26.114 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.907     ;
; 26.117 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.904     ;
; 26.118 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][3] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.903     ;
; 26.121 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][3] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.900     ;
; 26.121 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][3] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.900     ;
; 26.121 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][3] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.900     ;
; 26.122 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][3] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.899     ;
; 26.123 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.898     ;
; 26.157 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.023     ; 13.856     ;
; 26.158 ; picoblaze_template:picoblaze_template_inst|instruction[5]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.854     ;
; 26.167 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][2] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; 0.000      ; 13.869     ;
; 26.167 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][2] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][6] ; CLK_25                    ; CLK_25      ; 40.000       ; 0.000      ; 13.869     ;
; 26.168 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][2] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][6] ; CLK_25                    ; CLK_25      ; 40.000       ; 0.000      ; 13.868     ;
; 26.171 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.015     ; 13.850     ;
; 26.178 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.834     ;
; 26.178 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][2] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.834     ;
; 26.178 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.834     ;
; 26.179 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][2] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.833     ;
; 26.180 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.832     ;
; 26.180 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.832     ;
; 26.180 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.832     ;
; 26.182 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.013     ; 13.841     ;
; 26.183 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][6] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.013     ; 13.840     ;
; 26.220 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.792     ;
; 26.227 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.785     ;
; 26.233 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][2]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.024     ; 13.779     ;
; 26.266 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][1] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; 0.019      ; 13.789     ;
; 26.267 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][1] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][3] ; CLK_25                    ; CLK_25      ; 40.000       ; 0.019      ; 13.788     ;
; 26.270 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][1] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][3] ; CLK_25                    ; CLK_25      ; 40.000       ; 0.019      ; 13.785     ;
; 26.270 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][1] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][3] ; CLK_25                    ; CLK_25      ; 40.000       ; 0.019      ; 13.785     ;
; 26.270 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][1] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][3] ; CLK_25                    ; CLK_25      ; 40.000       ; 0.019      ; 13.785     ;
; 26.271 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][1] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][3] ; CLK_25                    ; CLK_25      ; 40.000       ; 0.019      ; 13.784     ;
; 26.272 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][1] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][3]  ; CLK_25                    ; CLK_25      ; 40.000       ; 0.019      ; 13.783     ;
; 26.276 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.039     ; 13.721     ;
; 26.277 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.039     ; 13.720     ;
; 26.281 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][1] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.039     ; 13.716     ;
; 26.281 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][1] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.039     ; 13.716     ;
; 26.282 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][7]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.040     ; 13.714     ;
; 26.283 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][7] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.040     ; 13.713     ;
; 26.283 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.040     ; 13.713     ;
; 26.284 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.040     ; 13.712     ;
; 26.285 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][7] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.040     ; 13.711     ;
; 26.286 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.040     ; 13.710     ;
; 26.287 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.040     ; 13.709     ;
; 26.302 ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][1] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.034     ; 13.700     ;
; 26.305 ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][7] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.039     ; 13.692     ;
; 26.305 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][2] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][6]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.001     ; 13.730     ;
; 26.305 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][2] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][6] ; CLK_25                    ; CLK_25      ; 40.000       ; -0.001     ; 13.730     ;
; 26.305 ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][1]  ; CLK_25                    ; CLK_25      ; 40.000       ; -0.034     ; 13.697     ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'addr_fsm:ADDR_FSM|state[1]'                                                                                                                                          ;
+--------+----------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 16.228 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[21] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.291     ; 3.517      ;
; 16.299 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[20] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.291     ; 3.446      ;
; 16.370 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[19] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.291     ; 3.375      ;
; 16.529 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[18] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.291     ; 3.216      ;
; 16.600 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[17] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.291     ; 3.145      ;
; 16.671 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[16] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.291     ; 3.074      ;
; 16.742 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[15] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.291     ; 3.003      ;
; 16.813 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[14] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.291     ; 2.932      ;
; 16.884 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[13] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.291     ; 2.861      ;
; 16.955 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[12] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.291     ; 2.790      ;
; 17.026 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[11] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.291     ; 2.719      ;
; 17.170 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[10] ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.293     ; 2.573      ;
; 17.241 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[9]  ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.293     ; 2.502      ;
; 17.312 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[8]  ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.293     ; 2.431      ;
; 17.383 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[7]  ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.293     ; 2.360      ;
; 17.454 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[6]  ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.293     ; 2.289      ;
; 17.525 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[5]  ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.293     ; 2.218      ;
; 17.596 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[4]  ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.293     ; 2.147      ;
; 17.667 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[3]  ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.293     ; 2.076      ;
; 18.143 ; control_fsm:CONTROL_FSM|dir_flag ; addr_fsm:ADDR_FSM|addr_hi[2]  ; CLOCK_50                   ; addr_fsm:ADDR_FSM|state[1] ; 20.000       ; -0.293     ; 1.600      ;
; 36.958 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 3.080      ;
; 37.029 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 3.009      ;
; 37.040 ; addr_fsm:ADDR_FSM|addr_hi[3]     ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.998      ;
; 37.061 ; addr_fsm:ADDR_FSM|addr_hi[2]     ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.977      ;
; 37.100 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.938      ;
; 37.111 ; addr_fsm:ADDR_FSM|addr_hi[3]     ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.927      ;
; 37.132 ; addr_fsm:ADDR_FSM|addr_hi[2]     ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.906      ;
; 37.181 ; addr_fsm:ADDR_FSM|addr_hi[5]     ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.857      ;
; 37.182 ; addr_fsm:ADDR_FSM|addr_hi[3]     ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.856      ;
; 37.203 ; addr_fsm:ADDR_FSM|addr_hi[2]     ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.835      ;
; 37.252 ; addr_fsm:ADDR_FSM|addr_hi[5]     ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.786      ;
; 37.259 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.779      ;
; 37.289 ; addr_fsm:ADDR_FSM|addr_hi[4]     ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.749      ;
; 37.323 ; addr_fsm:ADDR_FSM|addr_hi[5]     ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.715      ;
; 37.325 ; addr_fsm:ADDR_FSM|addr_hi[7]     ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.713      ;
; 37.330 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.708      ;
; 37.341 ; addr_fsm:ADDR_FSM|addr_hi[3]     ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.697      ;
; 37.360 ; addr_fsm:ADDR_FSM|addr_hi[4]     ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.678      ;
; 37.362 ; addr_fsm:ADDR_FSM|addr_hi[2]     ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.676      ;
; 37.396 ; addr_fsm:ADDR_FSM|addr_hi[7]     ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.642      ;
; 37.401 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.637      ;
; 37.412 ; addr_fsm:ADDR_FSM|addr_hi[3]     ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.626      ;
; 37.430 ; addr_fsm:ADDR_FSM|addr_hi[6]     ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.608      ;
; 37.431 ; addr_fsm:ADDR_FSM|addr_hi[4]     ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.607      ;
; 37.433 ; addr_fsm:ADDR_FSM|addr_hi[2]     ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.605      ;
; 37.467 ; addr_fsm:ADDR_FSM|addr_hi[7]     ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.571      ;
; 37.472 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.566      ;
; 37.482 ; addr_fsm:ADDR_FSM|addr_hi[5]     ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.556      ;
; 37.483 ; addr_fsm:ADDR_FSM|addr_hi[3]     ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.555      ;
; 37.501 ; addr_fsm:ADDR_FSM|addr_hi[6]     ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.537      ;
; 37.504 ; addr_fsm:ADDR_FSM|addr_hi[2]     ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.534      ;
; 37.543 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.495      ;
; 37.553 ; addr_fsm:ADDR_FSM|addr_hi[5]     ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.485      ;
; 37.554 ; addr_fsm:ADDR_FSM|addr_hi[3]     ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.484      ;
; 37.568 ; addr_fsm:ADDR_FSM|addr_hi[8]     ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.470      ;
; 37.572 ; addr_fsm:ADDR_FSM|addr_hi[6]     ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.466      ;
; 37.575 ; addr_fsm:ADDR_FSM|addr_hi[2]     ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.463      ;
; 37.590 ; addr_fsm:ADDR_FSM|addr_hi[4]     ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.448      ;
; 37.614 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.424      ;
; 37.624 ; addr_fsm:ADDR_FSM|addr_hi[5]     ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.414      ;
; 37.625 ; addr_fsm:ADDR_FSM|addr_hi[3]     ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.413      ;
; 37.626 ; addr_fsm:ADDR_FSM|addr_hi[7]     ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.412      ;
; 37.639 ; addr_fsm:ADDR_FSM|addr_hi[9]     ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.399      ;
; 37.639 ; addr_fsm:ADDR_FSM|addr_hi[8]     ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.399      ;
; 37.646 ; addr_fsm:ADDR_FSM|addr_hi[2]     ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.392      ;
; 37.661 ; addr_fsm:ADDR_FSM|addr_hi[4]     ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.377      ;
; 37.685 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.353      ;
; 37.693 ; addr_fsm:ADDR_FSM|addr_hi[10]    ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.345      ;
; 37.695 ; addr_fsm:ADDR_FSM|addr_hi[5]     ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.343      ;
; 37.696 ; addr_fsm:ADDR_FSM|addr_hi[3]     ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.342      ;
; 37.697 ; addr_fsm:ADDR_FSM|addr_hi[7]     ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.341      ;
; 37.710 ; addr_fsm:ADDR_FSM|addr_hi[9]     ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.328      ;
; 37.710 ; addr_fsm:ADDR_FSM|addr_hi[8]     ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.328      ;
; 37.717 ; addr_fsm:ADDR_FSM|addr_hi[2]     ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.321      ;
; 37.731 ; addr_fsm:ADDR_FSM|addr_hi[6]     ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.307      ;
; 37.732 ; addr_fsm:ADDR_FSM|addr_hi[4]     ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.306      ;
; 37.756 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.282      ;
; 37.764 ; addr_fsm:ADDR_FSM|addr_hi[10]    ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.274      ;
; 37.766 ; addr_fsm:ADDR_FSM|addr_hi[5]     ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.272      ;
; 37.767 ; addr_fsm:ADDR_FSM|addr_hi[3]     ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.271      ;
; 37.768 ; addr_fsm:ADDR_FSM|addr_hi[7]     ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.270      ;
; 37.781 ; addr_fsm:ADDR_FSM|addr_hi[9]     ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.257      ;
; 37.788 ; addr_fsm:ADDR_FSM|addr_hi[2]     ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.250      ;
; 37.802 ; addr_fsm:ADDR_FSM|addr_hi[6]     ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.236      ;
; 37.803 ; addr_fsm:ADDR_FSM|addr_hi[4]     ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.235      ;
; 37.812 ; addr_fsm:ADDR_FSM|addr_hi[16]    ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.000      ; 2.224      ;
; 37.835 ; addr_fsm:ADDR_FSM|addr_hi[10]    ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.203      ;
; 37.837 ; addr_fsm:ADDR_FSM|addr_hi[5]     ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.201      ;
; 37.838 ; addr_fsm:ADDR_FSM|addr_hi[3]     ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.200      ;
; 37.839 ; addr_fsm:ADDR_FSM|addr_hi[7]     ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.199      ;
; 37.859 ; addr_fsm:ADDR_FSM|addr_hi[2]     ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.179      ;
; 37.860 ; addr_fsm:ADDR_FSM|addr_hi[11]    ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.000      ; 2.176      ;
; 37.869 ; addr_fsm:ADDR_FSM|addr_hi[8]     ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.169      ;
; 37.873 ; addr_fsm:ADDR_FSM|addr_hi[6]     ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.165      ;
; 37.874 ; addr_fsm:ADDR_FSM|addr_hi[4]     ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.164      ;
; 37.883 ; addr_fsm:ADDR_FSM|addr_hi[16]    ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.000      ; 2.153      ;
; 37.897 ; addr_fsm:ADDR_FSM|addr_hi[14]    ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.000      ; 2.139      ;
; 37.900 ; addr_fsm:ADDR_FSM|addr_hi[1]     ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.000      ; 2.136      ;
; 37.908 ; addr_fsm:ADDR_FSM|addr_hi[5]     ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.130      ;
; 37.910 ; addr_fsm:ADDR_FSM|addr_hi[7]     ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 40.000       ; 0.002      ; 2.128      ;
+--------+----------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg'                                                                                                                                                                                         ;
+--------+--------------------------------+--------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 17.400 ; speed_down_event_trigger       ; speed_down_event_trigger       ; speed_down_event_trigger                                                   ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; 2.343      ; 5.229      ;
; 17.602 ; speed_up_event_trigger         ; speed_up_event_trigger         ; speed_up_event_trigger                                                     ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; 2.343      ; 5.027      ;
; 33.329 ; updown_counter[3]              ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.707      ;
; 33.367 ; updown_counter[5]              ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.669      ;
; 33.501 ; updown_counter[3]              ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.535      ;
; 33.505 ; updown_counter[4]              ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.531      ;
; 33.539 ; updown_counter[5]              ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.497      ;
; 33.636 ; updown_counter[2]              ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.400      ;
; 33.677 ; updown_counter[4]              ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.359      ;
; 33.693 ; updown_counter[11]             ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.343      ;
; 33.730 ; updown_counter[8]              ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.306      ;
; 33.774 ; updown_counter[10]             ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.262      ;
; 33.808 ; updown_counter[2]              ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.228      ;
; 33.865 ; updown_counter[11]             ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.171      ;
; 33.898 ; updown_counter[6]              ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.138      ;
; 33.902 ; updown_counter[8]              ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.134      ;
; 33.909 ; updown_counter[7]              ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.127      ;
; 33.946 ; updown_counter[10]             ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.090      ;
; 33.950 ; updown_counter[12]             ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.086      ;
; 33.997 ; updown_counter[9]              ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 6.039      ;
; 34.047 ; updown_counter[13]             ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 5.989      ;
; 34.070 ; updown_counter[6]              ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 5.966      ;
; 34.081 ; updown_counter[7]              ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 5.955      ;
; 34.122 ; updown_counter[12]             ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 5.914      ;
; 34.169 ; updown_counter[9]              ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 5.867      ;
; 34.181 ; updown_counter[14]             ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 5.855      ;
; 34.219 ; updown_counter[13]             ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 5.817      ;
; 34.353 ; updown_counter[14]             ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 5.683      ;
; 34.732 ; updown_counter[15]             ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 5.304      ;
; 34.904 ; updown_counter[15]             ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 5.132      ;
; 35.397 ; doublesync:key0_doublsync|reg1 ; doublesync:key0_doublsync|reg2 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 4.639      ;
; 35.437 ; doublesync:key1_doublsync|reg2 ; speed_down_event_trigger       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 4.599      ;
; 35.609 ; doublesync:key0_doublsync|reg2 ; speed_up_event_trigger         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 4.427      ;
; 36.821 ; updown_counter[3]              ; updown_counter[0]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[1]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[2]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[3]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[4]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[5]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[6]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[7]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[8]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[9]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[10]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[11]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[12]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[13]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[14]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.821 ; updown_counter[3]              ; updown_counter[15]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.215      ;
; 36.859 ; updown_counter[5]              ; updown_counter[0]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[1]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[2]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[3]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[4]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[5]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[6]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[7]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[8]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[9]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[10]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[11]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[12]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[13]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[14]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.859 ; updown_counter[5]              ; updown_counter[15]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.177      ;
; 36.985 ; doublesync:key1_doublsync|reg1 ; doublesync:key1_doublsync|reg2 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; -0.035     ; 3.016      ;
; 36.997 ; updown_counter[4]              ; updown_counter[0]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[1]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[2]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[3]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[4]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[5]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[6]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[7]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[8]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[9]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[10]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[11]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[12]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[13]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[14]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 36.997 ; updown_counter[4]              ; updown_counter[15]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 3.039      ;
; 37.128 ; updown_counter[2]              ; updown_counter[0]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[1]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[2]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[3]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[4]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[5]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[6]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[7]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[8]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[9]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[10]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[11]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[12]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[13]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[14]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.128 ; updown_counter[2]              ; updown_counter[15]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.908      ;
; 37.185 ; updown_counter[11]             ; updown_counter[0]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.851      ;
; 37.185 ; updown_counter[11]             ; updown_counter[1]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 2.851      ;
+--------+--------------------------------+--------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]'                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                                                                                                                              ; Latch Clock                                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 17.513 ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; 2.204      ; 4.977      ;
; 17.913 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; 2.207      ; 4.580      ;
; 35.042 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.003      ; 4.997      ;
; 35.070 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.003      ; 4.969      ;
; 35.198 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.003      ; 4.841      ;
; 35.339 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.003      ; 4.700      ;
; 35.456 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.003      ; 4.583      ;
; 35.460 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.003      ; 4.579      ;
; 35.485 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 4.551      ;
; 35.590 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.003      ; 4.449      ;
; 35.640 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 4.396      ;
; 35.758 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 4.278      ;
; 35.972 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.003      ; 4.067      ;
; 36.249 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.003      ; 3.790      ;
; 37.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.556      ;
; 37.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.556      ;
; 37.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.556      ;
; 37.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.556      ;
; 37.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.556      ;
; 37.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.556      ;
; 37.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.556      ;
; 37.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.556      ;
; 37.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.556      ;
; 37.508 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.528      ;
; 37.508 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.528      ;
; 37.508 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.528      ;
; 37.508 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.528      ;
; 37.508 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.528      ;
; 37.508 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.528      ;
; 37.508 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.528      ;
; 37.508 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.528      ;
; 37.508 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.528      ;
; 37.513 ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 2.204      ; 4.977      ;
; 37.636 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.400      ;
; 37.636 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.400      ;
; 37.636 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.400      ;
; 37.636 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.400      ;
; 37.636 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.400      ;
; 37.636 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.400      ;
; 37.636 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.400      ;
; 37.636 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.400      ;
; 37.636 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.400      ;
; 37.777 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.259      ;
; 37.777 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.259      ;
; 37.777 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.259      ;
; 37.777 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.259      ;
; 37.777 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.259      ;
; 37.777 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.259      ;
; 37.777 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.259      ;
; 37.777 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.259      ;
; 37.777 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.259      ;
; 37.894 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.142      ;
; 37.894 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.142      ;
; 37.894 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.142      ;
; 37.894 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.142      ;
; 37.894 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.142      ;
; 37.894 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.142      ;
; 37.894 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.142      ;
; 37.894 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.142      ;
; 37.894 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.142      ;
; 37.898 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.138      ;
; 37.898 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.138      ;
; 37.898 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.138      ;
; 37.898 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.138      ;
; 37.898 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.138      ;
; 37.898 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.138      ;
; 37.898 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.138      ;
; 37.898 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.138      ;
; 37.898 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.138      ;
; 37.913 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 2.207      ; 4.580      ;
; 38.028 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.008      ;
; 38.028 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.008      ;
; 38.028 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.008      ;
; 38.028 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.008      ;
; 38.028 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.008      ;
; 38.028 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.008      ;
; 38.028 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.008      ;
; 38.028 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.008      ;
; 38.028 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 2.008      ;
; 38.290 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.746      ;
; 38.290 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.746      ;
; 38.290 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.746      ;
; 38.290 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.746      ;
; 38.290 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.746      ;
; 38.290 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.746      ;
; 38.290 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.746      ;
; 38.290 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.746      ;
; 38.290 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.746      ;
; 38.296 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.740      ;
; 38.296 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.740      ;
; 38.296 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.740      ;
; 38.296 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.740      ;
; 38.296 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.740      ;
; 38.296 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.740      ;
; 38.296 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.740      ;
; 38.296 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.740      ;
; 38.296 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.740      ;
; 38.950 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.086      ;
; 38.963 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.073      ;
; 38.994 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 40.000       ; 0.000      ; 1.042      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                      ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 17.789 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1 ; CLOCK_50                                                                             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.283     ; 1.964      ;
; 17.795 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1 ; CLOCK_50                                                                             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.283     ; 1.958      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[0]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.335 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.029     ; 1.672      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[0]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.416 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.012     ; 1.608      ;
; 18.712 ; doublesync:user_scope_enable_sync1|reg2                                                                    ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1 ; CLOCK_50                                                                             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.264     ; 1.060      ;
; 18.718 ; doublesync:user_scope_enable_sync1|reg2                                                                    ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1 ; CLOCK_50                                                                             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.264     ; 1.054      ;
; 38.527 ; scope_capture:LCD_scope_channelB|captured_data[13]                                                         ; scope_capture:LCD_scope_channelB|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.509      ;
; 38.534 ; scope_capture:LCD_scope_channelA|captured_data[13]                                                         ; scope_capture:LCD_scope_channelA|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.502      ;
; 38.540 ; scope_capture:LCD_scope_channelB|captured_data[5]                                                          ; scope_capture:LCD_scope_channelB|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.496      ;
; 38.552 ; scope_capture:LCD_scope_channelA|captured_data[0]                                                          ; scope_capture:LCD_scope_channelA|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.484      ;
; 38.680 ; scope_capture:LCD_scope_channelB|captured_data[5]                                                          ; scope_capture:LCD_scope_channelB|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.356      ;
; 38.690 ; scope_capture:LCD_scope_channelA|captured_data[0]                                                          ; scope_capture:LCD_scope_channelA|captured_data[0]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.346      ;
; 38.699 ; scope_capture:LCD_scope_channelB|captured_data[13]                                                         ; scope_capture:LCD_scope_channelB|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.337      ;
; 38.705 ; scope_capture:LCD_scope_channelA|captured_data[13]                                                         ; scope_capture:LCD_scope_channelA|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.331      ;
; 38.725 ; scope_capture:LCD_scope_channelA|captured_data[11]                                                         ; scope_capture:LCD_scope_channelA|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.311      ;
; 38.727 ; scope_capture:LCD_scope_channelB|captured_data[11]                                                         ; scope_capture:LCD_scope_channelB|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.309      ;
; 38.729 ; scope_capture:LCD_scope_channelA|captured_data[6]                                                          ; scope_capture:LCD_scope_channelA|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.307      ;
; 38.730 ; scope_capture:LCD_scope_channelB|captured_data[2]                                                          ; scope_capture:LCD_scope_channelB|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.306      ;
; 38.730 ; scope_capture:LCD_scope_channelB|captured_data[12]                                                         ; scope_capture:LCD_scope_channelB|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.306      ;
; 38.731 ; scope_capture:LCD_scope_channelB|captured_data[3]                                                          ; scope_capture:LCD_scope_channelB|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.305      ;
; 38.733 ; scope_capture:LCD_scope_channelA|captured_data[7]                                                          ; scope_capture:LCD_scope_channelA|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.303      ;
; 38.736 ; scope_capture:LCD_scope_channelA|captured_data[3]                                                          ; scope_capture:LCD_scope_channelA|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.300      ;
; 38.754 ; scope_capture:LCD_scope_channelB|captured_data[9]                                                          ; scope_capture:LCD_scope_channelB|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.282      ;
; 38.767 ; scope_capture:LCD_scope_channelA|captured_data[8]                                                          ; scope_capture:LCD_scope_channelA|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.269      ;
; 38.771 ; scope_capture:LCD_scope_channelB|captured_data[1]                                                          ; scope_capture:LCD_scope_channelB|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.265      ;
; 38.771 ; scope_capture:LCD_scope_channelA|captured_data[5]                                                          ; scope_capture:LCD_scope_channelA|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.265      ;
; 38.772 ; scope_capture:LCD_scope_channelA|captured_data[9]                                                          ; scope_capture:LCD_scope_channelA|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.264      ;
; 38.779 ; scope_capture:LCD_scope_channelB|captured_data[4]                                                          ; scope_capture:LCD_scope_channelB|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.257      ;
; 38.896 ; scope_capture:LCD_scope_channelA|captured_data[6]                                                          ; scope_capture:LCD_scope_channelA|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.140      ;
; 38.897 ; scope_capture:LCD_scope_channelA|captured_data[11]                                                         ; scope_capture:LCD_scope_channelA|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.139      ;
; 38.898 ; scope_capture:LCD_scope_channelB|captured_data[2]                                                          ; scope_capture:LCD_scope_channelB|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.138      ;
; 38.899 ; scope_capture:LCD_scope_channelB|captured_data[3]                                                          ; scope_capture:LCD_scope_channelB|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.137      ;
; 38.900 ; scope_capture:LCD_scope_channelB|captured_data[11]                                                         ; scope_capture:LCD_scope_channelB|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.136      ;
; 38.901 ; scope_capture:LCD_scope_channelA|captured_data[8]                                                          ; scope_capture:LCD_scope_channelA|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.135      ;
; 38.904 ; scope_capture:LCD_scope_channelA|captured_data[3]                                                          ; scope_capture:LCD_scope_channelA|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.132      ;
; 38.904 ; scope_capture:LCD_scope_channelA|captured_data[7]                                                          ; scope_capture:LCD_scope_channelA|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.132      ;
; 38.904 ; scope_capture:LCD_scope_channelB|captured_data[12]                                                         ; scope_capture:LCD_scope_channelB|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.132      ;
; 38.909 ; scope_capture:LCD_scope_channelA|captured_data[5]                                                          ; scope_capture:LCD_scope_channelA|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.127      ;
; 38.910 ; scope_capture:LCD_scope_channelB|captured_data[1]                                                          ; scope_capture:LCD_scope_channelB|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.126      ;
; 38.911 ; scope_capture:LCD_scope_channelA|captured_data[9]                                                          ; scope_capture:LCD_scope_channelA|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.125      ;
; 38.912 ; scope_capture:LCD_scope_channelA|captured_data[10]                                                         ; scope_capture:LCD_scope_channelA|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.124      ;
; 38.913 ; scope_capture:LCD_scope_channelB|captured_data[0]                                                          ; scope_capture:LCD_scope_channelB|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.123      ;
; 38.913 ; scope_capture:LCD_scope_channelA|captured_data[4]                                                          ; scope_capture:LCD_scope_channelA|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.123      ;
; 38.913 ; scope_capture:LCD_scope_channelB|captured_data[6]                                                          ; scope_capture:LCD_scope_channelB|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.123      ;
; 38.915 ; scope_capture:LCD_scope_channelB|captured_data[4]                                                          ; scope_capture:LCD_scope_channelB|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.121      ;
; 38.915 ; scope_capture:LCD_scope_channelB|captured_data[15]                                                         ; scope_capture:LCD_scope_channelB|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.121      ;
; 38.916 ; scope_capture:LCD_scope_channelB|captured_data[10]                                                         ; scope_capture:LCD_scope_channelB|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.120      ;
; 38.917 ; scope_capture:LCD_scope_channelA|captured_data[12]                                                         ; scope_capture:LCD_scope_channelA|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.119      ;
; 38.923 ; scope_capture:LCD_scope_channelB|captured_data[9]                                                          ; scope_capture:LCD_scope_channelB|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.113      ;
; 38.932 ; scope_capture:LCD_scope_channelA|captured_data[15]                                                         ; scope_capture:LCD_scope_channelA|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.104      ;
; 38.946 ; scope_capture:LCD_scope_channelA|captured_data[2]                                                          ; scope_capture:LCD_scope_channelA|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.090      ;
; 38.946 ; scope_capture:LCD_scope_channelB|captured_data[8]                                                          ; scope_capture:LCD_scope_channelB|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.090      ;
; 38.946 ; scope_capture:LCD_scope_channelA|captured_data[14]                                                         ; scope_capture:LCD_scope_channelA|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.090      ;
; 38.947 ; scope_capture:LCD_scope_channelB|captured_data[7]                                                          ; scope_capture:LCD_scope_channelB|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.089      ;
; 38.948 ; scope_capture:LCD_scope_channelA|captured_data[1]                                                          ; scope_capture:LCD_scope_channelA|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.088      ;
; 38.948 ; scope_capture:LCD_scope_channelB|captured_data[14]                                                         ; scope_capture:LCD_scope_channelB|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 1.088      ;
; 39.084 ; scope_capture:LCD_scope_channelA|captured_data[1]                                                          ; scope_capture:LCD_scope_channelA|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.952      ;
; 39.084 ; scope_capture:LCD_scope_channelA|captured_data[2]                                                          ; scope_capture:LCD_scope_channelA|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.952      ;
; 39.084 ; scope_capture:LCD_scope_channelB|captured_data[7]                                                          ; scope_capture:LCD_scope_channelB|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.952      ;
; 39.084 ; scope_capture:LCD_scope_channelB|captured_data[14]                                                         ; scope_capture:LCD_scope_channelB|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.952      ;
; 39.085 ; scope_capture:LCD_scope_channelA|captured_data[4]                                                          ; scope_capture:LCD_scope_channelA|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.951      ;
; 39.085 ; scope_capture:LCD_scope_channelB|captured_data[8]                                                          ; scope_capture:LCD_scope_channelB|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.951      ;
; 39.085 ; scope_capture:LCD_scope_channelB|captured_data[10]                                                         ; scope_capture:LCD_scope_channelB|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.951      ;
; 39.085 ; scope_capture:LCD_scope_channelA|captured_data[14]                                                         ; scope_capture:LCD_scope_channelA|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.951      ;
; 39.086 ; scope_capture:LCD_scope_channelB|captured_data[0]                                                          ; scope_capture:LCD_scope_channelB|captured_data[0]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.950      ;
; 39.086 ; scope_capture:LCD_scope_channelA|captured_data[10]                                                         ; scope_capture:LCD_scope_channelA|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.950      ;
; 39.086 ; scope_capture:LCD_scope_channelA|captured_data[12]                                                         ; scope_capture:LCD_scope_channelA|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.950      ;
; 39.087 ; scope_capture:LCD_scope_channelB|captured_data[6]                                                          ; scope_capture:LCD_scope_channelB|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.949      ;
; 39.248 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                               ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.788      ;
; 39.252 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1                                               ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 40.000       ; 0.000      ; 0.784      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg'                                                                                                                        ;
+--------+--------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                     ; Launch Clock ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 18.166 ; scope_sampling_clock_count[9]  ; regd_actual_7seg_output[9]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.279     ; 1.591      ;
; 18.170 ; scope_sampling_clock_count[11] ; regd_actual_7seg_output[11] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.279     ; 1.587      ;
; 18.182 ; scope_sampling_clock_count[10] ; regd_actual_7seg_output[10] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.279     ; 1.575      ;
; 18.323 ; scope_sampling_clock_count[8]  ; regd_actual_7seg_output[8]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.279     ; 1.434      ;
; 18.374 ; scope_sampling_clock_count[3]  ; regd_actual_7seg_output[3]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.292     ; 1.370      ;
; 18.384 ; scope_sampling_clock_count[1]  ; regd_actual_7seg_output[1]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.292     ; 1.360      ;
; 18.385 ; scope_sampling_clock_count[7]  ; regd_actual_7seg_output[7]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.284     ; 1.367      ;
; 18.388 ; scope_sampling_clock_count[15] ; regd_actual_7seg_output[15] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.285     ; 1.363      ;
; 18.413 ; scope_sampling_clock_count[6]  ; regd_actual_7seg_output[6]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.284     ; 1.339      ;
; 18.419 ; scope_sampling_clock_count[13] ; regd_actual_7seg_output[13] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.285     ; 1.332      ;
; 18.513 ; scope_sampling_clock_count[2]  ; regd_actual_7seg_output[2]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.292     ; 1.231      ;
; 18.536 ; scope_sampling_clock_count[14] ; regd_actual_7seg_output[14] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.285     ; 1.215      ;
; 18.540 ; scope_sampling_clock_count[5]  ; regd_actual_7seg_output[5]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.284     ; 1.212      ;
; 18.543 ; scope_sampling_clock_count[12] ; regd_actual_7seg_output[12] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.285     ; 1.208      ;
; 18.548 ; scope_sampling_clock_count[4]  ; regd_actual_7seg_output[4]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.284     ; 1.204      ;
; 18.947 ; scope_sampling_clock_count[0]  ; regd_actual_7seg_output[0]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 20.000       ; -0.291     ; 0.798      ;
+--------+--------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'audio_controller:audio_control|audio_clock:u4|LRCK_1X'                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 18.211 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[0]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[0]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.470     ; 1.355      ;
; 18.229 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[5]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[5]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.470     ; 1.337      ;
; 18.457 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[4]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[4]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.470     ; 1.109      ;
; 18.469 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[3]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[3]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.470     ; 1.097      ;
; 18.478 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[1]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[1]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.471     ; 1.087      ;
; 18.478 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[7]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[7]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.471     ; 1.087      ;
; 18.592 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[2]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[2]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.470     ; 0.974      ;
; 18.672 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[6]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[6]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.471     ; 0.893      ;
; 18.846 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[3] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[3] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.077     ; 1.113      ;
; 18.849 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[2] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[2] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.077     ; 1.110      ;
; 18.850 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[4] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[4] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.077     ; 1.109      ;
; 18.881 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[7] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[7] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.078     ; 1.077      ;
; 18.890 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[5] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[5] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.077     ; 1.069      ;
; 18.984 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[6] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[6] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.077     ; 0.975      ;
; 18.990 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[0] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[0] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.077     ; 0.969      ;
; 19.025 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[1] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[1] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 20.000       ; -0.077     ; 0.934      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'doublesync:ps2c_doublsync|reg2'                                                                                                                                                              ;
+--------+----------------------------------------+-----------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 18.278 ; doublesync:ps2d_doublsync|reg2         ; Kbd_ctrl:Kbd_Controller|kbd_reg[0]      ; CLOCK_50                       ; doublesync:ps2c_doublsync|reg2 ; 20.000       ; -0.478     ; 1.280      ;
; 37.130 ; Kbd_ctrl:Kbd_Controller|kbd_reg[0]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[1]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; -0.009     ; 2.897      ;
; 38.245 ; Kbd_ctrl:Kbd_Controller|bit_count[1]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.791      ;
; 38.256 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.780      ;
; 38.316 ; Kbd_ctrl:Kbd_Controller|bit_count[1]   ; Kbd_ctrl:Kbd_Controller|bit_count[4]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.720      ;
; 38.327 ; Kbd_ctrl:Kbd_Controller|bit_count[2]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.709      ;
; 38.327 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[4]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.709      ;
; 38.337 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[9]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.007      ; 1.706      ;
; 38.387 ; Kbd_ctrl:Kbd_Controller|bit_count[1]   ; Kbd_ctrl:Kbd_Controller|bit_count[3]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.649      ;
; 38.398 ; Kbd_ctrl:Kbd_Controller|bit_count[2]   ; Kbd_ctrl:Kbd_Controller|bit_count[4]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.638      ;
; 38.398 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[3]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.638      ;
; 38.466 ; Kbd_ctrl:Kbd_Controller|bit_count[3]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.570      ;
; 38.469 ; Kbd_ctrl:Kbd_Controller|bit_count[2]   ; Kbd_ctrl:Kbd_Controller|bit_count[3]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.567      ;
; 38.537 ; Kbd_ctrl:Kbd_Controller|bit_count[3]   ; Kbd_ctrl:Kbd_Controller|bit_count[4]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.499      ;
; 38.546 ; Kbd_ctrl:Kbd_Controller|bit_count[1]   ; Kbd_ctrl:Kbd_Controller|bit_count[2]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.490      ;
; 38.557 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[2]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.479      ;
; 38.559 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[4]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.016      ; 1.493      ;
; 38.569 ; Kbd_ctrl:Kbd_Controller|bit_count[4]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.467      ;
; 38.608 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[6]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; -0.008     ; 1.420      ;
; 38.622 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[8]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.001      ; 1.415      ;
; 38.669 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[3]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; -0.015     ; 1.352      ;
; 38.727 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[10]     ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; -0.017     ; 1.292      ;
; 38.832 ; Kbd_ctrl:Kbd_Controller|kbd_reg[1]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[2]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; -0.002     ; 1.202      ;
; 38.838 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[5]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.198      ;
; 38.923 ; Kbd_ctrl:Kbd_Controller|bit_count[3]   ; Kbd_ctrl:Kbd_Controller|bit_count[3]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.113      ;
; 38.924 ; Kbd_ctrl:Kbd_Controller|bit_count[5]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.112      ;
; 38.927 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[9] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[10] ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.109      ;
; 38.933 ; Kbd_ctrl:Kbd_Controller|bit_count[1]   ; Kbd_ctrl:Kbd_Controller|bit_count[1]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.103      ;
; 38.940 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[1]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.096      ;
; 38.944 ; Kbd_ctrl:Kbd_Controller|bit_count[2]   ; Kbd_ctrl:Kbd_Controller|bit_count[2]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.092      ;
; 38.952 ; Kbd_ctrl:Kbd_Controller|bit_count[4]   ; Kbd_ctrl:Kbd_Controller|bit_count[4]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.084      ;
; 39.036 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[7]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 1.000      ;
; 39.092 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[1] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[2]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 0.944      ;
; 39.096 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[8] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[9]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 0.940      ;
; 39.097 ; Kbd_ctrl:Kbd_Controller|kbd_reg[10]    ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[0]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 0.939      ;
; 39.101 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[3] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[4]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 0.935      ;
; 39.232 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[7] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[8]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 0.804      ;
; 39.236 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[4] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[5]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 0.800      ;
; 39.237 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[5] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[6]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 0.799      ;
; 39.240 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[0] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[1]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 0.796      ;
; 39.241 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[2] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[3]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 0.795      ;
; 39.241 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[6] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[7]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 0.795      ;
; 39.379 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[0]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 40.000       ; 0.000      ; 0.657      ;
+--------+----------------------------------------+-----------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                                                                                                                                              ; Latch Clock                                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 18.770 ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] ; 20.000       ; 1.005      ; 2.521      ;
; 38.770 ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] ; 40.000       ; 1.005      ; 2.521      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK'                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                               ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 34.290 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[13]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.747      ;
; 34.294 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[13]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.743      ;
; 34.480 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.557      ;
; 34.483 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[13]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.554      ;
; 34.484 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.553      ;
; 34.616 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[4]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 5.422      ;
; 34.620 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[4]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 5.418      ;
; 34.623 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[13]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.414      ;
; 34.673 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.364      ;
; 34.684 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.353      ;
; 34.688 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.349      ;
; 34.690 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[13]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.347      ;
; 34.767 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[6]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 5.271      ;
; 34.771 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[6]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 5.267      ;
; 34.809 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[4]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 5.229      ;
; 34.813 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.224      ;
; 34.877 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.160      ;
; 34.880 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.157      ;
; 34.914 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[13]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.123      ;
; 34.929 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[5]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.108      ;
; 34.933 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[5]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.104      ;
; 34.949 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[4]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 5.089      ;
; 34.960 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[6]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 5.078      ;
; 34.972 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.065      ;
; 34.976 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.061      ;
; 35.006 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.030      ;
; 35.006 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.030      ;
; 35.006 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.030      ;
; 35.006 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.030      ;
; 35.006 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.030      ;
; 35.006 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.030      ;
; 35.010 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.026      ;
; 35.010 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.026      ;
; 35.010 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.026      ;
; 35.010 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.026      ;
; 35.010 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.026      ;
; 35.010 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 5.026      ;
; 35.016 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[4]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 5.022      ;
; 35.017 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 5.020      ;
; 35.037 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 5.001      ;
; 35.041 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.997      ;
; 35.084 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.953      ;
; 35.100 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[6]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.938      ;
; 35.104 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.933      ;
; 35.122 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[5]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.915      ;
; 35.165 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.872      ;
; 35.167 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[6]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.871      ;
; 35.199 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.837      ;
; 35.199 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.837      ;
; 35.199 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.837      ;
; 35.199 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.837      ;
; 35.199 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.837      ;
; 35.199 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.837      ;
; 35.230 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.808      ;
; 35.240 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[4]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.798      ;
; 35.262 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[5]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.775      ;
; 35.274 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[22]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.764      ;
; 35.275 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[21]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.763      ;
; 35.278 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[22]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.760      ;
; 35.279 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[21]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.759      ;
; 35.282 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[12]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.756      ;
; 35.285 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[1]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.752      ;
; 35.286 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[10]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.751      ;
; 35.286 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[12]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.752      ;
; 35.289 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[1]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.748      ;
; 35.290 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[10]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.747      ;
; 35.292 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[7]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.745      ;
; 35.294 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[2]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.743      ;
; 35.296 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[7]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.741      ;
; 35.298 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[2]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.739      ;
; 35.305 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.732      ;
; 35.308 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.729      ;
; 35.320 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SDO ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.028      ; 4.744      ;
; 35.321 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[15]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.717      ;
; 35.323 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[14]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.715      ;
; 35.323 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[9]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.715      ;
; 35.325 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[15]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.713      ;
; 35.327 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[14]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.711      ;
; 35.327 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[9]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.711      ;
; 35.329 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[5]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.708      ;
; 35.339 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.697      ;
; 35.339 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.697      ;
; 35.339 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.697      ;
; 35.339 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.697      ;
; 35.339 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.697      ;
; 35.339 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.697      ;
; 35.370 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.668      ;
; 35.372 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.665      ;
; 35.391 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[6]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.647      ;
; 35.406 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.630      ;
; 35.406 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.630      ;
; 35.406 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.630      ;
; 35.406 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.630      ;
; 35.406 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.630      ;
; 35.406 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.000      ; 4.630      ;
; 35.437 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.601      ;
; 35.467 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[22]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.571      ;
; 35.468 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[21]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.570      ;
; 35.475 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[12]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.002      ; 4.563      ;
; 35.478 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[1]          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 40.000       ; 0.001      ; 4.559      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]'                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 37.493 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.128     ; 2.415      ;
; 37.493 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.128     ; 2.415      ;
; 37.494 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.128     ; 2.414      ;
; 37.496 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.128     ; 2.412      ;
; 37.500 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.128     ; 2.408      ;
; 37.502 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.128     ; 2.406      ;
; 37.526 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.118     ; 2.392      ;
; 37.526 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.118     ; 2.392      ;
; 37.527 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.118     ; 2.391      ;
; 37.527 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.118     ; 2.391      ;
; 37.528 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.118     ; 2.390      ;
; 37.529 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.118     ; 2.389      ;
; 37.586 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.135     ; 2.315      ;
; 37.586 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.135     ; 2.315      ;
; 37.589 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.135     ; 2.312      ;
; 37.746 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.126     ; 2.164      ;
; 37.749 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.126     ; 2.161      ;
; 37.771 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.129     ; 2.136      ;
; 37.771 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.129     ; 2.136      ;
; 37.775 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.129     ; 2.132      ;
; 37.776 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.129     ; 2.131      ;
; 37.777 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.129     ; 2.130      ;
; 37.802 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.124     ; 2.110      ;
; 37.804 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.124     ; 2.108      ;
; 37.805 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.136     ; 2.095      ;
; 37.809 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.140     ; 2.087      ;
; 37.810 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.140     ; 2.086      ;
; 37.811 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.140     ; 2.085      ;
; 37.813 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.140     ; 2.083      ;
; 37.834 ; key2ascii:kbd2ascii|ascii_code[0]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.136     ; 2.066      ;
; 37.836 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.090      ; 2.290      ;
; 37.860 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.108     ; 2.068      ;
; 37.861 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.108     ; 2.067      ;
; 37.861 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.133     ; 2.042      ;
; 37.862 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.108     ; 2.066      ;
; 37.862 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.108     ; 2.066      ;
; 37.862 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.133     ; 2.041      ;
; 37.863 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.133     ; 2.040      ;
; 38.023 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.113     ; 1.900      ;
; 38.024 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.113     ; 1.899      ;
; 38.025 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.113     ; 1.898      ;
; 38.029 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.113     ; 1.894      ;
; 38.030 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.113     ; 1.893      ;
; 38.057 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.127     ; 1.852      ;
; 38.057 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.127     ; 1.852      ;
; 38.061 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.127     ; 1.848      ;
; 38.062 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.127     ; 1.847      ;
; 38.062 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.127     ; 1.847      ;
; 38.071 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.128     ; 1.837      ;
; 38.071 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.128     ; 1.837      ;
; 38.073 ; key2ascii:kbd2ascii|ascii_code[0]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.115     ; 1.848      ;
; 38.073 ; key2ascii:kbd2ascii|ascii_code[6]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.121     ; 1.842      ;
; 38.074 ; key2ascii:kbd2ascii|ascii_code[0]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.115     ; 1.847      ;
; 38.075 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.128     ; 1.833      ;
; 38.076 ; key2ascii:kbd2ascii|ascii_code[6]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.121     ; 1.839      ;
; 38.077 ; key2ascii:kbd2ascii|ascii_code[6]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.121     ; 1.838      ;
; 38.077 ; key2ascii:kbd2ascii|ascii_code[6]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.121     ; 1.838      ;
; 38.079 ; key2ascii:kbd2ascii|ascii_code[0]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.115     ; 1.842      ;
; 38.080 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.105     ; 1.851      ;
; 38.081 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.105     ; 1.850      ;
; 38.081 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.101      ; 2.056      ;
; 38.084 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.105     ; 1.847      ;
; 38.087 ; key2ascii:kbd2ascii|ascii_code[3]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.105     ; 1.844      ;
; 38.091 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.071      ; 2.016      ;
; 38.094 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.078      ; 2.020      ;
; 38.096 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.143     ; 1.797      ;
; 38.099 ; key2ascii:kbd2ascii|ascii_code[5]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.135     ; 1.802      ;
; 38.099 ; key2ascii:kbd2ascii|ascii_code[5]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.135     ; 1.802      ;
; 38.100 ; key2ascii:kbd2ascii|ascii_code[4]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.143     ; 1.793      ;
; 38.101 ; key2ascii:kbd2ascii|ascii_code[5]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.135     ; 1.800      ;
; 38.102 ; key2ascii:kbd2ascii|ascii_code[5]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.135     ; 1.799      ;
; 38.102 ; key2ascii:kbd2ascii|ascii_code[5]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.135     ; 1.799      ;
; 38.106 ; key2ascii:kbd2ascii|ascii_code[0]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.136     ; 1.794      ;
; 38.106 ; key2ascii:kbd2ascii|ascii_code[5]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.135     ; 1.795      ;
; 38.108 ; key2ascii:kbd2ascii|ascii_code[5]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.102     ; 1.826      ;
; 38.108 ; key2ascii:kbd2ascii|ascii_code[0]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.116     ; 1.812      ;
; 38.111 ; key2ascii:kbd2ascii|ascii_code[0]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.116     ; 1.809      ;
; 38.111 ; key2ascii:kbd2ascii|ascii_code[0]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.116     ; 1.809      ;
; 38.114 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.101      ; 2.023      ;
; 38.116 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.100      ; 2.020      ;
; 38.118 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.075      ; 1.993      ;
; 38.122 ; key2ascii:kbd2ascii|ascii_code[0]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.116     ; 1.798      ;
; 38.125 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.076      ; 1.987      ;
; 38.134 ; key2ascii:kbd2ascii|ascii_code[6]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.105     ; 1.797      ;
; 38.134 ; key2ascii:kbd2ascii|ascii_code[6]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.105     ; 1.797      ;
; 38.134 ; key2ascii:kbd2ascii|ascii_code[6]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.105     ; 1.797      ;
; 38.135 ; key2ascii:kbd2ascii|ascii_code[6]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.105     ; 1.796      ;
; 38.139 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.122     ; 1.775      ;
; 38.139 ; key2ascii:kbd2ascii|ascii_code[1]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.122     ; 1.775      ;
; 38.282 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.073      ; 1.827      ;
; 38.294 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.073      ; 1.815      ;
; 38.297 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.073      ; 1.812      ;
; 38.299 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.075      ; 1.812      ;
; 38.303 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.075      ; 1.808      ;
; 38.311 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.060      ; 1.785      ;
; 38.314 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.073      ; 1.795      ;
; 38.319 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.087      ; 1.804      ;
; 38.322 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.060      ; 1.774      ;
; 38.328 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; 0.070      ; 1.778      ;
; 38.330 ; key2ascii:kbd2ascii|ascii_code[2]                                     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 40.000       ; -0.113     ; 1.593      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 38.387 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; -0.003     ; 1.646      ;
; 38.478 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; -0.011     ; 1.547      ;
; 38.495 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.003      ; 1.544      ;
; 38.550 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.018      ; 1.504      ;
; 38.626 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; -0.011     ; 1.399      ;
; 38.675 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; -0.002     ; 1.359      ;
; 38.677 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.000      ; 1.359      ;
; 38.789 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.004      ; 1.251      ;
; 38.877 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.000      ; 1.159      ;
; 38.939 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.002      ; 1.099      ;
; 39.097 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.000      ; 0.939      ;
; 39.109 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.000      ; 0.927      ;
; 39.233 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.000      ; 0.803      ;
; 39.236 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.000      ; 0.800      ;
; 39.236 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.000      ; 0.800      ;
; 39.246 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 40.000       ; 0.000      ; 0.790      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'audio_controller:audio_control|audio_clock:u4|oAUD_BCK'                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 38.921 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 40.000       ; 0.000      ; 1.115      ;
; 38.926 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 40.000       ; 0.000      ; 1.110      ;
; 38.938 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 40.000       ; 0.000      ; 1.098      ;
; 38.946 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 40.000       ; 0.000      ; 1.090      ;
; 39.212 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 40.000       ; 0.000      ; 0.824      ;
; 39.214 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 40.000       ; 0.000      ; 0.822      ;
; 39.379 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 40.000       ; 0.000      ; 0.657      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK_25'                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|timing_control                    ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|timing_control                    ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[1]     ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[1]     ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[2]     ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[2]     ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[3]     ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[3]     ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[19][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[19][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[17][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[17][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[31][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[31][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[29][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[29][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[20][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[20][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[16][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[16][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[18][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[18][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[28][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[28][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[18][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[18][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[20][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[20][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[16][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[16][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[28][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[28][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[19][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[19][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[17][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[17][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[29][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[29][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[31][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[31][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[15][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[15][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[7][4]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[7][4]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[6][4]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[6][4]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[11][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[11][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[3][4]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[3][4]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[10][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[10][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[2][4]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[2][4]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][4]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][4]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][4]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][4]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][4]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][4]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[8][4]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[8][4]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[12][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[12][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][4]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][4]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[13][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[13][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[4][4]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[4][4]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[31][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[31][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[29][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[29][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[17][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[17][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[19][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[19][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[28][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[28][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[20][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[20][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[16][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[16][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[18][4] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[18][4] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[12][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[12][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[6][5]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[6][5]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[4][5]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[4][5]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[8][5]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[8][5]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][5]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][5]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[2][5]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[2][5]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[10][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[10][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][5]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][5]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][5]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][5]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[11][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[11][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[3][5]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[3][5]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[7][5]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[7][5]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[15][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[15][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][5]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][5]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[13][5] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[13][5] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][3]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][3]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][3]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][3]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[8][3]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[8][3]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][3]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][3]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[4][3]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[4][3]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[13][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[13][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][3]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][3]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[12][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[12][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[15][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[15][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[7][3]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[7][3]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[6][3]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[6][3]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[2][3]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[2][3]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[11][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[11][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[3][3]  ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[3][3]  ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[10][3] ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[10][3] ; CLK_25       ; CLK_25      ; 0.000        ; 0.000      ; 0.657      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; control_fsm:CONTROL_FSM|state[2]                                                                                                                          ; control_fsm:CONTROL_FSM|state[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control_fsm:CONTROL_FSM|state[0]                                                                                                                          ; control_fsm:CONTROL_FSM|state[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg_temp                                                                           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg_temp                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|sync2                                                                                                 ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|sync2                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync2                                                                                                ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync2                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[1]                                                                                                                     ; freq_selector:comb_52|freq_divider[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[2]                                                                                                                     ; freq_selector:comb_52|freq_divider[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[3]                                                                                                                     ; freq_selector:comb_52|freq_divider[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[4]                                                                                                                     ; freq_selector:comb_52|freq_divider[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[5]                                                                                                                     ; freq_selector:comb_52|freq_divider[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[6]                                                                                                                     ; freq_selector:comb_52|freq_divider[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[7]                                                                                                                     ; freq_selector:comb_52|freq_divider[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[8]                                                                                                                     ; freq_selector:comb_52|freq_divider[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[9]                                                                                                                     ; freq_selector:comb_52|freq_divider[9]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[10]                                                                                                                    ; freq_selector:comb_52|freq_divider[10]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[11]                                                                                                                    ; freq_selector:comb_52|freq_divider[11]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[12]                                                                                                                    ; freq_selector:comb_52|freq_divider[12]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[13]                                                                                                                    ; freq_selector:comb_52|freq_divider[13]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[14]                                                                                                                    ; freq_selector:comb_52|freq_divider[14]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_selector:comb_52|freq_divider[15]                                                                                                                    ; freq_selector:comb_52|freq_divider[15]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_divider:comb_53|div_clk_out                                                                                                                          ; freq_divider:comb_53|div_clk_out                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; wait_counter:wait_Counter_Read|counter[0]                                                                                                                 ; wait_counter:wait_Counter_Read|counter[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; wait_counter:wait_Counter_Read|counter[2]                                                                                                                 ; wait_counter:wait_Counter_Read|counter[2]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; wait_counter:wait_Counter_Output|counter[2]                                                                                                               ; wait_counter:wait_Counter_Output|counter[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; wait_counter:wait_Counter_Output|counter[1]                                                                                                               ; wait_counter:wait_Counter_Output|counter[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; wait_counter:wait_Counter_Output|counter[0]                                                                                                               ; wait_counter:wait_Counter_Output|counter[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; wait_counter:wait_Counter_Complete|counter[2]                                                                                                             ; wait_counter:wait_Counter_Complete|counter[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; wait_counter:wait_Counter_Complete|counter[1]                                                                                                             ; wait_counter:wait_Counter_Complete|counter[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_divider:freq_div_22k|counter[0]                                                                                                                      ; freq_divider:freq_div_22k|counter[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_divider:freq_div_22k|div_clk_out                                                                                                                     ; freq_divider:freq_div_22k|div_clk_out                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg_temp                                                                            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg_temp                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|timing_control                    ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|timing_control                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[0]     ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[1]     ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[4]     ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[2][7]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[2][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[6][7]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[6][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[10][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[10][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[12][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[12][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[8][7]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[8][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[4][7]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[4][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][7]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[7][7]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[7][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[3][7]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[3][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[11][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[11][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[15][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[15][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][7]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][7]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[13][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[13][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][7]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[16][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[16][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[18][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[18][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[29][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[29][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[31][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[31][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[17][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[17][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[19][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[19][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[20][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[20][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[28][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[28][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][7] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[18][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[18][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[17][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[17][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[29][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[29][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[19][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[19][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[31][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[31][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[28][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[28][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[20][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[20][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[16][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[16][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[10][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[10][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[8][6]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[8][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[12][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[12][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[2][6]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[2][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][6]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[6][6]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[6][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[4][6]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[4][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][6]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[11][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[11][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[15][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[15][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[13][6] ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[13][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][6]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[3][6]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[3][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[7][6]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[7][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][6]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][5]  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; 0.000        ; 0.000      ; 0.657      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[12]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[12]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[14]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[14]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[14]        ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[14]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[21]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[21]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[21]        ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[21]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[15]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[15]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[15]        ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[15]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[22]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[22]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[13]        ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[13]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[6]         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[6]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[10]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[10]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[9]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[9]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[8]         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[8]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[7]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[7]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[7]         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[7]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|END           ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|END           ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.796      ;
; 0.534 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[6]                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[6]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[8]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.800      ;
; 0.545 ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_GO                         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.811      ;
; 0.562 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.828      ;
; 0.681 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[4]                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.947      ;
; 0.696 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.962      ;
; 0.732 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.999      ;
; 0.794 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[10]                   ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.061      ;
; 0.803 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[22]                   ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.069      ;
; 0.806 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[12]                   ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[21]                   ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[21]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.073      ;
; 0.812 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.079      ;
; 0.818 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.084      ;
; 0.825 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[7]                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[7]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.091      ;
; 0.825 ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.091      ;
; 0.834 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.100      ;
; 0.841 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.107      ;
; 0.868 ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_GO                         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.134      ;
; 0.884 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.150      ;
; 0.887 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.153      ;
; 0.899 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.165      ;
; 0.902 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.168      ;
; 0.939 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.205      ;
; 0.951 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[13]                   ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[13]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.218      ;
; 0.971 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.237      ;
; 0.974 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]                   ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.241      ;
; 0.979 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.246      ;
; 0.985 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[9]                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.251      ;
; 0.986 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[15]                   ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[15]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.252      ;
; 0.987 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_GO                         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.253      ;
; 0.987 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_GO                         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.253      ;
; 0.987 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_GO                         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.253      ;
; 0.987 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_GO                         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.253      ;
; 0.987 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_GO                         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.253      ;
; 0.987 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_GO                         ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.253      ;
; 0.988 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[14]                   ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[14]        ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.254      ;
; 1.010 ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.276      ;
; 1.021 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.029      ; 1.316      ;
; 1.023 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.289      ;
; 1.023 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|END           ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.029      ; 1.318      ;
; 1.039 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|END           ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; -0.029     ; 1.276      ;
; 1.053 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]                   ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.319      ;
; 1.113 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.379      ;
; 1.119 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.385      ;
; 1.182 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.448      ;
; 1.195 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.461      ;
; 1.196 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.462      ;
; 1.199 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.465      ;
; 1.201 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.467      ;
; 1.205 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.471      ;
; 1.217 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.483      ;
; 1.227 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.493      ;
; 1.243 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.509      ;
; 1.247 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.028      ; 1.541      ;
; 1.251 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.517      ;
; 1.253 ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.520      ;
; 1.261 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.527      ;
; 1.266 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.532      ;
; 1.270 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.536      ;
; 1.272 ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.538      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                                                                                                                              ; Latch Clock                                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.534 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.543 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.545 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.547 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.776 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.042      ;
; 0.802 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.812 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.820 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.831 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.844 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.110      ;
; 0.846 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.112      ;
; 1.188 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.195 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.217 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.230 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.496      ;
; 1.232 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.498      ;
; 1.259 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.277 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.543      ;
; 1.301 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.567      ;
; 1.303 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.569      ;
; 1.330 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.596      ;
; 1.331 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.597      ;
; 1.348 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.614      ;
; 1.372 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.638      ;
; 1.374 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.640      ;
; 1.376 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.642      ;
; 1.401 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.667      ;
; 1.419 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.685      ;
; 1.443 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.709      ;
; 1.445 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.711      ;
; 1.447 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.713      ;
; 1.472 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.738      ;
; 1.474 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.480 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.490 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.756      ;
; 1.514 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.780      ;
; 1.518 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.784      ;
; 1.561 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.827      ;
; 1.585 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.851      ;
; 1.589 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.855      ;
; 1.632 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.898      ;
; 1.660 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.703 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.969      ;
; 1.731 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 1.997      ;
; 1.742 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.008      ;
; 1.742 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.008      ;
; 1.742 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.008      ;
; 1.742 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.008      ;
; 1.802 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.068      ;
; 1.857 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 2.207      ; 4.580      ;
; 1.872 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.138      ;
; 1.872 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.138      ;
; 1.872 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.138      ;
; 1.872 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.138      ;
; 1.872 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.138      ;
; 1.876 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.142      ;
; 1.876 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.142      ;
; 1.876 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.142      ;
; 1.876 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.142      ;
; 1.876 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.142      ;
; 1.876 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.142      ;
; 1.993 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.259      ;
; 1.993 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.259      ;
; 1.993 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.259      ;
; 2.134 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.400      ;
; 2.134 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.400      ;
; 2.257 ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 2.204      ; 4.977      ;
; 2.262 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 2.528      ;
; 3.521 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.003      ; 3.790      ;
; 3.798 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.003      ; 4.067      ;
; 4.012 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 4.278      ;
; 4.130 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 4.396      ;
; 4.180 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.003      ; 4.449      ;
; 4.285 ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.000      ; 4.551      ;
; 4.310 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.003      ; 4.579      ;
; 4.314 ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; 0.003      ; 4.583      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'audio_controller:audio_control|audio_clock:u4|oAUD_BCK'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.556 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.822      ;
; 0.558 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; 0.000      ; 0.824      ;
; 0.824 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; 0.000      ; 1.090      ;
; 0.832 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; 0.000      ; 1.098      ;
; 0.844 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; 0.000      ; 1.110      ;
; 0.849 ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; 0.000      ; 1.115      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'doublesync:ps2c_doublsync|reg2'                                                                                                                                                              ;
+-------+----------------------------------------+-----------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                 ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[0]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.529 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[2] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[3]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[6] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[7]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[0] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[1]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 0.796      ;
; 0.533 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[5] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[6]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[4] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[5]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 0.800      ;
; 0.538 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[7] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[8]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 0.804      ;
; 0.669 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[3] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[4]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 0.935      ;
; 0.673 ; Kbd_ctrl:Kbd_Controller|kbd_reg[10]    ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[0]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 0.939      ;
; 0.674 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[8] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[9]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 0.940      ;
; 0.678 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[1] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[2]  ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 0.944      ;
; 0.734 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[7]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.000      ;
; 0.818 ; Kbd_ctrl:Kbd_Controller|bit_count[4]   ; Kbd_ctrl:Kbd_Controller|bit_count[4]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.084      ;
; 0.826 ; Kbd_ctrl:Kbd_Controller|bit_count[2]   ; Kbd_ctrl:Kbd_Controller|bit_count[2]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.092      ;
; 0.830 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[1]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.096      ;
; 0.837 ; Kbd_ctrl:Kbd_Controller|bit_count[1]   ; Kbd_ctrl:Kbd_Controller|bit_count[1]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.103      ;
; 0.843 ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[9] ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[10] ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.109      ;
; 0.846 ; Kbd_ctrl:Kbd_Controller|bit_count[5]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; Kbd_ctrl:Kbd_Controller|bit_count[3]   ; Kbd_ctrl:Kbd_Controller|bit_count[3]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.113      ;
; 0.932 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[5]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.198      ;
; 0.938 ; Kbd_ctrl:Kbd_Controller|kbd_reg[1]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[2]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; -0.002     ; 1.202      ;
; 1.043 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[10]     ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; -0.017     ; 1.292      ;
; 1.101 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[3]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; -0.015     ; 1.352      ;
; 1.148 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[8]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.001      ; 1.415      ;
; 1.162 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[6]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; -0.008     ; 1.420      ;
; 1.201 ; Kbd_ctrl:Kbd_Controller|bit_count[4]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.467      ;
; 1.211 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[4]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.016      ; 1.493      ;
; 1.213 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[2]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.479      ;
; 1.224 ; Kbd_ctrl:Kbd_Controller|bit_count[1]   ; Kbd_ctrl:Kbd_Controller|bit_count[2]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.490      ;
; 1.233 ; Kbd_ctrl:Kbd_Controller|bit_count[3]   ; Kbd_ctrl:Kbd_Controller|bit_count[4]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.499      ;
; 1.301 ; Kbd_ctrl:Kbd_Controller|bit_count[2]   ; Kbd_ctrl:Kbd_Controller|bit_count[3]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.567      ;
; 1.304 ; Kbd_ctrl:Kbd_Controller|bit_count[3]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.570      ;
; 1.372 ; Kbd_ctrl:Kbd_Controller|bit_count[2]   ; Kbd_ctrl:Kbd_Controller|bit_count[4]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.638      ;
; 1.372 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[3]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.638      ;
; 1.383 ; Kbd_ctrl:Kbd_Controller|bit_count[1]   ; Kbd_ctrl:Kbd_Controller|bit_count[3]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.649      ;
; 1.433 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[9]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.007      ; 1.706      ;
; 1.443 ; Kbd_ctrl:Kbd_Controller|bit_count[2]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.709      ;
; 1.443 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[4]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.709      ;
; 1.454 ; Kbd_ctrl:Kbd_Controller|bit_count[1]   ; Kbd_ctrl:Kbd_Controller|bit_count[4]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.720      ;
; 1.492 ; doublesync:ps2d_doublsync|reg2         ; Kbd_ctrl:Kbd_Controller|kbd_reg[0]      ; CLOCK_50                       ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; -0.478     ; 1.280      ;
; 1.514 ; Kbd_ctrl:Kbd_Controller|bit_count[0]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.780      ;
; 1.525 ; Kbd_ctrl:Kbd_Controller|bit_count[1]   ; Kbd_ctrl:Kbd_Controller|bit_count[5]    ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; 0.000      ; 1.791      ;
; 2.640 ; Kbd_ctrl:Kbd_Controller|kbd_reg[0]     ; Kbd_ctrl:Kbd_Controller|kbd_reg[1]      ; doublesync:ps2c_doublsync|reg2 ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; -0.009     ; 2.897      ;
+-------+----------------------------------------+-----------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg'                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                      ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.518  ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1                                               ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.784      ;
; 0.522  ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                               ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.788      ;
; 0.683  ; scope_capture:LCD_scope_channelB|captured_data[6]                                                          ; scope_capture:LCD_scope_channelB|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.949      ;
; 0.684  ; scope_capture:LCD_scope_channelB|captured_data[0]                                                          ; scope_capture:LCD_scope_channelB|captured_data[0]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.950      ;
; 0.684  ; scope_capture:LCD_scope_channelA|captured_data[10]                                                         ; scope_capture:LCD_scope_channelA|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.950      ;
; 0.684  ; scope_capture:LCD_scope_channelA|captured_data[12]                                                         ; scope_capture:LCD_scope_channelA|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.950      ;
; 0.685  ; scope_capture:LCD_scope_channelA|captured_data[4]                                                          ; scope_capture:LCD_scope_channelA|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.951      ;
; 0.685  ; scope_capture:LCD_scope_channelB|captured_data[8]                                                          ; scope_capture:LCD_scope_channelB|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.951      ;
; 0.685  ; scope_capture:LCD_scope_channelB|captured_data[10]                                                         ; scope_capture:LCD_scope_channelB|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.951      ;
; 0.685  ; scope_capture:LCD_scope_channelA|captured_data[14]                                                         ; scope_capture:LCD_scope_channelA|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.951      ;
; 0.686  ; scope_capture:LCD_scope_channelA|captured_data[1]                                                          ; scope_capture:LCD_scope_channelA|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.952      ;
; 0.686  ; scope_capture:LCD_scope_channelA|captured_data[2]                                                          ; scope_capture:LCD_scope_channelA|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.952      ;
; 0.686  ; scope_capture:LCD_scope_channelB|captured_data[7]                                                          ; scope_capture:LCD_scope_channelB|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.952      ;
; 0.686  ; scope_capture:LCD_scope_channelB|captured_data[14]                                                         ; scope_capture:LCD_scope_channelB|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.952      ;
; 0.822  ; scope_capture:LCD_scope_channelA|captured_data[1]                                                          ; scope_capture:LCD_scope_channelA|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.088      ;
; 0.822  ; scope_capture:LCD_scope_channelB|captured_data[14]                                                         ; scope_capture:LCD_scope_channelB|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.088      ;
; 0.823  ; scope_capture:LCD_scope_channelB|captured_data[7]                                                          ; scope_capture:LCD_scope_channelB|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.089      ;
; 0.824  ; scope_capture:LCD_scope_channelA|captured_data[2]                                                          ; scope_capture:LCD_scope_channelA|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.090      ;
; 0.824  ; scope_capture:LCD_scope_channelB|captured_data[8]                                                          ; scope_capture:LCD_scope_channelB|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.090      ;
; 0.824  ; scope_capture:LCD_scope_channelA|captured_data[14]                                                         ; scope_capture:LCD_scope_channelA|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.090      ;
; 0.838  ; scope_capture:LCD_scope_channelA|captured_data[15]                                                         ; scope_capture:LCD_scope_channelA|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.847  ; scope_capture:LCD_scope_channelB|captured_data[9]                                                          ; scope_capture:LCD_scope_channelB|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.113      ;
; 0.853  ; scope_capture:LCD_scope_channelA|captured_data[12]                                                         ; scope_capture:LCD_scope_channelA|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.119      ;
; 0.854  ; scope_capture:LCD_scope_channelB|captured_data[10]                                                         ; scope_capture:LCD_scope_channelB|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.120      ;
; 0.855  ; scope_capture:LCD_scope_channelB|captured_data[4]                                                          ; scope_capture:LCD_scope_channelB|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.121      ;
; 0.855  ; scope_capture:LCD_scope_channelB|captured_data[15]                                                         ; scope_capture:LCD_scope_channelB|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.121      ;
; 0.857  ; scope_capture:LCD_scope_channelB|captured_data[0]                                                          ; scope_capture:LCD_scope_channelB|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.123      ;
; 0.857  ; scope_capture:LCD_scope_channelA|captured_data[4]                                                          ; scope_capture:LCD_scope_channelA|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.123      ;
; 0.857  ; scope_capture:LCD_scope_channelB|captured_data[6]                                                          ; scope_capture:LCD_scope_channelB|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.123      ;
; 0.858  ; scope_capture:LCD_scope_channelA|captured_data[10]                                                         ; scope_capture:LCD_scope_channelA|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.124      ;
; 0.859  ; scope_capture:LCD_scope_channelA|captured_data[9]                                                          ; scope_capture:LCD_scope_channelA|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.125      ;
; 0.860  ; scope_capture:LCD_scope_channelB|captured_data[1]                                                          ; scope_capture:LCD_scope_channelB|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.126      ;
; 0.861  ; scope_capture:LCD_scope_channelA|captured_data[5]                                                          ; scope_capture:LCD_scope_channelA|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.127      ;
; 0.866  ; scope_capture:LCD_scope_channelA|captured_data[3]                                                          ; scope_capture:LCD_scope_channelA|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.132      ;
; 0.866  ; scope_capture:LCD_scope_channelA|captured_data[7]                                                          ; scope_capture:LCD_scope_channelA|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.132      ;
; 0.866  ; scope_capture:LCD_scope_channelB|captured_data[12]                                                         ; scope_capture:LCD_scope_channelB|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.132      ;
; 0.869  ; scope_capture:LCD_scope_channelA|captured_data[8]                                                          ; scope_capture:LCD_scope_channelA|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.135      ;
; 0.870  ; scope_capture:LCD_scope_channelB|captured_data[11]                                                         ; scope_capture:LCD_scope_channelB|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.136      ;
; 0.871  ; scope_capture:LCD_scope_channelB|captured_data[3]                                                          ; scope_capture:LCD_scope_channelB|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.137      ;
; 0.872  ; scope_capture:LCD_scope_channelB|captured_data[2]                                                          ; scope_capture:LCD_scope_channelB|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.138      ;
; 0.873  ; scope_capture:LCD_scope_channelA|captured_data[11]                                                         ; scope_capture:LCD_scope_channelA|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.139      ;
; 0.874  ; scope_capture:LCD_scope_channelA|captured_data[6]                                                          ; scope_capture:LCD_scope_channelA|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.140      ;
; 0.991  ; scope_capture:LCD_scope_channelB|captured_data[4]                                                          ; scope_capture:LCD_scope_channelB|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.257      ;
; 0.998  ; scope_capture:LCD_scope_channelA|captured_data[9]                                                          ; scope_capture:LCD_scope_channelA|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.264      ;
; 0.999  ; scope_capture:LCD_scope_channelB|captured_data[1]                                                          ; scope_capture:LCD_scope_channelB|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.265      ;
; 0.999  ; scope_capture:LCD_scope_channelA|captured_data[5]                                                          ; scope_capture:LCD_scope_channelA|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.265      ;
; 1.003  ; scope_capture:LCD_scope_channelA|captured_data[8]                                                          ; scope_capture:LCD_scope_channelA|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.269      ;
; 1.016  ; scope_capture:LCD_scope_channelB|captured_data[9]                                                          ; scope_capture:LCD_scope_channelB|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.282      ;
; 1.034  ; scope_capture:LCD_scope_channelA|captured_data[3]                                                          ; scope_capture:LCD_scope_channelA|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.300      ;
; 1.037  ; scope_capture:LCD_scope_channelA|captured_data[7]                                                          ; scope_capture:LCD_scope_channelA|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.303      ;
; 1.039  ; scope_capture:LCD_scope_channelB|captured_data[3]                                                          ; scope_capture:LCD_scope_channelB|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.305      ;
; 1.040  ; scope_capture:LCD_scope_channelB|captured_data[2]                                                          ; scope_capture:LCD_scope_channelB|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.306      ;
; 1.040  ; scope_capture:LCD_scope_channelB|captured_data[12]                                                         ; scope_capture:LCD_scope_channelB|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.306      ;
; 1.041  ; scope_capture:LCD_scope_channelA|captured_data[6]                                                          ; scope_capture:LCD_scope_channelA|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.307      ;
; 1.043  ; scope_capture:LCD_scope_channelB|captured_data[11]                                                         ; scope_capture:LCD_scope_channelB|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.309      ;
; 1.045  ; scope_capture:LCD_scope_channelA|captured_data[11]                                                         ; scope_capture:LCD_scope_channelA|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.311      ;
; 1.052  ; doublesync:user_scope_enable_sync1|reg2                                                                    ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1 ; CLOCK_50                                                                             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.264     ; 1.054      ;
; 1.058  ; doublesync:user_scope_enable_sync1|reg2                                                                    ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1 ; CLOCK_50                                                                             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.264     ; 1.060      ;
; 1.065  ; scope_capture:LCD_scope_channelA|captured_data[13]                                                         ; scope_capture:LCD_scope_channelA|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.331      ;
; 1.071  ; scope_capture:LCD_scope_channelB|captured_data[13]                                                         ; scope_capture:LCD_scope_channelB|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.337      ;
; 1.080  ; scope_capture:LCD_scope_channelA|captured_data[0]                                                          ; scope_capture:LCD_scope_channelA|captured_data[0]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.346      ;
; 1.090  ; scope_capture:LCD_scope_channelB|captured_data[5]                                                          ; scope_capture:LCD_scope_channelB|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.356      ;
; 1.218  ; scope_capture:LCD_scope_channelA|captured_data[0]                                                          ; scope_capture:LCD_scope_channelA|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.484      ;
; 1.230  ; scope_capture:LCD_scope_channelB|captured_data[5]                                                          ; scope_capture:LCD_scope_channelB|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.496      ;
; 1.236  ; scope_capture:LCD_scope_channelA|captured_data[13]                                                         ; scope_capture:LCD_scope_channelA|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.502      ;
; 1.243  ; scope_capture:LCD_scope_channelB|captured_data[13]                                                         ; scope_capture:LCD_scope_channelB|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.509      ;
; 1.975  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1 ; CLOCK_50                                                                             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.283     ; 1.958      ;
; 1.981  ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1 ; CLOCK_50                                                                             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.283     ; 1.964      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[0]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.354 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelB|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.012     ; 1.608      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[0]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[1]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[2]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[3]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[4]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[5]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[6]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[7]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[8]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[9]            ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[10]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[11]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[12]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[13]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[14]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
; 21.435 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                               ; scope_capture:LCD_scope_channelA|captured_data[15]           ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -20.000      ; -0.029     ; 1.672      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]'                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.524 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.000      ; 0.790      ;
; 0.534 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.000      ; 0.800      ;
; 0.537 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.000      ; 0.803      ;
; 0.661 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.000      ; 0.927      ;
; 0.673 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.000      ; 0.939      ;
; 0.831 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.002      ; 1.099      ;
; 0.893 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.000      ; 1.159      ;
; 0.981 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.004      ; 1.251      ;
; 1.093 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.000      ; 1.359      ;
; 1.095 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.002     ; 1.359      ;
; 1.144 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.011     ; 1.399      ;
; 1.220 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.018      ; 1.504      ;
; 1.275 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; 0.003      ; 1.544      ;
; 1.292 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.011     ; 1.547      ;
; 1.383 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.003     ; 1.646      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg'                                                                                                                                                                 ;
+-------+--------------------+--------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.531 ; updown_counter[15] ; updown_counter[15] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.788 ; updown_counter[0]  ; updown_counter[0]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.054      ;
; 0.798 ; updown_counter[1]  ; updown_counter[1]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.064      ;
; 0.806 ; updown_counter[2]  ; updown_counter[2]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; updown_counter[4]  ; updown_counter[4]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; updown_counter[7]  ; updown_counter[7]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; updown_counter[9]  ; updown_counter[9]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; updown_counter[11] ; updown_counter[11] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; updown_counter[13] ; updown_counter[13] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; updown_counter[14] ; updown_counter[14] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.838 ; updown_counter[3]  ; updown_counter[3]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; updown_counter[8]  ; updown_counter[8]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; updown_counter[10] ; updown_counter[10] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; updown_counter[12] ; updown_counter[12] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; updown_counter[5]  ; updown_counter[5]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; updown_counter[6]  ; updown_counter[6]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.105      ;
; 1.171 ; updown_counter[0]  ; updown_counter[1]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.437      ;
; 1.181 ; updown_counter[1]  ; updown_counter[2]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.447      ;
; 1.189 ; updown_counter[14] ; updown_counter[15] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; updown_counter[13] ; updown_counter[14] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; updown_counter[2]  ; updown_counter[3]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; updown_counter[9]  ; updown_counter[10] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; updown_counter[11] ; updown_counter[12] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; updown_counter[4]  ; updown_counter[5]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.455      ;
; 1.224 ; updown_counter[3]  ; updown_counter[4]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; updown_counter[8]  ; updown_counter[9]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; updown_counter[10] ; updown_counter[11] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; updown_counter[12] ; updown_counter[13] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; updown_counter[6]  ; updown_counter[7]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; updown_counter[5]  ; updown_counter[6]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.491      ;
; 1.242 ; updown_counter[0]  ; updown_counter[2]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.508      ;
; 1.252 ; updown_counter[1]  ; updown_counter[3]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.518      ;
; 1.260 ; updown_counter[13] ; updown_counter[15] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; updown_counter[2]  ; updown_counter[4]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; updown_counter[9]  ; updown_counter[11] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; updown_counter[11] ; updown_counter[13] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; updown_counter[4]  ; updown_counter[6]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.526      ;
; 1.281 ; updown_counter[7]  ; updown_counter[8]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.547      ;
; 1.295 ; updown_counter[12] ; updown_counter[14] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; updown_counter[8]  ; updown_counter[10] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; updown_counter[10] ; updown_counter[12] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; updown_counter[3]  ; updown_counter[5]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; updown_counter[5]  ; updown_counter[7]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.562      ;
; 1.313 ; updown_counter[0]  ; updown_counter[3]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.579      ;
; 1.323 ; updown_counter[1]  ; updown_counter[4]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.589      ;
; 1.331 ; updown_counter[11] ; updown_counter[14] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; updown_counter[9]  ; updown_counter[12] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; updown_counter[2]  ; updown_counter[5]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; updown_counter[4]  ; updown_counter[7]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.597      ;
; 1.352 ; updown_counter[7]  ; updown_counter[9]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.618      ;
; 1.366 ; updown_counter[12] ; updown_counter[15] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; updown_counter[8]  ; updown_counter[11] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; updown_counter[10] ; updown_counter[13] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; updown_counter[3]  ; updown_counter[6]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.632      ;
; 1.384 ; updown_counter[6]  ; updown_counter[8]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.650      ;
; 1.384 ; updown_counter[0]  ; updown_counter[4]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.650      ;
; 1.394 ; updown_counter[1]  ; updown_counter[5]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.660      ;
; 1.402 ; updown_counter[11] ; updown_counter[15] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.668      ;
; 1.402 ; updown_counter[9]  ; updown_counter[13] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.668      ;
; 1.402 ; updown_counter[2]  ; updown_counter[6]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.668      ;
; 1.423 ; updown_counter[7]  ; updown_counter[10] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.689      ;
; 1.437 ; updown_counter[10] ; updown_counter[14] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.703      ;
; 1.437 ; updown_counter[8]  ; updown_counter[12] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.703      ;
; 1.437 ; updown_counter[3]  ; updown_counter[7]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.703      ;
; 1.455 ; updown_counter[6]  ; updown_counter[9]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.721      ;
; 1.455 ; updown_counter[5]  ; updown_counter[8]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.721      ;
; 1.455 ; updown_counter[0]  ; updown_counter[5]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.721      ;
; 1.465 ; updown_counter[1]  ; updown_counter[6]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.731      ;
; 1.473 ; updown_counter[9]  ; updown_counter[14] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.739      ;
; 1.473 ; updown_counter[2]  ; updown_counter[7]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.739      ;
; 1.490 ; updown_counter[4]  ; updown_counter[8]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.756      ;
; 1.494 ; updown_counter[7]  ; updown_counter[11] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.760      ;
; 1.508 ; updown_counter[10] ; updown_counter[15] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.774      ;
; 1.508 ; updown_counter[8]  ; updown_counter[13] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.774      ;
; 1.526 ; updown_counter[6]  ; updown_counter[10] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; updown_counter[5]  ; updown_counter[9]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; updown_counter[0]  ; updown_counter[6]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.792      ;
; 1.536 ; updown_counter[1]  ; updown_counter[7]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.802      ;
; 1.544 ; updown_counter[9]  ; updown_counter[15] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.810      ;
; 1.546 ; updown_counter[15] ; updown_counter[0]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[1]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[2]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[3]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[4]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[5]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[6]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[7]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[8]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[9]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[10] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[11] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[12] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[13] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.546 ; updown_counter[15] ; updown_counter[14] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.812      ;
; 1.561 ; updown_counter[4]  ; updown_counter[9]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.827      ;
; 1.565 ; updown_counter[7]  ; updown_counter[12] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.831      ;
; 1.579 ; updown_counter[8]  ; updown_counter[14] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.845      ;
; 1.596 ; updown_counter[3]  ; updown_counter[8]  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.862      ;
; 1.597 ; updown_counter[6]  ; updown_counter[11] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.863      ;
; 1.597 ; updown_counter[5]  ; updown_counter[10] ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; 0.000      ; 1.863      ;
+-------+--------------------+--------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'addr_fsm:ADDR_FSM|state[1]'                                                                                                                                       ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.710 ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 0.976      ;
; 0.791 ; addr_fsm:ADDR_FSM|addr_hi[2]  ; addr_fsm:ADDR_FSM|addr_hi[2]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.057      ;
; 0.796 ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; addr_fsm:ADDR_FSM|addr_hi[4]  ; addr_fsm:ADDR_FSM|addr_hi[4]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; addr_fsm:ADDR_FSM|addr_hi[6]  ; addr_fsm:ADDR_FSM|addr_hi[6]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.064      ;
; 0.800 ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.066      ;
; 0.802 ; addr_fsm:ADDR_FSM|addr_hi[8]  ; addr_fsm:ADDR_FSM|addr_hi[8]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; addr_fsm:ADDR_FSM|addr_hi[9]  ; addr_fsm:ADDR_FSM|addr_hi[9]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.072      ;
; 0.828 ; addr_fsm:ADDR_FSM|addr_hi[1]  ; addr_fsm:ADDR_FSM|addr_hi[1]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828 ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.094      ;
; 0.972 ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.238      ;
; 0.978 ; addr_fsm:ADDR_FSM|addr_hi[7]  ; addr_fsm:ADDR_FSM|addr_hi[7]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.244      ;
; 0.979 ; addr_fsm:ADDR_FSM|addr_hi[3]  ; addr_fsm:ADDR_FSM|addr_hi[3]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.245      ;
; 0.980 ; addr_fsm:ADDR_FSM|addr_hi[5]  ; addr_fsm:ADDR_FSM|addr_hi[5]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.246      ;
; 1.183 ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.449      ;
; 1.183 ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.449      ;
; 1.184 ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.450      ;
; 1.184 ; addr_fsm:ADDR_FSM|addr_hi[4]  ; addr_fsm:ADDR_FSM|addr_hi[5]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; addr_fsm:ADDR_FSM|addr_hi[6]  ; addr_fsm:ADDR_FSM|addr_hi[7]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.451      ;
; 1.189 ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; addr_fsm:ADDR_FSM|addr_hi[9]  ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; addr_fsm:ADDR_FSM|addr_hi[8]  ; addr_fsm:ADDR_FSM|addr_hi[9]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.455      ;
; 1.199 ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.465      ;
; 1.203 ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.469      ;
; 1.214 ; addr_fsm:ADDR_FSM|addr_hi[1]  ; addr_fsm:ADDR_FSM|addr_hi[2]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.480      ;
; 1.254 ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.520      ;
; 1.254 ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.520      ;
; 1.255 ; addr_fsm:ADDR_FSM|addr_hi[4]  ; addr_fsm:ADDR_FSM|addr_hi[6]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; addr_fsm:ADDR_FSM|addr_hi[6]  ; addr_fsm:ADDR_FSM|addr_hi[8]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.522      ;
; 1.260 ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; addr_fsm:ADDR_FSM|addr_hi[8]  ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.526      ;
; 1.270 ; addr_fsm:ADDR_FSM|addr_hi[2]  ; addr_fsm:ADDR_FSM|addr_hi[3]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.536      ;
; 1.279 ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.547      ;
; 1.281 ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.547      ;
; 1.325 ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.591      ;
; 1.325 ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.591      ;
; 1.326 ; addr_fsm:ADDR_FSM|addr_hi[4]  ; addr_fsm:ADDR_FSM|addr_hi[7]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.592      ;
; 1.327 ; addr_fsm:ADDR_FSM|addr_hi[6]  ; addr_fsm:ADDR_FSM|addr_hi[9]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.593      ;
; 1.331 ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.597      ;
; 1.333 ; addr_fsm:ADDR_FSM|addr_hi[9]  ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.601      ;
; 1.341 ; addr_fsm:ADDR_FSM|addr_hi[2]  ; addr_fsm:ADDR_FSM|addr_hi[4]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.607      ;
; 1.350 ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.618      ;
; 1.352 ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.618      ;
; 1.359 ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.625      ;
; 1.361 ; addr_fsm:ADDR_FSM|addr_hi[7]  ; addr_fsm:ADDR_FSM|addr_hi[8]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.627      ;
; 1.362 ; addr_fsm:ADDR_FSM|addr_hi[3]  ; addr_fsm:ADDR_FSM|addr_hi[4]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.628      ;
; 1.363 ; addr_fsm:ADDR_FSM|addr_hi[5]  ; addr_fsm:ADDR_FSM|addr_hi[6]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.629      ;
; 1.373 ; addr_fsm:ADDR_FSM|addr_hi[1]  ; addr_fsm:ADDR_FSM|addr_hi[3]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.639      ;
; 1.373 ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.639      ;
; 1.396 ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.662      ;
; 1.396 ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.662      ;
; 1.397 ; addr_fsm:ADDR_FSM|addr_hi[4]  ; addr_fsm:ADDR_FSM|addr_hi[8]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.663      ;
; 1.398 ; addr_fsm:ADDR_FSM|addr_hi[6]  ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.664      ;
; 1.402 ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.668      ;
; 1.404 ; addr_fsm:ADDR_FSM|addr_hi[8]  ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.672      ;
; 1.404 ; addr_fsm:ADDR_FSM|addr_hi[9]  ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.672      ;
; 1.412 ; addr_fsm:ADDR_FSM|addr_hi[2]  ; addr_fsm:ADDR_FSM|addr_hi[5]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.678      ;
; 1.421 ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.689      ;
; 1.423 ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.689      ;
; 1.430 ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.696      ;
; 1.432 ; addr_fsm:ADDR_FSM|addr_hi[7]  ; addr_fsm:ADDR_FSM|addr_hi[9]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.698      ;
; 1.433 ; addr_fsm:ADDR_FSM|addr_hi[3]  ; addr_fsm:ADDR_FSM|addr_hi[5]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.699      ;
; 1.434 ; addr_fsm:ADDR_FSM|addr_hi[5]  ; addr_fsm:ADDR_FSM|addr_hi[7]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.700      ;
; 1.444 ; addr_fsm:ADDR_FSM|addr_hi[1]  ; addr_fsm:ADDR_FSM|addr_hi[4]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.710      ;
; 1.444 ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.710      ;
; 1.467 ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|addr_hi[16] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.733      ;
; 1.467 ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.733      ;
; 1.468 ; addr_fsm:ADDR_FSM|addr_hi[4]  ; addr_fsm:ADDR_FSM|addr_hi[9]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.734      ;
; 1.473 ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.739      ;
; 1.475 ; addr_fsm:ADDR_FSM|addr_hi[8]  ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.743      ;
; 1.475 ; addr_fsm:ADDR_FSM|addr_hi[9]  ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.743      ;
; 1.483 ; addr_fsm:ADDR_FSM|addr_hi[2]  ; addr_fsm:ADDR_FSM|addr_hi[6]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.749      ;
; 1.490 ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|addr_hi[19] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.756      ;
; 1.492 ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.760      ;
; 1.501 ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.767      ;
; 1.503 ; addr_fsm:ADDR_FSM|addr_hi[7]  ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.769      ;
; 1.504 ; addr_fsm:ADDR_FSM|addr_hi[3]  ; addr_fsm:ADDR_FSM|addr_hi[6]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.770      ;
; 1.505 ; addr_fsm:ADDR_FSM|addr_hi[5]  ; addr_fsm:ADDR_FSM|addr_hi[8]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.771      ;
; 1.515 ; addr_fsm:ADDR_FSM|addr_hi[1]  ; addr_fsm:ADDR_FSM|addr_hi[5]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.781      ;
; 1.515 ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|addr_hi[21] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.781      ;
; 1.538 ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|addr_hi[17] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.804      ;
; 1.538 ; addr_fsm:ADDR_FSM|addr_hi[12] ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.804      ;
; 1.539 ; addr_fsm:ADDR_FSM|addr_hi[4]  ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.805      ;
; 1.542 ; addr_fsm:ADDR_FSM|addr_hi[6]  ; addr_fsm:ADDR_FSM|addr_hi[11] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.810      ;
; 1.546 ; addr_fsm:ADDR_FSM|addr_hi[8]  ; addr_fsm:ADDR_FSM|addr_hi[13] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.814      ;
; 1.546 ; addr_fsm:ADDR_FSM|addr_hi[9]  ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.814      ;
; 1.554 ; addr_fsm:ADDR_FSM|addr_hi[2]  ; addr_fsm:ADDR_FSM|addr_hi[7]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.820      ;
; 1.561 ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|addr_hi[20] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.827      ;
; 1.563 ; addr_fsm:ADDR_FSM|addr_hi[10] ; addr_fsm:ADDR_FSM|addr_hi[15] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.002      ; 1.831      ;
; 1.572 ; addr_fsm:ADDR_FSM|addr_hi[14] ; addr_fsm:ADDR_FSM|addr_hi[18] ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.838      ;
; 1.575 ; addr_fsm:ADDR_FSM|addr_hi[3]  ; addr_fsm:ADDR_FSM|addr_hi[7]  ; addr_fsm:ADDR_FSM|state[1] ; addr_fsm:ADDR_FSM|state[1] ; 0.000        ; 0.000      ; 1.841      ;
+-------+-------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'audio_controller:audio_control|audio_clock:u4|LRCK_1X'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 0.745 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[1] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[1] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.077     ; 0.934      ;
; 0.780 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[0] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[0] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.077     ; 0.969      ;
; 0.786 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[6] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[6] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.077     ; 0.975      ;
; 0.880 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[5] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[5] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.077     ; 1.069      ;
; 0.889 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[7] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[7] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.078     ; 1.077      ;
; 0.920 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[4] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[4] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.077     ; 1.109      ;
; 0.921 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[2] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[2] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.077     ; 1.110      ;
; 0.924 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[3] ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[3] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.077     ; 1.113      ;
; 1.098 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[6]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[6]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.471     ; 0.893      ;
; 1.178 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[2]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[2]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.470     ; 0.974      ;
; 1.292 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[1]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[1]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.471     ; 1.087      ;
; 1.292 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[7]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[7]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.471     ; 1.087      ;
; 1.301 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[3]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[3]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.470     ; 1.097      ;
; 1.313 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[4]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[4]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.470     ; 1.109      ;
; 1.541 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[5]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[5]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.470     ; 1.337      ;
; 1.559 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[0]  ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[0]  ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; 0.000        ; -0.470     ; 1.355      ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg'                                                                                                                        ;
+-------+--------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                     ; Launch Clock ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.823 ; scope_sampling_clock_count[0]  ; regd_actual_7seg_output[0]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.291     ; 0.798      ;
; 1.222 ; scope_sampling_clock_count[4]  ; regd_actual_7seg_output[4]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.284     ; 1.204      ;
; 1.227 ; scope_sampling_clock_count[12] ; regd_actual_7seg_output[12] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.285     ; 1.208      ;
; 1.230 ; scope_sampling_clock_count[5]  ; regd_actual_7seg_output[5]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.284     ; 1.212      ;
; 1.234 ; scope_sampling_clock_count[14] ; regd_actual_7seg_output[14] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.285     ; 1.215      ;
; 1.257 ; scope_sampling_clock_count[2]  ; regd_actual_7seg_output[2]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.292     ; 1.231      ;
; 1.351 ; scope_sampling_clock_count[13] ; regd_actual_7seg_output[13] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.285     ; 1.332      ;
; 1.357 ; scope_sampling_clock_count[6]  ; regd_actual_7seg_output[6]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.284     ; 1.339      ;
; 1.382 ; scope_sampling_clock_count[15] ; regd_actual_7seg_output[15] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.285     ; 1.363      ;
; 1.385 ; scope_sampling_clock_count[7]  ; regd_actual_7seg_output[7]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.284     ; 1.367      ;
; 1.386 ; scope_sampling_clock_count[1]  ; regd_actual_7seg_output[1]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.292     ; 1.360      ;
; 1.396 ; scope_sampling_clock_count[3]  ; regd_actual_7seg_output[3]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.292     ; 1.370      ;
; 1.447 ; scope_sampling_clock_count[8]  ; regd_actual_7seg_output[8]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.279     ; 1.434      ;
; 1.588 ; scope_sampling_clock_count[10] ; regd_actual_7seg_output[10] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.279     ; 1.575      ;
; 1.600 ; scope_sampling_clock_count[11] ; regd_actual_7seg_output[11] ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.279     ; 1.587      ;
; 1.604 ; scope_sampling_clock_count[9]  ; regd_actual_7seg_output[9]  ; CLOCK_50     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; 0.000        ; -0.279     ; 1.591      ;
+-------+--------------------------------+-----------------------------+--------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                                                                                                                                              ; Latch Clock                                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.000  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] ; 0.000        ; 1.005      ; 2.521      ;
; 21.000 ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] ; -20.000      ; 1.005      ; 2.521      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]'                                                                                                                                                     ;
+--------+------------------------------------+-----------------------------------+--------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock                   ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------------+---------------------------------------------------+--------------+------------+------------+
; 20.189 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.571      ; 1.026      ;
; 20.414 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.572      ; 1.252      ;
; 20.439 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.572      ; 1.277      ;
; 20.449 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.576      ; 1.291      ;
; 20.453 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.576      ; 1.295      ;
; 20.488 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.571      ; 1.325      ;
; 20.546 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.579      ; 1.391      ;
; 20.570 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.579      ; 1.415      ;
; 20.603 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.580      ; 1.449      ;
; 20.763 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.564      ; 1.593      ;
; 20.803 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.564      ; 1.633      ;
; 20.853 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.563      ; 1.682      ;
; 20.883 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.561      ; 1.710      ;
; 20.885 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.565      ; 1.716      ;
; 20.915 ; Kbd_ctrl:Kbd_Controller|kbd_reg[2] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.561      ; 1.742      ;
; 20.948 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.571      ; 1.785      ;
; 20.949 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.579      ; 1.794      ;
; 20.971 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.571      ; 1.808      ;
; 21.136 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.571      ; 1.973      ;
; 21.175 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.571      ; 2.012      ;
; 21.211 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.571      ; 2.048      ;
; 21.231 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.571      ; 2.068      ;
; 21.248 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.563      ; 2.077      ;
; 21.253 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.578      ; 2.097      ;
; 21.360 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.577      ; 2.203      ;
; 21.388 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.563      ; 2.217      ;
; 21.392 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.578      ; 2.236      ;
; 21.417 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.587      ; 2.270      ;
; 21.425 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.570      ; 2.261      ;
; 21.434 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.564      ; 2.264      ;
; 21.459 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.560      ; 2.285      ;
; 21.485 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.571      ; 2.322      ;
; 21.519 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.572      ; 2.357      ;
; 21.530 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.560      ; 2.356      ;
; 21.551 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.567      ; 2.384      ;
; 21.581 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.570      ; 2.417      ;
; 21.631 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.563      ; 2.460      ;
; 21.648 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.570      ; 2.484      ;
; 21.663 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[0] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.563      ; 2.492      ;
; 21.664 ; Kbd_ctrl:Kbd_Controller|kbd_reg[8] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.567      ; 2.497      ;
; 21.688 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.564      ; 2.518      ;
; 21.697 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.560      ; 2.523      ;
; 21.708 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.570      ; 2.544      ;
; 21.718 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[2] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.564      ; 2.548      ;
; 21.739 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.578      ; 2.583      ;
; 21.809 ; Kbd_ctrl:Kbd_Controller|kbd_reg[9] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.560      ; 2.635      ;
; 21.896 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.568      ; 2.730      ;
; 21.901 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.560      ; 2.727      ;
; 21.910 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[3] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.563      ; 2.739      ;
; 21.917 ; Kbd_ctrl:Kbd_Controller|kbd_reg[5] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.560      ; 2.743      ;
; 22.013 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.568      ; 2.847      ;
; 22.028 ; Kbd_ctrl:Kbd_Controller|kbd_reg[3] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.586      ; 2.880      ;
; 22.065 ; Kbd_ctrl:Kbd_Controller|kbd_reg[4] ; key2ascii:kbd2ascii|ascii_code[4] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.570      ; 2.901      ;
; 22.376 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[6] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.568      ; 3.210      ;
; 22.475 ; Kbd_ctrl:Kbd_Controller|kbd_reg[6] ; key2ascii:kbd2ascii|ascii_code[1] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.579      ; 3.320      ;
; 22.495 ; Kbd_ctrl:Kbd_Controller|kbd_reg[7] ; key2ascii:kbd2ascii|ascii_code[5] ; doublesync:ps2c_doublsync|reg2 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; -20.000      ; 0.568      ; 3.329      ;
+--------+------------------------------------+-----------------------------------+--------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_up_event_trigger'                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                        ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; 6.116 ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap ; CLOCK_50     ; speed_up_event_trigger ; 10.000       ; -1.839     ; 2.081      ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'Kbd_ctrl:Kbd_Controller|data_ready'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                        ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 6.333 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|actual_auto_reset_signal ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap ; CLOCK_50     ; Kbd_ctrl:Kbd_Controller|data_ready ; 10.000       ; -1.833     ; 1.870      ;
+-------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'doublesync:ps2c_doublsync|reg2'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 6.496  ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[0]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; 10.000       ; -1.835     ; 1.705      ;
; 6.496  ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[1]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; 10.000       ; -1.835     ; 1.705      ;
; 6.496  ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[2]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; 10.000       ; -1.835     ; 1.705      ;
; 6.496  ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[3]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; 10.000       ; -1.835     ; 1.705      ;
; 6.496  ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[4]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; 10.000       ; -1.835     ; 1.705      ;
; 6.496  ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[5]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; 10.000       ; -1.835     ; 1.705      ;
; 12.889 ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|actual_auto_reset_signal ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|async_trap ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; 20.000       ; -2.610     ; 4.537      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_down_event_trigger'                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; 6.511 ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap ; CLOCK_50     ; speed_down_event_trigger ; 10.000       ; -1.650     ; 1.875      ;
+-------+-------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.966 ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]      ; Kbd_ctrl:Kbd_Controller|data_ready                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -1.360     ; 1.710      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[16]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[17]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[18]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[19]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[20]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[21]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[22]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[23]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[24]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[25]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[26]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[27]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[28]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[29]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[30]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.904 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[31]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 2.116      ;
; 7.983 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg_temp             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 2.063      ;
; 7.983 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 2.063      ;
; 8.023 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg_temp   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 2.017      ;
; 8.023 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 2.017      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[0]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[1]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[2]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[3]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[4]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[5]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[6]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[7]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[8]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[9]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[10]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[11]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[12]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[13]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[14]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.234 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[15]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.010     ; 1.792      ;
; 8.239 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg_temp              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.016     ; 1.781      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.249 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.008      ; 1.795      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.261 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.779      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[1]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[2]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[3]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[4]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[5]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[6]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[7]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[8]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[9]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[10]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[11]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[12]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[13]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[14]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[15]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.267 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[0]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 1.782      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[16]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[17]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[18]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[19]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[20]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[21]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[22]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[23]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[24]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[25]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[26]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[27]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[28]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
; 8.278 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync           ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[29]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.010      ; 1.768      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                         ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 14.154 ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|actual_auto_reset_signal ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] ; 20.000       ; -3.179     ; 2.703      ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'audio_controller:audio_control|audio_clock:u4|oAUD_BCK'                                                                                                                                                                             ;
+--------+------------------------------------------------------+---------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                       ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+---------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 16.491 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 20.000       ; -1.838     ; 1.707      ;
; 16.491 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 20.000       ; -1.838     ; 1.707      ;
; 16.491 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 20.000       ; -1.838     ; 1.707      ;
; 16.491 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 20.000       ; -1.838     ; 1.707      ;
+--------+------------------------------------------------------+---------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'doublesync:key2_doublsync|reg2'                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                           ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 16.913 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|actual_auto_reset_signal ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap ; CLOCK_50     ; doublesync:key2_doublsync|reg2 ; 20.000       ; -1.829     ; 1.294      ;
+--------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 17.038 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.139     ; 2.859      ;
; 17.038 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.139     ; 2.859      ;
; 17.044 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.150     ; 2.842      ;
; 17.044 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.150     ; 2.842      ;
; 17.049 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.152     ; 2.835      ;
; 17.049 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.152     ; 2.835      ;
; 17.049 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.152     ; 2.835      ;
; 17.049 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.152     ; 2.835      ;
; 17.051 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.149     ; 2.836      ;
; 17.290 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.146     ; 2.600      ;
; 17.290 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.146     ; 2.600      ;
; 17.290 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.146     ; 2.600      ;
; 17.290 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.146     ; 2.600      ;
; 17.294 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.157     ; 2.585      ;
; 17.294 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.157     ; 2.585      ;
; 17.294 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 20.000       ; -0.157     ; 2.585      ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]'                                                                                                                                                                            ;
+--------+------------------------------------------------------+--------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                      ; Launch Clock ; Latch Clock                                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 17.633 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.480     ; 1.923      ;
; 17.846 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.707      ;
; 17.846 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.707      ;
; 17.846 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]     ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.707      ;
; 17.846 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.707      ;
; 18.065 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.488      ;
; 18.065 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.488      ;
; 18.065 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.488      ;
; 18.065 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.488      ;
; 18.065 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.488      ;
; 18.065 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.488      ;
; 18.065 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.488      ;
; 18.065 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.488      ;
; 18.065 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 20.000       ; -0.483     ; 1.488      ;
+--------+------------------------------------------------------+--------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.031  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync3                               ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.031  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync3                                ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.037  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync3                     ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.303      ;
; 11.035 ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal                                 ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync1                                  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.000      ; 1.301      ;
; 11.175 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                   ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.001      ; 1.442      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[4]                             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[5]                             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[6]                             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[7]                             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[8]                             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[9]                             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[10]                            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[11]                            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[12]                            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[13]                            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[14]                            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[15]                            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[3]                             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.218 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ; speed_reg_control:speed_reg_control_inst|speed_control_const[2]                             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.004     ; 1.480      ;
; 11.221 ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal                                  ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|sync1                                   ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.000      ; 1.487      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[16]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[17]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[18]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[19]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[20]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[21]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[22]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[23]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[24]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[25]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[26]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[27]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[28]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[29]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[30]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.492 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[31]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.010      ; 1.768      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[1]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[2]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[3]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[4]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[5]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[6]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[7]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[8]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[9]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[10]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[11]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[12]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[13]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[14]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[15]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.503 ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                        ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[0]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.013      ; 1.782      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[0]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[1]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[2]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[3]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[4]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[5]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[6]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[7]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[8]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[9]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[10] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[11] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[12] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[13] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[14] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.509 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[15] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.779      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[16] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[17] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[18] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[19] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[20] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[21] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[22] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[23] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[24] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[25] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[26] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[27] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[28] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[29] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[30] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.521 ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[31] ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.008      ; 1.795      ;
; 11.531 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg_temp              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.016     ; 1.781      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[0]             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[1]             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[2]             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[3]             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[4]             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[5]             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[6]             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[7]             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[8]             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[9]             ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[10]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[11]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[12]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[13]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
; 11.536 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                         ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|count_reg[14]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.010     ; 1.792      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]'                                                                                                                                                                            ;
+-------+------------------------------------------------------+--------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                      ; Launch Clock ; Latch Clock                                                                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.705 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.488      ;
; 1.705 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.488      ;
; 1.705 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.488      ;
; 1.705 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.488      ;
; 1.705 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.488      ;
; 1.705 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.488      ;
; 1.705 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.488      ;
; 1.705 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.488      ;
; 1.705 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.488      ;
; 1.924 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]     ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.707      ;
; 1.924 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]     ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.707      ;
; 1.924 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]     ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.707      ;
; 1.924 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK       ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.483     ; 1.707      ;
; 2.137 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_clock:u4|LRCK_1X        ; CLOCK_50     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.000        ; -0.480     ; 1.923      ;
+-------+------------------------------------------------------+--------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 2.476 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.157     ; 2.585      ;
; 2.476 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.157     ; 2.585      ;
; 2.476 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.157     ; 2.585      ;
; 2.480 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.146     ; 2.600      ;
; 2.480 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.146     ; 2.600      ;
; 2.480 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.146     ; 2.600      ;
; 2.480 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.146     ; 2.600      ;
; 2.719 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.149     ; 2.836      ;
; 2.721 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.152     ; 2.835      ;
; 2.721 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.152     ; 2.835      ;
; 2.721 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.152     ; 2.835      ;
; 2.721 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.152     ; 2.835      ;
; 2.726 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.150     ; 2.842      ;
; 2.726 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]  ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.150     ; 2.842      ;
; 2.732 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.139     ; 2.859      ;
; 2.732 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14] ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; 0.000        ; -0.139     ; 2.859      ;
+-------+---------------------------------------------------+-----------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'doublesync:key2_doublsync|reg2'                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                           ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 2.857 ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|actual_auto_reset_signal ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap ; CLOCK_50     ; doublesync:key2_doublsync|reg2 ; 0.000        ; -1.829     ; 1.294      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'audio_controller:audio_control|audio_clock:u4|oAUD_BCK'                                                                                                                                                                             ;
+-------+------------------------------------------------------+---------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                       ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+---------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 3.279 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; -1.838     ; 1.707      ;
; 3.279 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; -1.838     ; 1.707      ;
; 3.279 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; -1.838     ; 1.707      ;
; 3.279 ; audio_controller:audio_control|Reset_Delay:r0|oRESET ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ; CLOCK_50     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; 0.000        ; -1.838     ; 1.707      ;
+-------+------------------------------------------------------+---------------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]'                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                         ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 5.616 ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|actual_auto_reset_signal ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap ; CLOCK_50     ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] ; 0.000        ; -3.179     ; 2.703      ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'doublesync:ps2c_doublsync|reg2'                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 6.881  ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|actual_auto_reset_signal ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|async_trap ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; 0.000        ; -2.610     ; 4.537      ;
; 13.274 ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[0]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; -10.000      ; -1.835     ; 1.705      ;
; 13.274 ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[1]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; -10.000      ; -1.835     ; 1.705      ;
; 13.274 ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[2]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; -10.000      ; -1.835     ; 1.705      ;
; 13.274 ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[3]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; -10.000      ; -1.835     ; 1.705      ;
; 13.274 ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[4]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; -10.000      ; -1.835     ; 1.705      ;
; 13.274 ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]  ; Kbd_ctrl:Kbd_Controller|bit_count[5]                                           ; CLOCK_50     ; doublesync:ps2c_doublsync|reg2 ; -10.000      ; -1.835     ; 1.705      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_down_event_trigger'                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; 13.259 ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap ; CLOCK_50     ; speed_down_event_trigger ; -10.000      ; -1.650     ; 1.875      ;
+--------+-------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'Kbd_ctrl:Kbd_Controller|data_ready'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                        ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 13.437 ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|actual_auto_reset_signal ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap ; CLOCK_50     ; Kbd_ctrl:Kbd_Controller|data_ready ; -10.000      ; -1.833     ; 1.870      ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_up_event_trigger'                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                        ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+
; 13.654 ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap ; CLOCK_50     ; speed_up_event_trigger ; -10.000      ; -1.839     ; 2.081      ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg8 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg8 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg9 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a15~porta_address_reg9 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg1  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg1  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg2  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg2  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg3  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg3  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg4  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg4  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg5  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg5  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg6  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg6  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg7  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg7  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg8  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg8  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg9  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a1~porta_address_reg9  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg1  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg1  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg2  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg2  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg3  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg3  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg4  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg4  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg5  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg5  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg6  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg6  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg7  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg7  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg8  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg8  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg9  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a4~porta_address_reg9  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg1  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg1  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg2  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg2  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg3  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg3  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg4  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg4  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg5  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg5  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg6  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg6  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg7  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg7  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg8  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg8  ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg9  ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; LCD_Scope_Encapsulated_pacoblaze:LCD_LED_scope|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_mta1:auto_generated|ram_block1a8~porta_address_reg9  ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CLK_25'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[0]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[0]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[1]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[1]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[2]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[2]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[3]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[3]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[4]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[4]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[5]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[5]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[6]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[6]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[7]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|in_port[7]                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[0]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[0]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[11]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[11]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[12]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[12]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[13]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[13]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[14]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[14]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[15]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[15]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[16]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[16]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[17]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[17]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[1]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[1]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[2]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[2]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[3]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[3]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[4]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[5]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[5]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[6]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[7]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[8]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[8]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[9]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|instruction[9]                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|interrupt                                                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|interrupt                                                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[0]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[0]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[1]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[1]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[2]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[2]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[3]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[3]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[4]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[4]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[5]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[5]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[6]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[6]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[7]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|led[7]                                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[0]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[0]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[1]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[1]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[2]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[2]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[3]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[3]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[4]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[4]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[5]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[5]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[6]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[6]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[7]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|ledr[7]                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|carry                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|carry                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|carry_saved                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|carry_saved                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|interrupt_ack                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|interrupt_ack                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|interrupt_enable                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|interrupt_enable                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|interrupt_latch                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|interrupt_latch                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; CLK_25 ; Rise       ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][1] ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FSM_Read:comb_50|state[0]'                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[0]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[0]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[1]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[1]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[2]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[2]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[3]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[3]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[4]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[4]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[5]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[5]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[6]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[6]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[7]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; output_transition:comb_62|q[7]  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_50|Equal1|combout          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_50|Equal1|combout          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_50|Equal1|datad            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_50|Equal1|datad            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_50|Equal1~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_50|Equal1~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_50|Equal1~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_50|Equal1~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_50|state[0]|regout         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_50|state[0]|regout         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[0]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[0]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[1]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[1]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[2]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[2]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[3]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[3]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[4]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[4]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[5]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[5]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[6]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[6]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[7]|clk                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; FSM_Read:comb_50|state[0] ; Rise       ; comb_62|q[7]|clk                ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg'                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; doublesync:key0_doublsync|reg1               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; doublesync:key0_doublsync|reg1               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; doublesync:key0_doublsync|reg2               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; doublesync:key0_doublsync|reg2               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; doublesync:key1_doublsync|reg1               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; doublesync:key1_doublsync|reg1               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; doublesync:key1_doublsync|reg2               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; doublesync:key1_doublsync|reg2               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; speed_down_event_trigger                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; speed_down_event_trigger                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; speed_up_event_trigger                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; speed_up_event_trigger                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[0]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[0]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[10]                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[10]                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[11]                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[11]                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[12]                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[12]                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[13]                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[13]                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[14]                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[14]                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[15]                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[15]                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[1]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[1]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[2]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[2]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[3]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[3]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[4]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[4]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[5]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[5]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[6]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[6]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[7]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[7]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[8]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[8]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[9]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[9]                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_1KHz_clk|Div_Clk|tc_reg|regout           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_1KHz_clk|Div_Clk|tc_reg|regout           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_1KHz_clk|Div_Clk|tc_reg~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_1KHz_clk|Div_Clk|tc_reg~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_1KHz_clk|Div_Clk|tc_reg~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_1KHz_clk|Div_Clk|tc_reg~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; key0_doublsync|reg1|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; key0_doublsync|reg1|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; key0_doublsync|reg2|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; key0_doublsync|reg2|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; key1_doublsync|reg1|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; key1_doublsync|reg1|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; key1_doublsync|reg2|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; key1_doublsync|reg2|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; speed_down_event_trigger|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; speed_down_event_trigger|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; speed_up_event_trigger|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; speed_up_event_trigger|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[0]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[0]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[10]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[10]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[11]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[11]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[12]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[12]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[13]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[13]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[14]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[14]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[15]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[15]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[1]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[1]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[2]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[2]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[3]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[3]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[4]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[4]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[5]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[5]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[6]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[6]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[7]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[7]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[8]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[8]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[9]|clk                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; updown_counter[9]|clk                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg'                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+---------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[10]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[10]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[11]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[11]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[12]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[12]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[13]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[13]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[14]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[14]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[15]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[15]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[5]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[5]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[6]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[6]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[7]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[7]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[8]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[8]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[9]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[9]                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_2Hz_clk|Div_Clk|tc_reg|regout           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_2Hz_clk|Div_Clk|tc_reg|regout           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_2Hz_clk|Div_Clk|tc_reg~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_2Hz_clk|Div_Clk|tc_reg~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_2Hz_clk|Div_Clk|tc_reg~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Gen_2Hz_clk|Div_Clk|tc_reg~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[0]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[0]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[10]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[10]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[11]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[11]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[12]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[12]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[13]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[13]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[14]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[14]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[15]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[15]|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[1]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[1]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[2]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[2]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[3]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[3]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[4]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[4]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[5]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[5]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[6]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[6]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[7]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[7]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[8]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[8]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[9]|clk              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; regd_actual_7seg_output[9]|clk              ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg'                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[0]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[0]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[10]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[10]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[11]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[11]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[12]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[12]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[13]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[13]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[14]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[14]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[15]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[15]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[1]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[1]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[2]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[2]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[3]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[3]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[4]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[4]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[5]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[5]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[6]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[6]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[7]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[7]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[8]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[8]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[9]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelA|captured_data[9]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Fall       ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Fall       ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Fall       ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Fall       ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[0]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[0]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[10]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[10]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[11]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[11]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[12]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[12]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[13]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[13]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[14]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[14]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[15]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[15]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[1]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[1]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[2]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[2]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[3]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[3]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[4]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[4]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[5]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[5]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[6]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[6]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[7]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[7]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[8]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[8]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[9]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; scope_capture:LCD_scope_channelB|captured_data[9]            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Fall       ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Fall       ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Fall       ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Fall       ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Generate_LCD_scope_Clk|Div_Clk|tc_reg|regout                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Generate_LCD_scope_Clk|Div_Clk|tc_reg|regout                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Generate_LCD_scope_Clk|Div_Clk|tc_reg~clkctrl|inclk[0]       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Generate_LCD_scope_Clk|Div_Clk|tc_reg~clkctrl|inclk[0]       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Generate_LCD_scope_Clk|Div_Clk|tc_reg~clkctrl|outclk         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; Generate_LCD_scope_Clk|Div_Clk|tc_reg~clkctrl|outclk         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[10]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[10]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[11]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[11]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[12]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[12]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[13]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[13]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[14]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[14]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[15]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[15]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[4]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; Rise       ; LCD_scope_channelA|captured_data[4]|clk                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Kbd_ctrl:Kbd_Controller|data_ready'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Kbd_ctrl:Kbd_Controller|data_ready ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Kbd_ctrl:Kbd_Controller|data_ready ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Kbd_ctrl:Kbd_Controller|data_ready ; Rise       ; Kbd_Controller|data_ready|regout                                                               ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Kbd_ctrl:Kbd_Controller|data_ready ; Rise       ; Kbd_Controller|data_ready|regout                                                               ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Kbd_ctrl:Kbd_Controller|data_ready ; Rise       ; Write_Kbd_To_LCD1|make_kbd_ready_signal|async_trap|clk                                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Kbd_ctrl:Kbd_Controller|data_ready ; Rise       ; Write_Kbd_To_LCD1|make_kbd_ready_signal|async_trap|clk                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]'                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0]  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]'                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] ; Rise       ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] ; Rise       ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] ; Rise       ; Kbd_Controller|ensure_data_ready_reset|async_trap|clk                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] ; Rise       ; Kbd_Controller|ensure_data_ready_reset|async_trap|clk                           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] ; Rise       ; Write_Kbd_To_LCD1|state[5]|regout                                               ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] ; Rise       ; Write_Kbd_To_LCD1|state[5]|regout                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]'                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]|clk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|state[6]|regout                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|state[6]|regout                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|state[6]~clkctrl|inclk[0]                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|state[6]~clkctrl|inclk[0]                           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|state[6]~clkctrl|outclk                             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Rise       ; Write_Kbd_To_LCD1|state[6]~clkctrl|outclk                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]'                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[0]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[0]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[1]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[1]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[2]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[2]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[3]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[3]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[4]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[4]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[5]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[5]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[6]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; key2ascii:kbd2ascii|ascii_code[6]           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; Write_Kbd_To_LCD1|state[9]|regout           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; Write_Kbd_To_LCD1|state[9]|regout           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; Write_Kbd_To_LCD1|state[9]~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; Write_Kbd_To_LCD1|state[9]~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; Write_Kbd_To_LCD1|state[9]~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; Write_Kbd_To_LCD1|state[9]~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[0]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[0]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[1]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[1]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[2]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[2]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[3]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[3]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[4]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[4]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[5]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[5]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[6]|clk                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] ; Rise       ; kbd2ascii|ascii_code[6]|clk                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'addr_fsm:ADDR_FSM|state[1]'                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[10]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[10]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[11]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[11]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[12]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[12]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[13]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[13]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[14]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[14]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[15]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[15]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[16]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[16]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[17]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[17]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[18]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[18]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[19]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[19]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[1]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[1]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[20]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[20]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[21]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[21]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[2]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[2]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[3]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[3]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[4]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[4]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[5]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[5]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[6]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[6]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[7]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[7]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[8]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[8]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[9]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; addr_fsm:ADDR_FSM|addr_hi[9]       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[10]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[10]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[11]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[11]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[12]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[12]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[13]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[13]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[14]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[14]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[15]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[15]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[16]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[16]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[17]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[17]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[18]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[18]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[19]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[19]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[1]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[1]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[20]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[20]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[21]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[21]|clk           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[2]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[2]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[3]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[3]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[4]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[4]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[5]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[5]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[6]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[6]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[7]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[7]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[8]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[8]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[9]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|addr_hi[9]|clk            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|state[1]|regout           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|state[1]|regout           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|state[1]~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|state[1]~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|state[1]~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; addr_fsm:ADDR_FSM|state[1] ; Rise       ; ADDR_FSM|state[1]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK'                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK2          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK3          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|END           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|END           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SDO           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SDO           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[0]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[10]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[11]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[12]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[13]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[13]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[14]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[14]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[15]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[15]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[1]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[21]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[21]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[22]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[2]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[3]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[4]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[5]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[6]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[6]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[7]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[7]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[8]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[8]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[9]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[10]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[10]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[12]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[12]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[13]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[13]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[14]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[14]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[15]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[15]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[1]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[1]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[21]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[21]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[22]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[22]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[2]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[2]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[4]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[4]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[5]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[5]                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                         ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] ; Rise       ; audio_control|generate_aud_ctrl_clk|div_reg_top|outdata[0]|regout                                                                                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] ; Rise       ; audio_control|generate_aud_ctrl_clk|div_reg_top|outdata[0]|regout                                                                                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] ; Rise       ; audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|clk                                                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] ; Rise       ; audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|clk                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                                     ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8]                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8]                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|regout           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|regout           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|BCK_DIV[0]|clk                                                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|BCK_DIV[0]|clk                                                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|BCK_DIV[1]|clk                                                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|BCK_DIV[1]|clk                                                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|BCK_DIV[2]|clk                                                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|BCK_DIV[2]|clk                                                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[0]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[0]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[1]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[1]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[2]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[2]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[3]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[3]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[4]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[4]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[5]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[5]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[6]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[6]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[7]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[7]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[8]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X_DIV[8]|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X|clk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|LRCK_1X|clk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|oAUD_BCK|clk                                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Rise       ; audio_control|u4|oAUD_BCK|clk                                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'audio_controller:audio_control|audio_clock:u4|LRCK_1X'                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[0]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[0]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[1]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[1]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[2]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[2]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[3]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[3]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[4]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[4]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[5]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[5]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[6]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[6]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[7]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[7]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[7] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; audio_control|audio_right_clock|combout                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; audio_control|audio_right_clock|combout                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; audio_control|audio_right_clock|datad                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; audio_control|audio_right_clock|datad                              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; audio_control|audio_right_clock~clkctrl|inclk[0]                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; audio_control|audio_right_clock~clkctrl|inclk[0]                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; audio_control|audio_right_clock~clkctrl|outclk                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; audio_control|audio_right_clock~clkctrl|outclk                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; audio_control|u4|LRCK_1X|regout                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; audio_control|u4|LRCK_1X|regout                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; audio_control|u4|LRCK_1X~clkctrl|inclk[0]                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; audio_control|u4|LRCK_1X~clkctrl|inclk[0]                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; audio_control|u4|LRCK_1X~clkctrl|outclk                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; audio_control|u4|LRCK_1X~clkctrl|outclk                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[0]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[0]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[1]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[1]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[2]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[2]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[3]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[3]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[4]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[4]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[5]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[5]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[6]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[6]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[7]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Rise       ; interface_actual_audio_data_left|outdata[7]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[0]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[0]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[1]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[1]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[2]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[2]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[3]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[3]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[4]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[4]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[5]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[5]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[6]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[6]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[7]|clk                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X ; Fall       ; interface_actual_audio_data_right|outdata[7]|clk                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'audio_controller:audio_control|audio_clock:u4|oAUD_BCK'                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+---------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Fall       ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Fall       ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Fall       ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Fall       ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Fall       ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Fall       ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Fall       ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Fall       ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Rise       ; audio_control|u4|oAUD_BCK|regout                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Rise       ; audio_control|u4|oAUD_BCK|regout                              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Rise       ; audio_control|u5|SEL_Cont[0]|clk                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Rise       ; audio_control|u5|SEL_Cont[0]|clk                              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Rise       ; audio_control|u5|SEL_Cont[1]|clk                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Rise       ; audio_control|u5|SEL_Cont[1]|clk                              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Rise       ; audio_control|u5|SEL_Cont[2]|clk                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Rise       ; audio_control|u5|SEL_Cont[2]|clk                              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Rise       ; audio_control|u5|SEL_Cont[3]|clk                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK ; Rise       ; audio_control|u5|SEL_Cont[3]|clk                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'doublesync:key2_doublsync|reg2'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:key2_doublsync|reg2 ; Rise       ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:key2_doublsync|reg2 ; Rise       ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:key2_doublsync|reg2 ; Rise       ; key2_doublsync|reg2|regout                                                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:key2_doublsync|reg2 ; Rise       ; key2_doublsync|reg2|regout                                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:key2_doublsync|reg2 ; Rise       ; speed_reg_control_inst|make_song_restart_signal|async_trap|clk                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:key2_doublsync|reg2 ; Rise       ; speed_reg_control_inst|make_song_restart_signal|async_trap|clk                                    ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'doublesync:ps2c_doublsync|reg2'                                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|async_trap ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|async_trap ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[0]                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[0]                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[1]                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[1]                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[2]                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[2]                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[3]                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[3]                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[4]                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[4]                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[5]                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|bit_count[5]                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[0]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[0]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[10]                                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[10]                                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[1]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[1]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[2]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[2]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[3]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[3]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[4]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[4]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[5]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[5]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[6]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[6]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[7]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[7]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[8]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[8]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[9]                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|kbd_reg[9]                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[0]                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[0]                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[10]                                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[10]                                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[1]                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[1]                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[2]                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[2]                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[3]                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[3]                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[4]                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[4]                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[5]                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[5]                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[6]                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[6]                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[7]                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[7]                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[8]                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[8]                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[9]                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_ctrl:Kbd_Controller|old_kbd_reg[9]                                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|bit_count[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_Controller|ensure_data_ready_hold|async_trap|clk                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Fall       ; Kbd_Controller|ensure_data_ready_hold|async_trap|clk                           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[0]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[0]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[10]|clk                                                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[10]|clk                                                 ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[1]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[1]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[2]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[2]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[3]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[3]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[4]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[4]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[5]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[5]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[6]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[6]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[7]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[7]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[8]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[8]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[9]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|kbd_reg[9]|clk                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|old_kbd_reg[0]|clk                                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|old_kbd_reg[0]|clk                                              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|old_kbd_reg[10]|clk                                             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|old_kbd_reg[10]|clk                                             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|old_kbd_reg[1]|clk                                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; doublesync:ps2c_doublsync|reg2 ; Rise       ; Kbd_Controller|old_kbd_reg[1]|clk                                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_down_event_trigger'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; speed_down_event_trigger ; Rise       ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; speed_down_event_trigger ; Rise       ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; speed_down_event_trigger ; Rise       ; make_speedown_pulse|async_trap|clk                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; speed_down_event_trigger ; Rise       ; make_speedown_pulse|async_trap|clk                              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; speed_down_event_trigger ; Rise       ; speed_down_event_trigger|regout                                 ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; speed_down_event_trigger ; Rise       ; speed_down_event_trigger|regout                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_up_event_trigger'                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; speed_up_event_trigger ; Rise       ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; speed_up_event_trigger ; Rise       ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; speed_up_event_trigger ; Rise       ; make_speedup_pulse|async_trap|clk                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; speed_up_event_trigger ; Rise       ; make_speedup_pulse|async_trap|clk                              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; speed_up_event_trigger ; Rise       ; speed_up_event_trigger|regout                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; speed_up_event_trigger ; Rise       ; speed_up_event_trigger|regout                                  ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; KEY[*]    ; CLOCK_50                                                                             ; 3.678 ; 3.678 ; Rise       ; CLOCK_50                                                                             ;
;  KEY[2]   ; CLOCK_50                                                                             ; 3.678 ; 3.678 ; Rise       ; CLOCK_50                                                                             ;
; PS2_CLK   ; CLOCK_50                                                                             ; 3.479 ; 3.479 ; Rise       ; CLOCK_50                                                                             ;
; PS2_DAT   ; CLOCK_50                                                                             ; 3.419 ; 3.419 ; Rise       ; CLOCK_50                                                                             ;
; SW[*]     ; CLOCK_50                                                                             ; 5.343 ; 5.343 ; Rise       ; CLOCK_50                                                                             ;
;  SW[16]   ; CLOCK_50                                                                             ; 3.478 ; 3.478 ; Rise       ; CLOCK_50                                                                             ;
;  SW[17]   ; CLOCK_50                                                                             ; 5.343 ; 5.343 ; Rise       ; CLOCK_50                                                                             ;
; FL_DQ[*]  ; FSM_Read:comb_50|state[0]                                                            ; 3.600 ; 3.600 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[0] ; FSM_Read:comb_50|state[0]                                                            ; 3.546 ; 3.546 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[1] ; FSM_Read:comb_50|state[0]                                                            ; 3.598 ; 3.598 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[2] ; FSM_Read:comb_50|state[0]                                                            ; 3.576 ; 3.576 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[3] ; FSM_Read:comb_50|state[0]                                                            ; 3.600 ; 3.600 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[4] ; FSM_Read:comb_50|state[0]                                                            ; 3.103 ; 3.103 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[5] ; FSM_Read:comb_50|state[0]                                                            ; 3.487 ; 3.487 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[6] ; FSM_Read:comb_50|state[0]                                                            ; 3.526 ; 3.526 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[7] ; FSM_Read:comb_50|state[0]                                                            ; 3.517 ; 3.517 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
; KEY[*]    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 3.681 ; 3.681 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[0]   ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 3.191 ; 3.191 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[1]   ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 3.681 ; 3.681 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
; SW[*]     ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.683 ; 0.683 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[1]    ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 0.683 ; 0.683 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
; I2C_SDAT  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ; 5.982 ; 5.982 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ;
+-----------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                             ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; KEY[*]    ; CLOCK_50                                                                             ; -3.448 ; -3.448 ; Rise       ; CLOCK_50                                                                             ;
;  KEY[2]   ; CLOCK_50                                                                             ; -3.448 ; -3.448 ; Rise       ; CLOCK_50                                                                             ;
; PS2_CLK   ; CLOCK_50                                                                             ; -3.249 ; -3.249 ; Rise       ; CLOCK_50                                                                             ;
; PS2_DAT   ; CLOCK_50                                                                             ; -3.189 ; -3.189 ; Rise       ; CLOCK_50                                                                             ;
; SW[*]     ; CLOCK_50                                                                             ; -3.248 ; -3.248 ; Rise       ; CLOCK_50                                                                             ;
;  SW[16]   ; CLOCK_50                                                                             ; -3.248 ; -3.248 ; Rise       ; CLOCK_50                                                                             ;
;  SW[17]   ; CLOCK_50                                                                             ; -5.113 ; -5.113 ; Rise       ; CLOCK_50                                                                             ;
; FL_DQ[*]  ; FSM_Read:comb_50|state[0]                                                            ; -2.873 ; -2.873 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[0] ; FSM_Read:comb_50|state[0]                                                            ; -3.316 ; -3.316 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[1] ; FSM_Read:comb_50|state[0]                                                            ; -3.368 ; -3.368 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[2] ; FSM_Read:comb_50|state[0]                                                            ; -3.346 ; -3.346 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[3] ; FSM_Read:comb_50|state[0]                                                            ; -3.370 ; -3.370 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[4] ; FSM_Read:comb_50|state[0]                                                            ; -2.873 ; -2.873 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[5] ; FSM_Read:comb_50|state[0]                                                            ; -3.257 ; -3.257 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[6] ; FSM_Read:comb_50|state[0]                                                            ; -3.296 ; -3.296 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
;  FL_DQ[7] ; FSM_Read:comb_50|state[0]                                                            ; -3.287 ; -3.287 ; Rise       ; FSM_Read:comb_50|state[0]                                                            ;
; KEY[*]    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -2.961 ; -2.961 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[0]   ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -2.961 ; -2.961 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[1]   ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -3.451 ; -3.451 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
; SW[*]     ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -0.453 ; -0.453 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[1]    ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -0.453 ; -0.453 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
; I2C_SDAT  ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ; -4.584 ; -4.584 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ;
+-----------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                               ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                           ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; LEDG[*]      ; CLK_25                                                                                                                                                    ; 6.165  ; 6.165  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[0]     ; CLK_25                                                                                                                                                    ; 6.145  ; 6.145  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[1]     ; CLK_25                                                                                                                                                    ; 6.144  ; 6.144  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[2]     ; CLK_25                                                                                                                                                    ; 6.118  ; 6.118  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[3]     ; CLK_25                                                                                                                                                    ; 6.116  ; 6.116  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[4]     ; CLK_25                                                                                                                                                    ; 6.161  ; 6.161  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[5]     ; CLK_25                                                                                                                                                    ; 6.165  ; 6.165  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[6]     ; CLK_25                                                                                                                                                    ; 5.926  ; 5.926  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[7]     ; CLK_25                                                                                                                                                    ; 5.885  ; 5.885  ; Rise       ; CLK_25                                                                                                                                                    ;
; LEDR[*]      ; CLK_25                                                                                                                                                    ; 6.413  ; 6.413  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[0]     ; CLK_25                                                                                                                                                    ; 6.372  ; 6.372  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[1]     ; CLK_25                                                                                                                                                    ; 6.413  ; 6.413  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[2]     ; CLK_25                                                                                                                                                    ; 6.347  ; 6.347  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[3]     ; CLK_25                                                                                                                                                    ; 6.348  ; 6.348  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[4]     ; CLK_25                                                                                                                                                    ; 6.365  ; 6.365  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[5]     ; CLK_25                                                                                                                                                    ; 6.360  ; 6.360  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[6]     ; CLK_25                                                                                                                                                    ; 6.352  ; 6.352  ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[7]     ; CLK_25                                                                                                                                                    ; 6.347  ; 6.347  ; Rise       ; CLK_25                                                                                                                                                    ;
; FL_CE_N      ; CLOCK_50                                                                                                                                                  ; 9.114  ; 9.114  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; FL_OE_N      ; CLOCK_50                                                                                                                                                  ; 9.124  ; 9.124  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LCD_DATA[*]  ; CLOCK_50                                                                                                                                                  ; 7.626  ; 7.626  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                                                                  ; 7.312  ; 7.312  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                                                                  ; 7.386  ; 7.386  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                                                                  ; 7.618  ; 7.618  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                                                                  ; 7.347  ; 7.347  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                                                                  ; 7.626  ; 7.626  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                                                                  ; 7.511  ; 7.511  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                                                                  ; 7.615  ; 7.615  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                                                                  ; 7.347  ; 7.347  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LCD_EN       ; CLOCK_50                                                                                                                                                  ; 7.301  ; 7.301  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LCD_RS       ; CLOCK_50                                                                                                                                                  ; 7.312  ; 7.312  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LCD_RW       ; CLOCK_50                                                                                                                                                  ; 7.501  ; 7.501  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LEDR[*]      ; CLOCK_50                                                                                                                                                  ; 7.503  ; 7.503  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[15]    ; CLOCK_50                                                                                                                                                  ; 7.503  ; 7.503  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[16]    ; CLOCK_50                                                                                                                                                  ; 6.382  ; 6.382  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[17]    ; CLOCK_50                                                                                                                                                  ; 7.114  ; 7.114  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; HEX0[*]      ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.802  ; 7.802  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[0]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.793  ; 7.793  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[1]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.794  ; 7.794  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[2]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.802  ; 7.802  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[3]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.579  ; 7.579  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[4]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.546  ; 7.546  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[5]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.551  ; 7.551  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[6]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.564  ; 7.564  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX1[*]      ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.595  ; 8.595  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[0]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.588  ; 8.588  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[1]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.595  ; 8.595  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[2]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.190  ; 8.190  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[3]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.142  ; 8.142  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[4]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.197  ; 8.197  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[5]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.398  ; 8.398  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[6]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.458  ; 8.458  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX2[*]      ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.286  ; 8.286  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[0]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.912  ; 7.912  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[1]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.188  ; 8.188  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[2]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.720  ; 7.720  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[3]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.555  ; 7.555  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[4]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.286  ; 8.286  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[5]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.187  ; 8.187  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[6]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.232  ; 8.232  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX3[*]      ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.835  ; 8.835  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[0]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.730  ; 8.730  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[1]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.576  ; 8.576  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[2]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.592  ; 8.592  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[3]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.573  ; 8.573  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[4]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.611  ; 8.611  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[5]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.816  ; 8.816  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[6]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.835  ; 8.835  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; FL_ADDR[*]   ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.582  ; 6.582  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[1]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.529  ; 6.529  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[2]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.582  ; 6.582  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[3]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.299  ; 6.299  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[4]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.320  ; 6.320  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[5]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.322  ; 6.322  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[6]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.283  ; 6.283  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[7]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.293  ; 6.293  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[8]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.310  ; 6.310  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[9]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.113  ; 6.113  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[10] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.114  ; 6.114  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[11] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.078  ; 6.078  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[12] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.062  ; 6.062  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[13] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.271  ; 6.271  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[14] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.280  ; 6.280  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[15] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.290  ; 6.290  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[16] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.296  ; 6.296  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[17] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.271  ; 6.271  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[18] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.308  ; 6.308  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[19] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.268  ; 6.268  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[20] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.497  ; 6.497  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[21] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.496  ; 6.496  ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
; I2C_SCLK     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 10.576 ; 10.576 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; I2C_SDAT     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 6.748  ; 6.748  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; I2C_SCLK     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 7.748  ;        ; Fall       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; AUD_XCK      ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 4.982  ;        ; Rise       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_XCK      ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;        ; 4.982  ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_ADCLRCK  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.405  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT   ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 12.793 ; 12.793 ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.405  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_ADCLRCK  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 8.405  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT   ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 13.193 ; 13.193 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 8.405  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_BCLK     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 8.188  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_BCLK     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;        ; 8.188  ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_DACDAT   ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 12.317 ; 12.317 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                     ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                                           ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; LEDG[*]      ; CLK_25                                                                                                                                                    ; 5.885 ; 5.885 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[0]     ; CLK_25                                                                                                                                                    ; 6.145 ; 6.145 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[1]     ; CLK_25                                                                                                                                                    ; 6.144 ; 6.144 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[2]     ; CLK_25                                                                                                                                                    ; 6.118 ; 6.118 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[3]     ; CLK_25                                                                                                                                                    ; 6.116 ; 6.116 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[4]     ; CLK_25                                                                                                                                                    ; 6.161 ; 6.161 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[5]     ; CLK_25                                                                                                                                                    ; 6.165 ; 6.165 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[6]     ; CLK_25                                                                                                                                                    ; 5.926 ; 5.926 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDG[7]     ; CLK_25                                                                                                                                                    ; 5.885 ; 5.885 ; Rise       ; CLK_25                                                                                                                                                    ;
; LEDR[*]      ; CLK_25                                                                                                                                                    ; 6.347 ; 6.347 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[0]     ; CLK_25                                                                                                                                                    ; 6.372 ; 6.372 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[1]     ; CLK_25                                                                                                                                                    ; 6.413 ; 6.413 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[2]     ; CLK_25                                                                                                                                                    ; 6.347 ; 6.347 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[3]     ; CLK_25                                                                                                                                                    ; 6.348 ; 6.348 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[4]     ; CLK_25                                                                                                                                                    ; 6.365 ; 6.365 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[5]     ; CLK_25                                                                                                                                                    ; 6.360 ; 6.360 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[6]     ; CLK_25                                                                                                                                                    ; 6.352 ; 6.352 ; Rise       ; CLK_25                                                                                                                                                    ;
;  LEDR[7]     ; CLK_25                                                                                                                                                    ; 6.347 ; 6.347 ; Rise       ; CLK_25                                                                                                                                                    ;
; FL_CE_N      ; CLOCK_50                                                                                                                                                  ; 9.114 ; 9.114 ; Rise       ; CLOCK_50                                                                                                                                                  ;
; FL_OE_N      ; CLOCK_50                                                                                                                                                  ; 9.124 ; 9.124 ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LCD_DATA[*]  ; CLOCK_50                                                                                                                                                  ; 7.312 ; 7.312 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                                                                  ; 7.312 ; 7.312 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                                                                  ; 7.386 ; 7.386 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                                                                  ; 7.618 ; 7.618 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                                                                  ; 7.347 ; 7.347 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                                                                  ; 7.626 ; 7.626 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                                                                  ; 7.511 ; 7.511 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                                                                  ; 7.615 ; 7.615 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                                                                  ; 7.347 ; 7.347 ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LCD_EN       ; CLOCK_50                                                                                                                                                  ; 7.301 ; 7.301 ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LCD_RS       ; CLOCK_50                                                                                                                                                  ; 7.312 ; 7.312 ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LCD_RW       ; CLOCK_50                                                                                                                                                  ; 7.501 ; 7.501 ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LEDR[*]      ; CLOCK_50                                                                                                                                                  ; 6.382 ; 6.382 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[15]    ; CLOCK_50                                                                                                                                                  ; 7.503 ; 7.503 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[16]    ; CLOCK_50                                                                                                                                                  ; 6.382 ; 6.382 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[17]    ; CLOCK_50                                                                                                                                                  ; 7.114 ; 7.114 ; Rise       ; CLOCK_50                                                                                                                                                  ;
; HEX0[*]      ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.397 ; 7.397 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[0]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.664 ; 7.664 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[1]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.633 ; 7.633 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[2]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.637 ; 7.637 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[3]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.414 ; 7.414 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[4]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.420 ; 7.420 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[5]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.407 ; 7.407 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[6]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.397 ; 7.397 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX1[*]      ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.548 ; 7.548 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[0]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.972 ; 7.972 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[1]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.999 ; 7.999 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[2]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.595 ; 7.595 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[3]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.548 ; 7.548 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[4]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.581 ; 7.581 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[5]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.839 ; 7.839 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[6]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.862 ; 7.862 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX2[*]      ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.251 ; 7.251 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[0]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.638 ; 7.638 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[1]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.878 ; 7.878 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[2]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.410 ; 7.410 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[3]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.251 ; 7.251 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[4]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.002 ; 8.002 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[5]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.881 ; 7.881 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[6]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.923 ; 7.923 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX3[*]      ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.148 ; 8.148 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[0]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.303 ; 8.303 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[1]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.148 ; 8.148 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[2]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.190 ; 8.190 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[3]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.150 ; 8.150 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[4]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.192 ; 8.192 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[5]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.397 ; 8.397 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[6]     ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.408 ; 8.408 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; FL_ADDR[*]   ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.062 ; 6.062 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[1]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.529 ; 6.529 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[2]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.582 ; 6.582 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[3]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.299 ; 6.299 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[4]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.320 ; 6.320 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[5]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.322 ; 6.322 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[6]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.283 ; 6.283 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[7]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.293 ; 6.293 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[8]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.310 ; 6.310 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[9]  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.113 ; 6.113 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[10] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.114 ; 6.114 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[11] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.078 ; 6.078 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[12] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.062 ; 6.062 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[13] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.271 ; 6.271 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[14] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.280 ; 6.280 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[15] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.290 ; 6.290 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[16] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.296 ; 6.296 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[17] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.271 ; 6.271 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[18] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.308 ; 6.308 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[19] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.268 ; 6.268 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[20] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.497 ; 6.497 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
;  FL_ADDR[21] ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 6.496 ; 6.496 ; Rise       ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ;
; I2C_SCLK     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 8.353 ; 7.748 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; I2C_SDAT     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 6.748 ; 6.748 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; I2C_SCLK     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 7.748 ;       ; Fall       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; AUD_XCK      ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 4.982 ;       ; Rise       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_XCK      ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;       ; 4.982 ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_ADCLRCK  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.405 ;       ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT   ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.077 ; 8.077 ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.405 ;       ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_ADCLRCK  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;       ; 8.405 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT   ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.077 ; 8.077 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;       ; 8.405 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_BCLK     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 8.188 ;       ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_BCLK     ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;       ; 8.188 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_DACDAT   ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 9.185 ; 9.185 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 7.461 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.461 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.461 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.583 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.583 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.563 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.573 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.583 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.598 ;      ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 7.461 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.461 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.461 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.583 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.583 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.563 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.573 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.583 ;      ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.598 ;      ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 7.461     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.461     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.461     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.583     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.583     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.563     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.573     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.583     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.598     ;           ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 7.461     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.461     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.461     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.583     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.583     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.563     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.573     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.583     ;           ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.598     ;           ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                ; To Clock                                                                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 231      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 210      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8        ; 0        ; 8        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0        ; 0        ; 0        ; 10       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 958      ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0        ; 0        ; 1        ; 1        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1        ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1        ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 147      ; 0        ; 0        ; 0        ;
; CLK_25                                                                                                                                                    ; CLK_25                                                                                                                                                    ; 512183   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; CLK_25                                                                                                                                                    ; 1        ; 0        ; 0        ; 0        ;
; FSM_Read:comb_50|state[0]                                                                                                                                 ; CLK_25                                                                                                                                                    ; 9        ; 1        ; 0        ; 0        ;
; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; CLOCK_50                                                                                                                                                  ; 2        ; 2        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; CLOCK_50                                                                                                                                                  ; 0        ; 0        ; 2        ; 2        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; CLOCK_50                                                                                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; CLOCK_50                                                                                                                                                  ; 0        ; 0        ; 1        ; 1        ;
; CLK_25                                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 511838   ; 200      ; 331      ; 5        ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 16       ; 16       ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0        ; 40       ; 0        ; 1        ;
; FSM_Read:comb_50|state[0]                                                                                                                                 ; CLOCK_50                                                                                                                                                  ; 31       ; 15       ; 0        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; CLOCK_50                                                                                                                                                  ; 33       ; 1        ; 0        ; 0        ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; CLOCK_50                                                                                                                                                  ; 2        ; 1        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 1        ; 0        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 133      ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21       ; 21       ; 1        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21       ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 140      ; 21       ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0        ; 0        ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0        ; 0        ; 0        ; 42       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 392      ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1        ; 1        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 16       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 0        ; 0        ; 4        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 62       ; 32       ; 0        ; 2        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112      ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112      ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112      ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16       ; 0        ; 0        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 0        ; 228      ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                ; To Clock                                                                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 231      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; 210      ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8        ; 0        ; 8        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0        ; 0        ; 0        ; 10       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 958      ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0        ; 0        ; 1        ; 1        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1        ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1        ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 147      ; 0        ; 0        ; 0        ;
; CLK_25                                                                                                                                                    ; CLK_25                                                                                                                                                    ; 512183   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; CLK_25                                                                                                                                                    ; 1        ; 0        ; 0        ; 0        ;
; FSM_Read:comb_50|state[0]                                                                                                                                 ; CLK_25                                                                                                                                                    ; 9        ; 1        ; 0        ; 0        ;
; addr_fsm:ADDR_FSM|state[1]                                                                                                                                ; CLOCK_50                                                                                                                                                  ; 2        ; 2        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; CLOCK_50                                                                                                                                                  ; 0        ; 0        ; 2        ; 2        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; CLOCK_50                                                                                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; CLOCK_50                                                                                                                                                  ; 0        ; 0        ; 1        ; 1        ;
; CLK_25                                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 511838   ; 200      ; 331      ; 5        ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 16       ; 16       ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0        ; 40       ; 0        ; 1        ;
; FSM_Read:comb_50|state[0]                                                                                                                                 ; CLOCK_50                                                                                                                                                  ; 31       ; 15       ; 0        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; CLOCK_50                                                                                                                                                  ; 33       ; 1        ; 0        ; 0        ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; CLOCK_50                                                                                                                                                  ; 2        ; 1        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 1        ; 0        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 133      ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21       ; 21       ; 1        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21       ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 140      ; 21       ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0        ; 0        ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0        ; 0        ; 0        ; 42       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 392      ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1        ; 1        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 16       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 0        ; 0        ; 4        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 62       ; 32       ; 0        ; 2        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112      ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112      ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112      ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16       ; 0        ; 0        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 0        ; 228      ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                 ;
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0        ; 0        ; 4        ; 0        ;
; CLOCK_50   ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 14       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50                                                                                                                                                  ; 3        ; 119      ; 0        ; 0        ;
; CLOCK_50   ; doublesync:key2_doublsync|reg2                                                                                                                            ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0        ; 0        ; 1        ; 6        ;
; CLOCK_50   ; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 0        ; 1        ; 0        ; 0        ;
; CLOCK_50   ; speed_down_event_trigger                                                                                                                                  ; 0        ; 1        ; 0        ; 0        ;
; CLOCK_50   ; speed_up_event_trigger                                                                                                                                    ; 0        ; 1        ; 0        ; 0        ;
; CLOCK_50   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16       ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0        ; 0        ; 4        ; 0        ;
; CLOCK_50   ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 14       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50                                                                                                                                                  ; 3        ; 119      ; 0        ; 0        ;
; CLOCK_50   ; doublesync:key2_doublsync|reg2                                                                                                                            ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0        ; 0        ; 1        ; 6        ;
; CLOCK_50   ; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 0        ; 1        ; 0        ; 0        ;
; CLOCK_50   ; speed_down_event_trigger                                                                                                                                  ; 0        ; 1        ; 0        ; 0        ;
; CLOCK_50   ; speed_up_event_trigger                                                                                                                                    ; 0        ; 1        ; 0        ; 0        ;
; CLOCK_50   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16       ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 88    ; 88   ;
; Unconstrained Output Port Paths ; 207   ; 207  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Feb 28 18:13:09 2017
Info: Command: quartus_sta simple_ipod_solution -c simple_ipod_solution
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'timing_constraints.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name addr_fsm:ADDR_FSM|state[1] addr_fsm:ADDR_FSM|state[1]
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]
    Info (332105): create_clock -period 40.000 -name doublesync:ps2c_doublsync|reg2 doublesync:ps2c_doublsync|reg2
    Info (332105): create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller|data_ready Kbd_ctrl:Kbd_Controller|data_ready
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]
    Info (332105): create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger
    Info (332105): create_clock -period 40.000 -name doublesync:key2_doublsync|reg2 doublesync:key2_doublsync|reg2
    Info (332105): create_clock -period 40.000 -name CLK_25 CLK_25
    Info (332105): create_clock -period 40.000 -name FSM_Read:comb_50|state[0] FSM_Read:comb_50|state[0]
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|oAUD_BCK audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|LRCK_1X audio_controller:audio_control|audio_clock:u4|LRCK_1X
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 6.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.179         0.000 CLOCK_50 
    Info (332119):    15.955         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] 
    Info (332119):    16.144         0.000 CLK_25 
    Info (332119):    16.228         0.000 addr_fsm:ADDR_FSM|state[1] 
    Info (332119):    17.400         0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    17.513         0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    17.789         0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    18.166         0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    18.211         0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    18.278         0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):    18.770         0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):    34.290         0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):    37.493         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] 
    Info (332119):    38.387         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):    38.921         0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLK_25 
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] 
    Info (332119):     0.391         0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):     0.391         0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):     0.391         0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):     0.391         0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):     0.518         0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     0.524         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):     0.531         0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     0.710         0.000 addr_fsm:ADDR_FSM|state[1] 
    Info (332119):     0.745         0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):     0.823         0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     1.000         0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):    20.189         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] 
Info (332146): Worst-case recovery slack is 6.116
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.116         0.000 speed_up_event_trigger 
    Info (332119):     6.333         0.000 Kbd_ctrl:Kbd_Controller|data_ready 
    Info (332119):     6.496         0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):     6.511         0.000 speed_down_event_trigger 
    Info (332119):     6.966         0.000 CLOCK_50 
    Info (332119):    14.154         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] 
    Info (332119):    16.491         0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):    16.913         0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    17.038         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):    17.633         0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
Info (332146): Worst-case removal slack is 1.031
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.031         0.000 CLOCK_50 
    Info (332119):     1.705         0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):     2.476         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):     2.857         0.000 doublesync:key2_doublsync|reg2 
    Info (332119):     3.279         0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):     5.616         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] 
    Info (332119):     6.881         0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):    13.259         0.000 speed_down_event_trigger 
    Info (332119):    13.437         0.000 Kbd_ctrl:Kbd_Controller|data_ready 
    Info (332119):    13.654         0.000 speed_up_event_trigger 
Info (332146): Worst-case minimum pulse width slack is 8.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.077         0.000 CLOCK_50 
    Info (332119):    19.000         0.000 CLK_25 
    Info (332119):    19.000         0.000 FSM_Read:comb_50|state[0] 
    Info (332119):    19.000         0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.000         0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.000         0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.000         0.000 Kbd_ctrl:Kbd_Controller|data_ready 
    Info (332119):    19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] 
    Info (332119):    19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] 
    Info (332119):    19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):    19.000         0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] 
    Info (332119):    19.000         0.000 addr_fsm:ADDR_FSM|state[1] 
    Info (332119):    19.000         0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):    19.000         0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):    19.000         0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    19.000         0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    19.000         0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):    19.000         0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    19.000         0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):    19.000         0.000 speed_down_event_trigger 
    Info (332119):    19.000         0.000 speed_up_event_trigger 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 474 megabytes
    Info: Processing ended: Tue Feb 28 18:13:14 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


