Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -incremental -timeprecision_vhdl 1ns -generic_top test_in=../../../src/10_control/control-test-in.txt -generic_top test_out=../../../src/10_control/control-test-out.txt -prj sim.prj work.control_test -o sim.exe 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "../../../src/00_util/util-arch.vhdl" into library work
Parsing VHDL file "../../../src/10_control/control-asm-arch.vhdl" into library work
Parsing VHDL file "../../../src/09_microinstr/microinstr-arch.vhdl" into library work
Parsing VHDL file "../../../src/10_control/control-funcode-arch.vhdl" into library work
Parsing VHDL file "../../../src/10_control/control-opcode-arch.vhdl" into library work
Parsing VHDL file "../../../src/10_control/control-clock-arch.vhdl" into library work
Parsing VHDL file "../../../src/10_control/control-decoder-arch.vhdl" into library work
Parsing VHDL file "../../../src/10_control/control-cond-arch.vhdl" into library work
Parsing VHDL file "../../../src/10_control/control-flags-arch.vhdl" into library work
Parsing VHDL file "../../../src/10_control/control-arch.vhdl" into library work
Parsing VHDL file "../../../src/10_control/control-test.vhdl" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97148 KB
Fuse CPU Usage: 3740 ms
Compiling package standard
Compiling package textio
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package ctype
Compiling package conv
Compiling architecture clock_pulse_arch of entity clock_pulse [\clock_pulse(250)\]
Compiling package microinstr
Compiling architecture control_asm_arch of entity control_asm [\control_asm(true)\]
Compiling architecture control_funcode_arch of entity control_funcode [\control_funcode(true)\]
Compiling architecture control_opcode_arch of entity control_opcode [\control_opcode(true)\]
Compiling architecture mux2to1_arch of entity mux2to1 [\mux2to1(5)\]
Compiling architecture mux2to1_arch of entity mux2to1 [\mux2to1(20)\]
Compiling architecture control_clock_arch of entity control_clock [control_clock_default]
Compiling architecture control_decoder_arch of entity control_decoder [control_decoder_default]
Compiling architecture control_cond_arch of entity control_cond [control_cond_default]
Compiling architecture control_flags_arch of entity control_flags [control_flags_default]
Compiling architecture control_arch of entity control [\control(true)\]
Compiling architecture control_test_arch of entity control_test
Time Resolution for simulation is 1ns.
Compiled 30 VHDL Units
Built simulation executable sim.exe
Fuse Memory Usage: 415228 KB
Fuse CPU Usage: 4740 ms
GCC CPU Usage: 1990 ms
