// Seed: 3539028331
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout tri0 id_1;
  assign id_1 = {id_2{"" + id_4}};
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20, id_21, id_22, id_23;
  parameter id_24 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd43
) (
    output wor  id_0,
    input  tri0 id_1,
    input  wire _id_2,
    input  tri0 id_3
);
  logic [-1 : id_2] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
  wire id_7;
endmodule
