// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiEe0_H__
#define __myip_v1_0_HLS_weiEe0_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiEe0_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiEe0_ram) {
        ram[0] = "0b00111101101111110111010000011110";
        ram[1] = "0b00111101011101111110001000000011";
        ram[2] = "0b00111110000011100000000011101111";
        ram[3] = "0b10111101100000000001101100111001";
        ram[4] = "0b10111101100000000101110011111001";
        ram[5] = "0b00111100110110110001111100100100";
        ram[6] = "0b00111100100110000110000011111010";
        ram[7] = "0b00111100100011100011011111110011";
        ram[8] = "0b00111011100000101110101000101011";
        ram[9] = "0b10111101110011010011001110001001";
        ram[10] = "0b00111110000011110010110101100101";
        ram[11] = "0b10111110000010100001010000101110";
        ram[12] = "0b00111100000000001011001100101010";
        ram[13] = "0b00111110011000010111011010010000";
        ram[14] = "0b00111110001110111101101100010010";
        ram[15] = "0b10111101010010000000111001011010";
        ram[16] = "0b10111100111101111100101100111011";
        ram[17] = "0b10111110011111101010000001101100";
        ram[18] = "0b00111110001000010111100000010000";
        ram[19] = "0b10111101110100011001001000110101";
        ram[20] = "0b00111101101100000110010110110001";
        ram[21] = "0b10111101110010100110101001100101";
        ram[22] = "0b10111101110001011100100000111010";
        ram[23] = "0b10111101111111001111111100110111";
        ram[24] = "0b00111110000100001111101001110101";
        ram[25] = "0b10111110000110001111000011011010";
        ram[26] = "0b10111110010100010001111010100001";
        ram[27] = "0b00111101100000101010110110101111";
        ram[28] = "0b10111101111101110110110011010001";
        ram[29] = "0b00111011100101110001110100111101";
        ram[30] = "0b00111110000110101010000101011110";
        ram[31] = "0b10111101010011101000001011111000";
        ram[32] = "0b00111101100011010001010100001101";
        ram[33] = "0b00111101011000110011000001100000";
        ram[34] = "0b00111110100000111101000101111100";
        ram[35] = "0b10111101001111010101111100110101";
        ram[36] = "0b00111101110010100011111001011001";
        ram[37] = "0b00111110010000001011100111111000";
        ram[38] = "0b10111101010001101011110011011000";
        ram[39] = "0b10111101000010010101010000111011";
        ram[40] = "0b10111101101101010000011110100100";
        ram[41] = "0b10111100010111100100001101001100";
        ram[42] = "0b00111101110111000011010111100001";
        ram[43] = "0b10111110011001101111010110001100";
        ram[44] = "0b10111100100100111011111001100100";
        ram[45] = "0b10111100100000101000000010100110";
        ram[46] = "0b10111101111010011101110100101111";
        ram[47] = "0b00111100000100001100010100010101";
        ram[48] = "0b00111101101010100011110100100010";
        ram[49] = "0b10111110001100111010100001010010";
        ram[50] = "0b10111110011000101000010100100000";
        ram[51] = "0b10111100111100101110101001110010";
        ram[52] = "0b10111110010011100111000111000000";
        ram[53] = "0b10111101101000001110000111000001";
        ram[54] = "0b10111101010101001001111010000010";
        ram[55] = "0b10111100101111101001010010110101";
        ram[56] = "0b10111100010010101000001110110001";
        ram[57] = "0b10111101101101010101010011001000";
        ram[58] = "0b10111110010011111000101100100100";
        ram[59] = "0b10111110000110111010011101010001";
        ram[60] = "0b10111101100001000010111011000001";
        ram[61] = "0b00111101111111001001110001010101";
        ram[62] = "0b00111101100001101110000101100100";
        ram[63] = "0b10111100100101001100101101001010";
        ram[64] = "0b10111110011000001101001011110111";
        ram[65] = "0b10111100100000100000111110110100";
        ram[66] = "0b00111100110011011000011100000001";
        ram[67] = "0b00111100101111011010001111001000";
        ram[68] = "0b00111101101000011111010100011101";
        ram[69] = "0b00111101011011100001011101010100";
        ram[70] = "0b10111110010100100110110000001000";
        ram[71] = "0b00111110011101010110101011000011";
        ram[72] = "0b10111011011010001010110010001011";
        ram[73] = "0b10111101100111110011000010101110";
        ram[74] = "0b00111101111011011011100011010010";
        ram[75] = "0b10111110000100001001010011100001";
        ram[76] = "0b00111110001000010011100100010001";
        ram[77] = "0b10111110000011111100100110010100";
        ram[78] = "0b00111101110100010101111000011000";
        ram[79] = "0b00111101100010001011111001011110";
        ram[80] = "0b00111101100010111110100000110000";
        ram[81] = "0b10111110000010100000011111011010";
        ram[82] = "0b00111101110101000111101111000010";
        ram[83] = "0b00111101100011101101000100101110";
        ram[84] = "0b00111110000101000001010010001111";
        ram[85] = "0b00111100011111001110110011000011";
        ram[86] = "0b00111011000010000111100010010101";
        ram[87] = "0b10111101000100111101111000011111";
        ram[88] = "0b10111101000000011111101110011101";
        ram[89] = "0b00111110000010001100110111010111";
        ram[90] = "0b00111011110010100100110011100011";
        ram[91] = "0b10111100101111110100101001101101";
        ram[92] = "0b10111010000100001010101110010110";
        ram[93] = "0b00111110010000101010110001011011";
        ram[94] = "0b10111100110001011101100000010011";
        ram[95] = "0b10111110000010100000010000010000";
        ram[96] = "0b00111110000101101101011101000111";
        ram[97] = "0b10111101101000110101000101001010";
        ram[98] = "0b00111101100001011001100100011101";
        ram[99] = "0b00111101101001010000010000001101";
        ram[100] = "0b00111101100010100100001001011010";
        ram[101] = "0b10111100110101100111100111000010";
        ram[102] = "0b10111110011111100001101100110100";
        ram[103] = "0b10111100100101100010001101101100";
        ram[104] = "0b10111100110000100000101111000110";
        ram[105] = "0b10111101110111101100000101111010";
        ram[106] = "0b10111110011100010000000110000110";
        ram[107] = "0b00111101101100010000010010101101";
        ram[108] = "0b00111101111101010101111100001111";
        ram[109] = "0b10111110000111100001101100100000";
        ram[110] = "0b10111101101101001111100101101001";
        ram[111] = "0b00111101100000000110000011101111";
        ram[112] = "0b10111110000110101010000010110110";
        ram[113] = "0b10111101100101110111010111001100";
        ram[114] = "0b10111110010000010101100011011100";
        ram[115] = "0b10111110000100001101110101010001";
        ram[116] = "0b00111101011110101101100100000100";
        ram[117] = "0b10111101111101110011110000001011";
        ram[118] = "0b00111100111110110110101100011000";
        ram[119] = "0b00111110001111011010111010010111";
        ram[120] = "0b00111101110001100100011111010110";
        ram[121] = "0b00111101100101000100011000111011";
        ram[122] = "0b10111101111010000101011101000100";
        ram[123] = "0b10111101001101000111001111110100";
        ram[124] = "0b10111101001011000000001110010011";
        ram[125] = "0b10111101111010101000101000100001";
        ram[126] = "0b00111110100011000010110110100110";
        ram[127] = "0b00111110000001101110010100100111";
        ram[128] = "0b10111100110110111110000110011010";
        ram[129] = "0b00111101010001110010011101101100";
        ram[130] = "0b00111101001001001001000000111011";
        ram[131] = "0b10111100011101011001101011000011";
        ram[132] = "0b10111101111010001000000001001101";
        ram[133] = "0b00111110000110101001111100100101";
        ram[134] = "0b00111101101100111011010011000100";
        ram[135] = "0b10111110010011001111110011111000";
        ram[136] = "0b10111101101100100011001001011110";
        ram[137] = "0b10111110011111011111001101100010";
        ram[138] = "0b00111011100100110001111111111000";
        ram[139] = "0b00111101110010000010000110110000";
        ram[140] = "0b00111100100100111111111101111110";
        ram[141] = "0b10111110011000111101100010000111";
        ram[142] = "0b00111100010111011111000101000110";
        ram[143] = "0b10111110001000001101111010110001";
        ram[144] = "0b00111110011101001000101101110100";
        ram[145] = "0b10111101010101100011011111101110";
        ram[146] = "0b10111101111101100000111001100111";
        ram[147] = "0b00111101101011110110101010111101";
        ram[148] = "0b00111101010001101110000111011000";
        ram[149] = "0b10111110001011011100100101100111";
        ram[150] = "0b10111100010100111111011101101010";
        ram[151] = "0b10111100110100010110011101101000";
        ram[152] = "0b00111101101100101111110110110111";
        ram[153] = "0b00111101011011101100010010000111";
        ram[154] = "0b00111101011111001000100100001101";
        ram[155] = "0b00111101100111101010000100111001";
        ram[156] = "0b10111101110101000001101100110100";
        ram[157] = "0b00111110000111110111011110011000";
        ram[158] = "0b10111101110110000001010100111000";
        ram[159] = "0b10111100101011101100111000110111";
        ram[160] = "0b10111101111111000011110001110111";
        ram[161] = "0b00111110000100011001001101100000";
        ram[162] = "0b00111100100101000000110001010010";
        ram[163] = "0b10111101010100101110000101110110";
        ram[164] = "0b00111110000100110110110001000000";
        ram[165] = "0b00111011100101001010011000111110";
        ram[166] = "0b00111101111101010010010100010000";
        ram[167] = "0b10111101101110011111001110101101";
        ram[168] = "0b10111101100000011101000100111110";
        ram[169] = "0b10111101110111000111010101000111";
        ram[170] = "0b10111101001000111110001110011000";
        ram[171] = "0b00111110010000110111011100111101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiEe0) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiEe0_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiEe0) {
meminst = new myip_v1_0_HLS_weiEe0_ram("myip_v1_0_HLS_weiEe0_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiEe0() {
    delete meminst;
}


};//endmodule
#endif
