#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 14 13:30:59 2022
# Process ID: 18197
# Current directory: /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1
# Command line: vivado -log project_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_1_wrapper.tcl
# Log file: /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/project_1_wrapper.vds
# Journal file: /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/vivado.jou
# Running On: xcosswbld17, OS: Linux, CPU Frequency: 1000.777 MHz, CPU Physical cores: 32, Host memory: 404352 MB
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'NO'.
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
484 Beta devices matching pattern found, 484 enabled.
enable_beta_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.430 ; gain = 131.633 ; free physical = 285867 ; free virtual = 365223
source project_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_quad_spi:3.2'. The one found in IP location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/axi_quad_spi' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_startup_io:startup_io:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/axi_quad_spi/startup_io.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/startup_io.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/debug_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/hsams_data_sink_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_hsclk_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_hsclk_debug_v1_0/gt_hsclk_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_hsclk_debug_v1_0/gt_hsclk_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_rxmargin_intf:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_rxmargin_intf_v1_0/gt_rxmargin_intf.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_rxmargin_intf_v1_0/gt_rxmargin_intf.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:acelite:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/acelite.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pspmc_v1_2/interfaces/acelite.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_debug_v1_0/gt_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_debug_v1_0/gt_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4c_uscaleplus:transceiver_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_channel_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_channel_debug_v1_0/gt_channel_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_channel_debug_v1_0/gt_channel_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_bufgt:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_bufgt_v1_0/gt_bufgt.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_bufgt_v1_0/gt_bufgt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_tx_interface:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_tx_interface_v1_0/gt_tx_interface.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/interfaces/gt_tx_interface_v1_0/gt_tx_interface.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:smmu:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/smmu.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pspmc_v1_2/interfaces/smmu.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_rx_interface:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_rx_interface_v1_0/gt_rx_interface.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/interfaces/gt_rx_interface_v1_0/gt_rx_interface.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2332.523 ; gain = 201.219 ; free physical = 285736 ; free virtual = 365104
Command: synth_design -top project_1_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18527
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3516.695 ; gain = 317.766 ; free physical = 284306 ; free virtual = 363679
Synthesis current peak Physical Memory [PSS] (MB): peak = 2757.006; parent = 2595.461; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4523.531; parent = 3523.637; children = 999.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_1_wrapper' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/hdl/project_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'project_1' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2582]
INFO: [Synth 8-6157] synthesizing module 'project_1_adc_sink_i_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_adc_sink_i_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_adc_sink_i_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_adc_sink_i_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_axi_gpio_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_axi_gpio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_axi_gpio_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_axi_gpio_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_axi_intc_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_axi_intc_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_axi_interconnect_0_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:4380]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_188O9S' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_188O9S' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1MP7OHK' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:344]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1MP7OHK' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:344]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_VB8JYP' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:863]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_VB8JYP' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:863]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_17D02PO' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:6830]
INFO: [Synth 8-6157] synthesizing module 'project_1_auto_ds_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_auto_ds_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_auto_pc_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_auto_pc_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_17D02PO' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:6830]
INFO: [Synth 8-6157] synthesizing module 'project_1_xbar_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_xbar_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_xbar_0' is unconnected for instance 'xbar' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:5023]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_xbar_0' is unconnected for instance 'xbar' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:5023]
WARNING: [Synth 8-7023] instance 'xbar' of module 'project_1_xbar_0' has 40 connections declared, but only 38 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:5023]
INFO: [Synth 8-6155] done synthesizing module 'project_1_axi_interconnect_0_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:4380]
INFO: [Synth 8-6157] synthesizing module 'project_1_chan_ctrl_fifo_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_chan_ctrl_fifo_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_chan_ctrl_fifo_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_chan_ctrl_fifo_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_chan_ctrl_reg_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_chan_ctrl_reg_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_chan_ctrl_reg_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_chan_ctrl_reg_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_clk_wiz_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_clk_wiz_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_concat_int_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_concat_int_0/synth/project_1_concat_int_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'project_1_concat_int_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_concat_int_0/synth/project_1_concat_int_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'project_1_const_1_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_const_1_0/synth/project_1_const_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'project_1_const_1_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_const_1_0/synth/project_1_const_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'project_1_dac_source_i_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dac_source_i_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dac_source_i_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dac_source_i_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_data_source_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_data_source_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_data_source_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_data_source_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_data_source_0' is unconnected for instance 'data_source' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3386]
WARNING: [Synth 8-7023] instance 'data_source' of module 'project_1_data_source_0' has 44 connections declared, but only 43 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3386]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_add_keep_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_add_keep_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_add_keep_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_add_keep_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_add_keep_trim_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_add_keep_trim_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_add_keep_trim_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_add_keep_trim_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_ctrl_fifo_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_ctrl_fifo_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_ctrl_fifo_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_ctrl_fifo_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'project_1_dec_ctrl_fifo_0' is unconnected for instance 'dec_ctrl_fifo' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3454]
WARNING: [Synth 8-7023] instance 'dec_ctrl_fifo' of module 'project_1_dec_ctrl_fifo_0' has 10 connections declared, but only 9 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3454]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_ctrl_reg_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_ctrl_reg_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_ctrl_reg_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_ctrl_reg_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_ctrl_reinterpret_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_ctrl_reinterpret_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_ctrl_reinterpret_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_ctrl_reinterpret_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_data_reinterpret_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_data_reinterpret_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_data_reinterpret_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_data_reinterpret_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'project_1_dec_data_reinterpret_0' is unconnected for instance 'dec_data_reinterpret' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3486]
WARNING: [Synth 8-7023] instance 'dec_data_reinterpret' of module 'project_1_dec_data_reinterpret_0' has 12 connections declared, but only 11 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3486]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_ip_mon_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_ip_mon_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_ip_mon_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_ip_mon_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_dec_ip_mon_0' is unconnected for instance 'dec_ip_mon' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3498]
WARNING: [Synth 8-7023] instance 'dec_ip_mon' of module 'project_1_dec_ip_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3498]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_ip_probe_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_ip_probe_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_ip_probe_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_ip_probe_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_keep_ctrl_fifo_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_keep_ctrl_fifo_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_keep_ctrl_fifo_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_keep_ctrl_fifo_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_op_mon_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_op_mon_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_op_mon_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_op_mon_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_dec_op_mon_0' is unconnected for instance 'dec_op_mon' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3541]
WARNING: [Synth 8-7023] instance 'dec_op_mon' of module 'project_1_dec_op_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3541]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_op_probe_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_op_probe_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_op_probe_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_op_probe_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_dec_stat_reinterpret_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_stat_reinterpret_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_dec_stat_reinterpret_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_dec_stat_reinterpret_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_demod_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_demod_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_demod_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_demod_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_add_keep_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_add_keep_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_add_keep_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_add_keep_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_add_keep_trim_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_add_keep_trim_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_add_keep_trim_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_add_keep_trim_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_ctrl_reinterpret_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_ctrl_reinterpret_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_ctrl_reinterpret_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_ctrl_reinterpret_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'project_1_enc_ctrl_reinterpret_0' is unconnected for instance 'enc_ctrl_reinterpret' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3635]
WARNING: [Synth 8-7023] instance 'enc_ctrl_reinterpret' of module 'project_1_enc_ctrl_reinterpret_0' has 10 connections declared, but only 9 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3635]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_data_fifo_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_data_fifo_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_data_fifo_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_data_fifo_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'project_1_enc_data_fifo_0' is unconnected for instance 'enc_data_fifo' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3645]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'project_1_enc_data_fifo_0' is unconnected for instance 'enc_data_fifo' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3645]
WARNING: [Synth 8-7023] instance 'enc_data_fifo' of module 'project_1_enc_data_fifo_0' has 12 connections declared, but only 10 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3645]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_data_reinterpret_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_data_reinterpret_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_data_reinterpret_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_data_reinterpret_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_ip_mon_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_ip_mon_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_ip_mon_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_ip_mon_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_enc_ip_mon_0' is unconnected for instance 'enc_ip_mon' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3669]
WARNING: [Synth 8-7023] instance 'enc_ip_mon' of module 'project_1_enc_ip_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3669]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_ip_probe_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_ip_probe_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_ip_probe_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_ip_probe_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_keep_ctrl_fifo_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_keep_ctrl_fifo_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_keep_ctrl_fifo_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_keep_ctrl_fifo_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_op_mon_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_op_mon_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_op_mon_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_op_mon_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_enc_op_mon_0' is unconnected for instance 'enc_op_mon' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3712]
WARNING: [Synth 8-7023] instance 'enc_op_mon' of module 'project_1_enc_op_mon_0' has 26 connections declared, but only 25 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3712]
INFO: [Synth 8-6157] synthesizing module 'project_1_enc_op_probe_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_op_probe_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_enc_op_probe_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_enc_op_probe_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_gpio_reset_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_gpio_reset_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_gpio_reset_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_gpio_reset_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_hard_chan_data_fifo_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_hard_chan_data_fifo_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_hard_chan_data_fifo_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_hard_chan_data_fifo_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_hard_data_reg_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_hard_data_reg_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_hard_data_reg_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_hard_data_reg_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_llr_reinterpret_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_llr_reinterpret_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_llr_reinterpret_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_llr_reinterpret_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'project_1_llr_reinterpret_0' is unconnected for instance 'llr_reinterpret' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3791]
WARNING: [Synth 8-7023] instance 'llr_reinterpret' of module 'project_1_llr_reinterpret_0' has 12 connections declared, but only 11 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3791]
INFO: [Synth 8-6157] synthesizing module 'project_1_llr_reshape_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_llr_reshape_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_llr_reshape_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_llr_reshape_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_mod_and_chan_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_mod_and_chan_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_mod_and_chan_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_mod_and_chan_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_reset_slice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_reset_slice_0/synth/project_1_reset_slice_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'project_1_reset_slice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_reset_slice_0/synth/project_1_reset_slice_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'project_1_rst_clk_wiz_100M_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_rst_clk_wiz_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_rst_clk_wiz_100M_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_rst_clk_wiz_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'project_1_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3843]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'project_1_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3843]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'project_1_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3843]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_100M' of module 'project_1_rst_clk_wiz_100M_0' has 10 connections declared, but only 7 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3843]
INFO: [Synth 8-6157] synthesizing module 'project_1_rst_clk_wiz_300M_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_rst_clk_wiz_300M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_rst_clk_wiz_300M_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_rst_clk_wiz_300M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'project_1_rst_clk_wiz_300M_0' is unconnected for instance 'rst_clk_wiz_300M' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3851]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'project_1_rst_clk_wiz_300M_0' is unconnected for instance 'rst_clk_wiz_300M' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3851]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_300M' of module 'project_1_rst_clk_wiz_300M_0' has 10 connections declared, but only 8 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3851]
INFO: [Synth 8-6157] synthesizing module 'project_1_rst_zynq_ultra_ps_e_0_99M_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_rst_zynq_ultra_ps_e_0_99M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_rst_zynq_ultra_ps_e_0_99M_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_rst_zynq_ultra_ps_e_0_99M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'project_1_rst_zynq_ultra_ps_e_0_99M_0' is unconnected for instance 'rst_zynq_ultra_ps_e_0_99M' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3860]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'project_1_rst_zynq_ultra_ps_e_0_99M_0' is unconnected for instance 'rst_zynq_ultra_ps_e_0_99M' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3860]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'project_1_rst_zynq_ultra_ps_e_0_99M_0' is unconnected for instance 'rst_zynq_ultra_ps_e_0_99M' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3860]
WARNING: [Synth 8-7023] instance 'rst_zynq_ultra_ps_e_0_99M' of module 'project_1_rst_zynq_ultra_ps_e_0_99M_0' has 10 connections declared, but only 7 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3860]
INFO: [Synth 8-6157] synthesizing module 'project_1_rtc_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_rtc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_rtc_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_rtc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_sd_fec_dec_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_sd_fec_dec_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_sd_fec_dec_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_sd_fec_dec_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_sd_fec_enc_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_sd_fec_enc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_sd_fec_enc_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_sd_fec_enc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_status_tvalid' of module 'project_1_sd_fec_enc_0' is unconnected for instance 'sd_fec_enc' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3909]
WARNING: [Synth 8-7071] port 'm_axis_status_tdata' of module 'project_1_sd_fec_enc_0' is unconnected for instance 'sd_fec_enc' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3909]
WARNING: [Synth 8-7023] instance 'sd_fec_enc' of module 'project_1_sd_fec_enc_0' has 36 connections declared, but only 34 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3909]
INFO: [Synth 8-6157] synthesizing module 'project_1_src_data_broadcast_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_src_data_broadcast_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_src_data_broadcast_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_src_data_broadcast_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_src_data_fifo_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_src_data_fifo_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_src_data_fifo_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_src_data_fifo_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'project_1_src_data_fifo_0' is unconnected for instance 'src_data_fifo' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3957]
WARNING: [Synth 8-7071] port 'm_axis_tlast' of module 'project_1_src_data_fifo_0' is unconnected for instance 'src_data_fifo' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3957]
WARNING: [Synth 8-7023] instance 'src_data_fifo' of module 'project_1_src_data_fifo_0' has 12 connections declared, but only 10 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3957]
INFO: [Synth 8-6157] synthesizing module 'project_1_stats_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_stats_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_stats_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_stats_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'project_1_stats_0' is unconnected for instance 'stats' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3968]
WARNING: [Synth 8-7023] instance 'stats' of module 'project_1_stats_0' has 36 connections declared, but only 35 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:3968]
INFO: [Synth 8-6157] synthesizing module 'project_1_usp_rf_data_converter_0_i_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_usp_rf_data_converter_0_i_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_usp_rf_data_converter_0_i_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_usp_rf_data_converter_0_i_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_zynq_ultra_ps_e_0_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_zynq_ultra_ps_e_0_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'project_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:4047]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'project_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:4047]
WARNING: [Synth 8-7071] port 'pl_resetn1' of module 'project_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:4047]
WARNING: [Synth 8-7071] port 'pl_resetn2' of module 'project_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:4047]
WARNING: [Synth 8-7071] port 'pl_resetn3' of module 'project_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:4047]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'project_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:4047]
WARNING: [Synth 8-7071] port 'pl_clk2' of module 'project_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:4047]
WARNING: [Synth 8-7071] port 'pl_clk3' of module 'project_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:4047]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'project_1_zynq_ultra_ps_e_0_0' has 91 connections declared, but only 83 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:4047]
INFO: [Synth 8-6157] synthesizing module 'project_1_zynq_ultra_ps_e_0_axi_periph_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:5064]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TYJ4W1' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:144]
INFO: [Synth 8-6157] synthesizing module 'project_1_m00_regslice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m00_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m00_regslice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m00_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m00_regslice_0' is unconnected for instance 'm00_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:303]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m00_regslice_0' is unconnected for instance 'm00_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:303]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'project_1_m00_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:303]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TYJ4W1' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:144]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_G6V2S9' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:476]
INFO: [Synth 8-6157] synthesizing module 'project_1_m01_regslice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m01_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m01_regslice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m01_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m01_regslice_0' is unconnected for instance 'm01_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:623]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'project_1_m01_regslice_0' is unconnected for instance 'm01_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:623]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m01_regslice_0' is unconnected for instance 'm01_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:623]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'project_1_m01_regslice_0' has 40 connections declared, but only 37 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:623]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_G6V2S9' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:476]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_16GRMNK' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:663]
INFO: [Synth 8-6157] synthesizing module 'project_1_m02_regslice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m02_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m02_regslice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m02_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m02_regslice_0' is unconnected for instance 'm02_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m02_regslice_0' is unconnected for instance 'm02_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:822]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'project_1_m02_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:822]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_16GRMNK' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:663]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_LWETYG' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:995]
INFO: [Synth 8-6157] synthesizing module 'project_1_m03_regslice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m03_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m03_regslice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m03_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m03_regslice_0' is unconnected for instance 'm03_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1154]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m03_regslice_0' is unconnected for instance 'm03_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1154]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'project_1_m03_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1154]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_LWETYG' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:995]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1C3GWZ' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1195]
INFO: [Synth 8-6157] synthesizing module 'project_1_m04_regslice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m04_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m04_regslice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m04_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m04_regslice_0' is unconnected for instance 'm04_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1342]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'project_1_m04_regslice_0' is unconnected for instance 'm04_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1342]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m04_regslice_0' is unconnected for instance 'm04_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1342]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'project_1_m04_regslice_0' has 40 connections declared, but only 37 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1342]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1C3GWZ' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1195]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1MLKS3F' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1382]
INFO: [Synth 8-6157] synthesizing module 'project_1_m05_regslice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m05_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m05_regslice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m05_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m05_regslice_0' is unconnected for instance 'm05_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1541]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m05_regslice_0' is unconnected for instance 'm05_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1541]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'project_1_m05_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1541]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1MLKS3F' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1382]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_V6NY4Y' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1582]
INFO: [Synth 8-6157] synthesizing module 'project_1_m06_regslice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m06_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m06_regslice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m06_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m06_regslice_0' is unconnected for instance 'm06_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1741]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m06_regslice_0' is unconnected for instance 'm06_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1741]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'project_1_m06_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1741]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_V6NY4Y' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1582]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1AHCO96' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1782]
INFO: [Synth 8-6157] synthesizing module 'project_1_m07_regslice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m07_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m07_regslice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m07_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m07_regslice_0' is unconnected for instance 'm07_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1941]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m07_regslice_0' is unconnected for instance 'm07_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1941]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'project_1_m07_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1941]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1AHCO96' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1782]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_1RAFJT0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1982]
INFO: [Synth 8-6157] synthesizing module 'project_1_m08_regslice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m08_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m08_regslice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m08_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m08_regslice_0' is unconnected for instance 'm08_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2141]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m08_regslice_0' is unconnected for instance 'm08_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2141]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'project_1_m08_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2141]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_1RAFJT0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:1982]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_EF8670' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2182]
INFO: [Synth 8-6157] synthesizing module 'project_1_m09_regslice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m09_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m09_regslice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m09_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m09_regslice_0' is unconnected for instance 'm09_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2341]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m09_regslice_0' is unconnected for instance 'm09_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2341]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'project_1_m09_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2341]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_EF8670' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2182]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_11Z6W1Z' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2382]
INFO: [Synth 8-6157] synthesizing module 'project_1_m10_regslice_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m10_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_m10_regslice_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_m10_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'project_1_m10_regslice_0' is unconnected for instance 'm10_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2541]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'project_1_m10_regslice_0' is unconnected for instance 'm10_regslice' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2541]
WARNING: [Synth 8-7023] instance 'm10_regslice' of module 'project_1_m10_regslice_0' has 40 connections declared, but only 38 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2541]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_11Z6W1Z' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2382]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WMG0D9' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:7240]
INFO: [Synth 8-6157] synthesizing module 'project_1_auto_cc_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_auto_cc_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_auto_cc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'project_1_auto_cc_0' is unconnected for instance 'auto_cc' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:7565]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'project_1_auto_cc_0' is unconnected for instance 'auto_cc' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:7565]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'project_1_auto_cc_0' has 86 connections declared, but only 84 given [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:7565]
INFO: [Synth 8-6157] synthesizing module 'project_1_auto_ds_1' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_auto_ds_1' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'project_1_auto_pc_1' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_auto_pc_1' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WMG0D9' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:7240]
INFO: [Synth 8-6157] synthesizing module 'project_1_xbar_1' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_xbar_1' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/.Xil/Vivado-18197-xcosswbld17/realtime/project_1_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'project_1_zynq_ultra_ps_e_0_axi_periph_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:5064]
INFO: [Synth 8-6155] done synthesizing module 'project_1' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/synth/project_1.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'project_1_wrapper' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/hdl/project_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port S_ACLK in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[39] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[38] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[37] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[36] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[35] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[34] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[33] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[32] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[39] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[38] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[37] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[36] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[35] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[34] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[33] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[32] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[11] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[10] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[9] in module m10_couplers_imp_11Z6W1Z is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[39] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[38] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[37] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[36] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[35] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[34] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[33] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[32] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[39] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[38] in module m09_couplers_imp_EF8670 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[37] in module m09_couplers_imp_EF8670 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3588.602 ; gain = 389.672 ; free physical = 284370 ; free virtual = 363744
Synthesis current peak Physical Memory [PSS] (MB): peak = 2757.006; parent = 2595.461; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4588.500; parent = 3588.605; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3606.414 ; gain = 407.484 ; free physical = 284370 ; free virtual = 363744
Synthesis current peak Physical Memory [PSS] (MB): peak = 2757.006; parent = 2595.461; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4606.312; parent = 3606.418; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3606.414 ; gain = 407.484 ; free physical = 284370 ; free virtual = 363744
Synthesis current peak Physical Memory [PSS] (MB): peak = 2757.006; parent = 2595.461; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4606.312; parent = 3606.418; children = 999.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3606.414 ; gain = 0.000 ; free physical = 284361 ; free virtual = 363735
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_zynq_ultra_ps_e_0_0/project_1_zynq_ultra_ps_e_0_0/project_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_zynq_ultra_ps_e_0_0/project_1_zynq_ultra_ps_e_0_0/project_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_adc_sink_i_0/project_1_adc_sink_i_0/project_1_adc_sink_i_0_in_context.xdc] for cell 'project_1_i/adc_sink_i'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_adc_sink_i_0/project_1_adc_sink_i_0/project_1_adc_sink_i_0_in_context.xdc] for cell 'project_1_i/adc_sink_i'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_gpio_0/project_1_axi_gpio_0/project_1_axi_gpio_0_in_context.xdc] for cell 'project_1_i/axi_gpio'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_gpio_0/project_1_axi_gpio_0/project_1_axi_gpio_0_in_context.xdc] for cell 'project_1_i/axi_gpio'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_intc_0/project_1_axi_intc_0/project_1_axi_intc_0_in_context.xdc] for cell 'project_1_i/axi_intc'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_axi_intc_0/project_1_axi_intc_0/project_1_axi_intc_0_in_context.xdc] for cell 'project_1_i/axi_intc'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_xbar_0/project_1_xbar_0/project_1_xbar_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_xbar_0/project_1_xbar_0/project_1_xbar_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/xbar'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_auto_ds_0/project_1_auto_ds_0/project_1_auto_ds_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_auto_ds_0/project_1_auto_ds_0/project_1_auto_ds_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_auto_pc_0/project_1_auto_pc_0/project_1_auto_pc_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_auto_pc_0/project_1_auto_pc_0/project_1_auto_pc_0_in_context.xdc] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_chan_ctrl_fifo_0/project_1_chan_ctrl_fifo_0/project_1_chan_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/chan_ctrl_fifo'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_chan_ctrl_fifo_0/project_1_chan_ctrl_fifo_0/project_1_chan_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/chan_ctrl_fifo'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_chan_ctrl_reg_0/project_1_chan_ctrl_reg_0/project_1_chan_ctrl_reg_0_in_context.xdc] for cell 'project_1_i/chan_ctrl_reg'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_chan_ctrl_reg_0/project_1_chan_ctrl_reg_0/project_1_chan_ctrl_reg_0_in_context.xdc] for cell 'project_1_i/chan_ctrl_reg'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc] for cell 'project_1_i/clk_wiz'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc] for cell 'project_1_i/clk_wiz'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dac_source_i_0/project_1_dac_source_i_0/project_1_dac_source_i_0_in_context.xdc] for cell 'project_1_i/dac_source_i'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dac_source_i_0/project_1_dac_source_i_0/project_1_dac_source_i_0_in_context.xdc] for cell 'project_1_i/dac_source_i'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_data_source_0/project_1_data_source_0/project_1_data_source_0_in_context.xdc] for cell 'project_1_i/data_source'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_data_source_0/project_1_data_source_0/project_1_data_source_0_in_context.xdc] for cell 'project_1_i/data_source'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_add_keep_0/project_1_dec_add_keep_0/project_1_dec_add_keep_0_in_context.xdc] for cell 'project_1_i/dec_add_keep'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_add_keep_0/project_1_dec_add_keep_0/project_1_dec_add_keep_0_in_context.xdc] for cell 'project_1_i/dec_add_keep'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_add_keep_trim_0/project_1_dec_add_keep_trim_0/project_1_dec_add_keep_trim_0_in_context.xdc] for cell 'project_1_i/dec_add_keep_trim'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_add_keep_trim_0/project_1_dec_add_keep_trim_0/project_1_dec_add_keep_trim_0_in_context.xdc] for cell 'project_1_i/dec_add_keep_trim'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_ctrl_fifo_0/project_1_dec_ctrl_fifo_0/project_1_dec_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_fifo'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_ctrl_fifo_0/project_1_dec_ctrl_fifo_0/project_1_dec_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_fifo'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_ctrl_reg_0/project_1_dec_ctrl_reg_0/project_1_dec_ctrl_reg_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_reg'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_ctrl_reg_0/project_1_dec_ctrl_reg_0/project_1_dec_ctrl_reg_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_reg'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_ctrl_reinterpret_0/project_1_dec_ctrl_reinterpret_0/project_1_dec_ctrl_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_ctrl_reinterpret_0/project_1_dec_ctrl_reinterpret_0/project_1_dec_ctrl_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_ctrl_reinterpret'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_data_reinterpret_0/project_1_dec_data_reinterpret_0/project_1_dec_data_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_data_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_data_reinterpret_0/project_1_dec_data_reinterpret_0/project_1_dec_data_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_data_reinterpret'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_ip_mon_0/project_1_dec_ip_mon_0/project_1_dec_ip_mon_0_in_context.xdc] for cell 'project_1_i/dec_ip_mon'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_ip_mon_0/project_1_dec_ip_mon_0/project_1_dec_ip_mon_0_in_context.xdc] for cell 'project_1_i/dec_ip_mon'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_ip_probe_0/project_1_dec_ip_probe_0/project_1_dec_ip_probe_0_in_context.xdc] for cell 'project_1_i/dec_ip_probe'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_ip_probe_0/project_1_dec_ip_probe_0/project_1_dec_ip_probe_0_in_context.xdc] for cell 'project_1_i/dec_ip_probe'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_keep_ctrl_fifo_0/project_1_dec_keep_ctrl_fifo_0/project_1_dec_keep_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/dec_keep_ctrl_fifo'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_keep_ctrl_fifo_0/project_1_dec_keep_ctrl_fifo_0/project_1_dec_keep_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/dec_keep_ctrl_fifo'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_op_mon_0/project_1_dec_op_mon_0/project_1_dec_op_mon_0_in_context.xdc] for cell 'project_1_i/dec_op_mon'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_op_mon_0/project_1_dec_op_mon_0/project_1_dec_op_mon_0_in_context.xdc] for cell 'project_1_i/dec_op_mon'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_op_probe_0/project_1_dec_op_probe_0/project_1_dec_op_probe_0_in_context.xdc] for cell 'project_1_i/dec_op_probe'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_op_probe_0/project_1_dec_op_probe_0/project_1_dec_op_probe_0_in_context.xdc] for cell 'project_1_i/dec_op_probe'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_stat_reinterpret_0/project_1_dec_stat_reinterpret_0/project_1_dec_stat_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_stat_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_dec_stat_reinterpret_0/project_1_dec_stat_reinterpret_0/project_1_dec_stat_reinterpret_0_in_context.xdc] for cell 'project_1_i/dec_stat_reinterpret'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_demod_0/project_1_demod_0/project_1_demod_0_in_context.xdc] for cell 'project_1_i/demod'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_demod_0/project_1_demod_0/project_1_demod_0_in_context.xdc] for cell 'project_1_i/demod'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_add_keep_0/project_1_enc_add_keep_0/project_1_enc_add_keep_0_in_context.xdc] for cell 'project_1_i/enc_add_keep'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_add_keep_0/project_1_enc_add_keep_0/project_1_enc_add_keep_0_in_context.xdc] for cell 'project_1_i/enc_add_keep'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_add_keep_trim_0/project_1_enc_add_keep_trim_0/project_1_enc_add_keep_trim_0_in_context.xdc] for cell 'project_1_i/enc_add_keep_trim'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_add_keep_trim_0/project_1_enc_add_keep_trim_0/project_1_enc_add_keep_trim_0_in_context.xdc] for cell 'project_1_i/enc_add_keep_trim'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_ctrl_reinterpret_0/project_1_enc_ctrl_reinterpret_0/project_1_enc_ctrl_reinterpret_0_in_context.xdc] for cell 'project_1_i/enc_ctrl_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_ctrl_reinterpret_0/project_1_enc_ctrl_reinterpret_0/project_1_enc_ctrl_reinterpret_0_in_context.xdc] for cell 'project_1_i/enc_ctrl_reinterpret'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_data_fifo_0/project_1_enc_data_fifo_0/project_1_enc_data_fifo_0_in_context.xdc] for cell 'project_1_i/enc_data_fifo'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_data_fifo_0/project_1_enc_data_fifo_0/project_1_enc_data_fifo_0_in_context.xdc] for cell 'project_1_i/enc_data_fifo'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_data_reinterpret_0/project_1_enc_data_reinterpret_0/project_1_enc_data_reinterpret_0_in_context.xdc] for cell 'project_1_i/enc_data_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_data_reinterpret_0/project_1_enc_data_reinterpret_0/project_1_enc_data_reinterpret_0_in_context.xdc] for cell 'project_1_i/enc_data_reinterpret'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_ip_mon_0/project_1_enc_ip_mon_0/project_1_enc_ip_mon_0_in_context.xdc] for cell 'project_1_i/enc_ip_mon'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_ip_mon_0/project_1_enc_ip_mon_0/project_1_enc_ip_mon_0_in_context.xdc] for cell 'project_1_i/enc_ip_mon'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_ip_probe_0/project_1_enc_ip_probe_0/project_1_enc_ip_probe_0_in_context.xdc] for cell 'project_1_i/enc_ip_probe'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_ip_probe_0/project_1_enc_ip_probe_0/project_1_enc_ip_probe_0_in_context.xdc] for cell 'project_1_i/enc_ip_probe'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_keep_ctrl_fifo_0/project_1_enc_keep_ctrl_fifo_0/project_1_enc_keep_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/enc_keep_ctrl_fifo'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_keep_ctrl_fifo_0/project_1_enc_keep_ctrl_fifo_0/project_1_enc_keep_ctrl_fifo_0_in_context.xdc] for cell 'project_1_i/enc_keep_ctrl_fifo'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_op_mon_0/project_1_enc_op_mon_0/project_1_enc_op_mon_0_in_context.xdc] for cell 'project_1_i/enc_op_mon'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_op_mon_0/project_1_enc_op_mon_0/project_1_enc_op_mon_0_in_context.xdc] for cell 'project_1_i/enc_op_mon'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_op_probe_0/project_1_enc_op_probe_0/project_1_enc_op_probe_0_in_context.xdc] for cell 'project_1_i/enc_op_probe'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_enc_op_probe_0/project_1_enc_op_probe_0/project_1_enc_op_probe_0_in_context.xdc] for cell 'project_1_i/enc_op_probe'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_gpio_reset_0/project_1_gpio_reset_0/project_1_gpio_reset_0_in_context.xdc] for cell 'project_1_i/gpio_reset'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_gpio_reset_0/project_1_gpio_reset_0/project_1_gpio_reset_0_in_context.xdc] for cell 'project_1_i/gpio_reset'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_hard_chan_data_fifo_0/project_1_hard_chan_data_fifo_0/project_1_hard_chan_data_fifo_0_in_context.xdc] for cell 'project_1_i/hard_chan_data_fifo'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_hard_chan_data_fifo_0/project_1_hard_chan_data_fifo_0/project_1_hard_chan_data_fifo_0_in_context.xdc] for cell 'project_1_i/hard_chan_data_fifo'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_hard_data_reg_0/project_1_hard_data_reg_0/project_1_hard_data_reg_0_in_context.xdc] for cell 'project_1_i/hard_data_reg'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_hard_data_reg_0/project_1_hard_data_reg_0/project_1_hard_data_reg_0_in_context.xdc] for cell 'project_1_i/hard_data_reg'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_llr_reinterpret_0/project_1_llr_reinterpret_0/project_1_llr_reinterpret_0_in_context.xdc] for cell 'project_1_i/llr_reinterpret'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_llr_reinterpret_0/project_1_llr_reinterpret_0/project_1_llr_reinterpret_0_in_context.xdc] for cell 'project_1_i/llr_reinterpret'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_llr_reshape_0/project_1_llr_reshape_0/project_1_llr_reshape_0_in_context.xdc] for cell 'project_1_i/llr_reshape'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_llr_reshape_0/project_1_llr_reshape_0/project_1_llr_reshape_0_in_context.xdc] for cell 'project_1_i/llr_reshape'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_mod_and_chan_0/project_1_mod_and_chan_0/project_1_mod_and_chan_0_in_context.xdc] for cell 'project_1_i/mod_and_chan'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_mod_and_chan_0/project_1_mod_and_chan_0/project_1_mod_and_chan_0_in_context.xdc] for cell 'project_1_i/mod_and_chan'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'project_1_i/rst_clk_wiz_100M'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'project_1_i/rst_clk_wiz_100M'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0_in_context.xdc] for cell 'project_1_i/rst_clk_wiz_300M'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0_in_context.xdc] for cell 'project_1_i/rst_clk_wiz_300M'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_rst_zynq_ultra_ps_e_0_99M_0/project_1_rst_zynq_ultra_ps_e_0_99M_0/project_1_rst_zynq_ultra_ps_e_0_99M_0_in_context.xdc] for cell 'project_1_i/rst_zynq_ultra_ps_e_0_99M'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_rst_zynq_ultra_ps_e_0_99M_0/project_1_rst_zynq_ultra_ps_e_0_99M_0/project_1_rst_zynq_ultra_ps_e_0_99M_0_in_context.xdc] for cell 'project_1_i/rst_zynq_ultra_ps_e_0_99M'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_rtc_0/project_1_rtc_0/project_1_rtc_0_in_context.xdc] for cell 'project_1_i/rtc'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_rtc_0/project_1_rtc_0/project_1_rtc_0_in_context.xdc] for cell 'project_1_i/rtc'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_sd_fec_dec_0/project_1_sd_fec_dec_0/project_1_sd_fec_dec_0_in_context.xdc] for cell 'project_1_i/sd_fec_dec'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_sd_fec_dec_0/project_1_sd_fec_dec_0/project_1_sd_fec_dec_0_in_context.xdc] for cell 'project_1_i/sd_fec_dec'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_sd_fec_enc_0/project_1_sd_fec_enc_0/project_1_sd_fec_enc_0_in_context.xdc] for cell 'project_1_i/sd_fec_enc'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_sd_fec_enc_0/project_1_sd_fec_enc_0/project_1_sd_fec_enc_0_in_context.xdc] for cell 'project_1_i/sd_fec_enc'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_src_data_broadcast_0/project_1_src_data_broadcast_0/project_1_src_data_broadcast_0_in_context.xdc] for cell 'project_1_i/src_data_broadcast'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_src_data_broadcast_0/project_1_src_data_broadcast_0/project_1_src_data_broadcast_0_in_context.xdc] for cell 'project_1_i/src_data_broadcast'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_src_data_fifo_0/project_1_src_data_fifo_0/project_1_src_data_fifo_0_in_context.xdc] for cell 'project_1_i/src_data_fifo'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_src_data_fifo_0/project_1_src_data_fifo_0/project_1_src_data_fifo_0_in_context.xdc] for cell 'project_1_i/src_data_fifo'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_stats_0/project_1_stats_0/project_1_stats_0_in_context.xdc] for cell 'project_1_i/stats'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_stats_0/project_1_stats_0/project_1_stats_0_in_context.xdc] for cell 'project_1_i/stats'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc] for cell 'project_1_i/usp_rf_data_converter_0_i'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc] for cell 'project_1_i/usp_rf_data_converter_0_i'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_xbar_1/project_1_xbar_1/project_1_xbar_1_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_xbar_1/project_1_xbar_1/project_1_xbar_1_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_auto_cc_0/project_1_auto_cc_0/project_1_auto_cc_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_auto_cc_0/project_1_auto_cc_0/project_1_auto_cc_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_auto_ds_1/project_1_auto_ds_1/project_1_auto_ds_1_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_auto_ds_1/project_1_auto_ds_1/project_1_auto_ds_1_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_auto_pc_1/project_1_auto_pc_1/project_1_auto_pc_1_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_auto_pc_1/project_1_auto_pc_1/project_1_auto_pc_1_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m00_regslice_0/project_1_m00_regslice_0/project_1_m00_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m00_regslice_0/project_1_m00_regslice_0/project_1_m00_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m01_regslice_0/project_1_m01_regslice_0/project_1_m04_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m01_regslice_0/project_1_m01_regslice_0/project_1_m04_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m02_regslice_0/project_1_m02_regslice_0/project_1_m08_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m02_regslice_0/project_1_m02_regslice_0/project_1_m08_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m03_regslice_0/project_1_m03_regslice_0/project_1_m03_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m03_regslice_0/project_1_m03_regslice_0/project_1_m03_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m04_regslice_0/project_1_m04_regslice_0/project_1_m04_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m04_regslice_0/project_1_m04_regslice_0/project_1_m04_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m05_regslice_0/project_1_m05_regslice_0/project_1_m05_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m05_regslice_0/project_1_m05_regslice_0/project_1_m05_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m06_regslice_0/project_1_m06_regslice_0/project_1_m06_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m06_regslice_0/project_1_m06_regslice_0/project_1_m06_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m07_regslice_0/project_1_m07_regslice_0/project_1_m07_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m07_regslice_0/project_1_m07_regslice_0/project_1_m07_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m08_regslice_0/project_1_m08_regslice_0/project_1_m08_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m08_regslice_0/project_1_m08_regslice_0/project_1_m08_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m09_regslice_0/project_1_m09_regslice_0/project_1_m09_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m09_regslice_0/project_1_m09_regslice_0/project_1_m09_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m10_regslice_0/project_1_m10_regslice_0/project_1_m10_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_m10_regslice_0/project_1_m10_regslice_0/project_1_m10_regslice_0_in_context.xdc] for cell 'project_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]
WARNING: [Vivado 12-584] No ports matched 's_axi_aclk'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'adc0_clk_p'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'dac0_clk_p'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'adc0_axis_aclk'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'dac0_axis_aclk'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME== D} -of [get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}]'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:75]
WARNING: [Vivado 12-180] No cells matched '.*rf(?:da|ad)c_exdes_ctrl_i/.+(?:slv_rden_r_reg|slv_wdata_r_internal_reg|slv_addr_reg).*'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:86]
WARNING: [Vivado 12-180] No cells matched '.*rf(?:da|ad)c_exdes_ctrl_i.*\/(?:ad|da)c[0-9]{2}_.+_reg.*'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:87]
WARNING: [Vivado 12-508] No pins matched '.*rf(?:da|ad)c_exdes_ctrl_i.*/slv_rdata_reg.+/D'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:93]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ *adc_sink_i*ds_slice_0*}'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:98]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ *dac_source_i*dg_slice_0*}'. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:101]
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/project_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/default.xdc]
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/default.xdc]
Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3638.102 ; gain = 0.000 ; free physical = 284256 ; free virtual = 363630
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3638.102 ; gain = 0.000 ; free physical = 284256 ; free virtual = 363630
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3638.102 ; gain = 439.172 ; free physical = 284152 ; free virtual = 363536
Synthesis current peak Physical Memory [PSS] (MB): peak = 2803.107; parent = 2641.635; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4638.000; parent = 3638.105; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3638.102 ; gain = 439.172 ; free physical = 284148 ; free virtual = 363533
Synthesis current peak Physical Memory [PSS] (MB): peak = 2803.107; parent = 2641.635; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4638.000; parent = 3638.105; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0/project_1_clk_wiz_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_clk_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_clk_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_clk_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_clk_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_01_v_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_01_v_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_01_v_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_01_v_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_v_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_v_n. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_v_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_v_p. (constraint file  /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0_in_context.xdc, line 22).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/adc_sink_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/axi_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/chan_ctrl_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/chan_ctrl_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/concat_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/const_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dac_source_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/data_source. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_add_keep. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_add_keep_trim. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_ctrl_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_ctrl_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_ctrl_reinterpret. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_data_reinterpret. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_ip_mon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_ip_probe. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_keep_ctrl_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_op_mon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_op_probe. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/dec_stat_reinterpret. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/demod. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/enc_add_keep. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/enc_add_keep_trim. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/enc_ctrl_reinterpret. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/enc_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/enc_data_reinterpret. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/enc_ip_mon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/enc_ip_probe. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/enc_keep_ctrl_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/enc_op_mon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/enc_op_probe. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/gpio_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/hard_chan_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/hard_data_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/llr_reinterpret. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/llr_reshape. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/mod_and_chan. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/reset_slice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/rst_clk_wiz_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/rst_clk_wiz_300M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/rst_zynq_ultra_ps_e_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/rtc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/sd_fec_dec. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/sd_fec_enc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/src_data_broadcast. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/src_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/stats. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/usp_rf_data_converter_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for project_1_i/zynq_ultra_ps_e_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3638.102 ; gain = 439.172 ; free physical = 284126 ; free virtual = 363510
Synthesis current peak Physical Memory [PSS] (MB): peak = 2803.107; parent = 2641.635; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4638.000; parent = 3638.105; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3638.102 ; gain = 439.172 ; free physical = 284101 ; free virtual = 363487
Synthesis current peak Physical Memory [PSS] (MB): peak = 2803.107; parent = 2641.635; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4638.000; parent = 3638.105; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3638.102 ; gain = 439.172 ; free physical = 283986 ; free virtual = 363378
Synthesis current peak Physical Memory [PSS] (MB): peak = 2803.107; parent = 2641.635; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4638.000; parent = 3638.105; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3984.219 ; gain = 785.289 ; free physical = 283300 ; free virtual = 362692
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.240; parent = 3047.844; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4984.117; parent = 3984.223; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3985.219 ; gain = 786.289 ; free physical = 283311 ; free virtual = 362702
Synthesis current peak Physical Memory [PSS] (MB): peak = 3210.723; parent = 3049.326; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4985.117; parent = 3985.223; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 4006.266 ; gain = 807.336 ; free physical = 283298 ; free virtual = 362690
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.938; parent = 3050.893; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5006.164; parent = 4006.270; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 4012.203 ; gain = 813.273 ; free physical = 283294 ; free virtual = 362686
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.658; parent = 3051.610; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5012.102; parent = 4012.207; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 4012.203 ; gain = 813.273 ; free physical = 283291 ; free virtual = 362683
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.725; parent = 3051.677; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5012.102; parent = 4012.207; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 4012.203 ; gain = 813.273 ; free physical = 283289 ; free virtual = 362681
Synthesis current peak Physical Memory [PSS] (MB): peak = 3213.549; parent = 3052.501; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5012.102; parent = 4012.207; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 4012.203 ; gain = 813.273 ; free physical = 283286 ; free virtual = 362678
Synthesis current peak Physical Memory [PSS] (MB): peak = 3213.549; parent = 3052.501; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5012.102; parent = 4012.207; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 4012.203 ; gain = 813.273 ; free physical = 283284 ; free virtual = 362676
Synthesis current peak Physical Memory [PSS] (MB): peak = 3213.549; parent = 3052.501; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5012.102; parent = 4012.207; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 4012.203 ; gain = 813.273 ; free physical = 283282 ; free virtual = 362674
Synthesis current peak Physical Memory [PSS] (MB): peak = 3214.096; parent = 3052.699; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5012.102; parent = 4012.207; children = 999.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |project_1_xbar_0                      |         1|
|2     |project_1_auto_ds_0                   |         1|
|3     |project_1_auto_pc_0                   |         1|
|4     |project_1_xbar_1                      |         1|
|5     |project_1_m00_regslice_0              |         1|
|6     |project_1_m01_regslice_0              |         1|
|7     |project_1_m02_regslice_0              |         1|
|8     |project_1_m03_regslice_0              |         1|
|9     |project_1_m04_regslice_0              |         1|
|10    |project_1_m05_regslice_0              |         1|
|11    |project_1_m06_regslice_0              |         1|
|12    |project_1_m07_regslice_0              |         1|
|13    |project_1_m08_regslice_0              |         1|
|14    |project_1_m09_regslice_0              |         1|
|15    |project_1_m10_regslice_0              |         1|
|16    |project_1_auto_cc_0                   |         1|
|17    |project_1_auto_ds_1                   |         1|
|18    |project_1_auto_pc_1                   |         1|
|19    |project_1_adc_sink_i_0                |         1|
|20    |project_1_axi_gpio_0                  |         1|
|21    |project_1_axi_intc_0                  |         1|
|22    |project_1_chan_ctrl_fifo_0            |         1|
|23    |project_1_chan_ctrl_reg_0             |         1|
|24    |project_1_clk_wiz_0                   |         1|
|25    |project_1_dac_source_i_0              |         1|
|26    |project_1_data_source_0               |         1|
|27    |project_1_dec_add_keep_0              |         1|
|28    |project_1_dec_add_keep_trim_0         |         1|
|29    |project_1_dec_ctrl_fifo_0             |         1|
|30    |project_1_dec_ctrl_reg_0              |         1|
|31    |project_1_dec_ctrl_reinterpret_0      |         1|
|32    |project_1_dec_data_reinterpret_0      |         1|
|33    |project_1_dec_ip_mon_0                |         1|
|34    |project_1_dec_ip_probe_0              |         1|
|35    |project_1_dec_keep_ctrl_fifo_0        |         1|
|36    |project_1_dec_op_mon_0                |         1|
|37    |project_1_dec_op_probe_0              |         1|
|38    |project_1_dec_stat_reinterpret_0      |         1|
|39    |project_1_demod_0                     |         1|
|40    |project_1_enc_add_keep_0              |         1|
|41    |project_1_enc_add_keep_trim_0         |         1|
|42    |project_1_enc_ctrl_reinterpret_0      |         1|
|43    |project_1_enc_data_fifo_0             |         1|
|44    |project_1_enc_data_reinterpret_0      |         1|
|45    |project_1_enc_ip_mon_0                |         1|
|46    |project_1_enc_ip_probe_0              |         1|
|47    |project_1_enc_keep_ctrl_fifo_0        |         1|
|48    |project_1_enc_op_mon_0                |         1|
|49    |project_1_enc_op_probe_0              |         1|
|50    |project_1_gpio_reset_0                |         1|
|51    |project_1_hard_chan_data_fifo_0       |         1|
|52    |project_1_hard_data_reg_0             |         1|
|53    |project_1_llr_reinterpret_0           |         1|
|54    |project_1_llr_reshape_0               |         1|
|55    |project_1_mod_and_chan_0              |         1|
|56    |project_1_rst_clk_wiz_100M_0          |         1|
|57    |project_1_rst_clk_wiz_300M_0          |         1|
|58    |project_1_rst_zynq_ultra_ps_e_0_99M_0 |         1|
|59    |project_1_rtc_0                       |         1|
|60    |project_1_sd_fec_dec_0                |         1|
|61    |project_1_sd_fec_enc_0                |         1|
|62    |project_1_src_data_broadcast_0        |         1|
|63    |project_1_src_data_fifo_0             |         1|
|64    |project_1_stats_0                     |         1|
|65    |project_1_usp_rf_data_converter_0_i_0 |         1|
|66    |project_1_zynq_ultra_ps_e_0_0         |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |project_1_adc_sink_i                |     1|
|2     |project_1_auto_cc                   |     1|
|3     |project_1_auto_ds                   |     2|
|5     |project_1_auto_pc                   |     2|
|7     |project_1_axi_gpio                  |     1|
|8     |project_1_axi_intc                  |     1|
|9     |project_1_chan_ctrl_fifo            |     1|
|10    |project_1_chan_ctrl_reg             |     1|
|11    |project_1_clk_wiz                   |     1|
|12    |project_1_dac_source_i              |     1|
|13    |project_1_data_source               |     1|
|14    |project_1_dec_add_keep              |     1|
|15    |project_1_dec_add_keep_trim         |     1|
|16    |project_1_dec_ctrl_fifo             |     1|
|17    |project_1_dec_ctrl_reg              |     1|
|18    |project_1_dec_ctrl_reinterpret      |     1|
|19    |project_1_dec_data_reinterpret      |     1|
|20    |project_1_dec_ip_mon                |     1|
|21    |project_1_dec_ip_probe              |     1|
|22    |project_1_dec_keep_ctrl_fifo        |     1|
|23    |project_1_dec_op_mon                |     1|
|24    |project_1_dec_op_probe              |     1|
|25    |project_1_dec_stat_reinterpret      |     1|
|26    |project_1_demod                     |     1|
|27    |project_1_enc_add_keep              |     1|
|28    |project_1_enc_add_keep_trim         |     1|
|29    |project_1_enc_ctrl_reinterpret      |     1|
|30    |project_1_enc_data_fifo             |     1|
|31    |project_1_enc_data_reinterpret      |     1|
|32    |project_1_enc_ip_mon                |     1|
|33    |project_1_enc_ip_probe              |     1|
|34    |project_1_enc_keep_ctrl_fifo        |     1|
|35    |project_1_enc_op_mon                |     1|
|36    |project_1_enc_op_probe              |     1|
|37    |project_1_gpio_reset                |     1|
|38    |project_1_hard_chan_data_fifo       |     1|
|39    |project_1_hard_data_reg             |     1|
|40    |project_1_llr_reinterpret           |     1|
|41    |project_1_llr_reshape               |     1|
|42    |project_1_m00_regslice              |     1|
|43    |project_1_m01_regslice              |     1|
|44    |project_1_m02_regslice              |     1|
|45    |project_1_m03_regslice              |     1|
|46    |project_1_m04_regslice              |     1|
|47    |project_1_m05_regslice              |     1|
|48    |project_1_m06_regslice              |     1|
|49    |project_1_m07_regslice              |     1|
|50    |project_1_m08_regslice              |     1|
|51    |project_1_m09_regslice              |     1|
|52    |project_1_m10_regslice              |     1|
|53    |project_1_mod_and_chan              |     1|
|54    |project_1_rst_clk_wiz_100M          |     1|
|55    |project_1_rst_clk_wiz_300M          |     1|
|56    |project_1_rst_zynq_ultra_ps_e_0_99M |     1|
|57    |project_1_rtc                       |     1|
|58    |project_1_sd_fec_dec                |     1|
|59    |project_1_sd_fec_enc                |     1|
|60    |project_1_src_data_broadcast        |     1|
|61    |project_1_src_data_fifo             |     1|
|62    |project_1_stats                     |     1|
|63    |project_1_usp_rf_data_converter_0_i |     1|
|64    |project_1_xbar                      |     2|
|66    |project_1_zynq_ultra_ps_e_0         |     1|
|67    |IBUF                                |     2|
|68    |OBUF                                |    11|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 4012.203 ; gain = 813.273 ; free physical = 283306 ; free virtual = 362698
Synthesis current peak Physical Memory [PSS] (MB): peak = 3214.311; parent = 3052.914; children = 161.545
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5012.102; parent = 4012.207; children = 999.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 4012.203 ; gain = 781.586 ; free physical = 283346 ; free virtual = 362738
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 4012.211 ; gain = 813.273 ; free physical = 283346 ; free virtual = 362739
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4018.141 ; gain = 0.000 ; free physical = 283447 ; free virtual = 362840
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4062.797 ; gain = 0.000 ; free physical = 283345 ; free virtual = 362738
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

Synth Design complete, checksum: ea868ae8
INFO: [Common 17-83] Releasing license: Synthesis
206 Infos, 235 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 4062.797 ; gain = 1730.273 ; free physical = 283529 ; free virtual = 362922
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/synth_1/project_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_1_wrapper_utilization_synth.rpt -pb project_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 13:32:27 2022...
