<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="PEX Netlist" />
<meta name="abstract" content="Generates a netlist with parasitic elements and places it in the specified file. Used for all extracted netlist creation except ADMS format and non-parasitic format." />
<meta name="description" content="Generates a netlist with parasitic elements and places it in the specified file. Used for all extracted netlist creation except ADMS format and non-parasitic format." />
<meta name="prodname" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-26" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="svrf_ur" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="3/25/21" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="CSHelp" content="No" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="ConditionFiltering" content="XML" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id05acb92b-8cb9-4d85-a730-4a02d196ec28" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>PEX Netlist</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="PEX Netlist" />
<meta name="attributes" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="usa-arg" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">PEX Netlist</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><p class="p ContextMGC">Parasitic extraction</p>
<p class="shortdesc">Generates a netlist with parasitic
elements and places it in the specified file. Used for all extracted
netlist creation except ADMS format and non-parasitic format. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Use <a class="xref fm:HeadingOnly" href="Command_PexNetlistAdms_id32d7696a.html#id32d7696a-e5ba-4f8a-8217-7159efa6dd0a__Command_PexNetlistAdms_id32d7696a.xml#id32d7696a-e5ba-4f8a-8217-7159efa6dd0a" title="Generates a netlist for the extracted block in an ADMS flow and stores it at the location specified.">PEX Netlist ADMS</a> to extract a netlist in ADMS format.
Use <a class="xref fm:HeadingOnly" href="Command_PexNetlistSimple_id2357b7b3.html#id2357b7b3-49a3-41c9-a9f3-13e881232fe0__Command_PexNetlistSimple_id2357b7b3.xml#id2357b7b3-49a3-41c9-a9f3-13e881232fe0" title="Generates a netlist for the extracted circuit without parasitic elements and stores it at the location specified.">PEX Netlist Simple</a> to extract a netlist in non-parasitic format. </p>
</div>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Usage</h2><div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 1, generating
HSPICE netlists:</h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX NETLIST </span><span class="keyword ParameterName RequiredReplaceable">filename</span> <span class="keyword ParameterName Required">HSPICE</span>  [<span class="keyword ParameterName OptionalReplaceable">scale</span>]  [<span class="keyword ParameterName Optional">ADITRAIL</span>]  {<span class="keyword ParameterName Required">LAYOUTNAMES</span> |  <span class="keyword ParameterName Required">SOURCENAMES </span>[<span class="keyword ParameterName OptionalReplaceable">filename</span>] |  <span class="keyword ParameterName Required">SOURCEBASED</span> | <span class="keyword ParameterName Required">SCHEMATICONLY </span>[<span class="keyword ParameterName OptionalReplaceable">filename</span>]} [<span class="keyword ParameterName Optional">CLAYER</span>] [<span class="keyword ParameterName Optional">CLOCATION</span>] [<span class="keyword ParameterName Optional">COORDSCALE</span>  <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">FLATTENXCELLS</span>] [<span class="keyword ParameterName Optional">GROUND</span> <span class="keyword ParameterName OptionalReplaceable">ground_name</span>] [<span class="keyword ParameterName Optional">LISTPROBES</span>] [<span class="keyword ParameterName Optional">LOCATION</span>] [<span class="keyword ParameterName Optional">MLAYER</span>] [<span class="keyword ParameterName Optional">NOINSTANCEX</span>] [<span class="keyword ParameterName Optional">PINNAMESEP</span> <span class="keyword ParameterName OptionalReplaceable">character</span>] [<span class="keyword ParameterName Optional">PRUNE</span>] [<span class="keyword ParameterName Optional">RACTUAL</span>] [<span class="keyword ParameterName Optional">RAREA</span>] [<span class="keyword ParameterName Optional">RCNAMED</span>] [<span class="keyword ParameterName Optional">RLAYER</span>] [<span class="keyword ParameterName Optional">RLENGTH</span>] [<span class="keyword ParameterName Optional">RLOCATION</span>] [<span class="keyword ParameterName Optional">RSCALE</span> <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">RSHEET</span>] [<span class="keyword ParameterName Optional">RSHEETSI</span>] [<span class="keyword ParameterName Optional">RTHICKNESS</span>] [<span class="keyword ParameterName Optional">RVIACOUNT</span>] [<span class="keyword ParameterName Optional">RWIDTH </span>[<span class="keyword ParameterName Optional">MINIMUM</span> | <span class="keyword ParameterName Optional">RMINWIDTH</span>]] [<span class="keyword ParameterName Optional">SEPARATOR</span> <span class="keyword ParameterName OptionalReplaceable">sep_name</span>] [<span class="keyword ParameterName Optional">SHORTPINNAMES</span>] [<span class="keyword ParameterName Optional">SINGLEFILE</span>] [<span class="keyword ParameterName Optional">STRINGQUOTES</span> {<span class="keyword ParameterName OptionalDefault">YES</span> | <span class="keyword ParameterName Optional">NO</span>}] [<span class="keyword ParameterName Optional">TCOEFF</span>] </p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 2, generating
DSPF netlists:</h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX NETLIST </span><span class="keyword ParameterName RequiredReplaceable">filename</span> <span class="keyword ParameterName Required">DSPF</span> [<span class="keyword ParameterName OptionalReplaceable">scale</span>] [<span class="keyword ParameterName Optional">PRIMETIME</span> |  <span class="keyword ParameterName Optional">HSIM</span> | <span class="keyword ParameterName Optional">ADITRAIL</span> | <span class="keyword ParameterName Optional">ULTRASIM</span> | <span class="keyword ParameterName Optional">TOTEM</span> [<span class="keyword ParameterName Optional">CALIBRATED</span>]] {<span class="keyword ParameterName Required">LAYOUTNAMES</span>  | <span class="keyword ParameterName Required">SOURCENAMES </span>[<span class="keyword ParameterName OptionalReplaceable">filename</span>] | <span class="keyword ParameterName Required">SOURCEBASED</span> | <span class="keyword ParameterName Required">SCHEMATICONLY </span>[<span class="keyword ParameterName OptionalReplaceable">filename</span>]} [<span class="keyword ParameterName Optional">BUSDELIM</span> <span class="keyword ParameterName OptionalReplaceable">string</span>] [<span class="keyword ParameterName Optional">CFIRST</span>] [<span class="keyword ParameterName Optional">CLAYER</span>] [<span class="keyword ParameterName Optional">CLOCATION</span>] [<span class="keyword ParameterName Optional">COORDSCALE</span> <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">FLATTENXCELLS</span>] [<span class="keyword ParameterName Optional">GROUND </span><span class="keyword ParameterName OptionalReplaceable">ground_name</span>] [<span class="keyword ParameterName Optional">LAYERMAP</span> [<span class="keyword ParameterName Optional">CALIBRATED</span>]] [<span class="keyword ParameterName Optional">LOCATION</span>] [<span class="keyword ParameterName Optional">MLAYER</span>] [<span class="keyword ParameterName Optional">MULTITXTPORT</span> [<span class="keyword ParameterName Optional">VIRTUALCONNECT</span>]] [<span class="keyword ParameterName Optional">NETNAME</span>] [<span class="keyword ParameterName Optional">NOINSTANCESECTION</span>] [<span class="keyword ParameterName Optional">NOINSTANCEX</span> [<span class="keyword ParameterName Optional">LEADINGX</span>]] [<span class="keyword ParameterName Optional">NOTOPSUBCKT</span>] [<span class="keyword ParameterName Optional">PRUNE</span>] [<span class="keyword ParameterName Optional">RACTUAL</span>] [<span class="keyword ParameterName Optional">RAREA</span>] [<span class="keyword ParameterName Optional">RCNAMED</span>] [<span class="keyword ParameterName Optional">RLAYER</span>] [<span class="keyword ParameterName Optional">RLENGTH</span>] [<span class="keyword ParameterName Optional">RLOCATION</span>] [<span class="keyword ParameterName Optional">RSCALE</span> <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">RSHEET</span>] [<span class="keyword ParameterName Optional">RSHEETSI</span>] [<span class="keyword ParameterName Optional">RTHICKNESS</span>] [<span class="keyword ParameterName Optional">RVIACOUNT</span>] [<span class="keyword ParameterName Optional">RWIDTH </span>[<span class="keyword ParameterName Optional">MINIMUM</span> | <span class="keyword ParameterName Optional">RMINWIDTH</span>]] [<span class="keyword ParameterName Optional">SEPARATOR</span> <span class="keyword ParameterName OptionalReplaceable">sep_name</span>] [<span class="keyword ParameterName Optional">STRINGQUOTES</span> {<span class="keyword ParameterName OptionalDefault">YES</span> | <span class="keyword ParameterName Optional">NO</span>}] [<span class="keyword ParameterName Optional">TCOEFF</span>] </p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 3, generating
SPEF netlists:</h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX NETLIST </span><span class="keyword ParameterName RequiredReplaceable">filename </span><span class="keyword ParameterName Required">SPEF</span> [<span class="keyword ParameterName Optional">PRIMETIME</span>] {<span class="keyword ParameterName Required">LAYOUTNAMES</span> | <br />
<span class="keyword ParameterName Required">SOURCENAMES </span>[<span class="keyword ParameterName OptionalReplaceable">filename</span>] | <span class="keyword ParameterName Required">SOURCEBASED</span> | <span class="keyword ParameterName Required">SCHEMATICONLY </span>[<span class="keyword ParameterName OptionalReplaceable">filename</span>]} [<span class="keyword ParameterName Optional">BUSDELIM</span> <span class="keyword ParameterName OptionalReplaceable">string</span>] [<span class="keyword ParameterName Optional">CLAYER</span>] [<span class="keyword ParameterName Optional">CLOCATION</span>] [<span class="keyword ParameterName Optional">COORDSCALE</span> <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">GROUND</span> <span class="keyword ParameterName OptionalReplaceable">ground_name</span>] [<span class="keyword ParameterName Optional">LOCATION</span>] [<span class="keyword ParameterName Optional">MAPNAMES</span>] [<span class="keyword ParameterName Optional">MLAYER</span>] [<span class="keyword ParameterName Optional">MULTIVALUES</span>] [<span class="keyword ParameterName Optional">NODELOCATION</span>] [<span class="keyword ParameterName Optional">NOINSTANCEX</span>] [<span class="keyword ParameterName Optional">PINDELIM</span> <span class="keyword ParameterName OptionalReplaceable">string</span>] [<span class="keyword ParameterName Optional">RACTUAL</span>] [<span class="keyword ParameterName Optional">RAREA</span>] [<span class="keyword ParameterName Optional">RLAYER</span>] [<span class="keyword ParameterName Optional">RLENGTH</span>] [<span class="keyword ParameterName Optional">RLOCATION</span>] [<span class="keyword ParameterName Optional">RSCALE</span> <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">RSHEET</span>] [<span class="keyword ParameterName Optional">RSHEETSI</span>] [<span class="keyword ParameterName Optional">RTHICKNESS</span>] [<span class="keyword ParameterName Optional">RVIACOUNT</span>] [<span class="keyword ParameterName Optional">RWIDTH </span>[<span class="keyword ParameterName Optional">MINIMUM</span> | <span class="keyword ParameterName Optional">RMINWIDTH</span>]] [<span class="keyword ParameterName Optional">SEPARATOR</span> <span class="keyword ParameterName OptionalReplaceable">sep_name</span>] [<span class="keyword ParameterName Optional">STRINGQUOTES</span> {<span class="keyword ParameterName OptionalDefault">YES</span> | <span class="keyword ParameterName Optional">NO</span>}]</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 4, generating
SPECTRE netlists:</h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX NETLIST </span><span class="keyword ParameterName RequiredReplaceable">filename </span><span class="keyword ParameterName Required">SPECTRE</span> [<span class="keyword ParameterName OptionalReplaceable">scale</span>] {<span class="keyword ParameterName Required">LAYOUTNAMES</span> | <br />
<span class="keyword ParameterName Required">SOURCENAMES </span>[<span class="keyword ParameterName OptionalReplaceable">filename</span>]  |<span class="keyword ParameterName Required"> SOURCEBASED</span> | <span class="keyword ParameterName Required">SCHEMATICONLY </span>[<span class="keyword ParameterName OptionalReplaceable">filename</span>]} [<span class="keyword ParameterName Optional">CLAYER</span>] [<span class="keyword ParameterName Optional">CLOCATION</span>]  [<span class="keyword ParameterName Optional">COORDSCALE</span>  <span class="keyword ParameterName OptionalReplaceable">value</span>]  [<span class="keyword ParameterName Optional">GROUND</span>  <span class="keyword ParameterName OptionalReplaceable">ground_name</span>] [<span class="keyword ParameterName Optional">LISTPROBES</span>] [<span class="keyword ParameterName Optional">LOCATION</span>] [<span class="keyword ParameterName Optional">MLAYER</span>] [<span class="keyword ParameterName Optional">NOINSTANCEX</span>] [<span class="keyword ParameterName Optional">RACTUAL</span>] [<span class="keyword ParameterName Optional">RLAYER</span>] [<span class="keyword ParameterName Optional">RLENGTH</span>] [<span class="keyword ParameterName Optional">RLOCATION</span>] [<span class="keyword ParameterName Optional">RSCALE</span> <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">RSHEET</span>] [<span class="keyword ParameterName Optional">RSHEETSI</span>] [<span class="keyword ParameterName Optional">RTHICKNESS</span>] [<span class="keyword ParameterName Optional">RVIACOUNT</span>] [<span class="keyword ParameterName Optional">RWIDTH </span>[<span class="keyword ParameterName Optional">MINIMUM</span> | <span class="keyword ParameterName Optional">RMINWIDTH</span>]] [<span class="keyword ParameterName Optional">SEPARATOR</span> <span class="keyword ParameterName OptionalReplaceable">sep_name</span>] [<span class="keyword ParameterName Optional">SINGLEFILE</span>] [<span class="keyword ParameterName Optional">STRINGQUOTES</span> {<span class="keyword ParameterName OptionalDefault">YES</span> | <span class="keyword ParameterName Optional">NO</span>}] [<span class="keyword ParameterName Optional">TCOEFF</span>]</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 5, generating
ELDO netlists:</h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX NETLIST </span><span class="keyword ParameterName RequiredReplaceable">filename</span> <span class="keyword ParameterName Required">ELDO</span> [<span class="keyword ParameterName OptionalReplaceable">scale</span>] {<span class="keyword ParameterName Required">LAYOUTNAMES</span> | <span class="keyword ParameterName Required">SOURCENAMES </span>[<span class="keyword ParameterName OptionalReplaceable">filename</span>] |<br />
<span class="keyword ParameterName Required">SOURCEBASED</span> | <span class="keyword ParameterName Required">SCHEMATICONLY </span>[<span class="keyword ParameterName OptionalReplaceable">filename</span>]} [<span class="keyword ParameterName Optional">CLAYER</span>] [<span class="keyword ParameterName Optional">CLOCATION</span>] <br />
[<span class="keyword ParameterName Optional">COORDSCALE</span> <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">GROUND</span> <span class="keyword ParameterName OptionalReplaceable">ground_name</span>]  [<span class="keyword ParameterName Optional">LISTPROBES</span>] [<span class="keyword ParameterName Optional">LOCATION</span>] [<span class="keyword ParameterName Optional">MLAYER</span>] [<span class="keyword ParameterName Optional">PRUNE</span>] [<span class="keyword ParameterName Optional">RACTUAL</span>] [<span class="keyword ParameterName Optional">RCNAMED</span>] [<span class="keyword ParameterName Optional">RLAYER</span>] [<span class="keyword ParameterName Optional">RLENGTH</span>] [<span class="keyword ParameterName Optional">RLOCATION</span>] [<span class="keyword ParameterName Optional">RSCALE</span> <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">RSHEET</span>] [<span class="keyword ParameterName Optional">RSHEETSI</span>] [<span class="keyword ParameterName Optional">RTHICKNESS</span>] [<span class="keyword ParameterName Optional">RVIACOUNT</span>] [<span class="keyword ParameterName Optional">RWIDTH </span>[<span class="keyword ParameterName Optional">MINIMUM</span> | <span class="keyword ParameterName Optional">RMINWIDTH</span>]] [<span class="keyword ParameterName Optional">SEPARATOR</span> <span class="keyword ParameterName OptionalReplaceable">sep_name</span>] [<span class="keyword ParameterName Optional">SINGLEFILE</span>] [<span class="keyword ParameterName Optional">STRINGQUOTES</span> {<span class="keyword ParameterName OptionalDefault">YES</span> | <span class="keyword ParameterName Optional">NO</span>}] [<span class="keyword ParameterName Optional">TCOEFF</span>] </p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 6, generating
CALIBREVIEW output:</h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX NETLIST</span> <span class="keyword ParameterName RequiredReplaceable">filename</span> <span class="keyword ParameterName Required">CALIBREVIEW</span> [<span class="keyword ParameterName OptionalReplaceable">scale</span>] [<span class="keyword ParameterName Optional">ADITRAIL</span>] {<span class="keyword ParameterName Required">LAYOUTNAMES</span> | <span class="keyword ParameterName Required">SOURCENAMES</span> [<span class="keyword ParameterName OptionalReplaceable">filename</span>] | <span class="keyword ParameterName Required">SOURCEBASED</span> | <span class="keyword ParameterName Required">SCHEMATICONLY</span> [<span class="keyword ParameterName OptionalReplaceable">filename</span>]} [<span class="keyword ParameterName Optional">CLAYER</span>] [<span class="keyword ParameterName Optional">CLOCATION</span>] [<span class="keyword ParameterName Optional">COORDSCALE</span> <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">ELDO_KR</span>] [<span class="keyword ParameterName Optional">GROUND</span> <span class="keyword ParameterName OptionalReplaceable">ground_name</span>] [<span class="keyword ParameterName Optional">ICELLMAP</span>] [<span class="keyword ParameterName Optional">LOCATION</span>] [<span class="keyword ParameterName Optional">MLAYER</span>] [<span class="keyword ParameterName Optional">NOINSTANCEX</span> [<span class="keyword ParameterName Optional">LEADINGX</span>]] [<span class="keyword ParameterName Optional">PINDELIM</span> <span class="keyword ParameterName OptionalReplaceable">string</span>] [<span class="keyword ParameterName Optional">RACTUAL</span>] [<span class="keyword ParameterName Optional">RLAYER</span>] [<span class="keyword ParameterName Optional">RLENGTH</span>] [<span class="keyword ParameterName Optional">RLOCATION</span>] [<span class="keyword ParameterName Optional">RSCALE</span> <span class="keyword ParameterName OptionalReplaceable">value</span>] [<span class="keyword ParameterName Optional">RSHEET</span>] [<span class="keyword ParameterName Optional">RSHEETSI</span>] [<span class="keyword ParameterName Optional">RTHICKNESS</span>] [<span class="keyword ParameterName Optional">RWIDTH</span> [<span class="keyword ParameterName Optional">MINIMUM</span> | <span class="keyword ParameterName Optional">RMINWIDTH</span>]] [<span class="keyword ParameterName Optional">SEPARATOR</span> <span class="keyword ParameterName OptionalReplaceable">sep_name</span>] [<span class="keyword ParameterName Optional">STRINGQUOTES</span> {<span class="keyword ParameterName OptionalDefault">YES</span> | <span class="keyword ParameterName Optional">NO</span>}] [<span class="keyword ParameterName Optional">TCOEFF</span>]</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 7, generating
SPICE netlists:</h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX NETLIST</span> <span class="keyword ParameterName RequiredReplaceable">filename </span><span class="keyword ParameterName Required">SPICE</span> [<span class="keyword ParameterName OptionalReplaceable">scale</span>] [<span class="keyword ParameterName Optional">QUICKCAP</span>] {<span class="keyword ParameterName Required">LAYOUTNAMES</span> | <span class="keyword ParameterName Required">SOURCENAMES</span> [<span class="keyword ParameterName OptionalReplaceable">filename</span>] | <span class="keyword ParameterName Required">SOURCEBASED</span> | <span class="keyword ParameterName Required">SCHEMATICONLY</span> [<span class="keyword ParameterName OptionalReplaceable">filename</span>]}</p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idd0d8590c-fab5-43c1-8a52-0f7d1a68b277"><span class="keyword ParameterName RequiredReplaceable">filename</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">A required filename for the
created netlist.</p>
<p class="p">The <span class="keyword ParameterName RequiredReplaceable">filename</span> parameter
can contain environment variables. For information regarding the
use of environment variables in the <span class="keyword ParameterName RequiredReplaceable">filename</span> parameter,
refer to “<a class="xref fm:HeadingAndPage" href="Concept_EnvironmentVariablesInPathnameParameters_id227f5401.html#id227f5401-c3e0-428d-97cb-cc1872c793cc__Concept_EnvironmentVariablesInPathnameParameters_id227f5401.xml#id227f5401-c3e0-428d-97cb-cc1872c793cc" title="When specifying a pathname parameter in a rule file statement, you can use an environment variable as a component of the filename (this does not apply to ICverify). The environment variable is signified by preceding it with a dollar sign ($). The tool evaluates the environment variable at compilation time and substitutes it into the filename string.">Environment Variables in Pathname Parameters</a>”.</p>
<p class="p">If the <span class="keyword ParameterName RequiredReplaceable">filename</span> ends
in either the .Z or .gz suffix, then the file is automatically compressed
using the compress or gzip commands, respectively. For HSPICE and
ELDO formats, each file is individually compressed. The references
in the main netlist to the other files includes the suffix. This
functionality assumes the compress and gzip commands are available
in your $PATH.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id59b69a94-273b-4334-8aa8-ec903c6d36ce">One of the following must be specified. Possible choices are:</dt>
<dd class="dd ArgumentDescription"><ul class="ul ArgumentOptions"><li class="li ArgOption" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id623efd2f-31e3-4a75-86bf-be31fffedb80"><p class="p Opt"><span class="keyword ParameterName Required">HSPICE</span> [<span class="keyword ParameterName OptionalReplaceable">scale</span>] [<span class="keyword ParameterName Optional">ADITRAIL</span>]
— The netlist format is HSPICE.</p>
</li>
<li class="li ArgOption" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__ida1c5adfd-9a27-4731-baaf-4397e0685079"><p class="p Opt"><span class="keyword ParameterName Required">DSPF</span> [<span class="keyword ParameterName OptionalReplaceable">scale</span>] [<span class="keyword ParameterName Optional">PRIMETIME</span> | <span class="keyword ParameterName Optional">HSIM</span> | <span class="keyword ParameterName Optional">ADITRAIL</span> | <span class="keyword ParameterName Optional">ULTRASIM</span> | <span class="keyword ParameterName Optional">TOTEM</span> [<span class="keyword ParameterName Optional">CALIBRATED</span>]]
— The netlist format is DSPF.</p>
</li>
<li class="li ArgOption" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__ide824c793-7804-4cda-ac54-dadb88ad911f"><p class="p Opt"><span class="keyword ParameterName Required">SPEF </span>[<span class="keyword ParameterName Optional">PRIMETIME</span>]
— The netlist format is SPEF.</p>
</li>
<li class="li ArgOption" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id5fb6f496-132f-480d-97a6-e5ff8e7a67c7"><p class="p Opt"><span class="keyword ParameterName Required">SPECTRE</span> [<span class="keyword ParameterName OptionalReplaceable">scale</span>]
— The netlist format is Spectre.</p>
</li>
<li class="li ArgOption" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id852f576a-89d8-4b7c-8256-df8f52427f7c"><p class="p Opt"><span class="keyword ParameterName Required">ELDO</span> [<span class="keyword ParameterName OptionalReplaceable">scale</span>]
— The netlist format is Eldo.</p>
</li>
<li class="li ArgOption" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id139b1d6e-975b-4807-9a7c-fd1fd3e6c5ce"><p class="p Opt"><span class="keyword ParameterName Required">CALIBREVIEW</span> [<span class="keyword ParameterName OptionalReplaceable">scale</span>] [<span class="keyword ParameterName Optional">ADITRAIL</span>]
— The netlist format is CalibreView.</p>
</li>
<li class="li ArgOption" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id5947c923-3217-4659-845d-d22d4e5bd1c5"><p class="p Opt"><span class="keyword ParameterName Required">SPICE </span>[<span class="keyword ParameterName OptionalReplaceable">scale</span>] [<span class="keyword ParameterName Optional">QUICKCAP</span>]
— The netlist format is SPICE.</p>
</li>
</ul>
<p class="p">The optional string <span class="ph FontProperty emphasis">scale</span> must
be a positive floating-point number and may be a variable. It specifies
the size multiplier (in units of meters) for the L, W, A, P, AS,
AD, PS, and PD parameters of MOSFET, diode, and JFET devices. Set
scale to 1e-6 meters to enter the parameters in microns; areas are
then in square microns. The default value is 1.</p>
<p class="p">The optional keyword PRIMETIME
creates a netlist that PrimeTime<sup>®</sup> and other
static timing analysis tools can parse. This keyword is supported
in nearly all modes of extraction. Both distributed RC mode extraction
(-rc) and RCC mode extraction (-rcc) are supported for DSPF in PrimeTime.</p>
<p class="p">When
PRIMETIME is specified, Xs are removed in front of device names,
the instances in the Instance Section are removed, pin names are
shortened, and keywords and element names are in all uppercase.
Additionally, in DSPF, the instance names are shortened. </p>
<p class="p">The optional keyword HSIM specifies
settings for producing a netlist suitable for use with Synopsys
HSIMplus Co-Simulation. When HSIM is specified, feedthrough nets
are modeled within the cell and any extracted coupling caps are
listed by NET and removed from the Instance section. This parameter
setting is only used with the DSPF output format. </p>
<p class="p">The optional keyword ADITRAIL
specifies settings for producing a netlist suitable for use with
Mentor Graphics fast-SPICE simulation tool ADiT Rail. Specifying ADITRAIL
includes layer data, parasitic data, port, device and parasitic
location information in the netlist. This parameter setting is only
used with the CalibreView, DSPF, and HSPICE output formats.</p>
<p class="p">The optional keyword ULTRASIM
specifies settings for producing a DSPF netlist suitable for use
with Cadence Virtuoso UltraSim™ simulator.
When ULTRASIM is specified, layer name information is written as $<span class="keyword ParameterName OptionalReplaceable">layername</span>.
This parameter setting is only used with the DSPF output format. </p>
<p class="p">The optional keyword TOTEM specifies settings
for producing a DSPF netlist suitable for use in the static or dynamic
analysis of an electromigration or IR drop flow. This parameter
setting can only be used with the DSPF output format. When TOTEM
is specified, </p>
<ul class="ul"><li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id2b161123-aab2-4fce-bb64-454ee1c41884"><p class="p">the mapped layer information is added to the LAYER_MAP section.</p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id205da9d9-10cf-47b6-8459-97e672746026"><p class="p">the bounding box and layer information is added
to the instance (*|I), port (*|P), and subnodes (*|S) comment lines.</p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idda62f28e-94bd-4a30-a032-ae2ef1e6c430"><p class="p">the bounding box coordinate information is added
to the Instance Section entries for intentional devices. </p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idda1f4fe8-56bb-4ead-9141-e15a04ffb29c"><p class="p">the layer ($lvl) and bounding box information
is added for parasitic resistors.</p>
</li>
</ul>
<p class="p">The CALIBRATED keyword is an optional keyword
for TOTEM. The CALIBRATED keyword specifies to only netlist calibrated
layers in the LAYER_MAP section of the netlist. When the CALIBRATED
keyword is not specified with TOTEM, the LAYER_MAP section of the
netlist lists both derived and calibrated layers. The TOTEM keyword
cannot be used with the LAYERMAP keyword or PEX Netlist Connection SECTION
INST_LOC statement. If the TOTEM keyword is specified with the LAYERMAP
keyword or the PEX Netlist Connection SECTION INST_LOC statement, then
a warning is generated and the TOTEM settings are used.</p>
<p class="p">The optional keyword QUICKCAP
specifies settings for producing a Quickcap SPICE netlist. When
QUICKCAP is specified no resistance or inductance components are included
in the netlist; the netlist contains only coupling and intrinsic
capacitance data. This parameter setting is only used with the SPICE
output format. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id13d4573d-2043-4cc7-ac04-ac256fd2211d">One of the following must be specified. Possible choices are:</dt>
<dd class="dd ArgumentDescription"><ul class="ul ArgumentOptions"><li class="li ArgOption" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idf6d59ebb-47d0-469b-af67-bd42e65a2b39"><p class="p Opt"><span class="keyword ParameterName Required">LAYOUTNAMES</span> —
Specifies the names are derived from the layout.</p>
</li>
<li class="li ArgOption" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idcc9eb5b5-1d0e-46cb-993b-21274fb0e832"><p class="p Opt"><span class="keyword ParameterName Required">SOURCENAMES</span> [<span class="keyword ParameterName OptionalReplaceable">filename</span>]
— Specifies the names are derived from the schematic or netlist,
but the hierarchy is based on the layout. When specifying the <span class="keyword ParameterName Required">SOURCENAMES</span> option, make
sure that a valid <a class="xref fm:HeadingOnly" href="Command_SourcePrimary_id0b3fce1a.html#id0b3fce1a-3f57-4438-950f-7fe056b8d943__Command_SourcePrimary_id0b3fce1a.xml#id0b3fce1a-3f57-4438-950f-7fe056b8d943" title="Specifies a design filename, subcircuit, or cell name for SPICE or CNET source systems. Used only in Calibre nmLVS, Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">Source Primary</a> statement identifying a valid
primary cell is in the rule file. Also be sure that the naming conventions
used in the source are compatible with your output netlist format.
Parameters that exist only in the source netlist are copied to the
output netlist, even if these parameters are not extracted.</p>
</li>
<li class="li ArgOption" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idd39cf797-6bbf-4ea6-bbeb-47d78a1a984d"><p class="p Opt"><span class="keyword ParameterName Required">SOURCEBASED</span> — Specifies
the formatter to use the circuit pin order and cell hierarchy in
the source netlist instead of the layout netlist when generating
the extracted netlist. If you are creating the source netlist with
the Calibre nmLVS software, you must use Calibre nmLVS-H. The design
must pass LVS. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Using <span class="keyword ParameterName Optional">SOURCEBASED</span> with <a class="xref fm:HeadingOnly" href="Command_LvsPushDevices_idfa4effa0.html#idfa4effa0-a9bf-406a-9197-976c412c33ae__Command_LvsPushDevices_idfa4effa0.xml#idfa4effa0-a9bf-406a-9197-976c412c33ae" title="Specifies whether to push device seed polygons down the hierarchy after seed promotion. Additionally, this statement controls property separation for device pushdown in CCI flows. Used only in Calibre nmLVS-H, Calibre PERC, and Calibre xRC.">LVS Push Devices</a> Separate Properties YES generates
a warning and <span class="keyword ParameterName Optional">SOURCENAMES </span>is used.</p>
</div>
</li>
<li class="li ArgOption" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__ide0b752e4-a713-47e9-8c40-14fffa8282df"><p class="p Opt"><span class="keyword ParameterName Required">SCHEMATICONLY</span> [<span class="keyword ParameterName OptionalReplaceable">filename</span>]
— Specifies a parasitic netlist based on the LVS source hierarchy,
with intentional device parameters extracted and backannotated from
the layout. Parasitics are netlisted only for nets that are cross-referenced
to the source netlist. If <span class="keyword ParameterName OptionalReplaceable">filename</span> is
not used, only standard parameters for MOSFETs are backannotated.
Other devices use source parameters. </p>
</li>
</ul>
<p class="p">The optional <span class="keyword ParameterName OptionalReplaceable">filename</span> parameter
can only be specified with SOURCENAMES or SCHEMATICONLY keywords.
This <span class="keyword ParameterName OptionalReplaceable">filename</span> parameter
specifies a file containing entries in the following format for
defining device parameters:</p>
<pre class="pre codeblock"><code><span class="keyword ParameterName Required">ELEMENT</span> <span class="ph FontProperty emphasis">element_name</span> <span class="ph FontProperty HeadingLabel">MODEL</span><span class="ph FontProperty emphasis"> model_name</span>
[
<span class="ph FontProperty emphasis">	prop_type1</span> = <span class="ph FontProperty emphasis">val1 </span>
<span class="ph FontProperty emphasis">	prop_type2</span> = <span class="ph FontProperty emphasis">val2</span> 
	...
<span class="ph FontProperty emphasis">	prop_typeN</span> = <span class="ph FontProperty emphasis">valN </span>
]</code></pre><p class="p">where:</p>
<ul class="ul"><li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idfe1777ea-1ba4-4832-aa80-598c3ae74dd4"><p class="p"><span class="keyword ParameterName Required">ELEMENT</span> is
a required keyword, correlated to the DEVICE statements found in
the LVS rules.</p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__iddd396ac1-e1e6-42b7-b8a0-b2250d29b590"><p class="p"><span class="keyword ParameterName OptionalReplaceable">element_name</span> is
the LVS standard device name, such as R for resistor, C for capacitor,
X for custom devices, and so forth. <a class="xref fm:TableAndPage" href="Command_Device_id89f67149.html#id89f67149-593d-4a42-bf07-d2052c906774__id4fd0241c-15e1-4236-b8f1-24f6db3006b0">Table 1</a> with Device shows
a complete list of available default devices. Note that custom devices
may not be specified for the SPEF netlist format. </p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id7c8d9208-d4b8-4e91-8eb2-620ef0aac620"><p class="p"><span class="keyword ParameterName Optional">MODEL</span> is
an optional keyword. If this keyword is missing from any element,
then the same calculation is applied to all elements without MODEL
specified.</p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id0bfb8bf0-f154-4d2b-aa4e-f23509debe6f"><p class="p"><span class="keyword ParameterName OptionalReplaceable">model_name</span> is
the device model name, such as RP for poly resistor, RN for n-well
resistor, and so forth.</p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id3fb771bd-aa6f-4710-9391-a1c5ce165091"><p class="p"><span class="keyword ParameterName OptionalReplaceable">prop_type </span>is
the parameter that is calculated for the device.</p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id577227d2-1acd-4533-94e4-548dd223a525"><p class="p"><span class="keyword ParameterName OptionalReplaceable">val</span> can
be set to: </p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idd777e802-6cf7-43bb-a23c-9ef6640d9a2c" class="table" frame="void" border="0" rules="none"><colgroup><col style="width:1.356in" /><col style="width:2.868in" /></colgroup><tbody class="tbody"><tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><pre class="pre codeblock"><code>min </code></pre></td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">use minimum value from
layout </p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><pre class="pre codeblock"><code>max </code></pre></td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">use maximum value from
layout </p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><pre class="pre codeblock"><code>median </code></pre></td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">use median value from
layout </p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><pre class="pre codeblock"><code>sum </code></pre></td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">add layout values for
parameter and divide by source device count</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><pre class="pre codeblock"><code>ave </code></pre></td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">add layout values for
parameter and divide by layout device count</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><pre class="pre codeblock"><code>source</code></pre></td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">use value from source</p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><pre class="pre codeblock"><code>layout</code></pre></td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p">use value from layout</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">In SOURCENAMES flow only source
and layout values can be used; all other values are invalid. By
default, unspecified parameter values are set from source. In SCHEMATICONLY
flow all values are valid except layout.</p>
</li>
</ul>
<p class="p">The input file may contain comments. Comments begin with // and
run to the end of the line. The brackets ([ ]) surrounding the list
of <span class="keyword ParameterName OptionalReplaceable">prop_types</span> are required.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id58cb23e1-356e-4533-a231-00d16ea19bed"><span class="keyword ParameterName Optional">BUSDELIM</span> <span class="keyword ParameterName OptionalReplaceable">string</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set used
only with the SPEF or DSPF netlist formats. When used with the SPEF
format, this keyword set adds the BUS_DELIMITER variable with the
specified <span class="keyword ParameterName OptionalReplaceable">string</span> to
the SPEF netlist header. When used with DSPF format, this keyword
set adds the BUSBIT variable with the specified <span class="keyword ParameterName OptionalReplaceable">string</span> to
the DSPF netlist header. The <span class="keyword ParameterName OptionalReplaceable">string</span> value
must be enclosed in quotes (“ ”). The default is a set of brackets
(“[ ]”).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__iddb620c1f-3cac-4c28-ab97-cf3399741039"><span class="keyword ParameterName Optional">CFIRST</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that sets
the order of parasitics to C, CC, R in the DSPF netlist. Use only
with the DSPF netlist format.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id440eee44-af8d-49a2-b1ea-6dd06c322857"><span class="keyword ParameterName Optional">CLAYER</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies to report
the layer names associated with each pin of a parasitic coupling
capacitor and the layer name associated with the non-grounded pin
of a parasitic grounded capacitor as comment parameters in the netlist with
the parasitic devices. Use only in the Calibre xACT and Calibre
xACT 3D direct netlisting flows when performing -rcc parasitic extraction.
TICER reduction should be off.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id952b5795-53f3-467f-b75c-8418e985997d"><span class="keyword ParameterName Optional">CLOCATION </span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies
to report parasitic capacitor locations as comments in the netlist.
The CLOCATION keyword does not report capacitor locations in the
netlist when performing -c parasitic extraction.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id885b9fdf-7352-4fff-a6fc-ba1b8a5f2c24">COORDSCALE <span class="keyword ParameterName OptionalReplaceable">value</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set, where <span class="keyword ParameterName OptionalReplaceable">value</span> is
a scaling factor specified in meters. The X,Y coordinates in the
netlist are scaled to the units specified by <span class="keyword ParameterName OptionalReplaceable">value</span>.
If <span class="keyword ParameterName OptionalReplaceable">value</span> is
1.0, then coordinates are reported in meters. If <span class="keyword ParameterName OptionalReplaceable">value</span> is
1.0e-06, then coordinates are reported in microns. The default setting
for <span class="keyword ParameterName OptionalReplaceable">value</span> is in
units (dbu/precision), which is typically microns.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id3872852c-b389-4741-a35a-f61d1ec9512e">ELDO_KR</dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword used to
add the R parameter to L instances, and the KR parameter to K instances
in the CalibreView netlist. The formatter does not add any f or
v elements for mutual resistance. Use only with the CalibreView netlist
format.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idbc8cf697-4f63-4d58-bf45-f913896eb5a2">FLATTENXCELLS</dt>
<dd class="dd ArgumentDescription"><p class="p">An optional
keyword used to flatten the HSPICE or DSPF netlist after hierarchical
extraction and include device locations. Use only with the HSPICE and
DSPF netlist formats. </p>
<p class="p">Do not use this keyword:</p>
<ul class="ul"><li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idcdea8c52-911c-4a4e-b259-367e58e283eb"><p class="p">with the
DSPF netlist format when performing capacitance-only (-c) parasitic
extraction.</p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id735b3624-2c56-48e7-a3f1-cd8403c35cf5"><p class="p">when performing
gate-level extraction.</p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idaa399b34-910b-4733-b29e-d0ef8de841fb"><p class="p">when the <a class="xref fm:HeadingOnly" href="Command_PexNetlistCharacterMap_idc99931ef.html#idc99931ef-6acf-4eb8-89ed-7f15fc212ca7__Command_PexNetlistCharacterMap_idc99931ef.xml#idc99931ef-6acf-4eb8-89ed-7f15fc212ca7" title="Specifies to replace and/or remove characters in net names.">PEX Netlist Character Map</a> statement is
specified.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id27b66fff-2e1c-4d02-987e-f6f000e0907a"><span class="keyword ParameterName Optional">GROUND</span> <span class="keyword ParameterName OptionalReplaceable">ground_name</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set, where <span class="keyword ParameterName OptionalReplaceable">ground_name</span> is
the name of the ground node. All capacitances are grounded to this
node. The default value of <span class="keyword ParameterName OptionalReplaceable">ground_name</span> is
0. If the <span class="keyword ParameterName OptionalReplaceable">ground_name</span> is
not a global net, you may use <a class="xref fm:HeadingOnly" href="Command_PexNetlistGlobalNets_id861307f3.html#id861307f3-60c0-4a38-babe-f3e2e42c098f__Command_PexNetlistGlobalNets_id861307f3.xml#id861307f3-60c0-4a38-babe-f3e2e42c098f" title="Removes the named nets from a subcircuit and places them in a global name definition.">PEX Netlist Global Nets</a> to make it global. If <span class="keyword ParameterName OptionalReplaceable">ground_name</span> does
not exist, then a warning is generated and the <span class="keyword ParameterName OptionalReplaceable">ground_name</span> is used.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__ida0dc243e-6ad3-444c-a8ec-beccf324da6c"><span class="keyword ParameterName Optional">ICELLMAP</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword used to
output the subtype name, if the device subtype is available. If
device subtype is not available, then output the built-in model name.
Use only with the CalibreView netlist format.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id4c0ce30f-172b-4664-a61c-c0f9109ffea3"><span class="keyword ParameterName Optional">LAYERMAP</span> [<span class="keyword ParameterName Optional">CALIBRATED</span>]</dt>
<dd class="dd ArgumentDescription"><p class="p">An optional
keyword that specifies to report parasitic resistor layers and bounding
boxes as comments for the EM/IR analysis flow. In the DSPF netlist,
each layer name is replaced with a layer number and corresponding
x,y location that defines a bounding box. The bounding box ($llx,
$lly, $urx, $ury) and layer information ($lvl) is appended to the
instance (*|I), port (*|P), and subnodes (*|S) lines as comments. The
bounding box coordinate information is also added to the Instance
Section entries for intentional devices.</p>
<p class="p">The CALIBRATED keyword is an
optional keyword used with the LAYERMAP keyword to only list calibrated
layers in the LAYER_MAP section of the extracted netlist. When the
CALIBRATED keyword is not specified, the LAYER_MAP section of the
DSPF netlist contains both calibrated and derived layers.</p>
<p class="p">Use only with the DSPF netlist
format. Use together with the resistance parameter keywords RWIDTH,
RLENGTH, RVIACOUNT, RAREA, RLAYER, and RLOCATION. RLOCATION and
RLAYER keywords must be specified with LAYERMAP to see the changes
in the netlist.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id619f9244-6713-4a3e-8b5d-02bae577d1ab"><span class="keyword ParameterName Optional">LISTPROBES</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword used to
include probes in the <span class="ph fmvar:dotSUBCKT">.SUBCKT</span> definitions
for HSPICE, Eldo, and Spectre formats.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idac602467-8660-42a3-b42a-c428f6f7fea9"><span class="keyword ParameterName Optional">LOCATION</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies
to report device locations as comments. This includes the locations
for intentional resistors and capacitors. The LOCATION keyword does
not work with the <span class="keyword ParameterName Required">SCHEMATICONLY</span> and <span class="keyword ParameterName Required">SOURCEBASED</span> parameters.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idb9e8f6df-01f3-4484-858c-9f276692ddc0"><span class="keyword ParameterName Optional">MAPNAMES</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword used with
SPEF output format that specifies to generate a name map. The name
map is a list that maps instance names to numerical identifiers.
The identifiers are printed in place of the instance names in the netlist’s
model sections; this produces more compact SPEF netlists.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id7e18509e-23c4-458e-867c-011b9cf250b6">MLAYER</dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies to report
replacement layers, defined with the <a class="xref fm:HeadingOnly" href="Command_PexReplace_id98bc9a42.html#id98bc9a42-2c48-4a4a-a608-78750acee3c6__Command_PexReplace_id98bc9a42.xml#id98bc9a42-2c48-4a4a-a608-78750acee3c6" title="Specifies the replacement of LVS layer geometries with overlapping non-LVS layer geometries before extraction. This statement can be specified multiple times.">PEX Replace</a> statement,
as comments in the extracted netlist. Use only in the Calibre xACT
and Calibre xACT 3D direct netlisting flows.</p>
<p class="p">Do not use <span class="keyword ParameterName Optional">MLAYER</span> when
performing resistance reduction. Using <span class="keyword ParameterName Optional">MLAYER</span> with <a class="xref fm:HeadingOnly" href="Command_PexReduceRonly_id8b638d91.html#id8b638d91-9d82-46d4-bdec-e6da560073f7__Command_PexReduceRonly_id8b638d91.xml#id8b638d91-9d82-46d4-bdec-e6da560073f7" title="Performs reduction of resistance-only extracted data.">PEX Reduce ROnly</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceTicer_id63a51bc9.html#id63a51bc9-acb5-40de-b11b-31f7dc7178d9__Command_PexReduceTicer_id63a51bc9.xml#id63a51bc9-acb5-40de-b11b-31f7dc7178d9" title="Specifies to perform reduction of distributed RC extraction data in a way that has little impact on circuit characteristics (such as delay) up to a specified frequency.">PEX Reduce TICER</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceDigital_idd0f6603f.html#idd0f6603f-5fd3-4a74-9092-f6d555af79fd__Command_PexReduceDigital_idd0f6603f.xml#idd0f6603f-5fd3-4a74-9092-f6d555af79fd" title="Specifies to perform reduction of distributed RC extraction data such that there in no change in the time delay.">PEX Reduce Digital</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceAnalog_id06324033.html#id06324033-bec4-4a0b-ac5f-b4f515730acc__Command_PexReduceAnalog_id06324033.xml#id06324033-bec4-4a0b-ac5f-b4f515730acc" title="Specifies performing reduction of extracted data for analog designs.">PEX Reduce Analog</a>, or <a class="xref fm:HeadingOnly" href="Command_PexReduceMinres_id1733794a.html#id1733794a-f02e-4d37-b286-9883dd4e4373__Command_PexReduceMinres_id1733794a.xml#id1733794a-f02e-4d37-b286-9883dd4e4373" title="Specifies to combine or short parasitic resistors below a threshold value to reduce netlist size.">PEX Reduce Minres</a> COMBINE will generate a warning
and <span class="keyword ParameterName Optional">MLAYER</span> will
be ignored.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id05b20fe8-c010-42b3-9b14-5a19973bbbbb"><span class="keyword ParameterName Optional">MULTITXTPORT</span> [<span class="keyword ParameterName Optional">VIRTUALCONNECT</span>]</dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword used to
generate multiple ports on the net from multiple text ports with
the same name in the layout. Each port generated on the net will
have the location of the corresponding text port on the layout.
Note that after the primary port, each subsequent duplicate port
name on the net is incremented with an “_<span class="ph FontProperty emphasis">integer</span>”
suffix beginning at one; for example, VDD VDD_1 VDD_2 …VDD_n. </p>
<p class="p">The VIRTUALCONNECT keyword is an optional keyword used with the MULTITXTPORT
keyword to connect nets in the parasitic netlist that are virtually connected
by LVS using a small strap resistor. A strap resistor, with a value
of 0.001 ohms, is used to connect one port on each virtually connected
net segment to the primary port. The port selected for the resistance
connection on the virtually connected net segment is arbitrary.
The remaining ports on the net segments are connected through the
parasitic resistance network and are not shorted to the primary
port. Though not required, it is recommended that you also specify
the <a class="xref fm:HeadingOnly" href="Command_PexNetlistShortToplevelPorts_id122709c4.html#id122709c4-6739-4346-a4dd-be46e8a7cff8__Command_PexNetlistShortToplevelPorts_id122709c4.xml#id122709c4-6739-4346-a4dd-be46e8a7cff8" title="Specifies whether to create multiple top-level ports in the extracted DSPF, SPEF, HSPICE, or CalibreView netlist.">PEX Netlist Short Toplevel Ports</a> YES statement
for proper simulation behavior.</p>
<p class="p">Use only with the DSPF netlist
format.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id89411038-812f-448d-9228-05938cb4d552"><span class="keyword ParameterName Optional">MULTIVALUES</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword used with
SPEF output format to create a single netlist file with multiple
corner values. The SPEF format allows values to be output either
as singular values or in the min:typ:max format. If you use this
keyword, specify the -corner switch during invocation. Use only
with a multi-corner rule deck. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idb3267373-28bf-4549-83a7-c9eedc8d4b1b">NETNAME</dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword used with DSPF output
format that instructs the formatter to use the net name instead
of the device pin name when netlisting the connectivity for the
device pins.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id63f2a069-872e-45c9-a579-f104bc6bfa91"><span class="keyword ParameterName Optional">NODELOCATION </span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies
to report the coordinates of internal nodes in the SPEF netlist.
Use only in the Calibre xACT digital extraction flow and with the
SPEF netlist format.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idb3fd99e6-1d3c-4ccf-ab95-d1d2cfdc4cc4"><span class="keyword ParameterName Optional">NOINSTANCESECTION</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword used with
DSPF output format that specifies eliminating the instance section
from the DSPF output. If <span class="keyword ParameterName Optional">NOINSTANCESECTION</span> is
not included in the PEX Netlist declaration, the instance section
is included. Excluding the instance section can save execution time
for a case such as back annotation to Verilog.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idffeec27d-0eab-415e-b6a9-ab25f5569e82"><span class="keyword ParameterName Optional">NOINSTANCEX</span> [<span class="keyword ParameterName Optional">LEADINGX</span>]</dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that causes
the formatter to filter Xs in HSPICE, DSPF, SPEF, and Spectre output.
Turn on filtering by including <span class="keyword ParameterName Optional">NOINSTANCEX</span> in
the PEX Netlist statement in your rule file. This keyword can also
be used with the CALIBREVIEW netlist format for Calibre xRC.</p>
<p class="p">The LEADINGX keyword is an optional keyword used with the NOINSTANCEX keyword
to retain the leading Xs on flattened instance names. Leading Xs
on all other terms of the flattened instance name are removed. Use
only with CALIBREVIEW netlist format for Calibre xRC and the DSPF
netlist format.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id3aa4b7f1-5c58-42d7-8c7f-a5707e78c938"><span class="keyword ParameterName Optional">NOTOPSUBCKT</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword used with <span class="keyword ParameterName Optional">DSPF</span> output
format that suppresses the top-level subcircuit in the output netlist
from the formatter. This is useful if your simulation test bench
already has the top-level subcircuit and you want to include the
parasitics, or if you have trouble producing netlists that can be
simulated for PrimeTime.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id055db4f8-c8e9-4996-acef-c580f9d24bbe">PINDELIM <span class="keyword ParameterName OptionalReplaceable">string</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword used with
SPEF output format that specifies the delimiter character between
instance names and pin names in the SPEF file. </p>
<p class="p">For the CALIBREVIEW output format, this keyword
specifies the delimiter character between device names and pin names
in the CALIBREVIEW netlist. </p>
<p class="p">The <span class="keyword ParameterName OptionalReplaceable">string</span> value
must be enclosed in quotes (“ ”). For the SPEF netlist format, the
default is colon (“:”) and the only allowable alternate value is
a period (“.”). For the CALIBREVIEW netlist format, the default
is underscore (“_”), and the allowable alternate values are period
(“.”) and colon (“:”).</p>
<p class="p">Use this keyword set in CALIBREVIEW output format to change the
pin delimiter from the default “_” to avoid top-level terminal shorts
that may occur when the back-annotated view transforms forward slash
( / ) to underscore ( _ ) on top-level terminal names.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id028512e6-8a62-4a62-852a-f348e2ba9a1c">PINNAMESEP <span class="keyword ParameterName OptionalReplaceable">character</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that defines
the character which the formatter places between device pins and
parasitic model subcircuits when creating net names. The <span class="keyword ParameterName OptionalReplaceable">character</span> must
occur between quotation marks (“ ”). The default is “_”. Use only
with the HSPICE netlist format.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id6b002e62-60ae-4437-b8b1-75200ae20409"><span class="keyword ParameterName Optional">PRUNE</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that removes
all intentional devices not attached to the extracted nets. Use
this keyword with selected net extraction as described in “<a class="xref Link" href="../../xrc_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Netlisting Only Direct Devices on a Selected Net', 'xrc_user'); return false;">Netlisting Only Direct Devices on a Selected Net</a>” in the <cite class="cite">Calibre
xRC User’s Guide</cite>. Used only with the HSPICE, DSPF, and ELDO netlist
formats.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id5a10a83f-95ac-405a-8bb1-7ae73fa3a8de"><span class="keyword ParameterName Optional">RACTUAL</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies
to report actual parasitic resistor width dimensions in the netlist
when used with RWIDTH. If RACTUAL is not specified then the drawn
width values are reported when using RWIDTH. Do not specify RACTUAL
with the RWIDTH MINIMUM keyword set.</p>
<p class="p">Use with calibrated rule files
generated by 2010.1 and later releases of xCalibrate. Actual parasitic
resistor width dimensions for resistors on layers hidden during
calibration are not netlisted and not displayed in the Calibre RVE viewer.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id5a12f3a7-bff5-4d0b-a83f-570e6e421e27"><span class="keyword ParameterName Optional">RAREA</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies
to report contact/via area used for extracting parasitic resistors.
The value is reported as a comment. <span class="keyword ParameterName Optional">RAREA</span> is
only supported with the DSPF, HSPICE, and SPEF formats.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idd0f6f602-856f-4bbd-b04c-7cbc55eb431a"><span class="keyword ParameterName Optional">RCNAMED</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that causes
the R or C value of an intentional device to be replaced with a
parameter (“R=<span class="ph FontProperty emphasis">value</span>”
or “C=<span class="ph FontProperty emphasis">value</span>”)
in HSPICE, DSPF, or Eldo netlists for R or C devices that have models.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id92514cb4-fd20-4474-893d-2121d4a112f2"><span class="keyword ParameterName Optional">RLAYER</span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies
to report parasitic resistor layers as comments. Use with the LAYERMAP
keyword to report resistor layer information in the LAYERMAP format.</p>
<p class="p">Do not use <span class="keyword ParameterName Optional">RLAYER</span> when
performing resistance reduction. Using <span class="keyword ParameterName Optional">RLAYER</span> with <a class="xref fm:HeadingOnly" href="Command_PexReduceRonly_id8b638d91.html#id8b638d91-9d82-46d4-bdec-e6da560073f7__Command_PexReduceRonly_id8b638d91.xml#id8b638d91-9d82-46d4-bdec-e6da560073f7" title="Performs reduction of resistance-only extracted data.">PEX Reduce ROnly</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceTicer_id63a51bc9.html#id63a51bc9-acb5-40de-b11b-31f7dc7178d9__Command_PexReduceTicer_id63a51bc9.xml#id63a51bc9-acb5-40de-b11b-31f7dc7178d9" title="Specifies to perform reduction of distributed RC extraction data in a way that has little impact on circuit characteristics (such as delay) up to a specified frequency.">PEX Reduce TICER</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceDigital_idd0f6603f.html#idd0f6603f-5fd3-4a74-9092-f6d555af79fd__Command_PexReduceDigital_idd0f6603f.xml#idd0f6603f-5fd3-4a74-9092-f6d555af79fd" title="Specifies to perform reduction of distributed RC extraction data such that there in no change in the time delay.">PEX Reduce Digital</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceAnalog_id06324033.html#id06324033-bec4-4a0b-ac5f-b4f515730acc__Command_PexReduceAnalog_id06324033.xml#id06324033-bec4-4a0b-ac5f-b4f515730acc" title="Specifies performing reduction of extracted data for analog designs.">PEX Reduce Analog</a>, or <a class="xref fm:HeadingOnly" href="Command_PexReduceMinres_id1733794a.html#id1733794a-f02e-4d37-b286-9883dd4e4373__Command_PexReduceMinres_id1733794a.xml#id1733794a-f02e-4d37-b286-9883dd4e4373" title="Specifies to combine or short parasitic resistors below a threshold value to reduce netlist size.">PEX Reduce Minres</a> COMBINE will generate a warning
and <span class="keyword ParameterName Optional">RLAYER</span> will
be ignored.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idad6ec5a5-322c-4aca-988c-a54bb3a7d874"><span class="keyword ParameterName Optional">RLENGTH</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies
to report parasitic resistor lengths as comments.</p>
<p class="p">Do not use <span class="keyword ParameterName Optional">RLENGTH</span> when
performing resistance reduction. Using <span class="keyword ParameterName Optional">RLENGTH</span> with <a class="xref fm:HeadingOnly" href="Command_PexReduceRonly_id8b638d91.html#id8b638d91-9d82-46d4-bdec-e6da560073f7__Command_PexReduceRonly_id8b638d91.xml#id8b638d91-9d82-46d4-bdec-e6da560073f7" title="Performs reduction of resistance-only extracted data.">PEX Reduce ROnly</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceTicer_id63a51bc9.html#id63a51bc9-acb5-40de-b11b-31f7dc7178d9__Command_PexReduceTicer_id63a51bc9.xml#id63a51bc9-acb5-40de-b11b-31f7dc7178d9" title="Specifies to perform reduction of distributed RC extraction data in a way that has little impact on circuit characteristics (such as delay) up to a specified frequency.">PEX Reduce TICER</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceDigital_idd0f6603f.html#idd0f6603f-5fd3-4a74-9092-f6d555af79fd__Command_PexReduceDigital_idd0f6603f.xml#idd0f6603f-5fd3-4a74-9092-f6d555af79fd" title="Specifies to perform reduction of distributed RC extraction data such that there in no change in the time delay.">PEX Reduce Digital</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceAnalog_id06324033.html#id06324033-bec4-4a0b-ac5f-b4f515730acc__Command_PexReduceAnalog_id06324033.xml#id06324033-bec4-4a0b-ac5f-b4f515730acc" title="Specifies performing reduction of extracted data for analog designs.">PEX Reduce Analog</a>, or <a class="xref fm:HeadingOnly" href="Command_PexReduceMinres_id1733794a.html#id1733794a-f02e-4d37-b286-9883dd4e4373__Command_PexReduceMinres_id1733794a.xml#id1733794a-f02e-4d37-b286-9883dd4e4373" title="Specifies to combine or short parasitic resistors below a threshold value to reduce netlist size.">PEX Reduce Minres</a> COMBINE will generate a warning
and <span class="keyword ParameterName Optional">RLENGTH</span> will
be ignored.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id55cfff3b-c1f6-4b1f-8918-3291e0e8e2e7"><span class="keyword ParameterName Optional">RLOCATION</span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies
to report parasitic resistor locations as comments in the netlist.</p>
<p class="p">When specified with the LAYERMAP keyword, the resistor locations
are reported as a bounding box with labels $llx, $lly, $urx, and
$ury.</p>
<p class="p">Do not use <span class="keyword ParameterName Optional">RLOCATION</span> when
performing resistance reduction. Using <span class="keyword ParameterName Optional">RLOCATION</span> with <a class="xref fm:HeadingOnly" href="Command_PexReduceRonly_id8b638d91.html#id8b638d91-9d82-46d4-bdec-e6da560073f7__Command_PexReduceRonly_id8b638d91.xml#id8b638d91-9d82-46d4-bdec-e6da560073f7" title="Performs reduction of resistance-only extracted data.">PEX Reduce ROnly</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceTicer_id63a51bc9.html#id63a51bc9-acb5-40de-b11b-31f7dc7178d9__Command_PexReduceTicer_id63a51bc9.xml#id63a51bc9-acb5-40de-b11b-31f7dc7178d9" title="Specifies to perform reduction of distributed RC extraction data in a way that has little impact on circuit characteristics (such as delay) up to a specified frequency.">PEX Reduce TICER</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceDigital_idd0f6603f.html#idd0f6603f-5fd3-4a74-9092-f6d555af79fd__Command_PexReduceDigital_idd0f6603f.xml#idd0f6603f-5fd3-4a74-9092-f6d555af79fd" title="Specifies to perform reduction of distributed RC extraction data such that there in no change in the time delay.">PEX Reduce Digital</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceAnalog_id06324033.html#id06324033-bec4-4a0b-ac5f-b4f515730acc__Command_PexReduceAnalog_id06324033.xml#id06324033-bec4-4a0b-ac5f-b4f515730acc" title="Specifies performing reduction of extracted data for analog designs.">PEX Reduce Analog</a>, or <a class="xref fm:HeadingOnly" href="Command_PexReduceMinres_id1733794a.html#id1733794a-f02e-4d37-b286-9883dd4e4373__Command_PexReduceMinres_id1733794a.xml#id1733794a-f02e-4d37-b286-9883dd4e4373" title="Specifies to combine or short parasitic resistors below a threshold value to reduce netlist size.">PEX Reduce Minres</a> COMBINE generates a warning and <span class="keyword ParameterName Optional">causes RLOCATION</span> to
be ignored.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idf4273acb-f0c1-476c-a69a-5c33a41938e8"><span class="keyword ParameterName Optional">RSCALE</span> <span class="keyword ParameterName OptionalReplaceable">value</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set, where <span class="keyword ParameterName OptionalReplaceable">value</span> is
a scaling factor that changes parasitic resistor properties, such
as width, independently of device properties. The default value
is 1.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id2d8445c2-0f95-4441-b24d-ecc4a759a557"><span class="keyword ParameterName Optional">RSHEET</span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies to report
the sheet resistance (RSH) based on the drawn width in the netlist.
RSHEET does not work with the <span class="keyword ParameterName Optional">SPICE</span> netlist format.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id31345905-6306-42ec-9662-90848e9f74b3"><span class="keyword ParameterName Optional">RSHEETSI</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies to report
the sheet resistance (RSH_si) based on the silicon width in the
netlist. RSHEETSI does not work with the <span class="keyword ParameterName Optional">SPICE</span> netlist format.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idb2fda3cb-7006-42d3-b92f-e01ffaf18077"><span class="keyword ParameterName Optional">RTHICKNESS</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies
to report calculated parasitic resistor thicknesses as comments.
When resistance is specified with <a class="xref fm:HeadingOnly" href="Command_ResistanceSheet_ide1abd489.html#ide1abd489-4663-43c3-a662-86793b6fd941__Command_ResistanceSheet_ide1abd489.xml#ide1abd489-4663-43c3-a662-86793b6fd941" title="Defines the proportionality constants for computing the resistance of current flowing within a conductor layer. Used only in Calibre xRC and the Calibre xACT 3D PDB flow.">Resistance Sheet</a>, thickness is not reported. Parasitic
resistor thicknesses for resistors on layers hidden during calibration
are not netlisted and not displayed in the Calibre RVE viewer.</p>
<p class="p">Do not use <span class="keyword ParameterName Optional">RTHICKNESS</span> when
performing resistance reduction. Using <span class="keyword ParameterName Optional">RTHICKNESS</span> with <a class="xref fm:HeadingOnly" href="Command_PexReduceRonly_id8b638d91.html#id8b638d91-9d82-46d4-bdec-e6da560073f7__Command_PexReduceRonly_id8b638d91.xml#id8b638d91-9d82-46d4-bdec-e6da560073f7" title="Performs reduction of resistance-only extracted data.">PEX Reduce ROnly</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceTicer_id63a51bc9.html#id63a51bc9-acb5-40de-b11b-31f7dc7178d9__Command_PexReduceTicer_id63a51bc9.xml#id63a51bc9-acb5-40de-b11b-31f7dc7178d9" title="Specifies to perform reduction of distributed RC extraction data in a way that has little impact on circuit characteristics (such as delay) up to a specified frequency.">PEX Reduce TICER</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceDigital_idd0f6603f.html#idd0f6603f-5fd3-4a74-9092-f6d555af79fd__Command_PexReduceDigital_idd0f6603f.xml#idd0f6603f-5fd3-4a74-9092-f6d555af79fd" title="Specifies to perform reduction of distributed RC extraction data such that there in no change in the time delay.">PEX Reduce Digital</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceAnalog_id06324033.html#id06324033-bec4-4a0b-ac5f-b4f515730acc__Command_PexReduceAnalog_id06324033.xml#id06324033-bec4-4a0b-ac5f-b4f515730acc" title="Specifies performing reduction of extracted data for analog designs.">PEX Reduce Analog</a>, or <a class="xref fm:HeadingOnly" href="Command_PexReduceMinres_id1733794a.html#id1733794a-f02e-4d37-b286-9883dd4e4373__Command_PexReduceMinres_id1733794a.xml#id1733794a-f02e-4d37-b286-9883dd4e4373" title="Specifies to combine or short parasitic resistors below a threshold value to reduce netlist size.">PEX Reduce Minres</a> <span class="keyword ParameterName Optional">COMBINE</span> will
generate a warning and <span class="keyword ParameterName Optional">RTHICKNESS</span> will
be ignored.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__ida92c4a6e-2fd3-4638-9310-ea3d22ff8f88"><span class="keyword ParameterName Optional">RVIACOUNT</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that causes
the formatter to report the number of vias/contacts represented
by the netlisted via resistor value. The value is reported as a
comment. RVIACOUNT does not work with the <span class="keyword ParameterName Optional">CALIBREVIEW</span> netlist
format. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id92316e98-e4bf-457a-82a9-6a1f68fec65f"><span class="keyword ParameterName Optional">RWIDTH </span>[<span class="keyword ParameterName Optional">MINIMUM</span> | <span class="keyword ParameterName Optional">RMINWIDTH</span>]</dt>
<dd class="dd ArgumentDescription"><p class="p">RWIDTH is an optional keyword
that specifies to report parasitic resistor widths as comments. </p>
<p class="p">Include the optional keyword
MINIMUM to extract and report the minimum parasitic resistor width
dimensions for non-rectangular shapes.</p>
<p class="p">Use the optional keyword RMINWIDTH
to extract and report the minimum resistor width dimensions defined
in the technology rule file. </p>
<p class="p">If neither the MINIMUM or RMINWIDTH
keywords are specified for the PDB extraction stage, then the average
width for non-rectangular shapes is reported.</p>
<p class="p">Do not specify the RWIDTH MINIMUM
keyword set or RWIDTH RMINWIDTH keyword set with the RACTUAL keyword.
Specifying RWIDTH MINIMUM or RWIDTH RMINWIDTH, and RACTUAL keywords
together generates a warning and only RACTUAL width dimensions are
reported in the netlist.</p>
<p class="p">Do not use <span class="keyword ParameterName Optional">RWIDTH</span> when
performing resistance reduction. Using <span class="keyword ParameterName Optional">RWIDTH</span> with <a class="xref fm:HeadingOnly" href="Command_PexReduceRonly_id8b638d91.html#id8b638d91-9d82-46d4-bdec-e6da560073f7__Command_PexReduceRonly_id8b638d91.xml#id8b638d91-9d82-46d4-bdec-e6da560073f7" title="Performs reduction of resistance-only extracted data.">PEX Reduce ROnly</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceTicer_id63a51bc9.html#id63a51bc9-acb5-40de-b11b-31f7dc7178d9__Command_PexReduceTicer_id63a51bc9.xml#id63a51bc9-acb5-40de-b11b-31f7dc7178d9" title="Specifies to perform reduction of distributed RC extraction data in a way that has little impact on circuit characteristics (such as delay) up to a specified frequency.">PEX Reduce TICER</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceDigital_idd0f6603f.html#idd0f6603f-5fd3-4a74-9092-f6d555af79fd__Command_PexReduceDigital_idd0f6603f.xml#idd0f6603f-5fd3-4a74-9092-f6d555af79fd" title="Specifies to perform reduction of distributed RC extraction data such that there in no change in the time delay.">PEX Reduce Digital</a>, <a class="xref fm:HeadingOnly" href="Command_PexReduceAnalog_id06324033.html#id06324033-bec4-4a0b-ac5f-b4f515730acc__Command_PexReduceAnalog_id06324033.xml#id06324033-bec4-4a0b-ac5f-b4f515730acc" title="Specifies performing reduction of extracted data for analog designs.">PEX Reduce Analog</a>, or <a class="xref fm:HeadingOnly" href="Command_PexReduceMinres_id1733794a.html#id1733794a-f02e-4d37-b286-9883dd4e4373__Command_PexReduceMinres_id1733794a.xml#id1733794a-f02e-4d37-b286-9883dd4e4373" title="Specifies to combine or short parasitic resistors below a threshold value to reduce netlist size.">PEX Reduce Minres</a> COMBINE will generate a warning
and RWIDTH will be ignored.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id60a32901-01da-4b27-a606-6ee261d70b4a"><span class="keyword ParameterName Optional">SEPARATOR</span> <span class="keyword ParameterName OptionalReplaceable">sep_name</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword set, where <span class="keyword ParameterName OptionalReplaceable">sep_name</span> allows
you to replace the default hierarchy separator slash (/) with <span class="keyword ParameterName OptionalReplaceable">sep_name</span> in
any net or instance name from the source or layout. If the first
character in the name is a slash, it is deleted. Note that for Eldo
netlist format the default hierarchy separator is period (.). </p>
<p class="p">When using this option with
Calibre xACT, the allowed separators are ( |, ^, #, @, ., /, _ )
and only separators inserted by Calibre xACT between levels of hierarchical
DEF are affected. Existing separators in the original DEF files
are not affected.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id7c2424a7-bac6-4c80-8509-719410e87ddf"><span class="keyword ParameterName Optional">SHORTPINNAMES</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Keyword used with <span class="keyword ParameterName Optional">HSPICE</span> output
format that causes the formatter to replace pin names with an integer
when creating SPICE net names.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id747fa241-6ab5-4807-801f-7be4f40c39c1"><span class="keyword ParameterName Optional">SINGLEFILE</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies
to combine the transistor-level SPICE data, the subcircuit definitions
of the parasitic net models for each extracted net, the parasitic
resistors, the parasitic capacitors, and the instances of the net models
into a single parasitic netlist output file. Used only with the
HSPICE, ELDO, and Spectre netlist formats. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idc8ab15e3-0f4d-4a5c-9877-d09236c70237"><span class="keyword ParameterName Optional">STRINGQUOTES</span> {<span class="keyword ParameterName OptionalDefault">YES</span> | <span class="keyword ParameterName Optional">NO</span>}</dt>
<dd class="dd ArgumentDescription"><p class="p">Keyword that specifies whether or not to
enclose string properties in quotation marks (“ ”) in the netlist.
By default, string properties are enclosed in quotes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id412e6c99-8513-46e3-ace1-83a5c0d195fc"><span class="keyword ParameterName Optional">TCOEFF</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that specifies
to output temperature coefficients for parasitic resistors for the
CalibreView, DSPF, Eldo, HSPICE, and Spectre formats. It is ignored
for SPEF.</p>
</dd>
</dl>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">Generates
a netlist for the extracted circuit with distributed parasitic elements
and places it in the file specified. The <span class="keyword ParameterName Required">LAYOUTNAMES</span>, <span class="keyword ParameterName Required">SOURCENAMES</span>, <span class="keyword ParameterName Required">SOURCEBASED</span>,
and <span class="keyword ParameterName Required">SCHEMATICONLY</span> parameters
can be used with all output formats. The following table shows how
the device names from layout and source are handled for each of
these options.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__ide7c0c9a5-0fae-436c-8c19-71f3f23192da" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Device Name, Net Name, and Parameter
Conventions in Netlist</span></caption><colgroup><col style="width:1.770in" /><col style="width:2.573in" /><col style="width:1.508in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e2303"><p class="p">Option</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e2306"><p class="p">Device/Net Name</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e2309"><p class="p">Device Parameter</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2303 "><p class="p">LAYOUTNAMES</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2306 "><p class="p">Layout devices and nets
with layout names</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2309 "><p class="p">Layout</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2303 "><p class="p">SOURCENAMES</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2306 "><p class="p">Layout devices and nets
with source names</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2309 "><p class="p">Layout</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2303 "><p class="p">SOURCEBASED</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2306 "><p class="p">Source devices and nets
with source names</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2309 "><p class="p">Source</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2303 "><p class="p">SCHEMATICONLY</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2306 "><p class="p">Source devices and nets
with source names</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2309 "><p class="p">Layout</p>
</td>
</tr>
</tbody>
</table>
</div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idf792e238-53d8-4979-954f-eb18102b936c"><h2 class="title Subheading sectiontitle">Using Parasitic
Resistance Parameters</h2><p class="p">Specify the RWIDTH, RLENGTH,
RVIACOUNT, RAREA, RLAYER, and RLOCATION options if you want Calibre
xRC to include width, length, via/contact count, via/contact area,
layer data, and location information in your parasitic databases.
These cause SVDBs and parasitic netlists to be larger. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">If reduction
modifies parasitic resistors, the Calibre xRC tool may generate invalid
area, location, width, length, and layer information.</p>
</div>
<p class="p">The output netlist results are:</p>
<ul class="ul"><li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idbc6f1338-0a3a-48c0-bf91-bfa2ea697a6d"><p class="p">RWIDTH: $w=<span class="keyword ParameterName OptionalReplaceable">number</span></p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__ida8df7265-d271-4756-a43a-d263d2d891b2"><p class="p">RLENGTH: $l=<span class="keyword ParameterName OptionalReplaceable">number</span></p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id5153e84b-5b2c-494c-bef0-a431e5e245a0"><p class="p">RVIACOUNT: $count=<span class="keyword ParameterName OptionalReplaceable">number</span></p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id15dde6fb-e2ff-453f-ac70-ea2fde6c1941"><p class="p">RAREA: $a=<span class="keyword ParameterName OptionalReplaceable">number</span></p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__iddb53f314-04f3-494a-b66f-d583334f811d"><p class="p">RLAYER: $layer=<span class="keyword ParameterName OptionalReplaceable">layer_name</span></p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id97f51767-bb99-4fef-b04a-9095e13b3ec8"><p class="p">RLOCATION: $x=<span class="keyword ParameterName OptionalReplaceable">x_coord</span> $y=<span class="keyword ParameterName OptionalReplaceable">y_coord</span> $x2=<span class="keyword ParameterName OptionalReplaceable">x2_coord</span> $y2=<span class="keyword ParameterName OptionalReplaceable">y2_coord</span></p>
</li>
</ul>
<p class="p">The x and y coordinates correspond
to the x and y coordinates of the nodes to which the parasitic resistor
is connected. The parameters must be present in the rule file before
extracting parasitics at the time you invoke calibre ‑xrc -pdb to
store the count, area, location, width, length, and layer information
in the SVDB.</p>
<p class="p">Several keyword combinations
are possible for displaying physical properties of parasitic devices.
The following table shows the possible combinations and the resulting
outputs.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id6fc8a651-4909-429e-90f4-f775d7d7f856" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 2. </span>PEX Netlist Keyword Combinations and Results</span></caption><colgroup><col style="width:2.033in" /><col style="width:4.467in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e2415"><p class="p">Keywords</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e2418"><p class="p">Displayed Results</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2415 "><p class="p">RAREA</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2418 "><p class="p">Only area of contact
and via resistors is displayed.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2415 "><p class="p">RAREA, RWIDTH</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2418 "><p class="p">Area of contact and via
resistors and width of other extracted resistors.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2415 "><p class="p">RAREA, RLENGTH</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2418 "><p class="p">Area of contact and via
resistors and length of other extracted resistors.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2415 "><p class="p">RAREA, RLAYER</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2418 "><p class="p">Area of contact and via
resistors and layers for all extracted resistors.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2415 "><p class="p">RAREA, RWIDTH, RLAYER</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2418 "><p class="p">Area of contact and via
resistors, width for other extracted resistors, layers for all extracted
resistors.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2415 "><p class="p">RAREA, RLENGTH, RLAYER</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2418 "><p class="p">Area of contact and via
resistors, length for other extracted resistors, layers for all
extracted resistors.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2415 "><p class="p">RAREA, RLENGTH, RWIDTH</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2418 "><p class="p">Area of contact and via
resistors, length and width for all other extracted resistors.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2415 "><p class="p">RAREA, RLENGTH, RWIDTH,
RLAYER</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2418 "><p class="p">Area of contact and via
resistors, length and width for all other extracted resistors, and
layers for all extracted resistors.</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p"> </p>
<p class="p">Specify the <span class="keyword ParameterName Optional">RVIACOUNT</span> option
if you want the netlist to include the via count for each extracted
resistor. This information is useful when performing EM analysis.</p>
<p class="p">Specify the <span class="keyword ParameterName Optional">TCOEFF</span> option
if you want the netlist to include temperature coefficients. If
there is no reduction, the TC1 and TC2 from the appropriate <a class="xref fm:HeadingOnly" href="Command_ResistanceSheet_ide1abd489.html#ide1abd489-4663-43c3-a662-86793b6fd941__Command_ResistanceSheet_ide1abd489.xml#ide1abd489-4663-43c3-a662-86793b6fd941" title="Defines the proportionality constants for computing the resistance of current flowing within a conductor layer. Used only in Calibre xRC and the Calibre xACT 3D PDB flow.">Resistance Sheet</a> statement are netlisted. This
requires that the TC1 and TC2 values be added to the Resistance
Sheet statement. If the parasitics are reduced using <a class="xref fm:HeadingOnly" href="Command_PexReduceDigital_idd0f6603f.html#idd0f6603f-5fd3-4a74-9092-f6d555af79fd__Command_PexReduceDigital_idd0f6603f.xml#idd0f6603f-5fd3-4a74-9092-f6d555af79fd" title="Specifies to perform reduction of distributed RC extraction data such that there in no change in the time delay.">PEX Reduce Digital</a> or <a class="xref fm:HeadingOnly" href="Command_PexReduceRonly_id8b638d91.html#id8b638d91-9d82-46d4-bdec-e6da560073f7__Command_PexReduceRonly_id8b638d91.xml#id8b638d91-9d82-46d4-bdec-e6da560073f7" title="Performs reduction of resistance-only extracted data.">PEX Reduce ROnly</a>, then TC1 and TC2 are calculated
for each reduced element. Parasitic resistors list the resistance
value at the nominal temperature, and TC1 and TC2. </p>
<p class="p">When using <span class="keyword ParameterName Optional">RLOCATION</span> with
the <span class="keyword ParameterName Optional">ADITRAIL</span> option
to generate a <span class="keyword ParameterName Optional">DSPF</span> netlist,
the Calibre xRC tool generates x,y locations based on polygon information
instead of centerline. <a class="xref fm:Figure" href="#id05acb92b-8cb9-4d85-a730-4a02d196ec28__id3f450cc4-b08f-4a37-bd30-b7344e07167c">Figure 1</a> illustrates XY locations as the corners
of a rectangle rather than the center line.</p>
<div class="fig fignone" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id3f450cc4-b08f-4a37-bd30-b7344e07167c"><span class="figcap"><span class="fig--title-label">Figure 1. </span>ADITRAIL xRC Netlist
Output Example</span><br /><div class="imagecenter"><img class="image imagecenter" height="202" src="../graphics/PEX/pex_netlist_aditrail.png" width="410" /></div><br /></div>
</div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id05cc4276-33a1-446e-a644-7bb269160079"><h2 class="title Subheading sectiontitle">Using SCHEMATICONLY</h2><p class="p">The <span class="keyword ParameterName Required">SCHEMATICONLY</span> parameter
generates a parasitic netlist that contains the devices and nets
in the source netlist used for LVS. The device parameters are extracted
from the layout and backannotated to the cross-referenced device
in the source netlist. </p>
<p class="p">All extracted device parameters
are netlisted. Transistor-level and gate-level extractions are supported.
Full hierarchical extraction (-xcell ‑full) is not supported. </p>
<p class="p">Often the hierarchy between the
source and the layout does not match. A one-to-many device mapping
is quite likely. In such cases, as well as for one-to-one device
mapping, you can annotate parameter values from the layout into
the source. This can be done when you want to use the pre-layout
simulation test bench to verify your design. This also helps to
increase the accuracy of your results. </p>
<p class="p">When using the <span class="keyword ParameterName Required">SCHEMATICONLY</span> with
the <span class="keyword ParameterName OptionalReplaceable">filename</span>,
the Calibre xRC tool calculates the parameters</p>
<ul class="ul"><li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id9a2d23f9-9deb-43e4-b27e-4935dfb5525a"><p class="p">Length (L)</p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id1f0f0ed6-eed2-4d5e-95a9-9468388261cd"><p class="p">Width (W)</p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id695c6473-0212-4753-840d-6336c98f5796"><p class="p">Drain/Source area (AD and
AS)</p>
</li>
<li class="li" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id2bb7385f-98d1-48b2-ba2c-e1e01cf3a642"><p class="p">Drain/Source perimeter (PD
and PS) </p>
</li>
</ul>
<p class="p">for MOS devices from the layout
and adds them to the netlist. These calculations use the equations
shown in <a class="xref fm:Table" href="#id05acb92b-8cb9-4d85-a730-4a02d196ec28__id2a47751b-8aad-4443-ad27-f87e09a1cc73">Table 3</a> and <a class="xref fm:Table" href="#id05acb92b-8cb9-4d85-a730-4a02d196ec28__id24873901-e7bc-4235-92b6-dcc13d45133a">Table 4</a>.</p>
<p class="p">With PEX Netlist … SCHEMATICONLY,
only standard MOSFET parameters are netlisted. There are no default
rules for calculating device parameters such as NRD, NRS, RDC, and
RSC. The values for these parameters are obtained from the last
layout netlist MOSFET that cross-references to the source netlist
MOSFET. You may add calculation types for these parameters based
on the design requirements by creating a rule in the <span class="keyword ParameterName OptionalReplaceable">filename</span> used
by the SCHEMATICONLY. Other device elements are netlisted with the
source parameters. You can use the <span class="keyword ParameterName OptionalReplaceable">filename</span> option
to specify any element and its parameter settings.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id2a47751b-8aad-4443-ad27-f87e09a1cc73" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 3. </span>PEX Netlist: Parameter Calculations for
Parallel Transistors</span></caption><colgroup><col style="width:1.269in" /><col style="width:1.669in" /><col style="width:1.419in" /><col style="width:2.469in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e2594"><p class="p">Source/Layout Mapping</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e2597"><p class="p">Width </p>
<p class="p">Calculation</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e2602"><p class="p">Length</p>
<p class="p">Calculation</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e2607"><p class="p">Area/Perimeter</p>
<p class="p">Calculation</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2594 "><p class="p"><span class="ph FontProperty P10">1:N</span> <span class="ph FontProperty P10">- 1 transistor in the source maps to N parallel-connected transistors in the layout</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2597 "><p class="p"><span class="ph FontProperty P9">W</span> <span class="ph FontProperty LiteralSubScript">x</span> <span class="ph FontProperty P9"> = Sum(W</span> <span class="ph FontProperty LiteralSubScript">1</span> <span class="ph FontProperty P9">,W</span> <span class="ph FontProperty LiteralSubScript">2</span> <span class="ph FontProperty P9">, ... W</span> <span class="ph FontProperty LiteralSubScript">N</span> <span class="ph FontProperty P9">)</span> </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2602 "><p class="p"><span class="ph FontProperty P9">L</span> <span class="ph FontProperty LiteralSubScript">x</span> <span class="ph FontProperty P9"> = Min(L</span> <span class="ph FontProperty LiteralSubScript">1</span> <span class="ph FontProperty P9">, L</span> <span class="ph FontProperty LiteralSubScript">2</span> <span class="ph FontProperty P9"> ... L</span> <span class="ph FontProperty LiteralSubScript">N</span> <span class="ph FontProperty P9">)</span> </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2607 "><p class="p"><span class="ph FontProperty P9">AD</span><span class="ph FontProperty LiteralSubScript">x</span> <span class="ph FontProperty P9">= Sum(AD</span><span class="ph FontProperty LiteralSubScript">1</span><span class="ph FontProperty P9">, AD</span><span class="ph FontProperty LiteralSubScript">2</span><span class="ph FontProperty P9">,... AD</span><span class="ph FontProperty LiteralSubScript">N</span><span class="ph FontProperty P9">)</span></p>
<p class="p"><span class="ph FontProperty P9">PD</span> <span class="ph FontProperty LiteralSubScript">x</span> <span class="ph FontProperty P9"> = Sum(PD</span> <span class="ph FontProperty LiteralSubScript">1</span> <span class="ph FontProperty P9">, PD</span> <span class="ph FontProperty LiteralSubScript">2</span> <span class="ph FontProperty P9">,...PD</span> <span class="ph FontProperty LiteralSubScript">N</span> <span class="ph FontProperty P9">)</span> </p>
<p class="p"><span class="ph FontProperty P9">Calculations for AS and PS are the same.</span> </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2594 "><p class="p"><span class="ph FontProperty P10">M:1</span> <span class="ph FontProperty P10">- M parallel-connected transistors in the source map to 1 transistor in the layout</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2597 "><p class="p"><span class="ph FontProperty P9">W</span><span class="ph FontProperty LiteralSubScript">x</span> <span class="ph FontProperty P9">= W/M</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2602 "><p class="p"><span class="ph FontProperty P9">L</span><span class="ph FontProperty LiteralSubScript">x</span> <span class="ph FontProperty P9">= L</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2607 "><p class="p"><span class="ph FontProperty P9">AD</span> <span class="ph FontProperty LiteralSubScript">x</span> <span class="ph FontProperty P9"> = AD/M</span> </p>
<p class="p"><span class="ph FontProperty P9">PD</span><span class="ph FontProperty LiteralSubScript">x</span> <span class="ph FontProperty P9">= PD/M</span></p>
<p class="p"><span class="ph FontProperty P9">Calculations for AS and PS are the same.</span> </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2594 "><p class="p"><span class="keyword ParameterName Required">M:M</span> <span class="ph FontProperty P10">- There is a 1-to-1 mapping between parallel-connected transistors in the source and layout</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2597 "><p class="p"><span class="ph FontProperty P9">W</span> <span class="ph FontProperty LiteralSubScript">x1</span> <span class="ph FontProperty P9"> = W</span> <span class="ph FontProperty LiteralSubScript">1</span> </p>
<p class="p"><span class="ph FontProperty P9">W</span><span class="ph FontProperty LiteralSubScript">x2</span> <span class="ph FontProperty P9">= W</span><span class="ph FontProperty LiteralSubScript">2</span></p>
<p class="p"><span class="ph FontProperty P9">... </span> </p>
<p class="p"><span class="ph FontProperty P9">W</span> <span class="ph FontProperty LiteralSubScript">xM</span> <span class="ph FontProperty P9"> = W</span> <span class="ph FontProperty LiteralSubScript">M</span> </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2602 "><p class="p"><span class="ph FontProperty P9">L</span><span class="ph FontProperty LiteralSubScript">x1</span> <span class="ph FontProperty P9">= L</span><span class="ph FontProperty LiteralSubScript">1</span></p>
<p class="p"><span class="ph FontProperty P9">L</span><span class="ph FontProperty LiteralSubScript">x2</span> <span class="ph FontProperty P9">= L</span><span class="ph FontProperty LiteralSubScript">1</span></p>
<p class="p"><span class="ph FontProperty P9">... </span> </p>
<p class="p"><span class="ph FontProperty P9">L</span><span class="ph FontProperty LiteralSubScript">xM</span> <span class="ph FontProperty P9">= L</span><span class="ph FontProperty LiteralSubScript">M</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2607 "><p class="p"><span class="ph FontProperty P9">AD</span><span class="ph FontProperty LiteralSubScript">x1</span><span class="ph FontProperty P9"> = AD</span><span class="ph FontProperty LiteralSubScript">1</span><span class="ph FontProperty P9">, AD</span><span class="ph FontProperty LiteralSubScript">x2</span><span class="ph FontProperty P9"> = AD</span><span class="ph FontProperty LiteralSubScript">2</span><span class="ph FontProperty P9"> … AD</span><span class="ph FontProperty LiteralSubScript">xM</span><span class="ph FontProperty P9"> = AD</span><span class="ph FontProperty LiteralSubScript">M</span> </p>
<p class="p"><span class="ph FontProperty P9">PD</span><span class="ph FontProperty LiteralSubScript">x1</span><span class="ph FontProperty P9"> = PD</span><span class="ph FontProperty LiteralSubScript">1</span><span class="ph FontProperty P9">, PD</span><span class="ph FontProperty LiteralSubScript">x2</span><span class="ph FontProperty P9"> = PD</span><span class="ph FontProperty LiteralSubScript">2</span><span class="ph FontProperty P9"> … PD</span><span class="ph FontProperty LiteralSubScript">xM</span><span class="ph FontProperty P9"> = PD</span><span class="ph FontProperty LiteralSubScript">M</span> </p>
<p class="p"><span class="ph FontProperty P9">Calculations for AS and PS are the same.</span> </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2594 "><p class="p"><span class="keyword ParameterName Required">M:N</span> <span class="ph FontProperty P10">-M transistors in the source map to N transistors in the layout</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2597 "><p class="p"><span class="ph FontProperty P9">W</span><span class="ph FontProperty LiteralSubScript">x[1..M]</span> <span class="ph FontProperty P9">=</span></p>
<p class="p"><span class="ph FontProperty P9">Sum(W</span><span class="ph FontProperty LiteralSubScript">1</span><span class="ph FontProperty P9">, W</span><span class="ph FontProperty LiteralSubScript">2</span> <span class="ph FontProperty P9">…W</span><span class="ph FontProperty LiteralSubScript">N</span><span class="ph FontProperty P9">)/M</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2602 "><p class="p"><span class="ph FontProperty P9">L</span><span class="ph FontProperty LiteralSubScript">x[1..M]</span> <span class="ph FontProperty P9">= </span></p>
<p class="p"><span class="ph FontProperty P9">Min(L</span><span class="ph FontProperty LiteralSubScript">1</span><span class="ph FontProperty P9">, L</span><span class="ph FontProperty LiteralSubScript">2</span> <span class="ph FontProperty P9">... L</span><span class="ph FontProperty LiteralSubScript">N</span><span class="ph FontProperty P9">)</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e2607 "><p class="p"><span class="ph FontProperty P9">AD</span> <span class="ph FontProperty LiteralSubScript">[1..M]</span> <span class="ph FontProperty P9"> = Sum(AD</span> <span class="ph FontProperty LiteralSubScript">1</span> <span class="ph FontProperty P9">, AD</span> <span class="ph FontProperty LiteralSubScript">2</span> <span class="ph FontProperty P9"> … AD</span> <span class="ph FontProperty LiteralSubScript">N</span> <span class="ph FontProperty P9">) / M</span> </p>
<p class="p"><span class="ph FontProperty P9">PD</span> <span class="ph FontProperty LiteralSubScript">[1..M]</span> <span class="ph FontProperty LiteralSubScript"> = Sum(PD</span> <span class="ph FontProperty LiteralSubScript">1</span> <span class="ph FontProperty P9">, PD</span> <span class="ph FontProperty LiteralSubScript">2</span> <span class="ph FontProperty P9"> … PD</span> <span class="ph FontProperty LiteralSubScript">N</span> <span class="ph FontProperty P9">) / M</span> </p>
<p class="p"><span class="ph FontProperty P9">Calculations for AS and PS are the same.</span> </p>
</td>
</tr>
</tbody>
</table>
</div>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id24873901-e7bc-4235-92b6-dcc13d45133a" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 4. </span>PEX Netlist: Parameter Calculations for
Series Transistors</span></caption><colgroup><col style="width:1.285in" /><col style="width:1.826in" /><col style="width:1.476in" /><col style="width:2.237in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e3058"><p class="p">Source/Layout Mapping</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e3061"><p class="p">Width</p>
<p class="p">Calculation</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e3066"><p class="p">Length</p>
<p class="p">Calculation</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d138383e3071"><p class="p">Area/Periphery</p>
<p class="p">Calculation</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3058 "><p class="p"><span class="ph FontProperty P10">1:N</span> <span class="ph FontProperty P10">- 1 transistor in the source maps to N series-connected transistors in the layout</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3061 "><p class="p"><span class="ph FontProperty P9">W</span><span class="ph FontProperty LiteralSubScript">x</span> <span class="ph FontProperty P9">=Sum(W</span><span class="ph FontProperty LiteralSubScript">1</span><span class="ph FontProperty P9">, W</span><span class="ph FontProperty LiteralSubScript">2</span><span class="ph FontProperty P9"> … W</span><span class="ph FontProperty LiteralSubScript">N</span><span class="ph FontProperty P9">) / N</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3066 "><p class="p"><span class="ph FontProperty P9">L</span><span class="ph FontProperty LiteralSubScript">x</span> <span class="ph FontProperty P9">= Sum(L</span><span class="ph FontProperty LiteralSubScript">1</span><span class="ph FontProperty P9">, L</span><span class="ph FontProperty LiteralSubScript">2</span> <span class="ph FontProperty P9">… L</span><span class="ph FontProperty LiteralSubScript">N</span><span class="ph FontProperty P9">)</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3071 "><p class="p"><span class="ph FontProperty P9">AD</span><span class="ph FontProperty LiteralSubScript">x</span><span class="ph FontProperty P9"> = Sum(AD</span><span class="ph FontProperty LiteralSubScript">1</span><span class="ph FontProperty P9">, AD</span><span class="ph FontProperty LiteralSubScript">2</span> <span class="ph FontProperty P9">…AD</span><span class="ph FontProperty LiteralSubScript">N</span><span class="ph FontProperty P9">)</span></p>
<p class="p"><span class="ph FontProperty P9">PD</span><span class="ph FontProperty LiteralSubScript">x</span><span class="ph FontProperty P9"> = Sum(PD</span><span class="ph FontProperty LiteralSubScript">1</span><span class="ph FontProperty P9">, PD</span><span class="ph FontProperty LiteralSubScript">2</span> <span class="ph FontProperty P9">… PD</span><span class="ph FontProperty LiteralSubScript">N</span><span class="ph FontProperty P9">)</span></p>
<p class="p"><span class="ph FontProperty P9">Calculations for AS and PS are the same.</span> </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3058 "><p class="p"><span class="ph FontProperty P10">M:1</span> <span class="ph FontProperty P10">- M series-connected transistors in the source map to 1 transistor in the layout</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3061 "><p class="p"><span class="ph FontProperty P9">W</span><span class="ph FontProperty LiteralSubScript">x[1..M]</span> <span class="ph FontProperty P9">= W</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3066 "><p class="p"><span class="ph FontProperty P9">L</span><span class="ph FontProperty LiteralSubScript">x[1..M]</span> <span class="ph FontProperty P9">= L / M</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3071 "><p class="p"><span class="ph FontProperty P9">AD</span><span class="ph FontProperty LiteralSubScript">x[1..M]</span> <span class="ph FontProperty P9">= AD / M</span></p>
<p class="p"><span class="ph FontProperty P9">PD</span><span class="ph FontProperty LiteralSubScript">x[1..M]</span> <span class="ph FontProperty P9">= PD / M</span></p>
<p class="p"><span class="ph FontProperty P9">Calculations for AS and PS are the same.</span> </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3058 "><p class="p"><span class="keyword ParameterName Required">M:M</span> <span class="ph FontProperty P10">- There is a 1‑to-1 mapping between series-connected transistors in the source and layout</span></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3061 "><p class="p"><span class="ph FontProperty P9">W</span><span class="ph FontProperty LiteralSubScript">x1</span> <span class="ph FontProperty P9">= W</span><span class="ph FontProperty LiteralSubScript">1</span></p>
<p class="p"><span class="ph FontProperty P9">W</span><span class="ph FontProperty LiteralSubScript">x2</span> <span class="ph FontProperty P9">= W</span><span class="ph FontProperty LiteralSubScript">2</span></p>
<p class="p"><span class="ph FontProperty P9">…</span> </p>
<p class="p"><span class="ph FontProperty P9">W</span><span class="ph FontProperty LiteralSubScript">xM</span><span class="ph FontProperty P9"> = W</span><span class="ph FontProperty LiteralSubScript">M</span> </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3066 "><p class="p"><span class="ph FontProperty P9">L</span> <span class="ph FontProperty LiteralSubScript">x1</span> <span class="ph FontProperty P9"> = L</span> <span class="ph FontProperty LiteralSubScript">1</span> </p>
<p class="p"><span class="ph FontProperty P9">L</span><span class="ph FontProperty LiteralSubScript">x2</span> <span class="ph FontProperty P9">= L</span><span class="ph FontProperty LiteralSubScript">2</span></p>
<p class="p"><span class="ph FontProperty P9">… </span> </p>
<p class="p"><span class="ph FontProperty P9">L</span><span class="ph FontProperty LiteralSubScript">xM</span> <span class="ph FontProperty P9">= W</span><span class="ph FontProperty LiteralSubScript">M</span> </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d138383e3071 "><p class="p"><span class="ph FontProperty P9">AD</span><span class="ph FontProperty LiteralSubScript">x1</span><span class="ph FontProperty P9"> = AD</span><span class="ph FontProperty LiteralSubScript">1</span><span class="ph FontProperty P9"> … AD</span><span class="ph FontProperty LiteralSubScript">xM</span><span class="ph FontProperty P9"> = AD</span><span class="ph FontProperty LiteralSubScript">M</span> </p>
<p class="p"><span class="ph FontProperty P9">PD</span><span class="ph FontProperty LiteralSubScript">x1</span><span class="ph FontProperty P9"> = PD</span><span class="ph FontProperty LiteralSubScript">1</span><span class="ph FontProperty P9"> … PD</span><span class="ph FontProperty LiteralSubScript">xM</span><span class="ph FontProperty P9"> = PD</span><span class="ph FontProperty LiteralSubScript">M</span> </p>
<p class="p"><span class="ph FontProperty P9">Calculations for AS and PS are the same.</span> </p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id1f3c6252-467b-4162-9ff9-befe0c5806e5"><h2 class="title Subheading sectiontitle">Example 1</h2><p class="p">The following example outputs a
netlist named <span class="ph filepath">netlist.spc</span> in HSPICE format.
It sets the scale to 1e-6 meters so parameters are entered in microns
and areas are entered in square microns; obtains net and instance
names from the layout; sets VSS as ground; and reports device locations
as comments: </p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.spc" HSPICE 1e-06 LAYOUTNAMES GROUND VSS LOCATION</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id1524c8d2-79dd-4a98-8a32-02161d53173f"><h2 class="title Subheading sectiontitle">Example 2</h2><p class="p">The following example outputs a
netlist named <span class="ph filepath">netlist1.spc</span> in HSPICE format.
Net and instance names are obtained from the source and changes
a net named /x14/x13/x12 to x14_x13_x12: </p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist1.spc" HSPICE SOURCENAMES SEPARATOR "_"</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id50b82361-2d7e-4e94-b946-00c9df598632"><h2 class="title Subheading sectiontitle">Example 3</h2><p class="p">The following example outputs a
netlist named <span class="ph filepath">netlist2.spc</span> in HSPICE format.
Net and instance names are obtained from the layout and net names
are shortened. For example a net named /inst1/inst2/inst3/inst4/inst45
is changed to 45. The modified netlist can be simulated by HSPICE.</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist2.spc" HSPICE LAYOUTNAMES SHORTPINNAMES</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idca1139f8-1e1c-460b-894a-13a1250375f6"><h2 class="title Subheading sectiontitle">Example 4</h2><p class="p">The following example outputs the
temperature coefficients when no reduction is performed.</p>
<pre class="pre codeblock"><code>RESISTANCE SHEET metal1 [1.29 0 0.00512 0.00013]
PEX NETLIST "netlist.spc" HSPICE SOURCENAMES TCOEFF</code></pre><p class="p">With the lines above, if parasitic
resistor r26 is from metal1, then the output netlist in HSPICE format
will look like:</p>
<pre class="pre codeblock"><code>r26 228 230 0.115235 tc1=0.00512 tc2=0.00013</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idf6c8c53c-7b84-4360-bf7b-9c376035ccba"><h2 class="title Subheading sectiontitle">Example 5</h2><p class="p">The following example outputs a
single netlist file named <span class="ph filepath">netlist.hspc </span>in HSPICE
format. It combines the transistor-level HSPICE file with the .pex
and .pxi files into one output netlist file: </p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.hspc" HSPICE 1 SOURCEBASED SINGLEFILE</code></pre><p class="p">This single netlist file will include
the contents of the transistor-level HSPICE netlist, the parasitic
net models for each extracted net (subcircuit definitions) including
parasitic capacitors and resistors, and the instances of the parasitic
models. The .include lines that normally appear in the HSPICE netlist
will be commented out when using the SINGLEFILE option.</p>
</div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id53f4a3f8-d8be-4bab-9140-37e49cc011a7"><h2 class="title Subheading sectiontitle">Example 6</h2><p class="p">The following example outputs the
area, length, and width values for extracted resistors in a DSPF
netlist based on the source netlist. Intrinsic capacitors with the
VSS net designated as the grounding net are also extracted.</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.dspf" DSPF SOURCENAMES RLENGTH RWIDTH RAREA RLAYER GROUND VSS</code></pre><p class="p">The resulting output is:</p>
<pre class="pre codeblock"><code>cGND/11 GND:14 VSS 18.2156f
cGND/12 GND:8 VSS 6.68235f
cGND/13 GND:6 VSS 28.8203f
cGND/14 GND:2 VSS 30.0372f
rGND/15 MZNTG:b GND:16 16.1807 $w=1.5e-07  $l=2.38296e-07 $layer=tpdiff 
rGND/16 GND:14 GND:16 26 $a=8.1e-15 $layer=odCont 
rGND/17 GND:14 GND:18 0.103422 $w=1.66e-07  $l=0.12e-07 $layer=metal1 </code></pre><p class="p">To render the resistor property
values for width, length, and area in units of microns, include
the RSCALE option with a value of 1e-06.</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.dspf" DSPF SOURCENAMES RSCALE 1e-06 RLENGTH RWIDTH RAREA RLAYER GROUND VSS</code></pre><p class="p">The resulting output is:</p>
<pre class="pre codeblock"><code>cGND/11 GND:14 VSS 18.2156f
cGND/12 GND:8 VSS 6.68235f
cGND/13 GND:6 VSS 28.8203f
cGND/14 GND:2 VSS 30.0372f
rGND/15 MZNTG:b GND:16 16.1807 $w=0.15 $l=0.238296 $layer=tpdiff 
rGND/16 GND:14 GND:16 26 $a=0.0081 $layer=odCont 
rGND/17 GND:14 GND:18 0.103422 $w=0.166 $l=0.012 $layer=metal1 </code></pre><p class="p">To create a DSPF netlist suitable
for use with Cadence Virtuoso UltraSim simulator include the ULTRASIM
option:</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.dspf" DSPF ULTRASIM SOURCENAMES RSCALE 1e-06 RLENGTH RWIDTH RAREA RLAYER GROUND VSS</code></pre><p class="p">The resulting output is:</p>
<pre class="pre codeblock"><code>cGND/11 GND:14 VSS 18.2156f
cGND/12 GND:8 VSS 6.68235f
cGND/13 GND:6 VSS 28.8203f
cGND/14 GND:2 VSS 30.0372f
rGND/15 MZNTG:b GND:16 16.1807 $w=0.15 $l=0.238296 $tpdiff 
rGND/16 GND:14 GND:16 26 $a=0.0081 $odCont 
rGND/17 GND:14 GND:18 0.103422 $w=0.166 $l=0.012 $metal1 </code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id79c61db3-28fe-448d-89f2-c85757443574"><h2 class="title Subheading sectiontitle">Example 7</h2><p class="p">This example shows how a one-to-many
mapping of transistors between the schematic and layout is handled. <a class="xref fm:Figure" href="#id05acb92b-8cb9-4d85-a730-4a02d196ec28__id5ea10361-7038-44db-869e-664c4f3bfa69">Figure 2</a> shows two PMOS transistors
with parallel gate and source connections. In the layout, MP1 is
rendered in two equally sized transistors, 7.5/1. MP2 is rendered
in four equally sized transistors with the same size. The drain/source
widths for both transistors are assumed to be 1. The SVRF statement
is:</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist_ba.spc" HSPICE SCHEMATICONLY</code></pre><div class="fig fignone" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id5ea10361-7038-44db-869e-664c4f3bfa69"><span class="figcap"><span class="fig--title-label">Figure 2. </span>Example of 1:N Transistor Mapping</span><br /><div class="imagecenter"><img class="image imagecenter" height="299" src="../graphics/PexNetlistSchemonly_Fig2.gif" width="417" /></div><br /></div>
<p class="p">The resulting backannotated HSPICE
netlist for these two transistors is:</p>
<pre class="pre codeblock"><code>XMMP1 D1 INPUT VDD VDD L=1 W=15 AD=15 AS=15 PD=34 PS=34
XMMP2 D2 INPUT VDD VDD L=1 W=30 AD=30 AS=30 PD=68 PS=68</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id1c5c9024-4e2b-4596-928a-b9568019e619"><h2 class="title Subheading sectiontitle">Example 8</h2><p class="p">The following example outputs a
netlist based on the schematic with resistors backannotated with
width and length from the layout:</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.spc" HSPICE SCHEMATICONLY "myDevices"</code></pre><p class="p">The file myDevices contains the
following definition:</p>
<pre class="pre codeblock"><code>// RP1: Poly1 Resistor model parameters
ELEMENT R MODEL R1
[
	L = max			//use maximum L value
	W = max			//use maximum W value
]</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id5dd15f53-abcc-4269-be6a-94ffc59f1d46"><h2 class="title Subheading sectiontitle">Example 9</h2><p class="p">The following example outputs the
via count for each parasitic resistor as a comment in the extracted
netlist:</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.spc" HSPICE SOURCENAMES RWIDTH RLAYER RVIACOUNT </code></pre><p class="p">The following is a sample from the
resulting output netlist in HSPICE format:</p>
<pre class="pre codeblock"><code>r26 12 13 18.76 $w=9e-08 $layer=polyCont $count=2</code></pre><p class="p">Where $count represents the number
of vias for parasitic resistor r26.</p>
</div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id8b9214bd-d6b0-4cbf-855e-142b330fbfc8"><h2 class="title Subheading sectiontitle">Example 10</h2><p class="p">The following example outputs the
subtype name for the device subtype in the extracted CalibreView
netlist:</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.cv" CALIBREVIEW SOURCENAMES ICELLMAP RWIDTH RLAYER</code></pre><p class="p">The following is a sample from the
resulting output netlist in CALIBREVIEW format:</p>
<pre class="pre codeblock"><code>mr_pi "PMOS" "MM1" '( "MM1_d" "MM1_g" "vdd!" "vdd!")' (("l" 4e‑06)("w" 1.2e-05)("m" 1)("lpe" 0)("lvs_model" "PMOS1")) '(38.85 23.48)</code></pre><p class="p">Where (“lvs_model” “PMOS1”) represents
the property containing the subtype name.</p>
</div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idea1ae40c-29eb-4d1b-84b7-f8931ba5208c"><h2 class="title Subheading sectiontitle">Example 11</h2><p class="p">The following example outputs internal
node coordinates denoted by “*N” in the *CONN section for each applicable
net in the extracted SPEF netlist:</p>
<pre class="pre codeblock"><code>PEX NETLIST "nodeloc.spef" SPEF SOURCENAMES NODELOCATION NOINSTANCEX </code></pre><p class="p">The following is a sample from the
resulting output netlist in SPEF format:</p>
<pre class="pre codeblock"><code>*CONN
*P *100 I *C 0.0698889 2221.84
*I *1140856:IN I *C 150.000 2289.83
*N *100:2 *C 153.100 2289.85</code></pre><p class="p">Where Calibre xACT has created an
internal node called *100:2 at a location (153.100 2289.85) on the
net *100.</p>
</div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id185d4b9f-d08c-4229-aa43-32ff7e38deb3"><h2 class="title Subheading sectiontitle">Example 12</h2><p class="p">Given three occurrences of the text
“VDD” on one VDD net in a layout. To generate multiple ports on
the VDD net in the DSPF netlist, specify the PEX Netlist statement
with the MULTITXTPORT keyword; for example:</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.dspf" DSPF SOURCENAMES RLENGTH RWIDTH RAREA RLAYER GROUND VSS MULTITXTPORT</code></pre><p class="p">The resulting output netlist contains
the original subckt port that contains VDD and three port definitions
on the net, for example:</p>
<pre class="pre codeblock"><code>...
.subckt top IN1 ...VDD
...
*|NET VDD 5.0532e-14
...
*|P (VDD X 0.0 -76.7 30.1)
*|P (VDD_1 X 0.0 49 28.5)
*|P (VDD_2 X 0.0 190 28.5)
...</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id86948ed7-319f-4d32-bc93-bf8aa86925c0"><h2 class="title Subheading sectiontitle">Example 13</h2><p class="p">Given the following sample output
from a DSPF netlist:</p>
<pre class="pre codeblock"><code>...
xi7/xi2/xi38/xr0 xi7/xi2/xi38/xr0:plus xi7/xi2/xi38/xr0:minus vss0 dev_m
...
</code></pre><p class="p">To filter all Xs from instance names,
specify the PEX Netlist statement with the NOINSTANCEX keyword;
for example:</p>
<pre class="pre codeblock"><code>PEX NETLIST "my.dspf" DSPF LAYOUTNAMES RAREA RLAYER NOINSTANCEX</code></pre><p class="p">The resulting sample output is:</p>
<pre class="pre codeblock"><code>...
i7/i2/i38/r0 i7/i2/i38/r0:plus i7/i2/i38/r0:minus vss0 dev_m
...</code></pre><p class="p">To retain the leading X on flattened instance names, specify
the PEX Netlist statement with the NOINSTANCEX LEADINGX keyword
set; for example:</p>
<pre class="pre codeblock"><code>PEX NETLIST "my.dspf" DSPF LAYOUTNAMES RAREA RLAYER NOINSTANCEX LEADINGX</code></pre><p class="p">The resulting sample output is:</p>
<pre class="pre codeblock"><code>...
xi7/i2/i38/r0 xi7/i2/i38/r0:plus xi7/i2/i38/r0:minus vss0 dev_m
...</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id591d0b05-76aa-4b75-867d-02f121e11aa1"><h2 class="title Subheading sectiontitle">Example
14</h2><p class="p">Consider the following sample output
from a DSPF netlist where MDEVA is a device name and d,g,s,b are
the device pin names:</p>
<pre class="pre codeblock"><code>...
MDEVA MDEVA:d MDEVA:g MDEVA:s MDEVA:b MOS P L=2.4e-07 W=3.1e-08
...
</code></pre><p class="p">To netlist the device pin’s connectivity
as device_port_name:net_name instead of device_name:device_pin_name,
specify the PEX Netlist DSPF statement with the NETNAME keyword;
for example:</p>
<pre class="pre codeblock"><code>PEX NETLIST "my.dspf" DSPF NETNAME</code></pre><p class="p">changes the sample output to:</p>
<pre class="pre codeblock"><code>...
MDEVA Y:A14 OUT:A2 VSS:GND VSS:GND MOS P L=2.4e-07 W=3.1e-08
...</code></pre><p class="p">where Y, OUT, and VSS are device port names and A14, A2, and
GND are the net names. </p>
</div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id7dca292e-34dc-4722-a624-28b7dc347561"><h2 class="title Subheading sectiontitle">Example 15</h2><p class="p">Given the following statement that
outputs the layer names and location values for extracted resistors
in a DSPF netlist based on the source netlist.</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.dspf" DSPF SOURCENAMES RLAYER RLOCATION GROUND VSS</code></pre><p class="p">The resulting output is:</p>
<pre class="pre codeblock"><code>...
Cc_30 VP:5 net054:11 0.0279587f
Cc_31 VP:3 net054:11 0.02819f
Cc_32 VP:3 net054:51 0.143776f
Cc_33 MM6:g net054:51 0.312989f
...
R13 VP:8 VP:23 0.0739039 $layer=MT1 $X=22.01 $Y=40.25 $X2=22.22 $Y2=40.25
R14 VP:4 VP:23 1.93 $layer=PO1 $X=23.66 $Y=39.285 $X2=23.66 $Y2=40.25
R15 VP:4 VP:22 1.61 $layer=PO1 $X=23.66 $Y=39.285 $X2=23.66 $Y2=38.48
R16 VP:3 VP:21 0.3 $layer=PO1 $X=23.66 $Y=23.33 $X2=23.66 $Y2=23.48
R17 MM6:g VP:21 15 $layer=PGAT $X=23.66 $Y=30.98 $X2=23.66 $Y2=23.48</code></pre><p class="p">To report parasitic resistor layers
as comments for the EM/IR analysis flow, include the LAYERMAP option.</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.dspf" DSPF SOURCENAMES RLAYER RLOCATION LAYERMAP GROUND VSS</code></pre><p class="p">The LAYERMAP keyword adds a *LAYER_MAP
section to the netlist and writes the properties with labels that
are suitable for use with your EM/IR simulator. For this example
the resulting output is:</p>
<pre class="pre codeblock"><code>*LAYER_MAP
*0 PGAT
*1 NGAT
*2 PSD
*3 NSD
*4 PO1
*5 MT2
*6 MT1
*7 V12
*8 CO1
...
Cc_30 VP:5 net054:11 0.0279587f
Cc_31 VP:3 net054:11 0.02819f
Cc_32 VP:3 net054:51 0.143776f
Cc_33 MM6:g net054:51 0.312989f
...
R13 VP:8 VP:23 0.073909 $lvl=6 $llx=22.01 $lly=39.99 $urx=22.22 $ury=40.51
R14 VP:4 VP:23 1.93 $lvl=4 $llx=21.66 $lly=39.285 $urx=25.66 $ury=40.25
R15 VP:4 VP:22 1.61 $lvl=4 $llx=21.66 $lly=38.48 $urx=25.66 $ury=39.285
R16 VP:3 VP:21 0.3 $lvl=4 $llx=21.66 $lly=23.33 $urx=25.66 $ury=23.48
R17 MM6:g VP:21 15 $lvl=0 $llx=21.66 $lly=23.48 $urx=25.66 $ury=30.98
...</code></pre><p class="p">In the resistance lines, the $layer =<span class="ph filepath">layername</span> property
has been replaced with $lvl=<span class="ph filepath">number</span>, following
the mapping defined under the LAYER_MAP comment at the beginning
of the netlist. The $x, $y, $x2, and $y2 locations for each resistor
have also been replaced with bounding box coordinates $llx (lower-left
x), $lly (lower-left y), $urx (upper-right x), and $ury (upper-right
y).</p>
</div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idfc3033a3-93e5-4984-9d38-414c70ce4968"><h2 class="title Subheading sectiontitle">Example
16</h2><p class="p">This example demonstrates the effect of the LAYERMAP keyword
on a DSPF netlist that contains instances (*|I), ports (*|P), and
subnodes (*|S). </p>
<p class="p">Consider the following example PEX Netlist statement specified
without the LAYERMAP keyword:</p>
<pre class="pre codeblock"><code>PEX NETLIST "dspf.no.layer.map" DSPF 1 LAYOUTNAMES GROUND "VSS" RAREA RLOCATION RWIDTH RLENGTH RLAYER RVIACOUNT NETNAME CLOCATION LOCATION</code></pre><p class="p">This statement generates the following sample output taken from
the extracted DSPF netlist:</p>
<pre class="pre codeblock"><code>*|I (VX:K154 X22/R0 neg B 0.0 89.65 3.75)
...
*|P (VX X 0.0 132.11 21.12)
...
*|S (VX:111 128.98 21.12)</code></pre><p class="p">Specifying the LAYERMAP keyword:</p>
<pre class="pre codeblock"><code>PEX NETLIST "dspf.layer.map" DSPF 1 LAYOUTNAMES GROUND "VSS" LAYERMAP RAREA RLOCATION RWIDTH RLENGTH RLAYER RVIACOUNT NETNAME CLOCATION LOCATION</code></pre><p class="p">appends the lower left and upper right coordinates, and the layer
number, to the *|I, *|P, and *|S lines as comments:</p>
<pre class="pre codeblock"><code>*|I (VX:K154 X22/R0 neg B 0.0 44.22 1.75) // $llx=44.22 $lly=1.75 $urx=44.22 $ury=1.75 $lvl=2
...
*|P (VX X 0.0 132.11 21.12) // $llx=132.11 $lly=21.12 $urx=132.11 $ury=21.12 $lvl=2
...
*|S (VX:111 128.98 21.12) // $llx=128.98 $lly=21.12 $urx=128.98 $ury=21.12 $lvl=2</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idb642de64-f166-41ad-bb1a-686c8237dce6"><h2 class="title Subheading sectiontitle">Example
17</h2><p class="p">To include the sheet resistance based on drawn width in the extracted
netlist, specify the RSHEET keyword:</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.dspf" DSPF SOURCENAMES RLAYER RLOCATION  RSHEET GROUND VSS</code></pre><p class="p">The RSHEET keyword adds the $RSH property to the extracted resistance
information; for example:</p>
<pre class="pre codeblock"><code>...
r177 71 72 4.14979 $RSH=2.07489
...</code></pre><p class="p">To include the sheet resistance based on the silicon (actual)
width in the extracted netlist, specify the RSHEETSI keyword:</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.dspf" DSPF SOURCENAMES RLAYER RLOCATION  RSHEETSI GROUND VSS</code></pre><p class="p">The RSHEETSI keyword adds the $RSH_si and $w_si properties to
the extracted resistance information; for example:</p>
<pre class="pre codeblock"><code>...
r177 71 72 4.14979 $w_si=1.44e-07 $RSH_si=2.07489
...</code></pre><p class="p">If both RSHEET and RSHEETSI keywords are specified, then all
three properties are added to the extracted resistance information;
for example:</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.dspf" DSPF SOURCENAMES RLAYER RLOCATION  RSHEET RSHEETSI GROUND VSS</code></pre><pre class="pre codeblock"><code>...
r177 71 72 4.14979 $RSH=2.07489 $w_si=1.44e-07 $RSH_si=2.07489
...</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id87fe91c1-9454-463a-9fd5-ec6f31c08850"><h2 class="title Subheading sectiontitle">Example
18</h2><p class="p">In the SOURCENAMES flow you can copy properties from the source
netlist for custom devices to the extracted netlist. Given the following
sample from the source netlist, <span class="ph filepath">src.netlist</span>:</p>
<pre class="pre codeblock"><code>.SUBCKT opamp
XX41/X0/X0 6 vss! VO vss! N
XX41/X1/X0 6 VO vss! vss! N CUSTOM_PROP=9
XX42/X0/X0 6 vss! VO vss! N CUSTOM_PROP=8
XX42/X1/X0 6 VO vss! vss! N CUSTOM_PROP=7
XX43/X0/X0 6 vss! VO vss! N CUSTOM_PROP=6
XX43/X1/X0 6 VO vss! vss! N CUSTOM_PROP=5
XX44/X0/X0 6 vss! VO vss! N CUSTOM_PROP=4
XX44/X1/X0 6 VO vss! vss! N CUSTOM_PROP=3
XX45/X0/X0 6 vss! VO vss! N CUSTOM_PROP=2
XX45/X1/X0 6 VO vss! vss! N CUSTOM_PROP=1
XX46/X0/X0 5 vdd! 10 vdd! P l=4e-06 w=1.5e-05 CUSTOM_PROP=11
.ENDS</code></pre><p class="p">Note the first device does not have a CUSTOM_PROP and the last
device is of model type P. Also, given a device parameter file, <span class="ph filepath">device_parms.txt</span>,
which contains the following device parameter definition:</p>
<pre class="pre codeblock"><code>ELEMENT X MODEL N
[
	CUSTOM_PROP = source
]</code></pre><p class="p">Specify the following statement to copy the model N CUSTOM_PROP
properties from the source netlist to the extracted netlist:</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.hspice" HSPICE SOURCENAMES "device_params.txt" ... </code></pre><p class="p">The resulting output is:</p>
<pre class="pre codeblock"><code>...
XX45/X1/X0 XX45/X1/X0:g XX45/X1/X0:s XX45/X1/X0:d XX45/X1/X0:b N w=1.5e-05
+ l=3e-06 CUSTOM_PROP=1 $X=95.18 $Y=3.75
XX45/X0/X0 XX45/X0/X0:g XX45/X0/X0:s XX45/X0/X0:d XX45/X0/X0:b N w=1.5e-05
+ l=3e-06 CUSTOM_PROP=2 $X=98.98 $Y=3.75
XX44/X1/X0 XX44/X1/X0:g XX44/X1/X0:s XX44/X1/X0:d XX44/X1/X0:b N w=1.5e-05
+ l=3e-06 CUSTOM_PROP=3 $X=102.78 $Y=3.75
XX44/X0/X0 XX44/X0/X0:g XX44/X0/X0:s XX44/X0/X0:d XX44/X0/X0:b N w=1.5e-05
+ l=3e-06 CUSTOM_PROP=4 $X=106.58 $Y=3.75
XX43/X1/X0 XX43/X1/X0:g XX43/X1/X0:s XX43/X1/X0:d XX43/X1/X0:b N w=1.5e-05
+ l=3e-06 CUSTOM_PROP=5 $X=110.38 $Y=3.75
XX43/X0/X0 XX43/X0/X0:g XX43/X0/X0:s XX43/X0/X0:d XX43/X0/X0:b N w=1.5e-05
+ l=3e-06 CUSTOM_PROP=6 $X=114.18 $Y=3.75
XX42/X1/X0 XX42/X1/X0:g XX42/X1/X0:s XX42/X1/X0:d XX42/X1/X0:b N w=1.5e-05
+ l=3e-06 CUSTOM_PROP=7 $X=117.98 $Y=3.75
XX42/X0/X0 XX42/X0/X0:g XX42/X0/X0:s XX42/X0/X0:d XX42/X0/X0:b N w=1.5e-05
+ l=3e-06 CUSTOM_PROP=8 $X=121.78 $Y=3.75
XX41/X1/X0 XX41/X1/X0:g XX41/X1/X0:s XX41/X1/X0:d XX41/X1/X0:b N w=1.5e-05
+ l=3e-06 CUSTOM_PROP=9 $X=125.58 $Y=3.75
<span class="ph FontProperty HeadingLabel">XX41/X0/X0 XX41/X0/X0:g XX41/X0/X0:s XX41/X0/X0:d XX41/X0/X0:b N w=1.5e-05
+ l=3e-06 $X=129.38 $Y=3.75
XX46/X0/X0 XX46/X0/X0:g XX46/X0/X0:s XX46/X0/X0:d XX46/X0/X0:b P w=1.5e-05
+ l=4e-06 $X=31.26 $Y=23.48</span>
...</code></pre><p class="p">Note that P model device and the XX41/X0/X0 device do not have
CUSTOM_PROP set. </p>
</div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id45848090-8095-4523-b1ec-5f7e964b9aed"><h2 class="title Subheading sectiontitle">Example
19</h2><p class="p">Given the following sample from an R-coupled-C (-rcc) extracted
DSPF netlist:</p>
<pre class="pre codeblock"><code>...
Cg_3 13:3 VSS 0.00736171f
Cc_4 X16:g VSS:6 0.000312035f
...</code></pre><p class="p">To include layer information as comments for grounded and coupled
capacitors in the extracted netlist, specify the CLAYER keyword
for PEX Netlist, and turn TICER reduction off with PEX Reduce Analog
NO:</p>
<pre class="pre codeblock"><code>PEX REDUCE ANALOG NO
PEX NETLIST "netlist.dspf" DSPF SOURCENAMES CLAYER     </code></pre><p class="p">The CLAYER keyword adds a comment with one layer parameter for
grounded capacitors and a comment with two layer parameters for
coupled capacitors; for example:</p>
<pre class="pre codeblock"><code>...
Cg_3 13:3 VSS 0.00736171f  // layer1=n_fpoly_lvt
Cc_4 X16:g VSS:6 0.000312035f  // layer1=nlvgate_pode3t layer2=M0_STI
...</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id4a27a5d2-5391-4dd9-888b-ab3fcb96c964"><h2 class="title Subheading sectiontitle">Example
20</h2><p class="p">To add the BUSBIT variable with the string “&lt; &gt;” to the DSPF
netlist header,</p>
<pre class="pre codeblock"><code>*|BUSBIT &lt;&gt;</code></pre><p class="p">included the following statement in your rule file:</p>
<pre class="pre codeblock"><code>PEX NETLIST "xrc.dspf" DSPF LAYOUTNAMES BUSDELIM "&lt;&gt;"</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id5fcc2d97-e10e-4474-b0fb-bf58b5fb4c1c"><h2 class="title Subheading sectiontitle">Example
21</h2><p class="p">To extract a DSPF for the EM/IR
and self-heating post-layout analysis flow with Totem, specify the
TOTEM keyword.</p>
<pre class="pre codeblock"><code>PEX NETLIST "netlist.dspf" DSPF TOTEM SOURCENAMES GROUND VSS</code></pre><p class="p">The TOTEM keyword adds a *LAYER_MAP
section with mapping layer information to the netlist and writes
the properties with labels that are suitable for use with your EM/IR simulator.
For this example the resulting output sample is:</p>
<pre class="pre codeblock"><code>*LAYER_MAP
*0 nxwell ITF=SUBSTRATE
*1 AP   ITF=AP
*2 M0_A ITF=M0
*3 M0_B ITF=M0
*4 M1_A ITF=M1
*5 M1_B ITF=M1
*6 M2_A ITF=M2
*7 M2_B ITF=M2
...
*|NET dinb 2.54019f 
*|P (dinb B 0.0 2.053 -0.083) // $llx=2.033 $lly=-0.083 $urx=2.073 $ury=‑0.083 $lvl=11 
*|I (MM0&lt;1&gt;:g MM0&lt;1&gt; g B 0.0 1.6250 0.4800) // $llx=2.4800 $lly=0.4800 $urx=2.4800 $ury=0.4800 $lvl=84
*|S (din:257 2.8105 0.4280) // $llx=2.8105 $lly=0.4080 $urx=2.8105 $ury=0.4480 $lvl=3 Cc_32 VP:3 net054:51 0.143776f
...
R229 dinb:1 dinb:25 0.508333 $w=8e-09 $l=1.2e-08 $lvl=13 $llx=-0.3175 $lly=0.208 $urx=-0.3095 $ury=0.22 
...
*
* Instance Section
*

XR1 XR1:plus XR1:minus rm0w w=3e-07 l=1e-06 $X=0.8 $Y=0.75 $LLX=0.3 $LLY=0.6
+ $URX=1.3 $URY=0.9
XR5 XR5:plus XR5:minus rm0w w=3e-07 l=1e-06 $X=0.8 $Y=2.977 $LLX=0.3 $LLY=2.827
+ $URX=1.3 $URY=3.127
...</code></pre><p class="p">Bounding box coordinates and layer information
has been appended to the instance (*|I), port (*|P), and subnode
(*|S) lines as comments. Resistance lines include the $lvl and bounding box
coordinates as properties. And bounding box coordinate information
has been appended to the intentional devices found in the instance
section.</p>
</div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__idd36fe317-6372-4428-bc00-1f775deeec6b"><h2 class="title Subheading sectiontitle">Example
22</h2><p class="p">The following PEX Replace statement specifies to replace the
LVS layer <span class="ph filepath">n_odtap</span> with the non‑LVS marker layer <span class="ph filepath">n_odtap_ext</span>:</p>
<pre class="pre codeblock"><code>PEX REPLACE n_odtap n_odtap_ext</code></pre><p class="p">To include this marker layer in the parasitic netlist, specify
the MLAYER keyword:</p>
<pre class="pre codeblock"><code>PEX NETLIST "pex.dspf" DSPF SOURCENAMES MLAYER RLAYER</code></pre><p class="p">The resulting output sample from the extracted DSPF netlist is:</p>
<pre class="pre codeblock"><code>...
R1 neta:1 neta:2 200 $w=2e-08 $l=7e-08 $layer=n_odtap <span class="ph FontProperty HeadingLabel">$mlayer=n_odtap_ext</span>
...</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id9dc15e63-4faa-4336-a27f-119fe5b8b3d2"><h2 class="title Subheading sectiontitle">Example
23</h2><p class="p">This example demonstrates the effect of the PRIMETIME keyword
on a DSPF netlist generated by the RONLY flow.</p>
<p class="p">Consider the following example PEX Netlist statement specified
without the PRIMETIME keyword:</p>
<pre class="pre codeblock"><code>PEX NETLIST "net.dspf" DSPF 1e-6 LAYOUTNAMES GROUND "VSS" LOCATION</code></pre><p class="p">This statement generates the following sample output taken from
the extracted DSPF netlist:</p>
<pre class="pre codeblock"><code>...
*|NET ENL 0.0
*|I (X0/M1:g X0/M1 g I 0.0 50.75 143.5)
*|I (X0/M0:g X0/M0 g I 0.0 53.5 217.75)
*|P (ENL X 0.0 0 230)
rENL/0 X0/M0:g X0/M1:g 20.4891
rENL/1 X0/M0:g ENL 39.6834
rENL/2 ENL X0/M1:g 111.936
...
* Instance Section
*
mX0/M0 X0/M0:d X0/M0:g VCC VCC P L=2 W=67.25 AD=270 PD=121 PS=121
+ $X=42.75 $Y=179.75
mX0/M1 X0/M1:d X0/M1:g VSS VSS N L=2 W=27.25 AD=156.6 AS=156.6 PD=66 PS=66
+ $X=49.75 $Y=143.5
mX1/M0 X1/M0:d X1/M0:g VCC VCC P L=2 W=67.25 AD=270 PD=121 PS=121
+ $X=88.25 $Y=65.25
...
.ENDS
*</code></pre><p class="p">Specifying the PRIMETIME keyword:</p>
<pre class="pre codeblock"><code>PEX NETLIST "net-primetime.dspf" DSPF 1e-6 LAYOUTNAMES GROUND "VSS" LOCATION PRIMETIME</code></pre><p class="p">removes X’s from the device name, shortens instance and pin names,
and removes the contents of the Instance Section:</p>
<pre class="pre codeblock"><code>...
*|NET ENL 0.0
*|I (F14 0/M1 g I 0.0 50.75 143.5)
*|I (F13 0/M0 g I 0.0 53.5 217.75)
*|P (ENL X 0.0 0 230)
R1 F13 F14 20.4891
R2 F13 ENL 39.6834
R3 ENL F14 111.936
...
* Instance Section
*
*
.ENDS
*</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id89e8200e-9c5e-4fad-8ac6-cb95f573a8ab"><h2 class="title Subheading sectiontitle">Example 24</h2><p class="p">Given the following sample output
from a CALIBREVIEW netlist extracted by Calibre xRC:</p>
<pre class="pre codeblock"><code>...
mr_pi "PM" "XI6/XI2/MM6" '("XI6/XI2/MM6_d" "XI6/XI2/MM6_g" "XI6/XI2/MM6_s" "XI6/XI2/MM6_b") '(("l" 1.3e-06)("w" 8e-06)("my_prop" "abc")("lpe" 3))
mr_pp 'r "rXI5/net17_2" '("XI5/XI2/MM3_d" "XI5/net17") 8.18624
mr_ni "XI5/net17" 68.2644 4.22517e-18 4.60813e-19 '("XI5/XI1/MM0_d" "XI5/XI1/MM4_d" "XI5/XI2/MM3_d" "XI5/XI2/MM6_d")
...
</code></pre><p class="p">To filter all Xs from instance names,
specify the PEX Netlist statement with the NOINSTANCEX keyword;
for example:</p>
<pre class="pre codeblock"><code>PEX NETLIST "my.calibreview" CALIBREVIEW LAYOUTNAMES RAREA RLAYER NOINSTANCEX</code></pre><p class="p">The resulting sample output is:</p>
<pre class="pre codeblock"><code>...
mr_pi "PM" "I6/I2/MM6" '("I6/I2/MM6_d" "I6/I2/MM6_g" "I6/I2/MM6_s" "I6/I2/MM6_b") '(("l" 1.3e-06)("w" 8e-06)("my_prop" "abc")("lpe" 3))
mr_pp 'r "rXI5/net17_2" '("I5/I2/MM3_d" "I5/net17") 8.18624
mr_ni "I5/net17" 68.2644 4.22517e-18 4.60813e-19 '("I5/I1/MM0_d" "I5/I1/MM4_d" "I5/I2/MM3_d" "I5/I2/MM6_d")
...</code></pre><p class="p">To retain the leading X on flattened instance names, specify
the PEX Netlist statement with the NOINSTANCEX LEADINGX keyword
set; for example:</p>
<pre class="pre codeblock"><code>PEX NETLIST "my.calibreview" CALIBREVIEW LAYOUTNAMES RAREA RLAYER NOINSTANCEX LEADINGX</code></pre><p class="p">The resulting sample output is:</p>
<pre class="pre codeblock"><code>...
mr_pi "PM" "XI6/I2/MM6" '("XI6/I2/MM6_d" "XI6/I2/MM6_g" "XI6/I2/MM6_s" "XI6/I2/MM6_b") '(("l" 1.3e-06)("w" 8e-06)("my_prop" "abc")("lpe" 3))
mr_pp 'r "rXI5/net17_2" '("XI5/I2/MM3_d" "XI5/net17") 8.18624
mr_ni "XI5/net17" 68.2644 4.22517e-18 4.60813e-19 '("XI5/I1/MM0_d" "XI5/I1/MM4_d" "XI5/I2/MM3_d" "XI5/I2/MM6_d")
...</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id2838a0b5-4a7d-4a01-bae1-ae0de068bb0f"><h2 class="title Subheading sectiontitle">Example
25</h2><p class="p">Given the following sample output
from a CALIBREVIEW netlist extracted by Calibre xRC, where pin “b”
of a MOS device, “M0”, is netlisted with a default delimiter underscore
as “M0_b”:</p>
<pre class="pre codeblock"><code>...
 mx_p "nfet" "M0" '( "N0_d" "N0_g" "N0_s" "M0_b") 
...</code></pre><p class="p">To replace the underscore ( _ )
with a colon ( : ) in the name “M0_b”, specify the PEX Netlist statement
with the PINDELIM keyword set; for example:</p>
<pre class="pre codeblock"><code>PEX NETLIST "my.calibreview" CALIBREVIEW LAYOUTNAMES PINDELIM ":"</code></pre><p class="p">The resulting sample output is:</p>
<pre class="pre codeblock"><code>...
mx_p "nfet" "M0" '( "N0_d" "N0_g" "N0_s" "M0:b") 
...</code></pre></div>
<div class="section Subsection" id="id05acb92b-8cb9-4d85-a730-4a02d196ec28__id49d147d6-233f-4e5c-af7a-27263ee1f8e9"><h2 class="title Subheading sectiontitle">Example
26</h2><p class="p">The following statements are used
to generate the port configuration in the parasitic netlist necessary
for EM/IR analysis:</p>
<pre class="pre codeblock"><code>PEX NETLIST "fourbit_adder.netlist" DSPF SOURCENAMES LOCATION MULTITXTPORT
PEX NETLIST SHORT TOPLEVEL PORTS YES</code></pre><p class="p">where each VSS pad is netlisted
as a port in the DSPF netlist with a unique port name, for example:</p>
<pre class="pre codeblock"><code>...
R1 VSS VSS:1 0.08 
R2 VSS_1 VSS:2 0.08 
R3 VSS_2 VSS:3 0.06 
R4 VSS_3 VSS:2 0.06
...</code></pre><p class="p">and the top-level subckt header
contains just one VSS pin:</p>
<pre class="pre codeblock"><code>...
.subckt topcell A B C D E F VSS VDD 
...</code></pre><p class="p">To make sure that voltage applied
to node VSS is also applied to the virtually connected net segments
during simulation include the following statement in your rule file:</p>
<pre class="pre codeblock"><code>PEX NETLIST "fourbit_adder.netlist" DSPF SOURCENAMES LOCATION MULTITXTPORT VIRTUALCONNECT</code></pre><p class="p">The VIRTUALCONNECT keyword inserts
a 0.001 ohm strap resistor connecting the virtually connected net
segment VSS_2 to the primary port VSS, for example:</p>
<pre class="pre codeblock"><code>...
R1 VSS VSS:1 0.08 
R2 VSS_1 VSS:1 0.08 
R3 VSS VSS_2 0.001 
R4 VSS_2 VSS:2 0.06
R5 VSS_3 VSS:2 0.06
...</code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_PexCommands_id5a637066.html" title="The commands in this section start with “PEX.”">PEX … Commands</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "svrf_ur"
                DocTitle = "Standard Verification Rule Format (SVRF) Manual"
                PageTitle = "PEX Netlist"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_PexNetlist_id05acb92b.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Standard Verification Rule Format (SVRF) Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>