// Seed: 1665872931
module module_0;
  wire id_1;
  always @(id_1) begin
    wait ("" === (1));
  end
endmodule
module module_1 (
    output wor   id_0,
    input  tri   id_1,
    output uwire id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  tri   id_6,
    input  tri   id_7,
    input  tri0  id_8
);
  specify
    specparam id_10 = 1;
  endspecify module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin
    `define pp_6 0
    if (1'b0) begin
      if (`pp_6)
        if (`pp_6[1'h0]) begin
          id_4[1'h0] <= 1;
          id_5 <= id_1;
        end else id_5 <= id_3;
    end
  end
  module_0();
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
endmodule
