INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac\prac.hlsrun_cosim_summary, at 02/20/25 13:06:08
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac -config C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg -cmdlineconfig C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Feb 20 13:06:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Jaime' on host 'desktop-99hfaol' (Windows NT_amd64 version 10.0) on Thu Feb 20 13:06:11 -0500 2025
INFO: [HLS 200-10] In directory 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac'
INFO: [HLS 200-2005] Using work_dir C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac 
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg225-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=bubble_sort.cpp' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/bubble_sort.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=bubble_sort_header.hpp' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/bubble_sort_header.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=bubble_sort_tb.cpp' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/bubble_sort_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=bubble_sort' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z010clg225-1' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=1' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=rtl' from C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling bubble_sort.cpp_pre.cpp.tb.cpp
   Compiling apatb_bubble_sort.cpp
   Compiling bubble_sort_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_bubble_sort_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Unsorted Data: 41 67 34 0 69 24 78 58 62 64 5 45 81 27 61 91 95 42 27 36 
Sorted Data: 0 5 24 27 27 34 36 41 42 45 58 61 62 64 67 69 78 81 91 95 
Test Passed: Array is sorted correctly.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\minec\OneDrive\Documents\Vitis_HLS\project1\prac\prac\hls\sim\verilog>set PATH= 

C:\Users\minec\OneDrive\Documents\Vitis_HLS\project1\prac\prac\hls\sim\verilog>call C:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_bubble_sort_top glbl -Oenable_linking_all_libraries  -prj bubble_sort.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -s bubble_sort  
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_bubble_sort_top glbl -Oenable_linking_all_libraries -prj bubble_sort.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s bubble_sort 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/AESL_automem_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_M
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/bubble_sort.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_bubble_sort_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/bubble_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bubble_sort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_6_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_6_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/bubble_sort_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bubble_sort_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.bubble_sort_flow_control_loop_pi...
Compiling module xil_defaultlib.bubble_sort_bubble_sort_Pipeline...
Compiling module xil_defaultlib.bubble_sort
Compiling module xil_defaultlib.AESL_automem_M
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_bubble_sort_top
Compiling module work.glbl
Built simulation snapshot bubble_sort

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Feb 20 13:06:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/bubble_sort/xsim_script.tcl
# xsim {bubble_sort} -autoloadwcfg -tclbatch {bubble_sort.tcl}
Time resolution is 1 ps
source bubble_sort.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "4905000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4965 ns : File "C:/Users/minec/OneDrive/Documents/Vitis_HLS/project1/prac/prac/hls/sim/verilog/bubble_sort.autotb.v" Line 235
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb 20 13:06:41 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Unsorted Data: 41 67 34 0 69 24 78 58 62 64 5 45 81 27 61 91 95 42 27 36 
Sorted Data: 0 5 24 27 27 34 36 41 42 45 58 61 62 64 67 69 78 81 91 95 
Test Passed: Array is sorted correctly.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 31.948 seconds; peak allocated memory: 292.578 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 36s
