# 2015 MICRO

- [Milos Prvulovic](http://dblp2.uni-trier.de/pers/hd/p/Prvulovic:Milos):

  Proceedings of the 48th International Symposium on Microarchitecture, MICRO 2015, Waikiki, HI, USA, December 5-9, 2015. ACM 2015, ISBN 978-1-4503-4034-2

## Best paper candidates

- [Binh Pham](http://dblp2.uni-trier.de/pers/hd/p/Pham:Binh), [Ján Veselý](http://dblp2.uni-trier.de/pers/hd/v/Vesel=yacute=:J=aacute=n), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=), [Abhishek Bhattacharjee](http://dblp2.uni-trier.de/pers/hd/b/Bhattacharjee:Abhishek):
  **Large pages and lightweight memory management in virtualized environments: can you have it both ways?** 1-12

- [Guowei Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Guowei), [Webb Horn](http://dblp2.uni-trier.de/pers/hd/h/Horn:Webb), [Daniel Sanchez](http://dblp2.uni-trier.de/pers/hd/s/Sanchez:Daniel):
  **Exploiting commutativity to reduce the cost of updates to shared data in cache-coherent systems**. 13-25

- [Yatin A. Manerkar](http://dblp2.uni-trier.de/pers/hd/m/Manerkar:Yatin_A=), [Daniel Lustig](http://dblp2.uni-trier.de/pers/hd/l/Lustig:Daniel), [Michael Pellauer](http://dblp2.uni-trier.de/pers/hd/p/Pellauer:Michael), [Margaret Martonosi](http://dblp2.uni-trier.de/pers/hd/m/Martonosi:Margaret):
  CCICheck: using µhb graphs to verify the coherence-consistency interface. 26-37

## Cache

- [Angelos Arelakis](http://dblp2.uni-trier.de/pers/hd/a/Arelakis:Angelos), [Fredrik Dahlgren](http://dblp2.uni-trier.de/pers/hd/d/Dahlgren:Fredrik), [Per Stenström](http://dblp2.uni-trier.de/pers/hd/s/Stenstr=ouml=m:Per):
  **HyComp: a hybrid cache compression method for selection of data-type-specific compression methods**. 38-49

- [Joshua San Miguel](http://dblp2.uni-trier.de/pers/hd/m/Miguel:Joshua_San), [Jorge Albericio](http://dblp2.uni-trier.de/pers/hd/a/Albericio:Jorge), [Andreas Moshovos](http://dblp2.uni-trier.de/pers/hd/m/Moshovos:Andreas), [Natalie D. Enright Jerger](http://dblp2.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright):
  Doppelgänger: a cache for approximate computing. 50-61

- [Lavanya Subramanian](http://dblp2.uni-trier.de/pers/hd/s/Subramanian:Lavanya), [Vivek Seshadri](http://dblp2.uni-trier.de/pers/hd/s/Seshadri:Vivek), [Arnab Ghosh](http://dblp2.uni-trier.de/pers/hd/g/Ghosh:Arnab), [Samira Manabi Khan](http://dblp2.uni-trier.de/pers/hd/k/Khan:Samira_Manabi), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory. 62-75

- [Tri M. Nguyen](http://dblp2.uni-trier.de/pers/hd/n/Nguyen:Tri_M=), [David Wentzlaff](http://dblp2.uni-trier.de/pers/hd/w/Wentzlaff:David):
  **MORC: a manycore-oriented compressed cache**. 76-88

## Security

- [Ali Shafiee](http://dblp2.uni-trier.de/pers/hd/s/Shafiee:Ali), [Akhila Gundu](http://dblp2.uni-trier.de/pers/hd/g/Gundu:Akhila), [Manjunath Shevgoor](http://dblp2.uni-trier.de/pers/hd/s/Shevgoor:Manjunath), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [Mohit Tiwari](http://dblp2.uni-trier.de/pers/hd/t/Tiwari:Mohit):
  **Avoiding information leakage in the memory controller with fixed service policies**. 89-101

- [Xian Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Xian), [Guangyu Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Guangyu), [Chao Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Chao), [Weiqi Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Weiqi), [Yun Liang](http://dblp2.uni-trier.de/pers/hd/l/Liang:Yun), [Tao Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Tao), [Yiran Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Yiran), [Jia Di](http://dblp2.uni-trier.de/pers/hd/d/Di:Jia):
  Fork path: improving efficiency of ORAM by removing redundant memory accesses. 102-114

- [William Arthur](http://dblp2.uni-trier.de/pers/hd/a/Arthur:William), [Sahil Madeka](http://dblp2.uni-trier.de/pers/hd/m/Madeka:Sahil), [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Todd M. Austin](http://dblp2.uni-trier.de/pers/hd/a/Austin:Todd_M=):
  Locking down insecure indirection with hardware-based control-data isolation. 115-127

- [Anys Bacha](http://dblp2.uni-trier.de/pers/hd/b/Bacha:Anys), [Radu Teodorescu](http://dblp2.uni-trier.de/pers/hd/t/Teodorescu:Radu):
  Authenticache: harnessing cache ECC for system authentication. 128-140

## Prefetching

- [Manjunath Shevgoor](http://dblp2.uni-trier.de/pers/hd/s/Shevgoor:Manjunath), [Sahil Koladiya](http://dblp2.uni-trier.de/pers/hd/k/Koladiya:Sahil), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [Chris Wilkerson](http://dblp2.uni-trier.de/pers/hd/w/Wilkerson:Chris), [Seth H. Pugsley](http://dblp2.uni-trier.de/pers/hd/p/Pugsley:Seth_H=), [Zeshan Chishti](http://dblp2.uni-trier.de/pers/hd/c/Chishti:Zeshan):
  **Efficiently prefetching complex address patterns**. 141-152

- [Islam Atta](http://dblp2.uni-trier.de/pers/hd/a/Atta:Islam), [Xin Tong](http://dblp2.uni-trier.de/pers/hd/t/Tong:Xin), [Vijayalakshmi Srinivasan](http://dblp2.uni-trier.de/pers/hd/s/Srinivasan:Vijayalakshmi), [Ioana Baldini](http://dblp2.uni-trier.de/pers/hd/b/Baldini:Ioana), [Andreas Moshovos](http://dblp2.uni-trier.de/pers/hd/m/Moshovos:Andreas):
  Self-contained, accurate precomputation prefetching. 153-165

- [Cansu Kaynak](http://dblp2.uni-trier.de/pers/hd/k/Kaynak:Cansu), [Boris Grot](http://dblp2.uni-trier.de/pers/hd/g/Grot:Boris), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak):
  Confluence: unified instruction supply for scale-out servers. 166-177

- [Xiangyao Yu](http://dblp2.uni-trier.de/pers/hd/y/Yu:Xiangyao), [Christopher J. Hughes](http://dblp2.uni-trier.de/pers/hd/h/Hughes:Christopher_J=), [Nadathur Satish](http://dblp2.uni-trier.de/pers/hd/s/Satish:Nadathur), [Srinivas Devadas](http://dblp2.uni-trier.de/pers/hd/d/Devadas:Srinivas):
  **IMP: indirect memory prefetcher**. 178-190

## Concurrency

- [Tae Jun Ham](http://dblp2.uni-trier.de/pers/hd/h/Ham:Tae_Jun), [Juan L. Aragón](http://dblp2.uni-trier.de/pers/hd/a/Arag=oacute=n:Juan_L=), [Margaret Martonosi](http://dblp2.uni-trier.de/pers/hd/m/Martonosi:Margaret):
  DeSC: decoupled supply-compute communication management for heterogeneous architectures. 191-203

- [Farzad Khorasani](http://dblp2.uni-trier.de/pers/hd/k/Khorasani:Farzad), [Rajiv Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Rajiv), [Laxmi N. Bhuyan](http://dblp2.uni-trier.de/pers/hd/b/Bhuyan:Laxmi_N=):
  Efficient warp execution in presence of divergence with collaborative context collection. 204-215

- [Dani Voitsechov](http://dblp2.uni-trier.de/pers/hd/v/Voitsechov:Dani), [Yoav Etsion](http://dblp2.uni-trier.de/pers/hd/e/Etsion:Yoav):
  Control flow coalescing on a hybrid dataflow/von Neumann GPGPU. 216-227

- [Mark C. Jeffrey](http://dblp2.uni-trier.de/pers/hd/j/Jeffrey:Mark_C=), [Suvinay Subramanian](http://dblp2.uni-trier.de/pers/hd/s/Subramanian:Suvinay), [Cong Yan](http://dblp2.uni-trier.de/pers/hd/y/Yan:Cong), [Joel S. Emer](http://dblp2.uni-trier.de/pers/hd/e/Emer:Joel_S=), [Daniel Sanchez](http://dblp2.uni-trier.de/pers/hd/s/Sanchez:Daniel):
  A scalable architecture for ordered parallelism. 228-241

## DRAM

- [Yanwei Song](http://dblp2.uni-trier.de/pers/hd/s/Song:Yanwei), [Engin Ipek](http://dblp2.uni-trier.de/pers/hd/i/Ipek:Engin):
  **More is less: improving the energy efficiency of data movement via opportunistic use of sparse codes**. 242-254

- [Shih-Lien Lu](http://dblp2.uni-trier.de/pers/hd/l/Lu:Shih=Lien), [Ying-Chen Lin](http://dblp2.uni-trier.de/pers/hd/l/Lin:Ying=Chen), [Chia-Lin Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Chia=Lin):
  **Improving DRAM latency with dynamic asymmetric subarray**. 255-266

- [Vivek Seshadri](http://dblp2.uni-trier.de/pers/hd/s/Seshadri:Vivek), [Thomas Mullins](http://dblp2.uni-trier.de/pers/hd/m/Mullins:Thomas), [Amirali Boroumand](http://dblp2.uni-trier.de/pers/hd/b/Boroumand:Amirali), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Phillip B. Gibbons](http://dblp2.uni-trier.de/pers/hd/g/Gibbons:Phillip_B=), [Michael A. Kozuch](http://dblp2.uni-trier.de/pers/hd/k/Kozuch:Michael_A=), [Todd C. Mowry](http://dblp2.uni-trier.de/pers/hd/m/Mowry:Todd_C=):
  **Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses**. 267-280

## Voltage

- [Rajib Nath](http://dblp2.uni-trier.de/pers/hd/n/Nath:Rajib), [Dean M. Tullsen](http://dblp2.uni-trier.de/pers/hd/t/Tullsen:Dean_M=):
  The CRISP performance model for dynamic voltage and frequency scaling in a GPGPU. 281-293

- [Jingwen Leng](http://dblp2.uni-trier.de/pers/hd/l/Leng:Jingwen), [Alper Buyuktosunoglu](http://dblp2.uni-trier.de/pers/hd/b/Buyuktosunoglu:Alper), [Ramon Bertran](http://dblp2.uni-trier.de/pers/hd/b/Bertran:Ramon), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip), [Vijay Janapa Reddi](http://dblp2.uni-trier.de/pers/hd/r/Reddi:Vijay_Janapa):
  Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach. 294-307

- [Yazhou Zu](http://dblp2.uni-trier.de/pers/hd/z/Zu:Yazhou), [Charles R. Lefurgy](http://dblp2.uni-trier.de/pers/hd/l/Lefurgy:Charles_R=), [Jingwen Leng](http://dblp2.uni-trier.de/pers/hd/l/Leng:Jingwen), [Matthew Halpern](http://dblp2.uni-trier.de/pers/hd/h/Halpern:Matthew), [Michael S. Floyd](http://dblp2.uni-trier.de/pers/hd/f/Floyd:Michael_S=), [Vijay Janapa Reddi](http://dblp2.uni-trier.de/pers/hd/r/Reddi:Vijay_Janapa):
  Adaptive guardband scheduling to improve system-level efficiency of the POWER7+. 308-321

## Micro-architecture

- [Shruti Padmanabha](http://dblp2.uni-trier.de/pers/hd/p/Padmanabha:Shruti), [Andrew Lukefahr](http://dblp2.uni-trier.de/pers/hd/l/Lukefahr:Andrew), [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  **DynaMOS: dynamic schedule migration for heterogeneous cores**. 322-333

- [Andreas Sembrant](http://dblp2.uni-trier.de/pers/hd/s/Sembrant:Andreas), [Trevor E. Carlson](http://dblp2.uni-trier.de/pers/hd/c/Carlson:Trevor_E=), [Erik Hagersten](http://dblp2.uni-trier.de/pers/hd/h/Hagersten:Erik), [David Black-Schaffer](http://dblp2.uni-trier.de/pers/hd/b/Black=Schaffer:David), [Arthur Perais](http://dblp2.uni-trier.de/pers/hd/p/Perais:Arthur), [André Seznec](http://dblp2.uni-trier.de/pers/hd/s/Seznec:Andr=eacute=), [Pierre Michaud](http://dblp2.uni-trier.de/pers/hd/m/Michaud:Pierre):
  Long term parking (LTP): criticality-aware resource allocation in OOO processors. 334-346

- [André Seznec](http://dblp2.uni-trier.de/pers/hd/s/Seznec:Andr=eacute=), [Joshua San Miguel](http://dblp2.uni-trier.de/pers/hd/m/Miguel:Joshua_San), [Jorge Albericio](http://dblp2.uni-trier.de/pers/hd/a/Albericio:Jorge):
  The inner most loop iteration counter: a new dimension in branch history. 347-357

- [Milad Hashemi](http://dblp2.uni-trier.de/pers/hd/h/Hashemi:Milad), [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  Filtered runahead execution with a runahead buffer. 358-369

- [Daniel S. McFarlin](http://dblp2.uni-trier.de/pers/hd/m/McFarlin:Daniel_S=), [Craig B. Zilles](http://dblp2.uni-trier.de/pers/hd/z/Zilles:Craig_B=):
  Bungee jumps: accelerating indirect branches through HW/SW co-design. 370-382

## GPU

- [Jiwei Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Jiwei), [Jun Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Jun), [Rami G. Melhem](http://dblp2.uni-trier.de/pers/hd/m/Melhem:Rami_G=):
  SAWS: synchronization aware GPGPU warp scheduling for multiple independent warp schedulers. 383-394

- [Xiaolong Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie:Xiaolong), [Yun Liang](http://dblp2.uni-trier.de/pers/hd/l/Liang:Yun), [Xiuhong Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Xiuhong), [Yudong Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Yudong), [Guangyu Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Guangyu), [Tao Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Tao), [Dongrui Fan](http://dblp2.uni-trier.de/pers/hd/f/Fan:Dongrui):
  Enabling coordinated register allocation and thread-level parallelism optimization for GPUs. 395-406

- [Guoyang Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Guoyang), [Xipeng Shen](http://dblp2.uni-trier.de/pers/hd/s/Shen:Xipeng):
  Free launch: optimizing GPU dynamic kernel launches through thread reuse. 407-419

- [Hyeran Jeon](http://dblp2.uni-trier.de/pers/hd/j/Jeon:Hyeran), [Gokul Subramanian Ravi](http://dblp2.uni-trier.de/pers/hd/r/Ravi:Gokul_Subramanian), [Nam Sung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Nam_Sung), [Murali Annavaram](http://dblp2.uni-trier.de/pers/hd/a/Annavaram:Murali):
  **GPU register file virtualization**. 420-432

- [John Kloosterman](http://dblp2.uni-trier.de/pers/hd/k/Kloosterman:John), [Jonathan Beaumont](http://dblp2.uni-trier.de/pers/hd/b/Beaumont:Jonathan), [Mick Wollman](http://dblp2.uni-trier.de/pers/hd/w/Wollman:Mick), [Ankit Sethia](http://dblp2.uni-trier.de/pers/hd/s/Sethia:Ankit), [Ronald G. Dreslinski](http://dblp2.uni-trier.de/pers/hd/d/Dreslinski:Ronald_G=), [Trevor N. Mudge](http://dblp2.uni-trier.de/pers/hd/m/Mudge:Trevor_N=), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  WarpPool: sharing requests with inter-warp coalescing for throughput processors. 433-444

## Accelerator

- [Enrique de Lucas](http://dblp2.uni-trier.de/pers/hd/l/Lucas:Enrique_de), [Pedro Marcuello](http://dblp2.uni-trier.de/pers/hd/m/Marcuello:Pedro), [Joan-Manuel Parcerisa](http://dblp2.uni-trier.de/pers/hd/p/Parcerisa:Joan=Manuel), [Antonio González](http://dblp2.uni-trier.de/pers/hd/g/Gonz=aacute=lez_0001:Antonio):
  Ultra-low power render-based collision detection for CPU/GPU systems. 445-456

- [Tao Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Tao), [Alexander Rucker](http://dblp2.uni-trier.de/pers/hd/r/Rucker:Alexander), [G. Edward Suh](http://dblp2.uni-trier.de/pers/hd/s/Suh:G=_Edward):
  Execution time prediction for energy-efficient hardware accelerators. 457-469

- [Lena E. Olson](http://dblp2.uni-trier.de/pers/hd/o/Olson:Lena_E=), [Jason Power](http://dblp2.uni-trier.de/pers/hd/p/Power:Jason), [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=), [David A. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:David_A=):
  **Border control: sandboxing accelerators**. 470-481

- [Amir Yazdanbakhsh](http://dblp2.uni-trier.de/pers/hd/y/Yazdanbakhsh:Amir), [Jongse Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Jongse), [Hardik Sharma](http://dblp2.uni-trier.de/pers/hd/s/Sharma:Hardik), [Pejman Lotfi-Kamran](http://dblp2.uni-trier.de/pers/hd/l/Lotfi=Kamran:Pejman), [Hadi Esmaeilzadeh](http://dblp2.uni-trier.de/pers/hd/e/Esmaeilzadeh:Hadi):
  Neural acceleration for GPU throughput processors. 482-493

- [Zidong Du](http://dblp2.uni-trier.de/pers/hd/d/Du:Zidong), [Daniel D. Ben-Dayan Rubin](http://dblp2.uni-trier.de/pers/hd/r/Rubin:Daniel_D=_Ben=Dayan), [Yunji Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Yunji), [Liqiang He](http://dblp2.uni-trier.de/pers/hd/h/He:Liqiang), [Tianshi Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Tianshi), [Lei Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Lei), [Chengyong Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Chengyong), [Olivier Temam](http://dblp2.uni-trier.de/pers/hd/t/Temam:Olivier):
  Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches. 494-507

## Mobile & emerging systems

- [Daniel Lo](http://dblp2.uni-trier.de/pers/hd/l/Lo:Daniel), [Taejoon Song](http://dblp2.uni-trier.de/pers/hd/s/Song:Taejoon), [G. Edward Suh](http://dblp2.uni-trier.de/pers/hd/s/Suh:G=_Edward):
  Prediction-guided performance-energy trade-off for interactive applications. 508-520

- [Gwangmu Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Gwangmu), [Hyunjoon Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Hyunjoon), [Seonyeong Heo](http://dblp2.uni-trier.de/pers/hd/h/Heo:Seonyeong), [Kyung-Ah Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Kyung=Ah), [Hyogun Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Hyogun), [Hanjun Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hanjun):
  Architecture-aware automatic computation offload for native applications. 521-532

- [Yuanwei Fang](http://dblp2.uni-trier.de/pers/hd/f/Fang:Yuanwei), [Tung Thanh Hoang](http://dblp2.uni-trier.de/pers/hd/h/Hoang:Tung_Thanh), [Michela Becchi](http://dblp2.uni-trier.de/pers/hd/b/Becchi:Michela), [Andrew A. Chien](http://dblp2.uni-trier.de/pers/hd/c/Chien:Andrew_A=):
  Fast support for unstructured data processing: the unified automata processor. 533-545

- [Ajaykumar Kannan](http://dblp2.uni-trier.de/pers/hd/k/Kannan:Ajaykumar), [Natalie D. Enright Jerger](http://dblp2.uni-trier.de/pers/hd/j/Jerger:Natalie_D=_Enright), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=):
  Enabling interposer-based disintegration of multi-core processors. 546-558

- [Jaehyung Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Jaehyung), [Dongup Kwon](http://dblp2.uni-trier.de/pers/hd/k/Kwon:Dongup), [Youngsok Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Youngsok), [Mohammadamin Ajdari](http://dblp2.uni-trier.de/pers/hd/a/Ajdari:Mohammadamin), [Jaewon Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jaewon), [Jangwoo Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Jangwoo):
  DCS: a fast and scalable device-centric server architecture. 559-571

## Datacenter

- [Panagiota Nikolaou](http://dblp2.uni-trier.de/pers/hd/n/Nikolaou:Panagiota), [Yiannakis Sazeides](http://dblp2.uni-trier.de/pers/hd/s/Sazeides:Yiannakis), [Lorena Ndreu](http://dblp2.uni-trier.de/pers/hd/n/Ndreu:Lorena), [Marios Kleanthous](http://dblp2.uni-trier.de/pers/hd/k/Kleanthous:Marios):
  Modeling the implications of DRAM failures and protection techniques on datacenter TCO. 572-584

- [Balajee Vamanan](http://dblp2.uni-trier.de/pers/hd/v/Vamanan:Balajee), [Hamza Bin Sohail](http://dblp2.uni-trier.de/pers/hd/s/Sohail:Hamza_Bin), [Jahangir Hasan](http://dblp2.uni-trier.de/pers/hd/h/Hasan:Jahangir), [T. N. Vijaykumar](http://dblp2.uni-trier.de/pers/hd/v/Vijaykumar:T=_N=):
  TimeTrader: exploiting latency tail to save datacenter energy for online search. 585-597

- [Harshad Kasture](http://dblp2.uni-trier.de/pers/hd/k/Kasture:Harshad), [Davide B. Bartolini](http://dblp2.uni-trier.de/pers/hd/b/Bartolini:Davide_B=), [Nathan Beckmann](http://dblp2.uni-trier.de/pers/hd/b/Beckmann:Nathan), [Daniel Sanchez](http://dblp2.uni-trier.de/pers/hd/s/Sanchez:Daniel):
  Rubik: fast analytical power management for latency-critical systems. 598-610

## Memory systems

- [Seong-Lyong Gong](http://dblp2.uni-trier.de/pers/hd/g/Gong:Seong=Lyong), [Minsoo Rhu](http://dblp2.uni-trier.de/pers/hd/r/Rhu:Minsoo), [Jungrae Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Jungrae), [Jinsuk Chung](http://dblp2.uni-trier.de/pers/hd/c/Chung:Jinsuk), [Mattan Erez](http://dblp2.uni-trier.de/pers/hd/e/Erez:Mattan):
  CLEAN-ECC: high reliability ECC for adaptive granularity memory system. 611-622

- [Daehoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Daehoon), [Hwanju Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hwanju), [Nam Sung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Nam_Sung), [Jaehyuk Huh](http://dblp2.uni-trier.de/pers/hd/h/Huh:Jaehyuk):
  **vCache: architectural support for transparent and isolated virtual LLCs in virtualized environments**. 623-634

- [Kathryn E. Gray](http://dblp2.uni-trier.de/pers/hd/g/Gray:Kathryn_E=), [Gabriel Kerneis](http://dblp2.uni-trier.de/pers/hd/k/Kerneis:Gabriel), [Dominic P. Mulligan](http://dblp2.uni-trier.de/pers/hd/m/Mulligan:Dominic_P=), [Christopher Pulte](http://dblp2.uni-trier.de/pers/hd/p/Pulte:Christopher), [Susmit Sarkar](http://dblp2.uni-trier.de/pers/hd/s/Sarkar:Susmit), [Peter Sewell](http://dblp2.uni-trier.de/pers/hd/s/Sewell:Peter):
  An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors. 635-646

## Coherence, consistency, persistency

- [Matthew D. Sinclair](http://dblp2.uni-trier.de/pers/hd/s/Sinclair:Matthew_D=), [Johnathan Alsop](http://dblp2.uni-trier.de/pers/hd/a/Alsop:Johnathan), [Sarita V. Adve](http://dblp2.uni-trier.de/pers/hd/a/Adve:Sarita_V=):
  **Efficient GPU synchronization without scopes: saying no to complex consistency models**. 647-659

- [Arpit Joshi](http://dblp2.uni-trier.de/pers/hd/j/Joshi:Arpit), [Vijay Nagarajan](http://dblp2.uni-trier.de/pers/hd/n/Nagarajan:Vijay), [Marcelo Cintra](http://dblp2.uni-trier.de/pers/hd/c/Cintra:Marcelo), [Stratis Viglas](http://dblp2.uni-trier.de/pers/hd/v/Viglas:Stratis):
  Efficient persist barriers for multicores. 660-671

- [Jinglei Ren](http://dblp2.uni-trier.de/pers/hd/r/Ren:Jinglei), [Jishen Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Jishen), [Samira Manabi Khan](http://dblp2.uni-trier.de/pers/hd/k/Khan:Samira_Manabi), [Jongmoo Choi](http://dblp2.uni-trier.de/pers/hd/c/Choi:Jongmoo), [Yongwei Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Yongwei), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  **ThyNVM: enabling software-transparent crash consistency in persistent memory systems**. 672-685

- [Yaosheng Fu](http://dblp2.uni-trier.de/pers/hd/f/Fu:Yaosheng), [Tri M. Nguyen](http://dblp2.uni-trier.de/pers/hd/n/Nguyen:Tri_M=), [David Wentzlaff](http://dblp2.uni-trier.de/pers/hd/w/Wentzlaff:David):
  Coherence domain restriction on large scale systems. 686-698

- [Abhayendra Singh](http://dblp2.uni-trier.de/pers/hd/s/Singh:Abhayendra), [Shaizeen Aga](http://dblp2.uni-trier.de/pers/hd/a/Aga:Shaizeen), [Satish Narayanasamy](http://dblp2.uni-trier.de/pers/hd/n/Narayanasamy:Satish):
  Efficiently enforcing strong memory ordering in GPUs. 699-712

## Modeling & characterization

- [Kaige Yan](http://dblp2.uni-trier.de/pers/hd/y/Yan:Kaige), [Xingyao Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Xingyao), [Xin Fu](http://dblp2.uni-trier.de/pers/hd/f/Fu:Xin):
  Characterizing, modeling, and improving the QoE of mobile devices with low battery level. 713-724

- [Newsha Ardalani](http://dblp2.uni-trier.de/pers/hd/a/Ardalani:Newsha), [Clint Lestourgeon](http://dblp2.uni-trier.de/pers/hd/l/Lestourgeon:Clint), [Karthikeyan Sankaralingam](http://dblp2.uni-trier.de/pers/hd/s/Sankaralingam:Karthikeyan), [Xiaojin Zhu](http://dblp2.uni-trier.de/pers/hd/z/Zhu_0001:Xiaojin):
  Cross-architecture performance prediction (XAPP) using CPU code to predict GPU performance. 725-737

- [Steven Raasch](http://dblp2.uni-trier.de/pers/hd/r/Raasch:Steven), [Arijit Biswas](http://dblp2.uni-trier.de/pers/hd/b/Biswas:Arijit), [Jon Stephan](http://dblp2.uni-trier.de/pers/hd/s/Stephan:Jon), [Paul Racunas](http://dblp2.uni-trier.de/pers/hd/r/Racunas:Paul), [Joel S. Emer](http://dblp2.uni-trier.de/pers/hd/e/Emer:Joel_S=):
  A fast and accurate analytical technique to compute the AVF of sequential bits in a processor. 738-749

- [Qi Guo](http://dblp2.uni-trier.de/pers/hd/g/Guo:Qi), [Tze Meng Low](http://dblp2.uni-trier.de/pers/hd/l/Low:Tze_Meng), [Nikolaos Alachiotis](http://dblp2.uni-trier.de/pers/hd/a/Alachiotis:Nikolaos), [Berkin Akin](http://dblp2.uni-trier.de/pers/hd/a/Akin:Berkin), [Larry T. Pileggi](http://dblp2.uni-trier.de/pers/hd/p/Pileggi:Larry_T=), [James C. Hoe](http://dblp2.uni-trier.de/pers/hd/h/Hoe:James_C=), [Franz Franchetti](http://dblp2.uni-trier.de/pers/hd/f/Franchetti:Franz):
  Enabling portable energy efficiency with memory accelerated library. 750-761

- [Yuhao Zhu](http://dblp2.uni-trier.de/pers/hd/z/Zhu:Yuhao), [Daniel Richins](http://dblp2.uni-trier.de/pers/hd/r/Richins:Daniel), [Matthew Halpern](http://dblp2.uni-trier.de/pers/hd/h/Halpern:Matthew), [Vijay Janapa Reddi](http://dblp2.uni-trier.de/pers/hd/r/Reddi:Vijay_Janapa):
  Microarchitectural implications of event-driven server-side web applications. 762-774