# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do funct_gen_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tommy/Documents/Quartus_projects/Function_generator_v2 {C:/Users/tommy/Documents/Quartus_projects/Function_generator_v2/ddfs.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ddfs
# 
# Top level modules:
# 	ddfs
# vlog -vlog01compat -work work +incdir+C:/Users/tommy/Documents/Quartus_projects/Function_generator_v2 {C:/Users/tommy/Documents/Quartus_projects/Function_generator_v2/freq_divider.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module freq_divider
# 
# Top level modules:
# 	freq_divider
# vlog -vlog01compat -work work +incdir+C:/Users/tommy/Documents/Quartus_projects/Function_generator_v2 {C:/Users/tommy/Documents/Quartus_projects/Function_generator_v2/sin_lut.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sin_lut
# 
# Top level modules:
# 	sin_lut
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tommy/Documents/Quartus_projects/Function_generator_v2 {C:/Users/tommy/Documents/Quartus_projects/Function_generator_v2/tb_ddfs.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_ddfs
# 
# Top level modules:
# 	tb_ddfs
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  tb_ddfs
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_ddfs 
# Loading work.tb_ddfs
# Loading work.ddfs
# Loading work.sin_lut
# Loading work.freq_divider
# ** Error: (vsim-3053) C:/Users/tommy/Documents/Quartus_projects/Function_generator_v2/tb_ddfs.v(31): Illegal output or inout port connection for "port 'clk_div'".
# 
#         Region: /tb_ddfs/dut
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./funct_gen_run_msim_rtl_verilog.do PAUSED at line 14
