--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2409 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.458ns.
--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_5 (SLICE_X20Y22.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_14 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.239 - 0.252)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_14 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.CQ      Tcko                  0.408   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_14
    SLICE_X21Y24.C3      net (fanout=2)        0.511   cpu_sclk/counter<14>
    SLICE_X21Y24.C       Tilo                  0.259   seg7_sclk/sclk
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A4      net (fanout=1)        0.461   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A6      net (fanout=1)        0.488   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X20Y22.SR      net (fanout=7)        0.693   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X20Y22.CLK     Tsrck                 0.455   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (1.899ns logic, 2.511ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_12 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.239 - 0.252)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_12 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.AQ      Tcko                  0.408   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_12
    SLICE_X21Y23.B1      net (fanout=2)        0.614   cpu_sclk/counter<12>
    SLICE_X21Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X21Y23.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X21Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A6      net (fanout=1)        0.488   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X20Y22.SR      net (fanout=7)        0.693   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X20Y22.CLK     Tsrck                 0.455   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.239ns (1.899ns logic, 2.340ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_13 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.239 - 0.252)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_13 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.BQ      Tcko                  0.408   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_13
    SLICE_X21Y24.C4      net (fanout=2)        0.302   cpu_sclk/counter<13>
    SLICE_X21Y24.C       Tilo                  0.259   seg7_sclk/sclk
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A4      net (fanout=1)        0.461   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A6      net (fanout=1)        0.488   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X20Y22.SR      net (fanout=7)        0.693   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X20Y22.CLK     Tsrck                 0.455   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.201ns (1.899ns logic, 2.302ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_4 (SLICE_X20Y22.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_14 (FF)
  Destination:          cpu_sclk/counter_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.239 - 0.252)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_14 to cpu_sclk/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.CQ      Tcko                  0.408   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_14
    SLICE_X21Y24.C3      net (fanout=2)        0.511   cpu_sclk/counter<14>
    SLICE_X21Y24.C       Tilo                  0.259   seg7_sclk/sclk
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A4      net (fanout=1)        0.461   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A6      net (fanout=1)        0.488   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X20Y22.SR      net (fanout=7)        0.693   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X20Y22.CLK     Tsrck                 0.444   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (1.888ns logic, 2.511ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_12 (FF)
  Destination:          cpu_sclk/counter_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.239 - 0.252)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_12 to cpu_sclk/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.AQ      Tcko                  0.408   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_12
    SLICE_X21Y23.B1      net (fanout=2)        0.614   cpu_sclk/counter<12>
    SLICE_X21Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X21Y23.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X21Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A6      net (fanout=1)        0.488   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X20Y22.SR      net (fanout=7)        0.693   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X20Y22.CLK     Tsrck                 0.444   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (1.888ns logic, 2.340ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_13 (FF)
  Destination:          cpu_sclk/counter_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.239 - 0.252)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_13 to cpu_sclk/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.BQ      Tcko                  0.408   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_13
    SLICE_X21Y24.C4      net (fanout=2)        0.302   cpu_sclk/counter<13>
    SLICE_X21Y24.C       Tilo                  0.259   seg7_sclk/sclk
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A4      net (fanout=1)        0.461   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A6      net (fanout=1)        0.488   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X20Y22.SR      net (fanout=7)        0.693   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X20Y22.CLK     Tsrck                 0.444   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (1.888ns logic, 2.302ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_6 (SLICE_X20Y22.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_14 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.239 - 0.252)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_14 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.CQ      Tcko                  0.408   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_14
    SLICE_X21Y24.C3      net (fanout=2)        0.511   cpu_sclk/counter<14>
    SLICE_X21Y24.C       Tilo                  0.259   seg7_sclk/sclk
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A4      net (fanout=1)        0.461   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A6      net (fanout=1)        0.488   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X20Y22.SR      net (fanout=7)        0.693   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X20Y22.CLK     Tsrck                 0.421   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (1.865ns logic, 2.511ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_12 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.205ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.239 - 0.252)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_12 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.AQ      Tcko                  0.408   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_12
    SLICE_X21Y23.B1      net (fanout=2)        0.614   cpu_sclk/counter<12>
    SLICE_X21Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X21Y23.A5      net (fanout=1)        0.187   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X21Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A6      net (fanout=1)        0.488   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X20Y22.SR      net (fanout=7)        0.693   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X20Y22.CLK     Tsrck                 0.421   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.205ns (1.865ns logic, 2.340ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_13 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.167ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.239 - 0.252)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_13 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.BQ      Tcko                  0.408   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_13
    SLICE_X21Y24.C4      net (fanout=2)        0.302   cpu_sclk/counter<13>
    SLICE_X21Y24.C       Tilo                  0.259   seg7_sclk/sclk
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A4      net (fanout=1)        0.461   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv1
    SLICE_X21Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A6      net (fanout=1)        0.488   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X21Y26.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X21Y26.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X20Y22.SR      net (fanout=7)        0.693   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X20Y22.CLK     Tsrck                 0.421   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (1.865ns logic, 2.302ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point seg7_sclk/sclk (SLICE_X21Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/sclk (FF)
  Destination:          seg7_sclk/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/sclk to seg7_sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y24.AQ      Tcko                  0.198   seg7_sclk/sclk
                                                       seg7_sclk/sclk
    SLICE_X21Y24.A6      net (fanout=2)        0.025   seg7_sclk/sclk
    SLICE_X21Y24.CLK     Tah         (-Th)    -0.215   seg7_sclk/sclk
                                                       seg7_sclk/sclk_rstpot
                                                       seg7_sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_1 (SLICE_X20Y21.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_sclk/counter_1 (FF)
  Destination:          cpu_sclk/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_sclk/counter_1 to cpu_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.BQ      Tcko                  0.200   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_1
    SLICE_X20Y21.B5      net (fanout=1)        0.070   cpu_sclk/counter<1>
    SLICE_X20Y21.CLK     Tah         (-Th)    -0.234   cpu_sclk/counter<3>
                                                       cpu_sclk/counter<1>_rt
                                                       cpu_sclk/Mcount_counter_cy<3>
                                                       cpu_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_5 (SLICE_X20Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_sclk/counter_5 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_sclk/counter_5 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.BQ      Tcko                  0.200   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    SLICE_X20Y22.B5      net (fanout=1)        0.070   cpu_sclk/counter<5>
    SLICE_X20Y22.CLK     Tah         (-Th)    -0.234   cpu_sclk/counter<7>
                                                       cpu_sclk/counter<5>_rt
                                                       cpu_sclk/Mcount_counter_cy<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu_sclk/counter<3>/CLK
  Logical resource: cpu_sclk/counter_0/CK
  Location pin: SLICE_X20Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu_sclk/counter<3>/CLK
  Logical resource: cpu_sclk/counter_1/CK
  Location pin: SLICE_X20Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz 
LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2224155 paths analyzed, 25100 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.274ns.
--------------------------------------------------------------------------------

Paths for end point mem/o0_5 (SLICE_X20Y38.C3), 2445 paths
--------------------------------------------------------------------------------
Slack (setup path):     4989.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_5 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.575ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.417 - 0.444)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.391   cpu/CU/ALU_func<0>
                                                       cpu/CU/SR_inc
    SLICE_X18Y29.A5      net (fanout=18)       0.580   cpu/CU/SR_inc
    SLICE_X18Y29.DMUX    Topad                 0.566   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X24Y31.D3      net (fanout=2)        0.734   cpu/SR_id<3>
    SLICE_X24Y31.D       Tilo                  0.205   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X22Y59.BX      net (fanout=258)      4.433   addr<3>
    SLICE_X22Y59.BMUX    Tbxb                  0.157   mem/mux4091_10_f83
                                                       mem/mux4091_10_f8_2
    SLICE_X26Y46.C1      net (fanout=1)        1.574   mem/mux4091_10_f83
    SLICE_X26Y46.BMUX    Topcb                 0.386   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
                                                       mem/mux4091_51
                                                       mem/mux4091_4_f7
                                                       mem/mux4091_2_f8
    SLICE_X20Y38.C3      net (fanout=1)        1.208   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
    SLICE_X20Y38.CLK     Tas                   0.341   mem/o0<5>
                                                       mem/o0_5_rstpot
                                                       mem/o0_5
    -------------------------------------------------  ---------------------------
    Total                                     10.575ns (2.046ns logic, 8.529ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4989.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_5 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.360ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.417 - 0.444)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.391   cpu/CU/ALU_func<0>
                                                       cpu/CU/SR_inc
    SLICE_X18Y29.C3      net (fanout=18)       0.496   cpu/CU/SR_inc
    SLICE_X18Y29.DMUX    Topcd                 0.435   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<2>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X24Y31.D3      net (fanout=2)        0.734   cpu/SR_id<3>
    SLICE_X24Y31.D       Tilo                  0.205   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X22Y59.BX      net (fanout=258)      4.433   addr<3>
    SLICE_X22Y59.BMUX    Tbxb                  0.157   mem/mux4091_10_f83
                                                       mem/mux4091_10_f8_2
    SLICE_X26Y46.C1      net (fanout=1)        1.574   mem/mux4091_10_f83
    SLICE_X26Y46.BMUX    Topcb                 0.386   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
                                                       mem/mux4091_51
                                                       mem/mux4091_4_f7
                                                       mem/mux4091_2_f8
    SLICE_X20Y38.C3      net (fanout=1)        1.208   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
    SLICE_X20Y38.CLK     Tas                   0.341   mem/o0<5>
                                                       mem/o0_5_rstpot
                                                       mem/o0_5
    -------------------------------------------------  ---------------------------
    Total                                     10.360ns (1.915ns logic, 8.445ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4989.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_5 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.308ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.417 - 0.444)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.391   cpu/CU/ALU_func<0>
                                                       cpu/CU/SR_inc
    SLICE_X18Y29.B6      net (fanout=18)       0.308   cpu/CU/SR_inc
    SLICE_X18Y29.DMUX    Topbd                 0.571   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<1>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X24Y31.D3      net (fanout=2)        0.734   cpu/SR_id<3>
    SLICE_X24Y31.D       Tilo                  0.205   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X22Y59.BX      net (fanout=258)      4.433   addr<3>
    SLICE_X22Y59.BMUX    Tbxb                  0.157   mem/mux4091_10_f83
                                                       mem/mux4091_10_f8_2
    SLICE_X26Y46.C1      net (fanout=1)        1.574   mem/mux4091_10_f83
    SLICE_X26Y46.BMUX    Topcb                 0.386   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
                                                       mem/mux4091_51
                                                       mem/mux4091_4_f7
                                                       mem/mux4091_2_f8
    SLICE_X20Y38.C3      net (fanout=1)        1.208   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
    SLICE_X20Y38.CLK     Tas                   0.341   mem/o0<5>
                                                       mem/o0_5_rstpot
                                                       mem/o0_5
    -------------------------------------------------  ---------------------------
    Total                                     10.308ns (2.051ns logic, 8.257ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/o0_6 (SLICE_X18Y38.A3), 2445 paths
--------------------------------------------------------------------------------
Slack (setup path):     4989.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_6 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.136ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.412 - 0.444)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.391   cpu/CU/ALU_func<0>
                                                       cpu/CU/SR_inc
    SLICE_X18Y29.A5      net (fanout=18)       0.580   cpu/CU/SR_inc
    SLICE_X18Y29.DMUX    Topad                 0.566   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X24Y31.D3      net (fanout=2)        0.734   cpu/SR_id<3>
    SLICE_X24Y31.D       Tilo                  0.205   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X22Y61.BX      net (fanout=258)      4.439   addr<3>
    SLICE_X22Y61.BMUX    Tbxb                  0.157   mem/mux4092_12_f8
                                                       mem/mux4092_12_f8
    SLICE_X18Y48.D4      net (fanout=1)        1.398   mem/mux4092_12_f8
    SLICE_X18Y48.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<6>
                                                       mem/mux4092_6
                                                       mem/mux4092_4_f7
                                                       mem/mux4092_2_f8
    SLICE_X18Y38.A3      net (fanout=1)        0.984   mem/addr[7]_store[255][15]_wide_mux_261_OUT<6>
    SLICE_X18Y38.CLK     Tas                   0.289   mem/o0<7>
                                                       mem/o0_6_rstpot
                                                       mem/o0_6
    -------------------------------------------------  ---------------------------
    Total                                     10.136ns (2.001ns logic, 8.135ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4990.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_6 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      9.921ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.412 - 0.444)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.391   cpu/CU/ALU_func<0>
                                                       cpu/CU/SR_inc
    SLICE_X18Y29.C3      net (fanout=18)       0.496   cpu/CU/SR_inc
    SLICE_X18Y29.DMUX    Topcd                 0.435   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<2>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X24Y31.D3      net (fanout=2)        0.734   cpu/SR_id<3>
    SLICE_X24Y31.D       Tilo                  0.205   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X22Y61.BX      net (fanout=258)      4.439   addr<3>
    SLICE_X22Y61.BMUX    Tbxb                  0.157   mem/mux4092_12_f8
                                                       mem/mux4092_12_f8
    SLICE_X18Y48.D4      net (fanout=1)        1.398   mem/mux4092_12_f8
    SLICE_X18Y48.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<6>
                                                       mem/mux4092_6
                                                       mem/mux4092_4_f7
                                                       mem/mux4092_2_f8
    SLICE_X18Y38.A3      net (fanout=1)        0.984   mem/addr[7]_store[255][15]_wide_mux_261_OUT<6>
    SLICE_X18Y38.CLK     Tas                   0.289   mem/o0<7>
                                                       mem/o0_6_rstpot
                                                       mem/o0_6
    -------------------------------------------------  ---------------------------
    Total                                      9.921ns (1.870ns logic, 8.051ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4990.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_6 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      9.869ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.412 - 0.444)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.391   cpu/CU/ALU_func<0>
                                                       cpu/CU/SR_inc
    SLICE_X18Y29.B6      net (fanout=18)       0.308   cpu/CU/SR_inc
    SLICE_X18Y29.DMUX    Topbd                 0.571   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<1>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X24Y31.D3      net (fanout=2)        0.734   cpu/SR_id<3>
    SLICE_X24Y31.D       Tilo                  0.205   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X22Y61.BX      net (fanout=258)      4.439   addr<3>
    SLICE_X22Y61.BMUX    Tbxb                  0.157   mem/mux4092_12_f8
                                                       mem/mux4092_12_f8
    SLICE_X18Y48.D4      net (fanout=1)        1.398   mem/mux4092_12_f8
    SLICE_X18Y48.BMUX    Topdb                 0.393   mem/addr[7]_store[255][15]_wide_mux_261_OUT<6>
                                                       mem/mux4092_6
                                                       mem/mux4092_4_f7
                                                       mem/mux4092_2_f8
    SLICE_X18Y38.A3      net (fanout=1)        0.984   mem/addr[7]_store[255][15]_wide_mux_261_OUT<6>
    SLICE_X18Y38.CLK     Tas                   0.289   mem/o0<7>
                                                       mem/o0_6_rstpot
                                                       mem/o0_6
    -------------------------------------------------  ---------------------------
    Total                                      9.869ns (2.006ns logic, 7.863ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_3647 (SLICE_X35Y10.A3), 393 paths
--------------------------------------------------------------------------------
Slack (setup path):     4990.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3647 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      9.821ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (0.378 - 0.352)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3647
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.391   cpu/CU/ALU_func<0>
                                                       cpu/CU/SR_inc
    SLICE_X18Y29.A5      net (fanout=18)       0.580   cpu/CU/SR_inc
    SLICE_X18Y29.COUT    Topcya                0.379   cpu/SR/out<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X18Y30.COUT    Tbyp                  0.076   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X18Y31.AMUX    Tcina                 0.202   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X22Y35.C1      net (fanout=2)        1.959   cpu/SR_id<8>
    SLICE_X22Y35.CMUX    Tilo                  0.361   N10
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0_G
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y34.B4      net (fanout=4)        1.178   N10
    SLICE_X17Y34.B       Tilo                  0.259   mem/store_0<58>
                                                       mem/addr[7]_addr[15]_AND_1003_o11
    SLICE_X35Y10.A3      net (fanout=1024)     4.108   mem/addr[7]_addr[15]_AND_1003_o1
    SLICE_X35Y10.CLK     Tas                   0.322   mem/store_0<3650>
                                                       mem/mux45411
                                                       mem/store_0_3647
    -------------------------------------------------  ---------------------------
    Total                                      9.821ns (1.990ns logic, 7.831ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4990.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3647 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      9.740ns (Levels of Logic = 5)
  Clock Path Skew:      0.026ns (0.378 - 0.352)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3647
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.391   cpu/CU/ALU_func<0>
                                                       cpu/CU/SR_inc
    SLICE_X18Y30.C3      net (fanout=18)       0.680   cpu/CU/SR_inc
    SLICE_X18Y30.COUT    Topcyc                0.277   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_lut<6>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X18Y31.AMUX    Tcina                 0.202   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X22Y35.C1      net (fanout=2)        1.959   cpu/SR_id<8>
    SLICE_X22Y35.CMUX    Tilo                  0.361   N10
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0_G
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y34.B4      net (fanout=4)        1.178   N10
    SLICE_X17Y34.B       Tilo                  0.259   mem/store_0<58>
                                                       mem/addr[7]_addr[15]_AND_1003_o11
    SLICE_X35Y10.A3      net (fanout=1024)     4.108   mem/addr[7]_addr[15]_AND_1003_o1
    SLICE_X35Y10.CLK     Tas                   0.322   mem/store_0<3650>
                                                       mem/mux45411
                                                       mem/store_0_3647
    -------------------------------------------------  ---------------------------
    Total                                      9.740ns (1.812ns logic, 7.928ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4990.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3647 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      9.714ns (Levels of Logic = 5)
  Clock Path Skew:      0.026ns (0.378 - 0.352)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3647
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.391   cpu/CU/ALU_func<0>
                                                       cpu/CU/SR_inc
    SLICE_X18Y30.D3      net (fanout=18)       0.670   cpu/CU/SR_inc
    SLICE_X18Y30.COUT    Topcyd                0.261   cpu/SR/out<7>
                                                       cpu/SR_idc/Maddsub_o0_lut<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X18Y31.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X18Y31.AMUX    Tcina                 0.202   cpu/SR/out<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X22Y35.C1      net (fanout=2)        1.959   cpu/SR_id<8>
    SLICE_X22Y35.CMUX    Tilo                  0.361   N10
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0_G
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y34.B4      net (fanout=4)        1.178   N10
    SLICE_X17Y34.B       Tilo                  0.259   mem/store_0<58>
                                                       mem/addr[7]_addr[15]_AND_1003_o11
    SLICE_X35Y10.A3      net (fanout=1024)     4.108   mem/addr[7]_addr[15]_AND_1003_o1
    SLICE_X35Y10.CLK     Tas                   0.322   mem/store_0<3650>
                                                       mem/mux45411
                                                       mem/store_0_3647
    -------------------------------------------------  ---------------------------
    Total                                      9.714ns (1.796ns logic, 7.918ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point cpu/R2/out_3 (SLICE_X25Y32.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/o0_3 (FF)
  Destination:          cpu/R2/out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/o0_3 to cpu/R2/out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.CQ      Tcko                  0.200   mem/o0<3>
                                                       mem/o0_3
    SLICE_X25Y32.DX      net (fanout=4)        0.142   mem/o0<3>
    SLICE_X25Y32.CLK     Tckdi       (-Th)    -0.059   cpu/R2/out<3>
                                                       cpu/R2/out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.259ns logic, 0.142ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_2922 (SLICE_X0Y32.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_2922 (FF)
  Destination:          mem/store_0_2922 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_2922 to mem/store_0_2922
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.DQ       Tcko                  0.200   mem/store_0<2922>
                                                       mem/store_0_2922
    SLICE_X0Y32.D6       net (fanout=2)        0.021   mem/store_0<2922>
    SLICE_X0Y32.CLK      Tah         (-Th)    -0.190   mem/store_0<2922>
                                                       mem/mux116911
                                                       mem/store_0_2922
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_1655 (SLICE_X0Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_1655 (FF)
  Destination:          mem/store_0_1655 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_1655 to mem/store_0_1655
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.AQ       Tcko                  0.200   mem/store_0<1658>
                                                       mem/store_0_1655
    SLICE_X0Y39.A6       net (fanout=2)        0.021   mem/store_0<1655>
    SLICE_X0Y39.CLK      Tah         (-Th)    -0.190   mem/store_0<1658>
                                                       mem/mux244511
                                                       mem/store_0_1655
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 9998.270ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cpu_sclk/sclk_BUFG/I0
  Logical resource: cpu_sclk/sclk_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: cpu_sclk/sclk
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mem/store_0<1166>/CLK
  Logical resource: mem/store_0_1163/CK
  Location pin: SLICE_X0Y13.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mem/store_0<1166>/CLK
  Logical resource: mem/store_0_1164/CK
  Location pin: SLICE_X0Y13.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.458|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2226564 paths, 0 nets, and 30977 connections

Design statistics:
   Minimum period:  21.274ns{1}   (Maximum frequency:  47.006MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 14 09:49:50 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 326 MB



