SRCS=$(HDL)/proc $(HDL)/busfabric $(HDL)/mem/ahb_sync_sram.v $(HDL)/mem/sram_sync.v $(HDL)/tbman $(HDL)/fpgaboy_core tb.v

include $(SCRIPTS)/sim.mk

test: sim