{
    "code": "module TopModule (\n    input logic clk,\n    input logic load,\n    input logic [9:0] data,\n    output logic tc\n);\n    logic [9:0] counter;\n\n    always @(posedge clk) begin\n        if (load) begin\n            counter <= data;\n        end else if (counter != 10'b0000000000) begin\n            counter <= counter - 1'b1;\n        end\n        tc <= (counter == 10'b0000000000);\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 250,
        "passfail": "R"
    }
}