{
  "Top": "data_mover",
  "RtlTop": "data_mover",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z030",
    "Package": "fbg676",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2",
    "Uncertainty": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "NuclearInstruments",
    "Library": "hls",
    "Name": "data_mover",
    "Version": "2.0",
    "DisplayName": "data_mover",
    "Description": "DMA for X5560",
    "Taxonomy": "\/hlsdma"
  },
  "Files": {
    "CSource": ["..\/..\/DmaTDC.cpp"],
    "Vhdl": [
      "impl\/vhdl\/data_mover_a_V_m_axi.vhd",
      "impl\/vhdl\/data_mover_axil_s_axi.vhd",
      "impl\/vhdl\/data_mover_inbuffbkb.vhd",
      "impl\/vhdl\/data_mover.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/data_mover_a_V_m_axi.v",
      "impl\/verilog\/data_mover_axil_s_axi.v",
      "impl\/verilog\/data_mover_inbuffbkb.v",
      "impl\/verilog\/data_mover_inbuffbkb_ram.dat",
      "impl\/verilog\/data_mover.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/data_mover_v2_0\/data\/data_mover.mdd",
      "impl\/misc\/drivers\/data_mover_v2_0\/data\/data_mover.tcl",
      "impl\/misc\/drivers\/data_mover_v2_0\/src\/Makefile",
      "impl\/misc\/drivers\/data_mover_v2_0\/src\/xdata_mover.c",
      "impl\/misc\/drivers\/data_mover_v2_0\/src\/xdata_mover.h",
      "impl\/misc\/drivers\/data_mover_v2_0\/src\/xdata_mover_hw.h",
      "impl\/misc\/drivers\/data_mover_v2_0\/src\/xdata_mover_linux.c",
      "impl\/misc\/drivers\/data_mover_v2_0\/src\/xdata_mover_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_axil m_axi_a_V stream0_V_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "debug_buf0_p": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "debug_buffer_status": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "debug_bufsel_0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "debug_dst_var_V": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }}
    },
    "debug_inbuffer_pointer": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "fifo_resetn": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "interrupt_r": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "m_axi_a_V": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_a_V",
      "data_width": "32",
      "param_prefix": "C_M_AXI_A_V",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_axil": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_axil",
      "param_prefix": "C_S_AXI_AXIL",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x10",
          "name": "buffer_status",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of buffer_status",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "buffer_status",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of buffer_status"
            }]
        },
        {
          "offset": "0x14",
          "name": "buffer_status_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of buffer_status",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "buffer_status_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal buffer_status_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "buffer_ack",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of buffer_ack",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "buffer_ack",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of buffer_ack"
            }]
        },
        {
          "offset": "0x38",
          "name": "run",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of run",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "run",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of run"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "DDROFFSET_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of DDROFFSET_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "DDROFFSET_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of DDROFFSET_V"
            }]
        }
      ],
      "memories": "buffer_seq {base_address 32 range 16} bufsize {base_address 48 range 8} stat_counter {base_address 96 range 32}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "64"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "stream0_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "stream0_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    }
  },
  "RtlPorts": {
    "s_axi_axil_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_axil_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_axil_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_axil_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_axil_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_axil_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_axil_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_axil_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_axil_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_axil_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_axil_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_axil_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_axil_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_axil_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_axil_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_axil_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_axil_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_V_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_V_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_V_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_a_V_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_V_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_a_V_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_V_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_V_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_V_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_V_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_V_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_V_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_V_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_V_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_V_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_V_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_a_V_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_V_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_V_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_V_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_V_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_V_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_V_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_a_V_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_V_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_a_V_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_V_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_V_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_V_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_V_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_V_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_V_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_V_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_V_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_V_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_V_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_a_V_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_V_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_V_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_V_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_a_V_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_V_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_V_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_a_V_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_V_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream0_V_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "stream0_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream0_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "debug_buffer_status": {
      "dir": "out",
      "width": "32"
    },
    "debug_buffer_status_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "debug_bufsel_0": {
      "dir": "out",
      "width": "32"
    },
    "debug_bufsel_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "debug_buf0_p": {
      "dir": "out",
      "width": "32"
    },
    "debug_buf0_p_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "debug_inbuffer_pointer": {
      "dir": "out",
      "width": "32"
    },
    "debug_inbuffer_pointer_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "debug_dst_var_V": {
      "dir": "out",
      "width": "64"
    },
    "debug_dst_var_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "fifo_resetn": {
      "dir": "out",
      "width": "1"
    },
    "interrupt_r": {
      "dir": "out",
      "width": "1"
    },
    "interrupt_r_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "buffer_status": {
      "interfaceRef": "s_axi_axil",
      "dir": "out",
      "offset": "16",
      "statusOffset": "20",
      "handshakeRef": "ap_vld",
      "Object": "axil",
      "firstOutLatency": "1"
    },
    "buffer_ack": {
      "interfaceRef": "s_axi_axil",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "axil"
    },
    "buffer_seq": {
      "interfaceRef": "s_axi_axil",
      "dir": "out",
      "offset": "32",
      "statusOffset": "NA",
      "Object": "axil",
      "firstOutLatency": "0"
    },
    "bufsize": {
      "interfaceRef": "s_axi_axil",
      "dir": "out",
      "offset": "48",
      "statusOffset": "NA",
      "Object": "axil",
      "firstOutLatency": "0"
    },
    "run": {
      "interfaceRef": "s_axi_axil",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "axil"
    },
    "DDROFFSET_V": {
      "interfaceRef": "s_axi_axil",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "axil"
    },
    "stat_counter": {
      "interfaceRef": "s_axi_axil",
      "dir": "out",
      "offset": "96",
      "statusOffset": "NA",
      "Object": "axil",
      "firstOutLatency": "10"
    },
    "a_V": {
      "interfaceRef": "m_axi_a_V",
      "dir": "inout"
    },
    "stream0_V_V": {
      "interfaceRef": "stream0_V_V",
      "dir": "in"
    },
    "debug_buffer_status": {
      "interfaceRef": "debug_buffer_status",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "10"
    },
    "debug_bufsel_0": {
      "interfaceRef": "debug_bufsel_0",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "10"
    },
    "debug_buf0_p": {
      "interfaceRef": "debug_buf0_p",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "10"
    },
    "debug_inbuffer_pointer": {
      "interfaceRef": "debug_inbuffer_pointer",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "debug_dst_var_V": {
      "interfaceRef": "debug_dst_var_V",
      "dir": "out",
      "dataWidth": "64",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "fifo_resetn": {
      "interfaceRef": "fifo_resetn",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "13"
    },
    "interrupt_r": {
      "interfaceRef": "interrupt_r",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "data_mover"},
    "Metrics": {"data_mover": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "1372",
          "LatencyWorst": "4110",
          "PipelineIIMin": "3",
          "PipelineIIMax": "4111",
          "PipelineII": "3 ~ 4111",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "7.00"
        },
        "Loops": [{
            "Name": "memcpy.a.V.",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "20",
          "FF": "2223",
          "LUT": "2531",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-12-29 07:58:11 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
