library verilog;
use verilog.vl_types.all;
entity Datastorage is
    port(
        address         : in     vl_logic_vector(5 downto 0);
        enable          : in     vl_logic;
        clk             : in     vl_logic;
        dataout         : out    vl_logic_vector(15 downto 0);
        datain          : in     vl_logic_vector(15 downto 0)
    );
end Datastorage;
