package ptx

const STENCIL3 = `
//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Sat Sep 22 02:35:14 2012 (1348274114)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_30
.address_size 64

	.file	1 "/tmp/tmpxft_00000c80_00000000-9_stencil3.cpp3.i"
	.file	2 "/home/arne/src/code.google.com/p/nimble-cube/gpu/ptx/stencil3.cu"
	.file	3 "/usr/local/cuda-5.0/nvvm/ci_include.h"

.visible .entry stencil3(
	.param .u64 stencil3_param_0,
	.param .u64 stencil3_param_1,
	.param .f32 stencil3_param_2,
	.param .f32 stencil3_param_3,
	.param .f32 stencil3_param_4,
	.param .f32 stencil3_param_5,
	.param .f32 stencil3_param_6,
	.param .f32 stencil3_param_7,
	.param .f32 stencil3_param_8,
	.param .u32 stencil3_param_9,
	.param .u32 stencil3_param_10,
	.param .u32 stencil3_param_11,
	.param .u32 stencil3_param_12,
	.param .u32 stencil3_param_13,
	.param .u32 stencil3_param_14
)
{
	.reg .pred 	%p<7>;
	.reg .s32 	%r<39>;
	.reg .f32 	%f<12>;
	.reg .s64 	%rd<12>;


	ld.param.u64 	%rd3, [stencil3_param_0];
	ld.param.u64 	%rd4, [stencil3_param_1];
	ld.param.f32 	%f1, [stencil3_param_2];
	ld.param.f32 	%f2, [stencil3_param_7];
	ld.param.f32 	%f3, [stencil3_param_8];
	ld.param.u32 	%r16, [stencil3_param_12];
	ld.param.u32 	%r17, [stencil3_param_13];
	ld.param.u32 	%r18, [stencil3_param_14];
	cvta.to.global.u64 	%rd1, %rd3;
	cvta.to.global.u64 	%rd2, %rd4;
	.loc 2 21 1
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	.loc 2 22 1
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	.loc 2 24 1
	setp.lt.s32 	%p1, %r8, %r18;
	setp.lt.s32 	%p2, %r4, %r17;
	and.pred  	%p3, %p2, %p1;
	.loc 2 28 1
	setp.gt.s32 	%p4, %r16, 0;
	.loc 2 24 1
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB0_3;
	bra.uni 	BB0_1;

BB0_1:
	.loc 2 34 1
	add.s32 	%r9, %r16, -1;
	.loc 2 28 1
	mad.lo.s32 	%r37, %r18, %r4, %r8;
	mul.lo.s32 	%r11, %r18, %r17;
	mov.u32 	%r19, 0;
	mov.u32 	%r38, %r19;

BB0_2:
	.loc 2 31 1
	mov.u32 	%r13, %r38;
	mul.wide.s32 	%rd5, %r37, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.f32 	%f4, [%rd6];
	.loc 2 34 1
	add.s32 	%r23, %r13, -1;
	.loc 3 238 5
	max.s32 	%r25, %r23, %r19;
	.loc 3 210 5
	min.s32 	%r26, %r25, %r9;
	.loc 2 34 1
	mad.lo.s32 	%r27, %r26, %r17, %r4;
	mad.lo.s32 	%r28, %r27, %r18, %r8;
	.loc 2 35 1
	mul.wide.s32 	%rd7, %r28, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.f32 	%f5, [%rd8];
	mul.ftz.f32 	%f6, %f5, %f2;
	fma.rn.ftz.f32 	%f7, %f4, %f1, %f6;
	.loc 2 37 1
	add.s32 	%r14, %r13, 1;
	.loc 3 238 5
	max.s32 	%r30, %r14, %r19;
	.loc 3 210 5
	min.s32 	%r31, %r30, %r9;
	.loc 2 37 1
	mad.lo.s32 	%r32, %r31, %r17, %r4;
	mad.lo.s32 	%r33, %r32, %r18, %r8;
	.loc 2 38 1
	mul.wide.s32 	%rd9, %r33, 4;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.f32 	%f8, [%rd10];
	fma.rn.ftz.f32 	%f9, %f8, %f3, %f7;
	.loc 2 91 1
	add.s64 	%rd11, %rd1, %rd5;
	ld.global.f32 	%f10, [%rd11];
	add.ftz.f32 	%f11, %f10, %f9;
	st.global.f32 	[%rd11], %f11;
	.loc 2 28 1
	add.s32 	%r37, %r37, %r11;
	setp.lt.s32 	%p6, %r14, %r16;
	mov.u32 	%r38, %r14;
	@%p6 bra 	BB0_2;

BB0_3:
	.loc 2 93 2
	ret;
}


`
