/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [14:0] _05_;
  reg [5:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[139]);
  assign celloutsig_0_10z = ~(in_data[91] & celloutsig_0_6z[1]);
  assign celloutsig_0_11z = ~(celloutsig_0_6z[2] & celloutsig_0_9z);
  assign celloutsig_0_15z = ~(celloutsig_0_3z & celloutsig_0_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_5z & in_data[47]);
  assign celloutsig_0_18z = ~(celloutsig_0_11z & celloutsig_0_8z);
  assign celloutsig_0_22z = ~(1'h1 & celloutsig_0_15z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[3] & in_data[6]);
  assign celloutsig_1_19z = !(celloutsig_1_2z[0] ? celloutsig_1_6z : in_data[155]);
  assign celloutsig_0_9z = !(celloutsig_0_5z ? celloutsig_0_5z : celloutsig_0_5z);
  assign celloutsig_0_12z = !(celloutsig_0_1z[2] ? celloutsig_0_10z : celloutsig_0_6z[0]);
  assign celloutsig_0_26z = !(celloutsig_0_9z ? celloutsig_0_6z[1] : celloutsig_0_21z);
  assign celloutsig_0_30z = !(celloutsig_0_6z[2] ? celloutsig_0_28z[1] : in_data[48]);
  assign celloutsig_1_6z = ~(_03_ ^ _04_);
  reg [14:0] _21_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 15'h0000;
    else _21_ <= { celloutsig_1_2z[7], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _00_, _05_[13:8], _04_, _05_[6:4], _01_, _05_[2], _03_, _02_ } = _21_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 6'h00;
    else _06_ <= { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_20z, 1'h1 };
  assign celloutsig_0_33z = - { in_data[59], celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_25z, _06_, celloutsig_0_14z };
  assign celloutsig_0_38z = - { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_1_2z = - in_data[115:105];
  assign celloutsig_0_1z = - { in_data[7:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_37z = celloutsig_0_1z[8:1] | { celloutsig_0_33z[7:2], celloutsig_0_11z, celloutsig_0_22z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } | { celloutsig_0_1z[8:7], celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z } | { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_8z = ~^ in_data[148:146];
  assign celloutsig_0_5z = ~^ { celloutsig_0_1z[5:1], celloutsig_0_0z };
  assign celloutsig_0_8z = ~^ { in_data[14:1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_21z = ~^ celloutsig_0_1z[8:3];
  assign celloutsig_0_0z = ^ in_data[44:35];
  assign celloutsig_1_18z = ^ { _00_, _05_[13:8], _04_, _05_[6:4], _01_, _05_[2], _03_, _02_, celloutsig_1_8z };
  assign celloutsig_0_7z = ^ { in_data[33:27], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_14z = ^ { celloutsig_0_1z[8:5], celloutsig_0_8z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_2z) | in_data[17]);
  assign celloutsig_1_0z = ~((in_data[141] & in_data[157]) | in_data[140]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[55]) | in_data[79]);
  assign celloutsig_0_20z = ~((celloutsig_0_15z & celloutsig_0_12z) | celloutsig_0_17z);
  assign celloutsig_0_25z = ~((celloutsig_0_0z & celloutsig_0_1z[1]) | celloutsig_0_14z);
  assign { _05_[14], _05_[7], _05_[3], _05_[1:0] } = { _00_, _04_, _01_, _03_, _02_ };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
