// Seed: 2785102231
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output reg id_4,
    input id_5
);
  always @(posedge id_1) begin
    id_4 <= 1 ^ id_0;
  end
endmodule
