// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/11/2023 12:50:28"

// 
// Device: Altera EP4CGX15BF14C6 Package FBGA169
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module countMOD16sync (
	clk,
	mod8,
	Q);
input 	clk;
output 	mod8;
output 	[3:0] Q;

// Design Ports Information
// mod8	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[0]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[1]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[2]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("aaa_v.sdo");
// synopsys translate_on

wire \mod8~output_o ;
wire \Q[0]~output_o ;
wire \Q[1]~output_o ;
wire \Q[2]~output_o ;
wire \Q[3]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \gen00:0:a00~0_combout ;
wire \gen00:0:a00~q ;
wire \gen00:1:a00~0_combout ;
wire \gen00:1:a00~q ;
wire \gen00:2:a00~0_combout ;
wire \gen00:2:a00~q ;
wire \clk_prcss:v_cmp~0_combout ;
wire \mod08dff~q ;
wire \gen00:3:a00~0_combout ;
wire \gen00:3:a00~q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X20_Y0_N2
cycloneiv_io_obuf \mod8~output (
	.i(\mod08dff~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mod8~output_o ),
	.obar());
// synopsys translate_off
defparam \mod8~output .bus_hold = "false";
defparam \mod8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cycloneiv_io_obuf \Q[0]~output (
	.i(\gen00:0:a00~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q[0]~output .bus_hold = "false";
defparam \Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneiv_io_obuf \Q[1]~output (
	.i(\gen00:1:a00~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q[1]~output .bus_hold = "false";
defparam \Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneiv_io_obuf \Q[2]~output (
	.i(\gen00:2:a00~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q[2]~output .bus_hold = "false";
defparam \Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneiv_io_obuf \Q[3]~output (
	.i(\gen00:3:a00~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q[3]~output .bus_hold = "false";
defparam \Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N10
cycloneiv_lcell_comb \gen00:0:a00~0 (
// Equation(s):
// \gen00:0:a00~0_combout  = !\gen00:0:a00~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gen00:0:a00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\gen00:0:a00~0_combout ),
	.cout());
// synopsys translate_off
defparam \gen00:0:a00~0 .lut_mask = 16'h0F0F;
defparam \gen00:0:a00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N11
dffeas \gen00:0:a00 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gen00:0:a00~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen00:0:a00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gen00:0:a00 .is_wysiwyg = "true";
defparam \gen00:0:a00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N28
cycloneiv_lcell_comb \gen00:1:a00~0 (
// Equation(s):
// \gen00:1:a00~0_combout  = \gen00:1:a00~q  $ (\gen00:0:a00~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gen00:1:a00~q ),
	.datad(\gen00:0:a00~q ),
	.cin(gnd),
	.combout(\gen00:1:a00~0_combout ),
	.cout());
// synopsys translate_off
defparam \gen00:1:a00~0 .lut_mask = 16'h0FF0;
defparam \gen00:1:a00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N29
dffeas \gen00:1:a00 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gen00:1:a00~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen00:1:a00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gen00:1:a00 .is_wysiwyg = "true";
defparam \gen00:1:a00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N18
cycloneiv_lcell_comb \gen00:2:a00~0 (
// Equation(s):
// \gen00:2:a00~0_combout  = \gen00:2:a00~q  $ (((\gen00:1:a00~q  & \gen00:0:a00~q )))

	.dataa(gnd),
	.datab(\gen00:1:a00~q ),
	.datac(\gen00:2:a00~q ),
	.datad(\gen00:0:a00~q ),
	.cin(gnd),
	.combout(\gen00:2:a00~0_combout ),
	.cout());
// synopsys translate_off
defparam \gen00:2:a00~0 .lut_mask = 16'h3CF0;
defparam \gen00:2:a00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N19
dffeas \gen00:2:a00 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gen00:2:a00~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen00:2:a00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gen00:2:a00 .is_wysiwyg = "true";
defparam \gen00:2:a00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N24
cycloneiv_lcell_comb \clk_prcss:v_cmp~0 (
// Equation(s):
// \clk_prcss:v_cmp~0_combout  = (\gen00:0:a00~q  & (\gen00:1:a00~q  & \gen00:2:a00~q ))

	.dataa(\gen00:0:a00~q ),
	.datab(\gen00:1:a00~q ),
	.datac(gnd),
	.datad(\gen00:2:a00~q ),
	.cin(gnd),
	.combout(\clk_prcss:v_cmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_prcss:v_cmp~0 .lut_mask = 16'h8800;
defparam \clk_prcss:v_cmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N25
dffeas mod08dff(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_prcss:v_cmp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mod08dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam mod08dff.is_wysiwyg = "true";
defparam mod08dff.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N16
cycloneiv_lcell_comb \gen00:3:a00~0 (
// Equation(s):
// \gen00:3:a00~0_combout  = \gen00:3:a00~q  $ (((\gen00:0:a00~q  & (\gen00:2:a00~q  & \gen00:1:a00~q ))))

	.dataa(\gen00:0:a00~q ),
	.datab(\gen00:2:a00~q ),
	.datac(\gen00:3:a00~q ),
	.datad(\gen00:1:a00~q ),
	.cin(gnd),
	.combout(\gen00:3:a00~0_combout ),
	.cout());
// synopsys translate_off
defparam \gen00:3:a00~0 .lut_mask = 16'h78F0;
defparam \gen00:3:a00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N17
dffeas \gen00:3:a00 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\gen00:3:a00~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gen00:3:a00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gen00:3:a00 .is_wysiwyg = "true";
defparam \gen00:3:a00 .power_up = "low";
// synopsys translate_on

assign mod8 = \mod8~output_o ;

assign Q[0] = \Q[0]~output_o ;

assign Q[1] = \Q[1]~output_o ;

assign Q[2] = \Q[2]~output_o ;

assign Q[3] = \Q[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO~	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
