# frozen_string_literal: true

module RgGen
  module Veryl
    class Component < SystemVerilog::Common::Component
    end
  end
end
