Analysis & Synthesis report for CodecAudio
Sat Jun 24 09:35:28 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: sine:sin|sine_nco_ii_0:nco_ii_0
 17. Port Connectivity Checks: "sine:sin|sine_nco_ii_0:nco_ii_0|asj_dxx:ux002"
 18. Port Connectivity Checks: "sine:sin"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jun 24 09:35:28 2017       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; CodecAudio                                  ;
; Top-level Entity Name           ; sin_gen                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 425                                         ;
; Total pins                      ; 59                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,572,864                                   ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; sin_gen            ; CodecAudio         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; sin_gen.vhd                                                                                       ; yes             ; User VHDL File                               ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sin_gen.vhd                                                        ;             ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/sine.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/sine.v                                                  ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_altqmcpipe.v      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_altqmcpipe.v                             ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_dxx.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_dxx.v                                    ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_dxx_g.v           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_dxx_g.v                                  ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_gal.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_gal.v                                    ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_apr_dxx.v     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_apr_dxx.v                            ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_as_m_cen.v    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_as_m_cen.v                           ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_fxx.v         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_fxx.v                                ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_isdr.v        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_isdr.v                               ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_mob_rw.v      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_mob_rw.v                             ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_pxx.v         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/asj_nco_pxx.v                                ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v                              ; sine        ;
; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0_sin.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/users/jf/drive/ets/e2017/ele748/projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0_sin.hex                        ; sine        ;
; lpm_add_sub.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                      ;             ;
; addcore.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/addcore.inc                                                          ;             ;
; look_add.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/look_add.inc                                                         ;             ;
; bypassff.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                         ;             ;
; altshift.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                         ;             ;
; alt_stratix_add_sub.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                              ;             ;
; aglobal151.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                       ;             ;
; db/add_sub_q0h.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/add_sub_q0h.tdf                                                 ;             ;
; db/add_sub_hth.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/add_sub_hth.tdf                                                 ;             ;
; db/add_sub_s0h.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/add_sub_s0h.tdf                                                 ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                           ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                           ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                         ;             ;
; db/altsyncram_jtf1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/altsyncram_jtf1.tdf                                             ;             ;
; db/mux_bhb.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/mux_bhb.tdf                                                     ;             ;
; lpm_counter.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                      ;             ;
; lpm_constant.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                     ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;             ;
; cmpconst.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                         ;             ;
; lpm_compare.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                      ;             ;
; lpm_counter.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                      ;             ;
; dffeea.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                           ;             ;
; alt_counter_stratix.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                              ;             ;
; db/cntr_ski.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/cntr_ski.tdf                                                    ;             ;
; pzdyqx.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                           ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld  ;
; db/ip/sldb2bb0a10/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 260       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 339       ;
;     -- 7 input functions                    ; 6         ;
;     -- 6 input functions                    ; 69        ;
;     -- 5 input functions                    ; 39        ;
;     -- 4 input functions                    ; 33        ;
;     -- <=3 input functions                  ; 192       ;
;                                             ;           ;
; Dedicated logic registers                   ; 425       ;
;                                             ;           ;
; I/O pins                                    ; 59        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1572864   ;
;                                             ;           ;
; Total DSP Blocks                            ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 469       ;
; Total fan-out                               ; 5761      ;
; Average fan-out                             ; 5.31      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sin_gen                                                                                                                                ; 339 (1)           ; 425 (23)     ; 1572864           ; 1          ; 59   ; 0            ; |sin_gen                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 91 (0)            ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 91 (12)           ; 72 (9)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)           ; 28 (8)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 11 (11)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; work         ;
;    |sine:sin|                                                                                                                           ; 156 (0)           ; 254 (0)      ; 1572864           ; 0          ; 0    ; 0            ; |sin_gen|sine:sin                                                                                                                                                                                                                                                                                                                                   ; sine         ;
;       |sine_nco_ii_0:nco_ii_0|                                                                                                          ; 156 (0)           ; 254 (0)      ; 1572864           ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                            ; sine         ;
;          |asj_altqmcpipe:ux000|                                                                                                         ; 32 (0)            ; 54 (22)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                       ; sine         ;
;             |lpm_add_sub:acc|                                                                                                           ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                       ; work         ;
;                |add_sub_hth:auto_generated|                                                                                             ; 32 (32)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                            ; work         ;
;          |asj_dxx:ux002|                                                                                                                ; 21 (21)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                              ; sine         ;
;          |asj_dxx_g:ux001|                                                                                                              ; 14 (14)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                            ; sine         ;
;          |asj_gal:ux009|                                                                                                                ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_gal:ux009                                                                                                                                                                                                                                                                                              ; sine         ;
;          |asj_nco_as_m_cen:ux0120|                                                                                                      ; 0 (0)             ; 6 (0)        ; 1572864           ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                                    ; sine         ;
;             |altsyncram:altsyncram_component0|                                                                                          ; 0 (0)             ; 6 (0)        ; 1572864           ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_jtf1:auto_generated|                                                                                         ; 0 (0)             ; 6 (6)        ; 1572864           ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_jtf1:auto_generated                                                                                                                                                                                                                    ; work         ;
;          |asj_nco_fxx:ux003|                                                                                                            ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003                                                                                                                                                                                                                                                                                          ; sine         ;
;             |lpm_add_sub:acc|                                                                                                           ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc                                                                                                                                                                                                                                                                          ; work         ;
;                |add_sub_q0h:auto_generated|                                                                                             ; 0 (0)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated                                                                                                                                                                                                                                               ; work         ;
;          |asj_nco_mob_rw:ux122|                                                                                                         ; 73 (73)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                                       ; sine         ;
;          |asj_nco_pxx:ux004|                                                                                                            ; 16 (0)            ; 80 (64)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                                                                                          ; sine         ;
;             |lpm_add_sub:acc|                                                                                                           ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                                                                                                                                                                                                          ; work         ;
;                |add_sub_s0h:auto_generated|                                                                                             ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)            ; 76 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)            ; 76 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)            ; 76 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)            ; 76 (5)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)            ; 71 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)           ; 71 (43)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------------------+
; Name                                                                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------------------+
; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_jtf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 24           ; --           ; --           ; 1572864 ; sine_nco_ii_0_sin.hex ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+-----------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File                                                 ;
+--------+---------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |sin_gen|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                 ;
; N/A    ; altera_nco_ii ; 15.1    ; N/A          ; N/A           ; |sin_gen|sine:sin                                                                                                                                                                                                                                                            ; C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sine.qsys ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                ;                                                                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                     ;                                                                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                       ;                                                                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003                                                                                                                                                                                                                   ;                                                                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004                                                                                                                                                                                                                   ;                                                                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_gal:ux009                                                                                                                                                                                                                       ;                                                                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                             ;                                                                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                ;                                                                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219                                                                                                                                                                                                              ;                                                                 ;
; Altera ; NCO Compiler  ; N/A     ; N/A          ; OpenCore Plus ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr                                                                                                                                                                                                              ;                                                                 ;
+--------+---------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                                                                          ; Reason for Removal                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; phi_cal[22..31]                                                                                                                        ; Stuck at GND due to stuck port data_in                                               ;
; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ski:auto_generated|counter_reg_bit[0..3] ; Lost fanout                                                                          ;
; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated|pipeline_dffe[22..31]                     ; Stuck at GND due to stuck port data_in                                               ;
; sine:sin|sine_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[23..31]                                                           ; Merged with sine:sin|sine_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[22] ;
; sine:sin|sine_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[22]                                                               ; Stuck at GND due to stuck port data_in                                               ;
; Total Number of Removed Registers = 34                                                                                                 ;                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                          ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; phi_cal[22]                                                                                                    ; Stuck at GND              ; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated|pipeline_dffe[31], ;
;                                                                                                                ; due to stuck port data_in ; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated|pipeline_dffe[30], ;
;                                                                                                                ;                           ; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated|pipeline_dffe[29], ;
;                                                                                                                ;                           ; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated|pipeline_dffe[28], ;
;                                                                                                                ;                           ; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated|pipeline_dffe[27], ;
;                                                                                                                ;                           ; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated|pipeline_dffe[26], ;
;                                                                                                                ;                           ; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated|pipeline_dffe[25], ;
;                                                                                                                ;                           ; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated|pipeline_dffe[24], ;
;                                                                                                                ;                           ; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated|pipeline_dffe[23]  ;
; sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated|pipeline_dffe[22] ; Stuck at GND              ; sine:sin|sine_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[22]                                        ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 425   ;
; Number of registers using Synchronous Clear  ; 193   ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 109   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 349   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reset_n                                                                                                                                                                                                                                                                                                                         ; 249     ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 4                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 144 bits  ; 288 LEs       ; 0 LEs                ; 288 LEs                ; Yes        ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|phi_mod_int_reg[3][13] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]              ;
; 10:1               ; 24 bits   ; 144 LEs       ; 120 LEs              ; 24 LEs                 ; Yes        ; |sin_gen|sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[11]        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |sin_gen|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sine:sin|sine_nco_ii_0:nco_ii_0 ;
+----------------+-----------------------+-------------------------------------+
; Parameter Name ; Value                 ; Type                                ;
+----------------+-----------------------+-------------------------------------+
; mpr            ; 24                    ; Signed Integer                      ;
; apr            ; 32                    ; Signed Integer                      ;
; apri           ; 16                    ; Signed Integer                      ;
; aprf           ; 32                    ; Signed Integer                      ;
; aprp           ; 16                    ; Signed Integer                      ;
; aprid          ; 21                    ; Signed Integer                      ;
; dpri           ; 4                     ; Signed Integer                      ;
; rdw            ; 24                    ; Signed Integer                      ;
; raw            ; 16                    ; Signed Integer                      ;
; rnw            ; 0                     ; Signed Integer                      ;
; rsf            ; sine_nco_ii_0_sin.hex ; String                              ;
; nc             ; 1                     ; Signed Integer                      ;
; log2nc         ; 0                     ; Signed Integer                      ;
; outselinit     ; -1                    ; Signed Integer                      ;
; paci0          ; 0                     ; Signed Integer                      ;
; paci1          ; 0                     ; Signed Integer                      ;
; paci2          ; 0                     ; Signed Integer                      ;
; paci3          ; 0                     ; Signed Integer                      ;
; paci4          ; 0                     ; Signed Integer                      ;
; paci5          ; 0                     ; Signed Integer                      ;
; paci6          ; 0                     ; Signed Integer                      ;
; paci7          ; 0                     ; Signed Integer                      ;
; hyper_pipeline ; 0                     ; Signed Integer                      ;
+----------------+-----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sine:sin|sine_nco_ii_0:nco_ii_0|asj_dxx:ux002"                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dxxpdo[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sine:sin"                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; freq_mod_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_valid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 277                         ;
;     ENA               ; 37                          ;
;     ENA CLR           ; 70                          ;
;     ENA SCLR          ; 168                         ;
;     ENA SLD           ; 1                           ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 156                         ;
;     arith             ; 69                          ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 21                          ;
;     normal            ; 87                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 3                           ;
;         6 data inputs ; 48                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 60                          ;
; stratixv_ram_block    ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 1.55                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 91                                    ;
;     extend            ; 4                                     ;
;         7 data inputs ; 4                                     ;
;     normal            ; 87                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 12                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 17                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 12                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.76                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat Jun 24 09:35:01 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CodecAudio -c CodecAudio
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "sine.qsys"
Info (12250): 2017.06.24.09:35:11 Progress: Loading projet/sine.qsys
Info (12250): 2017.06.24.09:35:12 Progress: Reading input file
Info (12250): 2017.06.24.09:35:12 Progress: Adding nco_ii_0 [altera_nco_ii 15.1]
Info (12250): 2017.06.24.09:35:12 Progress: Parameterizing module nco_ii_0
Info (12250): 2017.06.24.09:35:12 Progress: Building connections
Info (12250): 2017.06.24.09:35:12 Progress: Parameterizing connections
Info (12250): 2017.06.24.09:35:12 Progress: Validating
Info (12250): 2017.06.24.09:35:12 Progress: Done reading input file
Info (12250): Sine: Generating sine "sine" for QUARTUS_SYNTH
Info (12250): Nco_ii_0: "sine" instantiated altera_nco_ii "nco_ii_0"
Info (12250): Sine: Done "sine" with 2 modules, 16 files
Info (12249): Finished elaborating Qsys system entity "sine.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file sin_gen.vhd
    Info (12022): Found design unit 1: sin_gen-structural File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sin_gen.vhd Line: 32
    Info (12023): Found entity 1: sin_gen File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sin_gen.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/sine.v
    Info (12023): Found entity 1: sine File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/sine.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/submodules/asj_nco_fxx.v
    Info (12023): Found entity 1: asj_nco_fxx File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_fxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/submodules/asj_nco_pxx.v
    Info (12023): Found entity 1: asj_nco_pxx File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_pxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sine/submodules/sine_nco_ii_0.v
    Info (12023): Found entity 1: sine_nco_ii_0 File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v Line: 23
Info (12127): Elaborating entity "sin_gen" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at sin_gen.vhd(34): object "out_valide" assigned a value but never read File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sin_gen.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at sin_gen.vhd(35): used explicit default value for signal "frequency_mod" because signal was never assigned a value File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sin_gen.vhd Line: 35
Info (12128): Elaborating entity "sine" for hierarchy "sine:sin" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/sin_gen.vhd Line: 55
Info (12128): Elaborating entity "sine_nco_ii_0" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/sine.v Line: 26
Info (12128): Elaborating entity "asj_nco_fxx" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v Line: 296
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_fxx.v Line: 59
Info (12130): Elaborated megafunction instantiation "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_fxx.v Line: 59
Info (12133): Instantiated megafunction "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc" with the following parameter: File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_fxx.v Line: 59
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_q0h.tdf
    Info (12023): Found entity 1: add_sub_q0h File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/add_sub_q0h.tdf Line: 23
Info (12128): Elaborating entity "add_sub_q0h" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_q0h:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v Line: 306
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_altqmcpipe.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf
    Info (12023): Found entity 1: add_sub_hth File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/add_sub_hth.tdf Line: 23
Info (12128): Elaborating entity "add_sub_hth" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_dxx_g:ux001" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v Line: 324
Info (12128): Elaborating entity "asj_dxx" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_dxx:ux002" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v Line: 333
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v Line: 340
Info (12128): Elaborating entity "asj_nco_pxx" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v Line: 355
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_pxx.v Line: 98
Info (12130): Elaborated megafunction instantiation "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_pxx.v Line: 98
Info (12133): Instantiated megafunction "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc" with the following parameter: File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_pxx.v Line: 98
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_s0h.tdf
    Info (12023): Found entity 1: add_sub_s0h File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/add_sub_s0h.tdf Line: 23
Info (12128): Elaborating entity "add_sub_s0h" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_s0h:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "asj_gal" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_gal:ux009" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v Line: 366
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v Line: 373
Info (12128): Elaborating entity "altsyncram" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_as_m_cen.v Line: 65
Info (12130): Elaborated megafunction instantiation "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_as_m_cen.v Line: 65
Info (12133): Instantiated megafunction "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_as_m_cen.v Line: 65
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "sine_nco_ii_0_sin.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jtf1.tdf
    Info (12023): Found entity 1: altsyncram_jtf1 File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/altsyncram_jtf1.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_jtf1" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_jtf1:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf
    Info (12023): Found entity 1: mux_bhb File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/mux_bhb.tdf Line: 23
Info (12128): Elaborating entity "mux_bhb" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_jtf1:auto_generated|mux_bhb:mux2" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/altsyncram_jtf1.tdf Line: 40
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v Line: 386
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/sine_nco_ii_0.v Line: 396
Info (12128): Elaborating entity "lpm_counter" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_isdr.v Line: 59
Info (12130): Elaborated megafunction instantiation "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_isdr.v Line: 59
Info (12133): Instantiated megafunction "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sine/submodules/asj_nco_isdr.v Line: 59
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ski.tdf
    Info (12023): Found entity 1: cntr_ski File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/cntr_ski.tdf Line: 26
Info (12128): Elaborating entity "cntr_ski" for hierarchy "sine:sin|sine_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ski:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.06.24.09:35:22 Progress: Loading sldb2bb0a10/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2bb0a10/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/JF/Drive/ETS/E2017/ELE748/Projet/code/projet/db/ip/sldb2bb0a10/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "NCO Compiler" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature NCO MegaCore
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 807 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 550 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 916 megabytes
    Info: Processing ended: Sat Jun 24 09:35:28 2017
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:55


