[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   3668       tick       4570506       1856401       1802725       4570506 
      2   3668       tick       6659340       2820406       2802490       6659340 
      3   3668       tick       6661567       2821994       2803502       6661567 
      4   3668       tick       6662098       2820681       2800126       6662098 
      5   3668       tick       6660791       2823121       2803461       6660791 
      6   3668       tick       6665067       2820914       2799218       6665067 
      7   3668       tick       6676921       2824487       2808005       6676921 
      8   3668       tick       6664445       2824459       2807692       6664445 
      9   3668       tick       6672980       2825297       2805934       6672980 
     10   3668       tick       6669567       2824624       2808272       6669567 
     11   3668       tick       6656838       2820590       2799996       6656838 
     12   3668       tick       6674585       2825675       2808074       6674585 
     13   3668       tick       6666566       2823385       2804982       6666566 
     14   3668       tick       6658586       2822211       2802906       6658586 
     15   3668       tick       6662927       2822716       2803849       6662927 
     16   3668       tick       6669165       2824968       2804170       6669165 
     17   3668       tick       6665644       2823332       2806801       6665644 
     18   3668       tick       6664772       2822400       2805735       6664772 
     19   3668       exit       4014896       1701207       1681054       4014896 
