

================================================================
== Vivado HLS Report for 'B_IO_L3_in'
================================================================
* Date:           Wed Jun  9 18:43:10 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16394|    16394| 54.641 us | 54.641 us |  16394|  16394|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    16385|    16385|         4|          2|          1|  8192|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       45|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      140|     -|
|Register             |        -|      -|      614|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      614|      185|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_130_p2                      |     +    |      0|  0|  14|          14|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_325                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_329                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln251_fu_124_p2               |   icmp   |      0|  0|  13|          14|          15|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  45|          37|          26|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |B_V_blk_n_AR                 |   9|          2|    1|          2|
    |B_V_blk_n_R                  |   9|          2|    1|          2|
    |B_V_offset_blk_n             |   9|          2|    1|          2|
    |ap_NS_fsm                    |  53|         12|    1|         12|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_t_V_phi_fu_97_p4  |   9|          2|   14|         28|
    |fifo_B_local_out_V_V_blk_n   |   9|          2|    1|          2|
    |fifo_B_local_out_V_V_din     |  15|          3|  256|        768|
    |t_V_reg_93                   |   9|          2|   14|         28|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 140|         31|  291|        848|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |B_V_offset1_i_reg_150             |   58|   0|   58|          0|
    |ap_CS_fsm                         |   11|   0|   11|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |i_V_reg_165                       |   14|   0|   14|          0|
    |icmp_ln251_reg_161                |    1|   0|    1|          0|
    |icmp_ln251_reg_161_pp0_iter1_reg  |    1|   0|    1|          0|
    |t_V_reg_93                        |   14|   0|   14|          0|
    |tmp_V_119_reg_175                 |  256|   0|  256|          0|
    |tmp_V_reg_170                     |  256|   0|  256|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  614|   0|  614|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      B_IO_L3_in      | return value |
|m_axi_B_V_AWVALID            | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWREADY            |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWADDR             | out |   64|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWID               | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWLEN              | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWSIZE             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWBURST            | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWLOCK             | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWCACHE            | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWPROT             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWQOS              | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWREGION           | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWUSER             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WVALID             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WREADY             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WDATA              | out |  512|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WSTRB              | out |   64|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WLAST              | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WID                | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WUSER              | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARVALID            | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARREADY            |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARADDR             | out |   64|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARID               | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARLEN              | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARSIZE             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARBURST            | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARLOCK             | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARCACHE            | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARPROT             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARQOS              | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARREGION           | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARUSER             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RVALID             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RREADY             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RDATA              |  in |  512|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RLAST              |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RID                |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RUSER              |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RRESP              |  in |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BVALID             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BREADY             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BRESP              |  in |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BID                |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BUSER              |  in |    1|    m_axi   |          B_V         |    pointer   |
|B_V_offset_dout              |  in |   64|   ap_fifo  |      B_V_offset      |    pointer   |
|B_V_offset_empty_n           |  in |    1|   ap_fifo  |      B_V_offset      |    pointer   |
|B_V_offset_read              | out |    1|   ap_fifo  |      B_V_offset      |    pointer   |
|fifo_B_local_out_V_V_din     | out |  256|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%B_V_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %B_V_offset)" [src/kernel_kernel_new.cpp:246]   --->   Operation 14 'read' 'B_V_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%B_V_offset1_i = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %B_V_offset_read, i32 6, i32 63)" [src/kernel_kernel_new.cpp:246->src/kernel_kernel_new.cpp:2122]   --->   Operation 15 'partselect' 'B_V_offset1_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i58 %B_V_offset1_i to i64" [src/kernel_kernel_new.cpp:246->src/kernel_kernel_new.cpp:2122]   --->   Operation 16 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512* %B_V, i64 %zext_ln246" [src/kernel_kernel_new.cpp:246->src/kernel_kernel_new.cpp:2122]   --->   Operation 17 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [7/7] (2.43ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8192)" [src/kernel_kernel_new.cpp:255->src/kernel_kernel_new.cpp:2122]   --->   Operation 18 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 19 [6/7] (2.43ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8192)" [src/kernel_kernel_new.cpp:255->src/kernel_kernel_new.cpp:2122]   --->   Operation 19 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 20 [5/7] (2.43ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8192)" [src/kernel_kernel_new.cpp:255->src/kernel_kernel_new.cpp:2122]   --->   Operation 20 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 21 [4/7] (2.43ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8192)" [src/kernel_kernel_new.cpp:255->src/kernel_kernel_new.cpp:2122]   --->   Operation 21 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 22 [3/7] (2.43ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8192)" [src/kernel_kernel_new.cpp:255->src/kernel_kernel_new.cpp:2122]   --->   Operation 22 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 23 [2/7] (2.43ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8192)" [src/kernel_kernel_new.cpp:255->src/kernel_kernel_new.cpp:2122]   --->   Operation 23 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %B_V, [6 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str31, [6 x i8]* @p_str30, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %B_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %B_V, [6 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 8192, [7 x i8]* @p_str31, [6 x i8]* @p_str30, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/7] (2.43ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 8192)" [src/kernel_kernel_new.cpp:255->src/kernel_kernel_new.cpp:2122]   --->   Operation 29 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 30 [1/1] (0.60ns)   --->   "br label %0" [src/kernel_kernel_new.cpp:251->src/kernel_kernel_new.cpp:2122]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.65>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%t_V = phi i14 [ 0, %entry ], [ %i_V, %hls_label_4 ]"   --->   Operation 31 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.65ns)   --->   "%icmp_ln251 = icmp eq i14 %t_V, -8192" [src/kernel_kernel_new.cpp:251->src/kernel_kernel_new.cpp:2122]   --->   Operation 32 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.55ns)   --->   "%i_V = add i14 %t_V, 1" [src/kernel_kernel_new.cpp:251->src/kernel_kernel_new.cpp:2122]   --->   Operation 34 'add' 'i_V' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln251, label %.exit, label %hls_label_4" [src/kernel_kernel_new.cpp:251->src/kernel_kernel_new.cpp:2122]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 36 [1/1] (2.43ns)   --->   "%mem_data_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr)" [src/kernel_kernel_new.cpp:255->src/kernel_kernel_new.cpp:2122]   --->   Operation 36 'read' 'mem_data_V' <Predicate = (!icmp_ln251)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_V = trunc i512 %mem_data_V to i256" [src/kernel_kernel_new.cpp:257->src/kernel_kernel_new.cpp:2122]   --->   Operation 37 'trunc' 'tmp_V' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_V_119 = call i256 @_ssdm_op_PartSelect.i256.i512.i32.i32(i512 %mem_data_V, i32 256, i32 511)" [src/kernel_kernel_new.cpp:257->src/kernel_kernel_new.cpp:2122]   --->   Operation 38 'partselect' 'tmp_V_119' <Predicate = (!icmp_ln251)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 39 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_B_local_out_V_V, i256 %tmp_V)" [src/kernel_kernel_new.cpp:259->src/kernel_kernel_new.cpp:2122]   --->   Operation 39 'write' <Predicate = (!icmp_ln251)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 12 <SV = 11> <Delay = 1.21>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [src/kernel_kernel_new.cpp:251->src/kernel_kernel_new.cpp:2122]   --->   Operation 40 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:252->src/kernel_kernel_new.cpp:2122]   --->   Operation 41 'specpipeline' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_B_local_out_V_V, i256 %tmp_V_119)" [src/kernel_kernel_new.cpp:259->src/kernel_kernel_new.cpp:2122]   --->   Operation 42 'write' <Predicate = (!icmp_ln251)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%empty_864 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_i)" [src/kernel_kernel_new.cpp:261->src/kernel_kernel_new.cpp:2122]   --->   Operation 43 'specregionend' 'empty_864' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "br label %0" [src/kernel_kernel_new.cpp:251->src/kernel_kernel_new.cpp:2122]   --->   Operation 44 'br' <Predicate = (!icmp_ln251)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:2122]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_local_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
B_V_offset_read    (read             ) [ 00000000000000]
B_V_offset1_i      (partselect       ) [ 00100000000000]
zext_ln246         (zext             ) [ 00000000000000]
B_V_addr           (getelementptr    ) [ 00011111111110]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
B_V_addr_i_rd_req  (readreq          ) [ 00000000000000]
br_ln251           (br               ) [ 00000000111110]
t_V                (phi              ) [ 00000000010000]
icmp_ln251         (icmp             ) [ 00000000011110]
empty              (speclooptripcount) [ 00000000000000]
i_V                (add              ) [ 00000000111110]
br_ln251           (br               ) [ 00000000000000]
mem_data_V         (read             ) [ 00000000000000]
tmp_V              (trunc            ) [ 00000000010100]
tmp_V_119          (partselect       ) [ 00000000011110]
write_ln259        (write            ) [ 00000000000000]
tmp_i              (specregionbegin  ) [ 00000000000000]
specpipeline_ln252 (specpipeline     ) [ 00000000000000]
write_ln259        (write            ) [ 00000000000000]
empty_864          (specregionend    ) [ 00000000000000]
br_ln251           (br               ) [ 00000000111110]
ret_ln2122         (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_local_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_local_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="B_V_offset_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_offset_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_readreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="512" slack="0"/>
<pin id="77" dir="0" index="2" bw="15" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_V_addr_i_rd_req/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="mem_data_V_read_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="512" slack="0"/>
<pin id="83" dir="0" index="1" bw="512" slack="8"/>
<pin id="84" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_data_V/10 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="256" slack="0"/>
<pin id="89" dir="0" index="2" bw="256" slack="1"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln259/11 write_ln259/12 "/>
</bind>
</comp>

<comp id="93" class="1005" name="t_V_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="1"/>
<pin id="95" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="t_V_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="14" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="B_V_offset1_i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="58" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="0" index="3" bw="7" slack="0"/>
<pin id="109" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_V_offset1_i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln246_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="58" slack="1"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="B_V_addr_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln251_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="14" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="512" slack="0"/>
<pin id="138" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_V_119_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="256" slack="0"/>
<pin id="142" dir="0" index="1" bw="512" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="0" index="3" bw="10" slack="0"/>
<pin id="145" dir="1" index="4" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_119/10 "/>
</bind>
</comp>

<comp id="150" class="1005" name="B_V_offset1_i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="58" slack="1"/>
<pin id="152" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="B_V_offset1_i "/>
</bind>
</comp>

<comp id="155" class="1005" name="B_V_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="512" slack="1"/>
<pin id="157" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr "/>
</bind>
</comp>

<comp id="161" class="1005" name="icmp_ln251_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln251 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_V_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="14" slack="0"/>
<pin id="167" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_V_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="256" slack="1"/>
<pin id="172" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="175" class="1005" name="tmp_V_119_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="256" slack="2"/>
<pin id="177" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_119 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="56" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="68" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="128"><net_src comp="97" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="97" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="81" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="81" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="153"><net_src comp="104" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="158"><net_src comp="117" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="164"><net_src comp="124" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="130" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="173"><net_src comp="136" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="178"><net_src comp="140" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_V | {}
	Port: fifo_B_local_out_V_V | {11 12 }
 - Input state : 
	Port: B_IO_L3_in : B_V | {2 3 4 5 6 7 8 10 }
	Port: B_IO_L3_in : B_V_offset | {1 }
  - Chain level:
	State 1
	State 2
		B_V_addr : 1
		B_V_addr_i_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln251 : 1
		i_V : 1
		br_ln251 : 2
	State 10
	State 11
	State 12
		empty_864 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         i_V_fu_130         |    0    |    14   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln251_fu_124     |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   | B_V_offset_read_read_fu_68 |    0    |    0    |
|          |    mem_data_V_read_fu_81   |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_74     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_86      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|    B_V_offset1_i_fu_104    |    0    |    0    |
|          |      tmp_V_119_fu_140      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln246_fu_114     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_V_fu_136        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    27   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   B_V_addr_reg_155  |   512  |
|B_V_offset1_i_reg_150|   58   |
|     i_V_reg_165     |   14   |
|  icmp_ln251_reg_161 |    1   |
|      t_V_reg_93     |   14   |
|  tmp_V_119_reg_175  |   256  |
|    tmp_V_reg_170    |   256  |
+---------------------+--------+
|        Total        |  1111  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_74 |  p1  |   2  |  512 |  1024  ||    9    |
|  grp_write_fu_86  |  p2  |   2  |  256 |   512  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1536  ||  1.206  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   27   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |  1111  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1111  |   45   |
+-----------+--------+--------+--------+
