xpm_cdc.sv,systemverilog,xpm,D:/xlinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/xlinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd,
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_6,../../../ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd,
c_mux_bit_v12_0_vh_rfs.vhd,vhdl,c_mux_bit_v12_0_6,../../../ipstatic/hdl/c_mux_bit_v12_0_vh_rfs.vhd,
c_shift_ram_v12_0_vh_rfs.vhd,vhdl,c_shift_ram_v12_0_14,../../../ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd,
c_shift_ram_0.vhd,vhdl,xil_defaultlib,../../../../jichuang.srcs/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
