Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/pcores/" "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/" "/home/jagron/uark_research/uark_ht_trunk/src/hardware/XilinxProcessorIP/pcores/" "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/" "/opt/Xilinx/10.1/EDK/hw/XilinxReferenceDesigns/pcores/" }

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14737: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14745: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14753: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14761: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14769: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14777: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14785: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14793: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14801: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14809: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14817: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14825: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14833: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14841: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14849: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14857: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14865: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14873: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14881: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14889: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14897: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14905: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14913: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14921: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14929: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14937: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14945: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14953: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14961: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14969: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14977: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14985: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 14993: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 15001: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 15009: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 15017: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 15025: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 15033: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 15041: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd" line 15049: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/system.vhd".
WARNING:Xst:646 - Signal <plb_v46_0_MPLB_Rst<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/ppc440_0_wrapper.ngc>.
Reading core <../implementation/plb_v46_0_wrapper.ngc>.
Reading core <../implementation/xps_bram_if_cntlr_1_wrapper.ngc>.
Reading core <../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/leds_8bit_wrapper.ngc>.
Reading core <../implementation/sram_wrapper.ngc>.
Reading core <../implementation/ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/sram_util_bus_split_0_wrapper.ngc>.
Reading core <../implementation/ddr2_sdram_util_bus_split_1_wrapper.ngc>.
Reading core <../implementation/ddr2_sdram_util_bus_split_2_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/jtagppc_cntlr_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/xps_intc_0_wrapper.ngc>.
Reading core <../implementation/plbv46_opb_bridge_0_wrapper.ngc>.
Reading core <../implementation/opb_plbv46_bridge_0_wrapper.ngc>.
Reading core <../implementation/opb_v20_0_wrapper.ngc>.
Reading core <../implementation/opb_bram_if_cntlr_1_wrapper.ngc>.
Reading core <../implementation/bram_block_0_wrapper.ngc>.
Reading core <../implementation/xps_bram_if_cntlr_0_wrapper.ngc>.
Reading core <../implementation/plb_hthread_reset_core_0_wrapper.ngc>.
Reading core <../implementation/thread_manager_wrapper.ngc>.
Reading core <../implementation/scheduler_wrapper.ngc>.
Reading core <../implementation/synch_manager_wrapper.ngc>.
Reading core <../implementation/cond_vars_wrapper.ngc>.
Reading core <../implementation/xps_timer_0_wrapper.ngc>.
Reading core <../implementation/xps_hw_thread_bram_cntlr_wrapper.ngc>.
Reading core <../implementation/hw_thread_bram_wrapper.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_ilmb_wrapper.ngc>.
Reading core <../implementation/mb_dlmb_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/mb_bram_wrapper.ngc>.
Reading core <../implementation/mdm_0_wrapper.ngc>.
Reading core <../implementation/microblaze_1_wrapper.ngc>.
Reading core <../implementation/mb_ilmb1_wrapper.ngc>.
Reading core <../implementation/mb_dlmb1_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr1_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr1_wrapper.ngc>.
Reading core <../implementation/mb_bram1_wrapper.ngc>.
Reading core <../implementation/mb0_plb_bridge_wrapper.ngc>.
Reading core <../implementation/mb0_plb_bus_wrapper.ngc>.
Reading core <../implementation/mb1_plb_bridge_wrapper.ngc>.
Reading core <../implementation/mb1_plb_bus_wrapper.ngc>.
Reading core <../implementation/microblaze_2_wrapper.ngc>.
Reading core <../implementation/mb_ilmb2_wrapper.ngc>.
Reading core <../implementation/mb_dlmb2_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr2_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr2_wrapper.ngc>.
Reading core <../implementation/mb_bram2_wrapper.ngc>.
Reading core <../implementation/mb2_plb_bridge_wrapper.ngc>.
Reading core <../implementation/mb2_plb_bus_wrapper.ngc>.
Reading core <../implementation/microblaze_mb3_wrapper.ngc>.
Reading core <../implementation/mb_ilmb_mb3_wrapper.ngc>.
Reading core <../implementation/mb_dlmb_mb3_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_mb3_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_mb3_wrapper.ngc>.
Reading core <../implementation/mb3_bram_wrapper.ngc>.
Reading core <../implementation/mb3_plb_bridge_wrapper.ngc>.
Reading core <../implementation/mb3_plb_bus_wrapper.ngc>.
Reading core <../implementation/microblaze_mb4_wrapper.ngc>.
Reading core <../implementation/mb_ilmb_mb4_wrapper.ngc>.
Reading core <../implementation/mb_dlmb_mb4_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_mb4_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_mb4_wrapper.ngc>.
Reading core <../implementation/mb4_bram_wrapper.ngc>.
Reading core <../implementation/mb4_plb_bridge_wrapper.ngc>.
Reading core <../implementation/mb4_plb_bus_wrapper.ngc>.
Reading core <../implementation/microblaze_mb5_wrapper.ngc>.
Reading core <../implementation/mb_ilmb_mb5_wrapper.ngc>.
Reading core <../implementation/mb_dlmb_mb5_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_mb5_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_mb5_wrapper.ngc>.
Reading core <../implementation/mb5_bram_wrapper.ngc>.
Reading core <../implementation/mb5_plb_bus_wrapper.ngc>.
Reading core <../implementation/mb5_plb_bridge_wrapper.ngc>.
Loading core <ppc440_0_wrapper> for timing and area information for instance <ppc440_0>.
Loading core <plb_v46_0_wrapper> for timing and area information for instance <plb_v46_0>.
Loading core <xps_bram_if_cntlr_1_wrapper> for timing and area information for instance <xps_bram_if_cntlr_1>.
Loading core <xps_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <xps_bram_if_cntlr_1_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <leds_8bit_wrapper> for timing and area information for instance <LEDs_8Bit>.
Loading core <sram_wrapper> for timing and area information for instance <SRAM>.
Loading core <ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <sram_util_bus_split_0_wrapper> for timing and area information for instance <SRAM_util_bus_split_0>.
Loading core <ddr2_sdram_util_bus_split_1_wrapper> for timing and area information for instance <DDR2_SDRAM_util_bus_split_1>.
Loading core <ddr2_sdram_util_bus_split_2_wrapper> for timing and area information for instance <DDR2_SDRAM_util_bus_split_2>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <jtagppc_cntlr_0_wrapper> for timing and area information for instance <jtagppc_cntlr_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <plbv46_opb_bridge_0_wrapper> for timing and area information for instance <plbv46_opb_bridge_0>.
Loading core <opb_plbv46_bridge_0_wrapper> for timing and area information for instance <opb_plbv46_bridge_0>.
Loading core <opb_v20_0_wrapper> for timing and area information for instance <opb_v20_0>.
Loading core <opb_bram_if_cntlr_1_wrapper> for timing and area information for instance <opb_bram_if_cntlr_1>.
Loading core <bram_block_0_wrapper> for timing and area information for instance <bram_block_0>.
Loading core <xps_bram_if_cntlr_0_wrapper> for timing and area information for instance <xps_bram_if_cntlr_0>.
Loading core <plb_hthread_reset_core_0_wrapper> for timing and area information for instance <plb_hthread_reset_core_0>.
Loading core <thread_manager_wrapper> for timing and area information for instance <thread_manager>.
Loading core <scheduler_wrapper> for timing and area information for instance <scheduler>.
Loading core <synch_manager_wrapper> for timing and area information for instance <synch_manager>.
Loading core <cond_vars_wrapper> for timing and area information for instance <cond_vars>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <xps_hw_thread_bram_cntlr_wrapper> for timing and area information for instance <xps_hw_thread_bram_cntlr>.
Loading core <hw_thread_bram_wrapper> for timing and area information for instance <hw_thread_bram>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_ilmb_wrapper> for timing and area information for instance <mb_ilmb>.
Loading core <mb_dlmb_wrapper> for timing and area information for instance <mb_dlmb>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <mb_bram_wrapper> for timing and area information for instance <mb_bram>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <microblaze_1_wrapper> for timing and area information for instance <microblaze_1>.
Loading core <mb_ilmb1_wrapper> for timing and area information for instance <mb_ilmb1>.
Loading core <mb_dlmb1_wrapper> for timing and area information for instance <mb_dlmb1>.
Loading core <ilmb_cntlr1_wrapper> for timing and area information for instance <ilmb_cntlr1>.
Loading core <dlmb_cntlr1_wrapper> for timing and area information for instance <dlmb_cntlr1>.
Loading core <mb_bram1_wrapper> for timing and area information for instance <mb_bram1>.
Loading core <mb0_plb_bridge_wrapper> for timing and area information for instance <mb0_plb_bridge>.
Loading core <mb0_plb_bus_wrapper> for timing and area information for instance <mb0_plb_bus>.
Loading core <mb1_plb_bridge_wrapper> for timing and area information for instance <mb1_plb_bridge>.
Loading core <mb1_plb_bus_wrapper> for timing and area information for instance <mb1_plb_bus>.
Loading core <microblaze_2_wrapper> for timing and area information for instance <microblaze_2>.
Loading core <mb_ilmb2_wrapper> for timing and area information for instance <mb_ilmb2>.
Loading core <mb_dlmb2_wrapper> for timing and area information for instance <mb_dlmb2>.
Loading core <ilmb_cntlr2_wrapper> for timing and area information for instance <ilmb_cntlr2>.
Loading core <dlmb_cntlr2_wrapper> for timing and area information for instance <dlmb_cntlr2>.
Loading core <mb_bram2_wrapper> for timing and area information for instance <mb_bram2>.
Loading core <mb2_plb_bridge_wrapper> for timing and area information for instance <mb2_plb_bridge>.
Loading core <mb2_plb_bus_wrapper> for timing and area information for instance <mb2_plb_bus>.
Loading core <microblaze_mb3_wrapper> for timing and area information for instance <microblaze_mb3>.
Loading core <mb_ilmb_mb3_wrapper> for timing and area information for instance <mb_ilmb_mb3>.
Loading core <mb_dlmb_mb3_wrapper> for timing and area information for instance <mb_dlmb_mb3>.
Loading core <ilmb_cntlr_mb3_wrapper> for timing and area information for instance <ilmb_cntlr_mb3>.
Loading core <dlmb_cntlr_mb3_wrapper> for timing and area information for instance <dlmb_cntlr_mb3>.
Loading core <mb3_bram_wrapper> for timing and area information for instance <mb3_bram>.
Loading core <mb3_plb_bridge_wrapper> for timing and area information for instance <mb3_plb_bridge>.
Loading core <mb3_plb_bus_wrapper> for timing and area information for instance <mb3_plb_bus>.
Loading core <microblaze_mb4_wrapper> for timing and area information for instance <microblaze_mb4>.
Loading core <mb_ilmb_mb4_wrapper> for timing and area information for instance <mb_ilmb_mb4>.
Loading core <mb_dlmb_mb4_wrapper> for timing and area information for instance <mb_dlmb_mb4>.
Loading core <ilmb_cntlr_mb4_wrapper> for timing and area information for instance <ilmb_cntlr_mb4>.
Loading core <dlmb_cntlr_mb4_wrapper> for timing and area information for instance <dlmb_cntlr_mb4>.
Loading core <mb4_bram_wrapper> for timing and area information for instance <mb4_bram>.
Loading core <mb4_plb_bridge_wrapper> for timing and area information for instance <mb4_plb_bridge>.
Loading core <mb4_plb_bus_wrapper> for timing and area information for instance <mb4_plb_bus>.
Loading core <microblaze_mb5_wrapper> for timing and area information for instance <microblaze_mb5>.
Loading core <mb_ilmb_mb5_wrapper> for timing and area information for instance <mb_ilmb_mb5>.
Loading core <mb_dlmb_mb5_wrapper> for timing and area information for instance <mb_dlmb_mb5>.
Loading core <ilmb_cntlr_mb5_wrapper> for timing and area information for instance <ilmb_cntlr_mb5>.
Loading core <dlmb_cntlr_mb5_wrapper> for timing and area information for instance <dlmb_cntlr_mb5>.
Loading core <mb5_bram_wrapper> for timing and area information for instance <mb5_bram>.
Loading core <mb5_plb_bus_wrapper> for timing and area information for instance <mb5_plb_bus>.
Loading core <mb5_plb_bridge_wrapper> for timing and area information for instance <mb5_plb_bridge>.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[7].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 20 FFs/Latches : <plb_v46_0/GEN_MPLB_RST[6].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[5].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[4].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[3].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[2].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> <plb_v46_0/GEN_SPLB_RST[11].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[10].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[9].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[8].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[7].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[5].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[4].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[3].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <SRAM> is equivalent to the following 2 FFs/Latches : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_19> in Unit <DDR2_SDRAM> is equivalent to the following 11 FFs/Latches : <DDR2_SDRAM/Rst_tocore_18> <DDR2_SDRAM/Rst_tocore_15> <DDR2_SDRAM/Rst_tocore_13> <DDR2_SDRAM/Rst_tocore_14> <DDR2_SDRAM/Rst_tocore_9> <DDR2_SDRAM/Rst_tocore_11> <DDR2_SDRAM/Rst_tocore_7> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_7> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_6> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/Rst_topim_5> <DDR2_SDRAM/Rst_topim_7> <DDR2_SDRAM/Rst_topim_3> <DDR2_SDRAM/Rst_topim_2> <DDR2_SDRAM/Rst_topim_4> <DDR2_SDRAM/Rst_topim_0> <DDR2_SDRAM/Rst_topim_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <plbv46_opb_bridge_0> is equivalent to the following 2 FFs/Latches : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> 
INFO:Xst:2260 - The FF/Latch <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_SeqAddr> in Unit <scheduler> is equivalent to the following FF/Latch : <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock> 
INFO:Xst:2260 - The FF/Latch <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_SeqAddr> in Unit <synch_manager> is equivalent to the following FF/Latch : <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock> 
INFO:Xst:2260 - The FF/Latch <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[0].I_FDRE_Mn_BE> in Unit <cond_vars> is equivalent to the following 3 FFs/Latches : <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[1].I_FDRE_Mn_BE> <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[2].I_FDRE_Mn_BE> <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[3].I_FDRE_Mn_BE> 
INFO:Xst:2260 - The FF/Latch <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Mn_ABus_byte_bits_vector_Generate[30].I_FDRE_Mn_ABus_byte_bits> in Unit <cond_vars> is equivalent to the following FF/Latch : <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Mn_ABus_byte_bits_vector_Generate[31].I_FDRE_Mn_ABus_byte_bits> 
INFO:Xst:2260 - The FF/Latch <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_FDRE_Mn_BusLock> in Unit <cond_vars> is equivalent to the following FF/Latch : <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_FDRE_Mn_SeqAddr> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy> in Unit <xps_hw_thread_bram_cntlr> is equivalent to the following FF/Latch : <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> in Unit <xps_hw_thread_bram_cntlr> is equivalent to the following FF/Latch : <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> 
INFO:Xst:2260 - The FF/Latch <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> in Unit <xps_hw_thread_bram_cntlr> is equivalent to the following FF/Latch : <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Data_Flow_I/FPU_I/mem_absAgtB_2_0> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Data_Flow_I/FPU_I/mem_absAgtB_2_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Data_Flow_I/FPU_I/mem_Exp_absAsubB_2_8> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Data_Flow_I/FPU_I/mem_Exp_absAsubB_2_8_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb0_plb_bus> is equivalent to the following FF/Latch : <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb0_plb_bus> is equivalent to the following FF/Latch : <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb0_plb_bus> is equivalent to the following FF/Latch : <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb0_plb_bus> is equivalent to the following FF/Latch : <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb0_plb_bus> is equivalent to the following 3 FFs/Latches : <mb0_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb0_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb0_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb1_plb_bus> is equivalent to the following FF/Latch : <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb1_plb_bus> is equivalent to the following FF/Latch : <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb1_plb_bus> is equivalent to the following FF/Latch : <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb1_plb_bus> is equivalent to the following FF/Latch : <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb1_plb_bus> is equivalent to the following 3 FFs/Latches : <mb1_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb1_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb1_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb2_plb_bus> is equivalent to the following FF/Latch : <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb2_plb_bus> is equivalent to the following FF/Latch : <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb2_plb_bus> is equivalent to the following FF/Latch : <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb2_plb_bus> is equivalent to the following FF/Latch : <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb2_plb_bus> is equivalent to the following 3 FFs/Latches : <mb2_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb2_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb2_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb3_plb_bus> is equivalent to the following FF/Latch : <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb3_plb_bus> is equivalent to the following FF/Latch : <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb3_plb_bus> is equivalent to the following FF/Latch : <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb3_plb_bus> is equivalent to the following FF/Latch : <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb3_plb_bus> is equivalent to the following 3 FFs/Latches : <mb3_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb3_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb3_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb4_plb_bus> is equivalent to the following FF/Latch : <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb4_plb_bus> is equivalent to the following FF/Latch : <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb4_plb_bus> is equivalent to the following FF/Latch : <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb4_plb_bus> is equivalent to the following FF/Latch : <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb4_plb_bus> is equivalent to the following 3 FFs/Latches : <mb4_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb4_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb4_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb5_plb_bus> is equivalent to the following FF/Latch : <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb5_plb_bus> is equivalent to the following FF/Latch : <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb5_plb_bus> is equivalent to the following FF/Latch : <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb5_plb_bus> is equivalent to the following FF/Latch : <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb5_plb_bus> is equivalent to the following 3 FFs/Latches : <mb5_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb5_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb5_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[7].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 20 FFs/Latches : <plb_v46_0/GEN_MPLB_RST[6].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[5].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[4].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[3].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[2].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> <plb_v46_0/GEN_SPLB_RST[11].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[10].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[9].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[8].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[7].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[6].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[5].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[4].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[3].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <SRAM> is equivalent to the following 2 FFs/Latches : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_7> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_19> in Unit <DDR2_SDRAM> is equivalent to the following 11 FFs/Latches : <DDR2_SDRAM/Rst_tocore_18> <DDR2_SDRAM/Rst_tocore_15> <DDR2_SDRAM/Rst_tocore_13> <DDR2_SDRAM/Rst_tocore_14> <DDR2_SDRAM/Rst_tocore_9> <DDR2_SDRAM/Rst_tocore_11> <DDR2_SDRAM/Rst_tocore_7> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_7> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_topim_6> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/Rst_topim_5> <DDR2_SDRAM/Rst_topim_7> <DDR2_SDRAM/Rst_topim_3> <DDR2_SDRAM/Rst_topim_2> <DDR2_SDRAM/Rst_topim_4> <DDR2_SDRAM/Rst_topim_0> <DDR2_SDRAM/Rst_topim_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_7_INST.plbv46_pim_7/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <plbv46_opb_bridge_0> is equivalent to the following 2 FFs/Latches : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plbv46_opb_bridge_0> is equivalent to the following FF/Latch : <plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_SeqAddr> in Unit <scheduler> is equivalent to the following FF/Latch : <scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock> 
INFO:Xst:2260 - The FF/Latch <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_SeqAddr> in Unit <synch_manager> is equivalent to the following FF/Latch : <synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/I_FDRE_Mn_BusLock> 
INFO:Xst:2260 - The FF/Latch <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Mn_ABus_byte_bits_vector_Generate[30].I_FDRE_Mn_ABus_byte_bits> in Unit <cond_vars> is equivalent to the following FF/Latch : <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Mn_ABus_byte_bits_vector_Generate[31].I_FDRE_Mn_ABus_byte_bits> 
INFO:Xst:2260 - The FF/Latch <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_FDRE_Mn_BusLock> in Unit <cond_vars> is equivalent to the following FF/Latch : <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/I_FDRE_Mn_SeqAddr> 
INFO:Xst:2260 - The FF/Latch <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[0].I_FDRE_Mn_BE> in Unit <cond_vars> is equivalent to the following 3 FFs/Latches : <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[1].I_FDRE_Mn_BE> <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[2].I_FDRE_Mn_BE> <cond_vars/OPB_IPIF_I/IPIF_I/INCLUDE_MASTER.MASTER_ATTACHMENT_I1/Bit_Enable_vector_Generate[3].I_FDRE_Mn_BE> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> in Unit <xps_hw_thread_bram_cntlr> is equivalent to the following FF/Latch : <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> 
INFO:Xst:2260 - The FF/Latch <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy> in Unit <xps_hw_thread_bram_cntlr> is equivalent to the following FF/Latch : <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> in Unit <xps_hw_thread_bram_cntlr> is equivalent to the following FF/Latch : <xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Data_Flow_I/FPU_I/mem_absAgtB_2_0> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Data_Flow_I/FPU_I/mem_absAgtB_2_0_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Data_Flow_I/FPU_I/mem_Exp_absAsubB_2_8> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Data_Flow_I/FPU_I/mem_Exp_absAsubB_2_8_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_1> is equivalent to the following FF/Latch : <microblaze_1/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb0_plb_bridge> is equivalent to the following FF/Latch : <mb0_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb0_plb_bus> is equivalent to the following FF/Latch : <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb0_plb_bus> is equivalent to the following FF/Latch : <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb0_plb_bus> is equivalent to the following FF/Latch : <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb0_plb_bus> is equivalent to the following 3 FFs/Latches : <mb0_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb0_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb0_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb0_plb_bus> is equivalent to the following FF/Latch : <mb0_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb1_plb_bridge> is equivalent to the following FF/Latch : <mb1_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb1_plb_bus> is equivalent to the following FF/Latch : <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb1_plb_bus> is equivalent to the following FF/Latch : <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb1_plb_bus> is equivalent to the following FF/Latch : <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb1_plb_bus> is equivalent to the following 3 FFs/Latches : <mb1_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb1_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb1_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb1_plb_bus> is equivalent to the following FF/Latch : <mb1_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb2_plb_bridge> is equivalent to the following FF/Latch : <mb2_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb2_plb_bus> is equivalent to the following FF/Latch : <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb2_plb_bus> is equivalent to the following FF/Latch : <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb2_plb_bus> is equivalent to the following FF/Latch : <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb2_plb_bus> is equivalent to the following FF/Latch : <mb2_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb2_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb2_plb_bus> is equivalent to the following 3 FFs/Latches : <mb2_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb2_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb2_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb3_plb_bridge> is equivalent to the following FF/Latch : <mb3_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb3_plb_bus> is equivalent to the following FF/Latch : <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb3_plb_bus> is equivalent to the following FF/Latch : <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb3_plb_bus> is equivalent to the following FF/Latch : <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb3_plb_bus> is equivalent to the following 3 FFs/Latches : <mb3_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb3_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb3_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb3_plb_bus> is equivalent to the following FF/Latch : <mb3_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb4_plb_bridge> is equivalent to the following FF/Latch : <mb4_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb4_plb_bus> is equivalent to the following FF/Latch : <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb4_plb_bus> is equivalent to the following FF/Latch : <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb4_plb_bus> is equivalent to the following FF/Latch : <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb4_plb_bus> is equivalent to the following FF/Latch : <mb4_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb4_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb4_plb_bus> is equivalent to the following 3 FFs/Latches : <mb4_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb4_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb4_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb5_plb_bus> is equivalent to the following FF/Latch : <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb5_plb_bus> is equivalent to the following FF/Latch : <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i> in Unit <mb5_plb_bus> is equivalent to the following FF/Latch : <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i> in Unit <mb5_plb_bus> is equivalent to the following FF/Latch : <mb5_plb_bus/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i_1> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bus/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb5_plb_bus> is equivalent to the following 3 FFs/Latches : <mb5_plb_bus/GEN_MPLB_RST[0].I_MPLB_RST> <mb5_plb_bus/GEN_SPLB_RST[0].I_SPLB_RST> <mb5_plb_bus/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> in Unit <mb5_plb_bridge> is equivalent to the following FF/Latch : <mb5_plb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 192

Cell Usage :
# BELS                             : 41387
#      BUF                         : 37
#      GND                         : 79
#      INV                         : 777
#      LUT1                        : 875
#      LUT2                        : 3406
#      LUT3                        : 4859
#      LUT4                        : 6567
#      LUT5                        : 4075
#      LUT6                        : 8854
#      LUT6_2                      : 316
#      MULT_AND                    : 146
#      MUXCY                       : 4294
#      MUXCY_L                     : 1778
#      MUXF5                       : 913
#      MUXF6                       : 1
#      MUXF7                       : 622
#      MUXF8                       : 15
#      VCC                         : 64
#      XORCY                       : 3709
# FlipFlops/Latches                : 27384
#      FD                          : 4155
#      FD_1                        : 11
#      FDC                         : 180
#      FDC_1                       : 5
#      FDCE                        : 231
#      FDCP                        : 1
#      FDCPE                       : 24
#      FDE                         : 3219
#      FDE_1                       : 8
#      FDP                         : 227
#      FDPE                        : 225
#      FDR                         : 7677
#      FDR_1                       : 3
#      FDRE                        : 8395
#      FDRE_1                      : 1
#      FDRS                        : 677
#      FDRSE                       : 829
#      FDRSE_1                     : 136
#      FDS                         : 817
#      FDS_1                       : 2
#      FDSE                        : 339
#      IDDR_2CLK                   : 72
#      LDC                         : 1
#      LDCP                        : 3
#      ODDR                        : 146
# RAMS                             : 653
#      RAM16X1D                    : 198
#      RAM32M                      : 16
#      RAM32X1D                    : 320
#      RAMB16                      : 42
#      RAMB18                      : 2
#      RAMB36_EXP                  : 75
# Shift Registers                  : 2012
#      SRL16                       : 334
#      SRL16E                      : 757
#      SRLC16E                     : 838
#      SRLC32E                     : 83
# Clock Buffers                    : 11
#      BUFG                        : 11
# IO Buffers                       : 182
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 104
#      IOBUFDS                     : 8
#      OBUF                        : 64
#      OBUFDS                      : 2
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# DSPs                             : 30
#      DSP48E                      : 30
# Others                           : 96
#      BSCAN_VIRTEX5               : 2
#      BUFIO                       : 8
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
#      JTAGPPC440                  : 1
#      PLL_ADV                     : 1
#      PPC440                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           27288  out of  44800    60%  
 Number of Slice LUTs:                32841  out of  44800    73%  
    Number used as Logic:             29729  out of  44800    66%  
    Number used as Memory:             3112  out of  13120    23%  
       Number used as RAM:             1100
       Number used as SRL:             2012

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  47232
   Number with an unused Flip Flop:   19944  out of  47232    42%  
   Number with an unused LUT:         14391  out of  47232    30%  
   Number of fully used LUT-FF pairs: 12897  out of  47232    27%  
   Number of unique control sets:      3238

IO Utilization: 
 Number of IOs:                         192
 Number of bonded IOBs:                 100  out of    640    15%  
    IOB Flip Flops/Latches:              96

Specific Feature Utilization:
 Number of Block RAM/FIFO:               97  out of    148    65%  
    Number using Block RAM only:         97
 Number of BUFG/BUFGCTRLs:               11  out of     32    34%  
 Number of DCM_ADVs:                      1  out of     12     8%  
 Number of DSP48Es:                      30  out of    128    23%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                            | Clock buffer(FF name)                                                                                                    | Load  |
------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>                                                                     | BUFG                                                                                                                     | 28008 |
N1                                                                                                                      | NONE(ppc440_0/ppc440_0/PPCS1PLBMBUSY_reg_0)                                                                              | 1     |
plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/new_mstr_index<0>| NONE(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_2)| 3     |
clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2>                                                                     | BUFG                                                                                                                     | 315   |
clock_generator_0/clock_generator_0/PLL0_CLK_OUT<4>                                                                     | BUFG                                                                                                                     | 884   |
clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>                                                                     | BUFG                                                                                                                     | 6     |
thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                | BUFG                                                                                                                     | 190   |
thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/iUPDATE_OUT                                                        | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_iDATA_CMD)                                            | 1     |
mdm_0/mdm_0/drck_i                                                                                                      | BUFG                                                                                                                     | 480   |
mdm_0/mdm_0/update1                                                                                                     | BUFG                                                                                                                     | 49    |
------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                                                                                          | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
opb_v20_0/OPB_Rst(opb_v20_0/opb_v20_0/POR_FF_I:Q)                                                                                                                                                                                                            | NONE(opb_plbv46_bridge_0/opb_plbv46_bridge_0/x_opb_slave/highaddr_cs_23)                                                                                                                 | 280   |
thread_manager/thread_manager/USER_LOGIC_I/i_ila/N0(thread_manager/thread_manager/USER_LOGIC_I/i_ila/XST_GND:G)                                                                                                                                              | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_TQ2.G_TW[0].U_TQ)                                                                                                             | 209   |
DDR2_SDRAM/SDMA_CTRL3_Sl_MWrErr<0>(DDR2_SDRAM/XST_GND:G)                                                                                                                                                                                                     | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[1].bram)          | 119   |
thread_manager/thread_manager/USER_LOGIC_I/i_icon/control0<20>(thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                                                                                             | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[34].U_IREG)                  | 64    |
thread_manager/thread_manager/USER_LOGIC_I/i_icon/control0<21>(thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE:O)                                                                                             | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[35].U_IREG)                  | 64    |
thread_manager/thread_manager/USER_LOGIC_I/i_ila/N1(thread_manager/thread_manager/USER_LOGIC_I/i_ila/XST_VCC:P)                                                                                                                                              | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 48    |
plb_v46_0/MPLB_Rst<1>(plb_v46_0/plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST:Q)                                                                                                                                                                                      | NONE(opb_plbv46_bridge_0/opb_plbv46_bridge_0/x_bridge/IP2Bus_Mst_Length_6)                                                                                                               | 33    |
thread_manager/thread_manager/USER_LOGIC_I/i_icon/control0<22>(thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE:O)                                                                                             | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[1].U_IREG)                   | 32    |
thread_manager/thread_manager/USER_LOGIC_I/i_icon/control0<23>(thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE:O)                                                                                             | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[23].U_IREG)                  | 32    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                                            | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_32)                                                                                                                                              | 23    |
plb_v46_0/SPLB_Rst<2>(plb_v46_0/plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST:Q)                                                                                                                                                                                      | NONE(LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_Data_Out_7)                                                                                                                                    | 18    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy:Q)                                                                                                                                                                       | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n)                                                                    | 17    |
thread_manager/thread_manager/USER_LOGIC_I/i_icon/control0<24>(thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE:O)                                                                                             | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32/I_YES_IREG.F_TW[10].U_IREG)                  | 16    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                                                    | NONE(mdm_0/mdm_0/MDM_Core_I1/TDI_Shifter_0)                                                                                                                                              | 12    |
microblaze_0/DPLB_M_UABus<31>(microblaze_0/XST_GND:G)                                                                                                                                                                                                        | NONE(microblaze_0/microblaze_0/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S36_Virtex5.RAMB36_I1)                                                                         | 12    |
microblaze_1/DPLB_M_UABus<31>(microblaze_1/XST_GND:G)                                                                                                                                                                                                        | NONE(microblaze_1/microblaze_1/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1)                                                | 12    |
microblaze_2/DPLB_M_UABus<31>(microblaze_2/XST_GND:G)                                                                                                                                                                                                        | NONE(microblaze_2/microblaze_2/Area.Using_ICache.ICache_I1/Tag_Memory/Using_B16_S36.Using_S36_Virtex5.RAMB36_I1)                                                                         | 12    |
microblaze_mb3/DPLB_M_UABus<31>(microblaze_mb3/XST_GND:G)                                                                                                                                                                                                    | NONE(microblaze_mb3/microblaze_mb3/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1)                                                       | 12    |
microblaze_mb4/DPLB_M_UABus<31>(microblaze_mb4/XST_GND:G)                                                                                                                                                                                                    | NONE(microblaze_mb4/microblaze_mb4/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1)                                                       | 12    |
microblaze_mb5/DPLB_M_UABus<31>(microblaze_mb5/XST_GND:G)                                                                                                                                                                                                    | NONE(microblaze_mb5/microblaze_mb5/Area.Using_ICache.ICache_I1/Data_Memory/Using_B16_S18.Using_S36_Virtex5.The_BRAMs[0].RAMB36_I1)                                                       | 12    |
thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_CMD/iSEL_n(thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                                                        | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET)                                                                                      | 10    |
thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/iRESET<1>(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                                                          | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                            | 5     |
clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/reset(clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/reset1_INV_0:O)                                                                                                    | NONE(clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/reset_shift2)                                                                                                     | 4     |
thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                                                          | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                          | 4     |
thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                                                        | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                         | 4     |
thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                                                | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                             | 4     |
mb_dlmb/LMB_Rst(mb_dlmb/mb_dlmb/POR_FF_I:Q)                                                                                                                                                                                                                  | NONE(dlmb_cntlr/dlmb_cntlr/lmb_addrstrobe_i)                                                                                                                                             | 2     |
mb_dlmb1/LMB_Rst(mb_dlmb1/mb_dlmb1/POR_FF_I:Q)                                                                                                                                                                                                               | NONE(dlmb_cntlr1/dlmb_cntlr1/lmb_addrstrobe_i)                                                                                                                                           | 2     |
mb_dlmb2/LMB_Rst(mb_dlmb2/mb_dlmb2/POR_FF_I:Q)                                                                                                                                                                                                               | NONE(dlmb_cntlr2/dlmb_cntlr2/lmb_addrstrobe_i)                                                                                                                                           | 2     |
mb_dlmb_mb3/LMB_Rst(mb_dlmb_mb3/mb_dlmb_mb3/POR_FF_I:Q)                                                                                                                                                                                                      | NONE(dlmb_cntlr_mb3/dlmb_cntlr_mb3/lmb_addrstrobe_i)                                                                                                                                     | 2     |
mb_dlmb_mb4/LMB_Rst(mb_dlmb_mb4/mb_dlmb_mb4/POR_FF_I:Q)                                                                                                                                                                                                      | NONE(dlmb_cntlr_mb4/dlmb_cntlr_mb4/lmb_addrstrobe_i)                                                                                                                                     | 2     |
mb_dlmb_mb5/LMB_Rst(mb_dlmb_mb5/mb_dlmb_mb5/POR_FF_I:Q)                                                                                                                                                                                                      | NONE(dlmb_cntlr_mb5/dlmb_cntlr_mb5/Sl_Ready_i)                                                                                                                                           | 2     |
mb_ilmb/LMB_Rst(mb_ilmb/mb_ilmb/POR_FF_I:Q)                                                                                                                                                                                                                  | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready_i)                                                                                                                                                   | 2     |
mb_ilmb1/LMB_Rst(mb_ilmb1/mb_ilmb1/POR_FF_I:Q)                                                                                                                                                                                                               | NONE(ilmb_cntlr1/ilmb_cntlr1/Sl_Ready_i)                                                                                                                                                 | 2     |
mb_ilmb2/LMB_Rst(mb_ilmb2/mb_ilmb2/POR_FF_I:Q)                                                                                                                                                                                                               | NONE(ilmb_cntlr2/ilmb_cntlr2/Sl_Ready_i)                                                                                                                                                 | 2     |
mb_ilmb_mb3/LMB_Rst(mb_ilmb_mb3/mb_ilmb_mb3/POR_FF_I:Q)                                                                                                                                                                                                      | NONE(ilmb_cntlr_mb3/ilmb_cntlr_mb3/lmb_addrstrobe_i)                                                                                                                                     | 2     |
mb_ilmb_mb4/LMB_Rst(mb_ilmb_mb4/mb_ilmb_mb4/POR_FF_I:Q)                                                                                                                                                                                                      | NONE(ilmb_cntlr_mb4/ilmb_cntlr_mb4/lmb_addrstrobe_i)                                                                                                                                     | 2     |
mb_ilmb_mb5/LMB_Rst(mb_ilmb_mb5/mb_ilmb_mb5/POR_FF_I:Q)                                                                                                                                                                                                      | NONE(ilmb_cntlr_mb5/ilmb_cntlr_mb5/lmb_addrstrobe_i)                                                                                                                                     | 2     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/Command_Reg_Rst(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/Command_Reg_Rst:Q)                                                                                                 | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/command_reg_1)                                                                                                         | 2     |
microblaze_1/microblaze_1/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_1/microblaze_1/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                             | NONE(microblaze_1/microblaze_1/Performance.Use_Debug_Logic.Debug_I1/command_reg_0)                                                                                                       | 2     |
microblaze_2/microblaze_2/Area.Implement_Debug_Logic.Debug_I/Command_Reg_Rst(microblaze_2/microblaze_2/Area.Implement_Debug_Logic.Debug_I/Command_Reg_Rst:Q)                                                                                                 | NONE(microblaze_2/microblaze_2/Area.Implement_Debug_Logic.Debug_I/command_reg_0)                                                                                                         | 2     |
mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_n(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_n1_INV_0:O)                                                                                                              | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/execute)                                                                                                                    | 1     |
mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sel_n(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sel_n1:O)                                                                                                                              | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I)                                                                                                                      | 1     |
mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO(mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                               | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                                         | 1     |
mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO(mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                               | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                                         | 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk:Q)                                                                                             | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk_TClk)                                                                                                | 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/start_single_step(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/start_single_step:Q)                                                                                             | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/single_Step_TClk)                                                                                                      | 1     |
microblaze_0/microblaze_0/sync_reset(microblaze_0/microblaze_0/sync_reset:Q)                                                                                                                                                                                 | NONE(microblaze_0/microblaze_0/Area.Decode_I/jump2_I_0)                                                                                                                                  | 1     |
microblaze_1/microblaze_1/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk(microblaze_1/microblaze_1/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk:Q)                                                                                         | NONE(microblaze_1/microblaze_1/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk)                                                                                              | 1     |
microblaze_1/microblaze_1/Performance.Use_Debug_Logic.Debug_I1/start_single_step(microblaze_1/microblaze_1/Performance.Use_Debug_Logic.Debug_I1/start_single_step:Q)                                                                                         | NONE(microblaze_1/microblaze_1/Performance.Use_Debug_Logic.Debug_I1/single_Step_TClk)                                                                                                    | 1     |
microblaze_2/microblaze_2/Area.Implement_Debug_Logic.Debug_I/continue_from_brk(microblaze_2/microblaze_2/Area.Implement_Debug_Logic.Debug_I/continue_from_brk:Q)                                                                                             | NONE(microblaze_2/microblaze_2/Area.Implement_Debug_Logic.Debug_I/continue_from_brk_TClk)                                                                                                | 1     |
microblaze_2/microblaze_2/Area.Implement_Debug_Logic.Debug_I/start_single_step(microblaze_2/microblaze_2/Area.Implement_Debug_Logic.Debug_I/start_single_step:Q)                                                                                             | NONE(microblaze_2/microblaze_2/Area.Implement_Debug_Logic.Debug_I/single_Step_TClk)                                                                                                      | 1     |
microblaze_2/microblaze_2/sync_reset(microblaze_2/microblaze_2/sync_reset:Q)                                                                                                                                                                                 | NONE(microblaze_2/microblaze_2/Area.Decode_I/jump2_I_0)                                                                                                                                  | 1     |
microblaze_mb3/microblaze_mb3/sync_reset(microblaze_mb3/microblaze_mb3/sync_reset:Q)                                                                                                                                                                         | NONE(microblaze_mb3/microblaze_mb3/Area.Decode_I/jump2_I_0)                                                                                                                              | 1     |
microblaze_mb4/microblaze_mb4/sync_reset(microblaze_mb4/microblaze_mb4/sync_reset:Q)                                                                                                                                                                         | NONE(microblaze_mb4/microblaze_mb4/Area.Decode_I/jump2_I_0)                                                                                                                              | 1     |
microblaze_mb5/microblaze_mb5/sync_reset(microblaze_mb5/microblaze_mb5/sync_reset:Q)                                                                                                                                                                         | NONE(microblaze_mb5/microblaze_mb5/Area.Decode_I/jump2_I_0)                                                                                                                              | 1     |
plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_0__or0000(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_0__or00001:O)  | NONE(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_0)                                                                | 1     |
plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_0__or0001(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_0__or00011:O)  | NONE(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_0)                                                                | 1     |
plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_1__and0000(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_1__and00001:O)| NONE(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_1)                                                                | 1     |
plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_1__or0000(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_1__or00001:O)  | NONE(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_1)                                                                | 1     |
plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_2__and0000(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_2__and00001:O)| NONE(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_2)                                                                | 1     |
plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_2__or0000(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_2__or00001:O)  | NONE(plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_index_2)                                                                | 1     |
thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/iSEL_n(thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_iSEL_n:O)                                                                                                                   | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_iDATA_CMD)                                                                                                            | 1     |
thread_manager/thread_manager/USER_LOGIC_I/i_icon/control0<13>(thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                             | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY)                                                                                                    | 1     |
thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                                                  | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                   | 1     |
thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/iARM(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                                                                               | NONE(thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY)                                                                                                    | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 11.138ns (Maximum Frequency: 89.783MHz)
   Minimum input arrival time before clock: 10.474ns
   Maximum output required time after clock: 6.967ns
   Maximum combinational path delay: 2.843ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>'
  Clock period: 7.810ns (frequency: 128.034MHz)
  Total number of paths / destination ports: 2054744 / 71825
-------------------------------------------------------------------------
Delay:               7.810ns (Levels of Logic = 11)
  Source:            synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_i (FF)
  Destination:       plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_FDRE_N (FF)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising

  Data Path: synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_i to plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_FDRE_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.471   0.855  synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/Mn_Select_i (M_select)
     end scope: 'synch_manager'
     begin scope: 'opb_v20_0'
     LUT4:I0->O           87   0.094   0.713  opb_v20_0/OPB_select_I/Y_0_or00001 (OPB_select)
     end scope: 'opb_v20_0'
     begin scope: 'cond_vars'
     LUT2:I0->O            1   0.094   0.973  cond_vars/OPB_IPIF_I/IPIF_I/SLAVE_ATTACHMENT_I1/Sln_xferAck1 (Sln_xferAck)
     end scope: 'cond_vars'
     begin scope: 'opb_v20_0'
     LUT6:I1->O           54   0.094   0.920  opb_v20_0/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I/Y_0_or00001 (OPB_xferAck)
     end scope: 'opb_v20_0'
     begin scope: 'plbv46_opb_bridge_0'
     LUT5:I1->O            1   0.094   0.973  plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/clear_sl_busy_SW0_SW0 (N66)
     LUT5:I0->O            5   0.094   0.598  plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/clear_sl_busy_SW1 (N74)
     LUT6:I4->O           31   0.094   0.607  plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/clear_sl_busy (plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/clear_sl_busy)
     LUT6:I5->O           60   0.094   0.468  plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/clr_addr_be1 (plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/clr_addr_be)
     FDRE:R                    0.573          plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG
    ----------------------------------------
    Total                      7.810ns (1.702ns logic, 6.108ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2>'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 799 / 652
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2> falling
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<4>'
  Clock period: 4.863ns (frequency: 205.634MHz)
  Total number of paths / destination ports: 16406 / 1214
-------------------------------------------------------------------------
Delay:               4.863ns (Levels of Logic = 5)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_7 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_found_window (FF)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<4> rising
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<4> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_7 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_found_window
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   1.074  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_7 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r<7>)
     LUT6:I0->O            1   0.094   0.789  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or49 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or49)
     LUT6:I2->O            4   0.094   0.496  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or190 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or)
     LUT4:I3->O            7   0.094   0.513  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/idel_set_wait1_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/idel_set_wait1)
     LUT4:I3->O            4   0.094   0.496  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_window_cnt_or000011 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_window_cnt_and0000)
     LUT6:I5->O            2   0.094   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_found_window_not0001 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_found_window_not0001)
     FDRE:CE                   0.213          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_found_window
    ----------------------------------------
    Total                      4.863ns (1.154ns logic, 3.709ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0>'
  Clock period: 1.889ns (frequency: 529.381MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               1.889ns (Levels of Logic = 0)
  Source:            clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Mshreg_rsti (FF)
  Destination:       clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/rsti (FF)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<0> rising

  Data Path: clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Mshreg_rsti to clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/rsti
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.889   0.000  clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Mshreg_rsti (clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Mshreg_rsti)
     FDE:D                    -0.018          clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/rsti
    ----------------------------------------
    Total                      1.889ns (1.889ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 11.138ns (frequency: 89.783MHz)
  Total number of paths / destination ports: 19390 / 519
-------------------------------------------------------------------------
Delay:               11.138ns (Levels of Logic = 15)
  Source:            thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Source Clock:      thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            21   0.471   0.897  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.094   0.703  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O            1   0.094   1.069  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE (control0<30>)
     end scope: 'thread_manager/USER_LOGIC_I/i_icon'
     begin scope: 'thread_manager/USER_LOGIC_I/i_ila'
     LUT6:I0->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>64 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>64)
     LUT6:I4->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>134 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>134)
     LUT6:I4->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>242 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>242)
     LUT6:I4->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>352 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>352)
     LUT6:I4->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>462 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>462)
     LUT6:I4->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>572 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>572)
     LUT5:I3->O           45   0.094   1.199  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>658 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>)
     LUT6:I0->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/U_MUX4B/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/MUXAB<1>)
     MUXF7:I1->O           1   0.254   0.000  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/YES_LUT6.U_MUXF7 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/MUXAB<0>)
     MUXF8:I0->O           1   0.182   1.069  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/YES_LUT6.U_MUXF8 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/MUXABCD<3>)
     LUT6:I0->O            1   0.094   0.710  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX2/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<1>)
     LUT6:I3->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                    -0.018          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     11.138ns (2.035ns logic, 9.103ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/iUPDATE_OUT'
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.392ns (Levels of Logic = 1)
  Source:            thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/iUPDATE_OUT rising
  Destination Clock: thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/iUPDATE_OUT rising

  Data Path: thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_iDATA_CMD to thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.220ns (frequency: 160.772MHz)
  Total number of paths / destination ports: 727 / 611
-------------------------------------------------------------------------
Delay:               3.110ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/shift_Count_0 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/shift_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE (PLB_Interconnect.JTAG_CONTROL_I/sync)
     LUT6:I1->O           11   0.094   0.391  PLB_Interconnect.JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_2'
     INV:I->O              8   0.238   0.374  microblaze_2/Area.Implement_Debug_Logic.Debug_I/Shift_inv1_INV_0 (microblaze_2/Area.Implement_Debug_Logic.Debug_I/Shift_inv)
     FDR:R                     0.573          microblaze_2/Area.Implement_Debug_Logic.Debug_I/shift_Count_0
    ----------------------------------------
    Total                      3.110ns (1.372ns logic, 1.738ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/update1'
  Clock period: 5.948ns (frequency: 168.124MHz)
  Total number of paths / destination ports: 459 / 54
-------------------------------------------------------------------------
Delay:               2.974ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg_1 (FF)
  Destination:       microblaze_1/microblaze_1/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk (FF)
  Source Clock:      mdm_0/mdm_0/update1 falling
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg_1 to microblaze_1/microblaze_1/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            6   0.467   0.737  PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg_1 (PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg<1>)
     LUT3:I0->O            7   0.094   1.006  Dbg_Reg_En_I_1_mux0000<0>1 (Dbg_Reg_En_1<4>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_1'
     LUT5:I0->O            6   0.094   0.363  microblaze_1/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En_cmp_eq00001 (microblaze_1/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_1/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk
    ----------------------------------------
    Total                      2.974ns (0.868ns logic, 2.106ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>'
  Total number of paths / destination ports: 2433 / 1013
-------------------------------------------------------------------------
Offset:              5.522ns (Levels of Logic = 10)
  Source:            ppc440_0/ppc440_0/PPC440_i:PPCMPLBREQUEST (PAD)
  Destination:       plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/new_mstr_index_6 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising

  Data Path: ppc440_0/ppc440_0/PPC440_i:PPCMPLBREQUEST to plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/new_mstr_index_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PPC440:PPCMPLBREQUEST   18   0.000   0.000  ppc440_0/PPC440_i (PPCMPLBREQUEST)
     end scope: 'ppc440_0'
     begin scope: 'plb_v46_0'
     LUT6:I0->O            1   0.094   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/GEN_QUAL_REQ[1].MSTR_REQ_MUX/lutout_0_not00011 (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/GEN_QUAL_REQ[1].MSTR_REQ_MUX/lutout<0>)
     MUXCY:S->O            1   0.372   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/GEN_QUAL_REQ[1].MSTR_REQ_MUX/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/GEN_QUAL_REQ[1].MSTR_REQ_MUX/cyout<1>)
     MUXCY:CI->O           1   0.026   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/GEN_QUAL_REQ[1].MSTR_REQ_MUX/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/GEN_QUAL_REQ[1].MSTR_REQ_MUX/cyout<2>)
     MUXCY:CI->O           2   0.254   0.485  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/GEN_QUAL_REQ[1].MSTR_REQ_MUX/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[2].MUXCY_GEN.MUXCY_I (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/mstr_request<1>)
     LUT2:I1->O            8   0.094   0.614  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/next_rr_mstr_qual_req_1_and00001 (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/next_rr_mstr_qual_req<1>)
     LUT6:I4->O            1   0.094   0.710  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/carry_out_0_mux0000<1>39 (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/carry_out_0_mux0000<1>39)
     LUT6:I3->O           10   0.094   0.759  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/carry_out_0_mux0000<1>151 (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/prioencdrOutput_rr<6>)
     LUT6:I3->O            1   0.094   0.576  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/new_mstr_index_7_cmp_eq00008126 (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/new_mstr_index_7_cmp_eq00008126)
     LUT6:I4->O            1   0.094   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/new_mstr_index_7_cmp_eq00008142 (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/new_mstr_index_7_cmp_eq0000)
     FDRE:D                   -0.018          plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.RR_ARB_GEN.I_RR_SELECT/new_mstr_index_7
    ----------------------------------------
    Total                      5.522ns (2.378ns logic, 3.144ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            ppc440_0/ppc440_0/PPC440_i:PPCS1PLBMBUSY0 (PAD)
  Destination:       ppc440_0/ppc440_0/PPCS1PLBMBUSY_reg_0 (FF)
  Destination Clock: N1 rising

  Data Path: ppc440_0/ppc440_0/PPC440_i:PPCS1PLBMBUSY0 to ppc440_0/ppc440_0/PPCS1PLBMBUSY_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PPC440:PPCS1PLBMBUSY0    2   0.000   0.341  ppc440_0/PPC440_i (ppc440_0/PPCS1PLBMBUSY_i<0>)
     FD:D                     -0.018          ppc440_0/PPCS1PLBMBUSY_reg_0
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1661 / 211
-------------------------------------------------------------------------
Offset:              10.474ns (Levels of Logic = 15)
  Source:            thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS:SHIFT (PAD)
  Destination:       thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Destination Clock: thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS:SHIFT to thread_manager/thread_manager/USER_LOGIC_I/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.491  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.094   0.916  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            1   0.094   1.069  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE (control0<30>)
     end scope: 'thread_manager/USER_LOGIC_I/i_icon'
     begin scope: 'thread_manager/USER_LOGIC_I/i_ila'
     LUT6:I0->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>64 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>64)
     LUT6:I4->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>134 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>134)
     LUT6:I4->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>242 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>242)
     LUT6:I4->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>352 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>352)
     LUT6:I4->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>462 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>462)
     LUT6:I4->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>572 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>572)
     LUT5:I3->O           45   0.094   1.199  U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>658 (U0/I_NO_D.U_ILA/U_STAT/iSTAT<19>)
     LUT6:I0->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/U_MUX4B/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/MUXAB<1>)
     MUXF7:I1->O           1   0.254   0.000  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/YES_LUT6.U_MUXF7 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/MUXAB<0>)
     MUXF8:I0->O           1   0.182   1.069  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/YES_LUT6.U_MUXF8 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/MUXABCD<3>)
     LUT6:I0->O            1   0.094   0.710  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX2/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<1>)
     LUT6:I3->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                    -0.018          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     10.474ns (1.564ns logic, 8.910ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 230 / 197
-------------------------------------------------------------------------
Offset:              2.761ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/shift_Count_0 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/shift_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (bscan_shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O           11   0.094   0.391  PLB_Interconnect.JTAG_CONTROL_I/shifting_Data (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_2'
     INV:I->O              8   0.238   0.374  microblaze_2/Area.Implement_Debug_Logic.Debug_I/Shift_inv1_INV_0 (microblaze_2/Area.Implement_Debug_Logic.Debug_I/Shift_inv)
     FDR:R                     0.573          microblaze_2/Area.Implement_Debug_Logic.Debug_I/shift_Count_0
    ----------------------------------------
    Total                      2.761ns (1.996ns logic, 0.765ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.592ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg_2 (FF)
  Destination Clock: mdm_0/mdm_0/update1 falling

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT5:I2->O            6   0.094   1.096  Old_MDM_SEL1 (Old_MDM_SEL)
     LUT6:I0->O            3   0.094   0.347  PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg_and0000 (PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg_and0000)
     FDE_1:CE                  0.213          PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg_0
    ----------------------------------------
    Total                      2.592ns (1.149ns logic, 1.443ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1>'
  Total number of paths / destination ports: 1855 / 351
-------------------------------------------------------------------------
Offset:              3.883ns (Levels of Logic = 5)
  Source:            xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY (FF)
  Destination:       ppc440_0/ppc440_0/PPC440_i:PLBPPCMWRBTERM (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<1> rising

  Data Path: xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY to ppc440_0/ppc440_0/PPC440_i:PLBPPCMWRBTERM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            56   0.471   1.201  xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY (xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_set_sl_busy)
     LUT6:I0->O            1   0.094   1.069  xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_wrbterm_i1 (Sl_wrBTerm)
     end scope: 'xps_bram_if_cntlr_0'
     begin scope: 'plb_v46_0'
     LUT6:I0->O            9   0.094   0.524  plb_v46_0/GEN_SHARED.I_PLB_SLAVE_ORS/WRBTERM_OR/Y_0_or000021 (plb_v46_0/GEN_SHARED.I_PLB_SLAVE_ORS/WRBTERM_OR/Y_0_or000021)
     LUT3:I2->O            1   0.094   0.336  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm_0_and00001 (PLB_MWrBTerm<0>)
     end scope: 'plb_v46_0'
     begin scope: 'ppc440_0'
    PPC440:PLBPPCMWRBTERM        0.000          ppc440_0/PPC440_i
    ----------------------------------------
    Total                      3.883ns (0.753ns logic, 3.130ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2>'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<2> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/PLL0_CLK_OUT<4>'
  Total number of paths / destination ports: 240 / 240
-------------------------------------------------------------------------
Offset:              0.942ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_idelay_dq:RST (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/PLL0_CLK_OUT<4> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_idelay_dq:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             72   0.471   0.471  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq)
    IODELAY:RST                0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_idelay_dq
    ----------------------------------------
    Total                      0.942ns (0.471ns logic, 0.471ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS:TDO (PAD)
  Source Clock:      thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/U_TDO_reg to thread_manager/thread_manager/USER_LOGIC_I/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.471   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_VIRTEX5:TDO          0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.U_BS
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 88 / 1
-------------------------------------------------------------------------
Offset:              5.272ns (Levels of Logic = 10)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg_1 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg_1 to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            6   0.467   0.737  PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg_1 (PLB_Interconnect.JTAG_CONTROL_I/Which_MB_Reg<1>)
     LUT3:I0->O            7   0.094   1.006  Dbg_Reg_En_I_1_mux0000<0>1 (Dbg_Reg_En_1<4>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_1'
     LUT5:I0->O            1   0.094   0.000  microblaze_1/Performance.Use_Debug_Logic.Debug_I1/TDO351 (microblaze_1/Performance.Use_Debug_Logic.Debug_I1/TDO351)
     MUXF7:I1->O           1   0.254   0.789  microblaze_1/Performance.Use_Debug_Logic.Debug_I1/TDO35_f7 (microblaze_1/Performance.Use_Debug_Logic.Debug_I1/TDO35)
     LUT6:I2->O            1   0.094   0.576  microblaze_1/Performance.Use_Debug_Logic.Debug_I1/TDO143 (DBG_TDO)
     end scope: 'microblaze_1'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT5:I3->O            1   0.094   0.973  TDO_i85 (TDO_i85)
     LUT6:I1->O            0   0.094   0.000  TDO_i229 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      5.272ns (1.191ns logic, 4.081ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 357 / 1
-------------------------------------------------------------------------
Offset:              6.967ns (Levels of Logic = 9)
  Source:            microblaze_2/microblaze_2/Area.Implement_Debug_Logic.Debug_I/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_2/microblaze_2/Area.Implement_Debug_Logic.Debug_I/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   1.889   0.973  microblaze_2/Area.Implement_Debug_Logic.Debug_I/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (microblaze_2/Area.Implement_Debug_Logic.Debug_I/tdo_config_word1<6>)
     LUT6:I1->O            1   0.094   0.000  microblaze_2/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_6 (microblaze_2/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_6)
     MUXF7:I1->O           1   0.254   0.576  microblaze_2/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_5_f7 (microblaze_2/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_5_f7)
     LUT3:I1->O            1   0.094   0.000  microblaze_2/Area.Implement_Debug_Logic.Debug_I/TDO331 (microblaze_2/Area.Implement_Debug_Logic.Debug_I/TDO331)
     MUXF7:I1->O           1   0.254   0.789  microblaze_2/Area.Implement_Debug_Logic.Debug_I/TDO33_f7 (microblaze_2/Area.Implement_Debug_Logic.Debug_I/TDO33)
     LUT6:I2->O            1   0.094   0.789  microblaze_2/Area.Implement_Debug_Logic.Debug_I/TDO143 (DBG_TDO)
     end scope: 'microblaze_2'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT5:I1->O            1   0.094   0.973  TDO_i85 (TDO_i85)
     LUT6:I1->O            0   0.094   0.000  TDO_i229 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      6.967ns (2.867ns logic, 4.100ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 348 / 310
-------------------------------------------------------------------------
Delay:               2.843ns (Levels of Logic = 12)
  Source:            ppc440_0/ppc440_0/PPC440_i:PPCMPLBPRIORITY1 (PAD)
  Destination:       ppc440_0/ppc440_0/PPC440_i:PLBPPCMRDPENDPRI1 (PAD)

  Data Path: ppc440_0/ppc440_0/PPC440_i:PPCMPLBPRIORITY1 to ppc440_0/ppc440_0/PPC440_i:PLBPPCMRDPENDPRI1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PPC440:PPCMPLBPRIORITY1    7   0.000   0.000  ppc440_0/PPC440_i (PPCMPLBPRIORITY<1>)
     end scope: 'ppc440_0'
     begin scope: 'plb_v46_0'
     LUT4:I0->O            1   0.094   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl3_n1 (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lvl3_n<0>)
     MUXCY:S->O            1   0.372   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MASTERS_WR_MUXES[1].I_MASTER_MUX (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr_mux<1>)
     MUXCY:CI->O           1   0.026   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MASTERS_WR_MUXES[2].I_MASTER_MUX (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr_mux<2>)
     MUXCY:CI->O           1   0.026   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MASTERS_WR_MUXES[3].I_MASTER_MUX (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr_mux<3>)
     MUXCY:CI->O           1   0.026   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MASTERS_WR_MUXES[4].I_MASTER_MUX (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr_mux<4>)
     MUXCY:CI->O           1   0.026   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MASTERS_WR_MUXES[5].I_MASTER_MUX (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr_mux<5>)
     MUXCY:CI->O           1   0.026   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MASTERS_WR_MUXES[6].I_MASTER_MUX (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr_mux<6>)
     MUXCY:CI->O           1   0.026   0.000  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MASTERS_WR_MUXES[7].I_MASTER_MUX (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr_mux<7>)
     MUXCY:CI->O           2   0.254   0.715  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MASTERS_WR_MUXES[8].I_MASTER_MUX (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr_mux<8>)
     LUT3:I0->O            1   0.094   0.336  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrPendPri_1_or00001 (PLB_wrPendPri<1>)
     end scope: 'plb_v46_0'
     begin scope: 'ppc440_0'
    PPC440:PLBPPCMWRPENDPRI1        0.000          ppc440_0/PPC440_i
    ----------------------------------------
    Total                      2.843ns (1.792ns logic, 1.051ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================


Total REAL time to Xst completion: 498.00 secs
Total CPU time to Xst completion: 341.39 secs
 
--> 


Total memory usage is 1177572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :  707 (   0 filtered)

