Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Sep 28 12:13:13 2017
| Host         : DESKTOP-FU5PHUO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gcd_timing_summary_routed.rpt -rpx gcd_timing_summary_routed.rpx
| Design       : gcd
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.521        0.000                      0                  102        0.164        0.000                      0                  102        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.521        0.000                      0                  102        0.164        0.000                      0                  102        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.740ns (33.489%)  route 3.456ns (66.511%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_a_reg[4]/Q
                         net (fo=9, routed)           1.394     7.161    reg_a[4]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.285    FSM_sequential_state[1]_i_9_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.844    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.001 f  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.765     8.766    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.329     9.095 r  n[15]_i_3/O
                         net (fo=2, routed)           0.462     9.557    n[15]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     9.681 r  n[15]_i_1/O
                         net (fo=16, routed)          0.825    10.506    n[15]_i_1_n_0
    SLICE_X7Y74          FDCE                                         r  n_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.586    15.009    clk_IBUF_BUFG
    SLICE_X7Y74          FDCE                                         r  n_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y74          FDCE (Setup_fdce_C_CE)      -0.205    15.027    n_reg[1]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.740ns (33.489%)  route 3.456ns (66.511%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_a_reg[4]/Q
                         net (fo=9, routed)           1.394     7.161    reg_a[4]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.285    FSM_sequential_state[1]_i_9_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.844    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.001 f  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.765     8.766    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.329     9.095 r  n[15]_i_3/O
                         net (fo=2, routed)           0.462     9.557    n[15]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     9.681 r  n[15]_i_1/O
                         net (fo=16, routed)          0.825    10.506    n[15]_i_1_n_0
    SLICE_X7Y74          FDCE                                         r  n_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.586    15.009    clk_IBUF_BUFG
    SLICE_X7Y74          FDCE                                         r  n_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y74          FDCE (Setup_fdce_C_CE)      -0.205    15.027    n_reg[2]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.740ns (33.489%)  route 3.456ns (66.511%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_a_reg[4]/Q
                         net (fo=9, routed)           1.394     7.161    reg_a[4]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.285    FSM_sequential_state[1]_i_9_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.844    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.001 f  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.765     8.766    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.329     9.095 r  n[15]_i_3/O
                         net (fo=2, routed)           0.462     9.557    n[15]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     9.681 r  n[15]_i_1/O
                         net (fo=16, routed)          0.825    10.506    n[15]_i_1_n_0
    SLICE_X7Y74          FDCE                                         r  n_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.586    15.009    clk_IBUF_BUFG
    SLICE_X7Y74          FDCE                                         r  n_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y74          FDCE (Setup_fdce_C_CE)      -0.205    15.027    n_reg[3]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.740ns (33.489%)  route 3.456ns (66.511%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_a_reg[4]/Q
                         net (fo=9, routed)           1.394     7.161    reg_a[4]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.285    FSM_sequential_state[1]_i_9_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.844    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.001 f  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.765     8.766    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.329     9.095 r  n[15]_i_3/O
                         net (fo=2, routed)           0.462     9.557    n[15]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     9.681 r  n[15]_i_1/O
                         net (fo=16, routed)          0.825    10.506    n[15]_i_1_n_0
    SLICE_X7Y74          FDCE                                         r  n_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.586    15.009    clk_IBUF_BUFG
    SLICE_X7Y74          FDCE                                         r  n_reg[4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y74          FDCE (Setup_fdce_C_CE)      -0.205    15.027    n_reg[4]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.740ns (34.141%)  route 3.357ns (65.859%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_a_reg[4]/Q
                         net (fo=9, routed)           1.394     7.161    reg_a[4]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.285    FSM_sequential_state[1]_i_9_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.844    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.001 f  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.765     8.766    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.329     9.095 r  n[15]_i_3/O
                         net (fo=2, routed)           0.466     9.561    n[15]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     9.685 r  reg_a[15]_i_1/O
                         net (fo=16, routed)          0.722    10.407    reg_a[15]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  reg_a_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.586    15.009    clk_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  reg_a_reg[8]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y74          FDCE (Setup_fdce_C_CE)      -0.205    15.027    reg_a_reg[8]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.740ns (33.919%)  route 3.390ns (66.082%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_a_reg[4]/Q
                         net (fo=9, routed)           1.394     7.161    reg_a[4]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.285    FSM_sequential_state[1]_i_9_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.844    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.001 f  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.765     8.766    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.329     9.095 r  n[15]_i_3/O
                         net (fo=2, routed)           0.466     9.561    n[15]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     9.685 r  reg_a[15]_i_1/O
                         net (fo=16, routed)          0.755    10.441    reg_a[15]_i_1_n_0
    SLICE_X2Y73          FDCE                                         r  reg_a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.590    15.013    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_a_reg[0]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          FDCE (Setup_fdce_C_CE)      -0.169    15.067    reg_a_reg[0]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.740ns (33.919%)  route 3.390ns (66.082%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_a_reg[4]/Q
                         net (fo=9, routed)           1.394     7.161    reg_a[4]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.285    FSM_sequential_state[1]_i_9_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.844    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.001 f  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.765     8.766    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.329     9.095 r  n[15]_i_3/O
                         net (fo=2, routed)           0.466     9.561    n[15]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     9.685 r  reg_a[15]_i_1/O
                         net (fo=16, routed)          0.755    10.441    reg_a[15]_i_1_n_0
    SLICE_X2Y73          FDCE                                         r  reg_a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.590    15.013    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_a_reg[1]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          FDCE (Setup_fdce_C_CE)      -0.169    15.067    reg_a_reg[1]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.740ns (33.919%)  route 3.390ns (66.082%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_a_reg[4]/Q
                         net (fo=9, routed)           1.394     7.161    reg_a[4]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.285    FSM_sequential_state[1]_i_9_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.844    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.001 f  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.765     8.766    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.329     9.095 r  n[15]_i_3/O
                         net (fo=2, routed)           0.466     9.561    n[15]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     9.685 r  reg_a[15]_i_1/O
                         net (fo=16, routed)          0.755    10.441    reg_a[15]_i_1_n_0
    SLICE_X2Y73          FDCE                                         r  reg_a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.590    15.013    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_a_reg[2]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          FDCE (Setup_fdce_C_CE)      -0.169    15.067    reg_a_reg[2]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.740ns (33.919%)  route 3.390ns (66.082%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_a_reg[4]/Q
                         net (fo=9, routed)           1.394     7.161    reg_a[4]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.285    FSM_sequential_state[1]_i_9_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.844    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.001 f  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.765     8.766    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.329     9.095 r  n[15]_i_3/O
                         net (fo=2, routed)           0.466     9.561    n[15]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     9.685 r  reg_a[15]_i_1/O
                         net (fo=16, routed)          0.755    10.441    reg_a[15]_i_1_n_0
    SLICE_X2Y73          FDCE                                         r  reg_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.590    15.013    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_a_reg[3]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          FDCE (Setup_fdce_C_CE)      -0.169    15.067    reg_a_reg[3]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.740ns (34.603%)  route 3.288ns (65.397%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_a_reg[4]/Q
                         net (fo=9, routed)           1.394     7.161    reg_a[4]
    SLICE_X3Y74          LUT6 (Prop_lut6_I3_O)        0.124     7.285 r  FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           0.000     7.285    FSM_sequential_state[1]_i_9_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  FSM_sequential_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.844    FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.001 f  FSM_sequential_state_reg[1]_i_2/CO[1]
                         net (fo=4, routed)           0.765     8.766    FSM_sequential_state_reg[1]_i_2_n_2
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.329     9.095 r  n[15]_i_3/O
                         net (fo=2, routed)           0.462     9.557    n[15]_i_3_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.124     9.681 r  n[15]_i_1/O
                         net (fo=16, routed)          0.658    10.339    n[15]_i_1_n_0
    SLICE_X7Y75          FDCE                                         r  n_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.586    15.009    clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  n_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y75          FDCE (Setup_fdce_C_CE)      -0.205    15.027    n_reg[0]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  4.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 reg_b_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_b_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  reg_b_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  reg_b_reg[12]/Q
                         net (fo=8, routed)           0.111     1.764    p_0_in[11]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  reg_b[11]_i_1/O
                         net (fo=1, routed)           0.000     1.809    next_reg_b[11]
    SLICE_X2Y76          FDCE                                         r  reg_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  reg_b_reg[11]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.120     1.644    reg_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reg_b_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_b_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.090%)  route 0.140ns (42.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  reg_b_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_b_reg[15]/Q
                         net (fo=7, routed)           0.140     1.794    p_0_in[14]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  reg_b[14]_i_1/O
                         net (fo=1, routed)           0.000     1.839    next_reg_b[14]
    SLICE_X2Y76          FDCE                                         r  reg_b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  reg_b_reg[14]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.121     1.645    reg_b_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 reg_b_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_b_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.950%)  route 0.146ns (44.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  reg_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  reg_b_reg[6]/Q
                         net (fo=8, routed)           0.146     1.799    p_0_in[5]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  reg_b[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    next_reg_b[5]
    SLICE_X2Y76          FDCE                                         r  reg_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  reg_b_reg[5]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.121     1.645    reg_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 reg_a_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.534%)  route 0.121ns (39.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_a_reg[10]/Q
                         net (fo=9, routed)           0.121     1.776    reg_a[10]
    SLICE_X0Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  reg_a[11]_i_1/O
                         net (fo=1, routed)           0.000     1.821    next_reg_a[11]
    SLICE_X0Y77          FDCE                                         r  reg_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  reg_a_reg[11]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.091     1.617    reg_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reg_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.601%)  route 0.154ns (42.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  reg_a_reg[0]/Q
                         net (fo=11, routed)          0.154     1.829    reg_a[0]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  reg_a[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    next_reg_a[1]
    SLICE_X2Y73          FDCE                                         r  reg_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_a_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y73          FDCE (Hold_fdce_C_D)         0.120     1.631    reg_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reg_a_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.650%)  route 0.204ns (52.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  reg_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_a_reg[4]/Q
                         net (fo=9, routed)           0.204     1.859    reg_a[4]
    SLICE_X2Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.904 r  reg_a[5]_i_1/O
                         net (fo=1, routed)           0.000     1.904    next_reg_a[5]
    SLICE_X2Y77          FDCE                                         r  reg_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  reg_a_reg[5]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDCE (Hold_fdce_C_D)         0.121     1.647    reg_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reg_b_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_b_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.526%)  route 0.174ns (45.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  reg_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  reg_b_reg[5]/Q
                         net (fo=8, routed)           0.174     1.850    p_0_in[4]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  reg_b[4]_i_1/O
                         net (fo=1, routed)           0.000     1.895    next_reg_b[4]
    SLICE_X2Y76          FDCE                                         r  reg_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  reg_b_reg[4]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.121     1.632    reg_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reg_b_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_b_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.726%)  route 0.159ns (43.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  reg_b_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  reg_b_reg[14]/Q
                         net (fo=8, routed)           0.159     1.835    p_0_in[13]
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  reg_b[13]_i_1/O
                         net (fo=1, routed)           0.000     1.880    next_reg_b[13]
    SLICE_X3Y76          FDCE                                         r  reg_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  reg_b_reg[13]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X3Y76          FDCE (Hold_fdce_C_D)         0.092     1.616    reg_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 reg_b_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_b_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.057%)  route 0.171ns (47.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  reg_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  reg_b_reg[7]/Q
                         net (fo=8, routed)           0.171     1.824    p_0_in[6]
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.869 r  reg_b[6]_i_1/O
                         net (fo=1, routed)           0.000     1.869    next_reg_b[6]
    SLICE_X3Y76          FDCE                                         r  reg_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  reg_b_reg[6]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDCE (Hold_fdce_C_D)         0.092     1.603    reg_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.590     1.509    clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  n_reg[0]/Q
                         net (fo=4, routed)           0.182     1.833    n_reg_n_0_[0]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  n[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    n[0]_i_1_n_0
    SLICE_X7Y75          FDCE                                         r  n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.858     2.023    clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  n_reg[0]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X7Y75          FDCE (Hold_fdce_C_D)         0.092     1.601    n_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y77     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     n_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     n_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     n_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     n_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y74     n_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y74     n_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     n_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     n_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     reg_a_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     reg_a_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     reg_a_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     n_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     n_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     n_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     n_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     n_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     n_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     n_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     n_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     n_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     n_reg[1]/C



