/*
 *  CMSIS Pack Debug Access Sequence Log
 *  File        : C:\repo\stm32f103c8\sdk_2025\sdk2025_Sequences_0028.log
 *  Created     : 10:50:18 (11/05/2025)
 *  Device      : STM32F103C8
 *  PDSC File   : C:/Keil_v5/ARM/Packs/Keil/STM32F1xx_DFP/2.4.1/Keil.STM32F1xx_DFP.pdsc
 *  Config File : C:\repo\stm32f103c8\sdk_2025\DebugConfig\sdk_STM32F103C8_1.0.0.dbgconf
 *
 */

[10:50:18.394]  **********  Sequence "DebugDeviceUnlock"  (Context="Target Access", Pname="", info="")
[10:50:18.394]  
[10:50:18.394]  <debugvars>
[10:50:18.395]    // Pre-defined
[10:50:18.395]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[10:50:18.396]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[10:50:18.396]    __dp=0x00000000
[10:50:18.396]    __ap=0x00000000
[10:50:18.396]    __traceout=0x00000000      (Trace Disabled)
[10:50:18.397]    __errorcontrol=0x00000000  (Skip Errors="False")
[10:50:18.397]    __FlashAddr=0x00000000
[10:50:18.397]    __FlashLen=0x00000000
[10:50:18.397]    __FlashArg=0x00000000
[10:50:18.397]    __FlashOp=0x00000000
[10:50:18.397]    __Result=0x00000000
[10:50:18.398]    
[10:50:18.398]    // User-defined
[10:50:18.398]    DbgMCU_CR=0x00000007
[10:50:18.398]  </debugvars>
[10:50:18.398]  
[10:50:18.398]  <sequence name="DebugDeviceUnlock" Pname="" disable="false" info="">
[10:50:18.398]    <block atomic="false" info="">
[10:50:18.398]      Sequence("CheckID");
[10:50:18.399]        <sequence name="CheckID" Pname="" disable="false" info="">
[10:50:18.399]          <block atomic="false" info="">
[10:50:18.399]            __var pidr1 = 0;
[10:50:18.399]              // -> [pidr1 <= 0x00000000]
[10:50:18.399]            __var pidr2 = 0;
[10:50:18.399]              // -> [pidr2 <= 0x00000000]
[10:50:18.400]            __var jep106id = 0;
[10:50:18.400]              // -> [jep106id <= 0x00000000]
[10:50:18.400]            __var ROMTableBase = 0;
[10:50:18.400]              // -> [ROMTableBase <= 0x00000000]
[10:50:18.400]            __ap = 0;      // AHB-AP
[10:50:18.400]              // -> [__ap <= 0x00000000]
[10:50:18.401]            ROMTableBase = ReadAP(0xF8) & ~0x3;
[10:50:18.401]              // -> [ReadAP(0x000000F8) => 0xE00FF003]   (__dp=0x00000000, __ap=0x00000000)
[10:50:18.401]              // -> [ROMTableBase <= 0xE00FF000]
[10:50:18.401]            pidr1 = Read32(ROMTableBase + 0x0FE4);
[10:50:18.402]              // -> [Read32(0xE00FFFE4) => 0x00000004]   (__dp=0x00000000, __ap=0x00000000)
[10:50:18.402]              // -> [pidr1 <= 0x00000004]
[10:50:18.402]            pidr2 = Read32(ROMTableBase + 0x0FE8);
[10:50:18.403]              // -> [Read32(0xE00FFFE8) => 0x0000000A]   (__dp=0x00000000, __ap=0x00000000)
[10:50:18.404]              // -> [pidr2 <= 0x0000000A]
[10:50:18.404]            jep106id = ((pidr2 & 0x7) << 4 ) | ((pidr1 >> 4) & 0xF);
[10:50:18.404]              // -> [jep106id <= 0x00000020]
[10:50:18.404]          </block>
[10:50:18.404]          <control if="jep106id != 0x20" while="" timeout="0" info="">
[10:50:18.404]            // if-block "jep106id != 0x20"
[10:50:18.404]              // =>  FALSE
[10:50:18.405]            // skip if-block "jep106id != 0x20"
[10:50:18.405]          </control>
[10:50:18.405]        </sequence>
[10:50:18.405]    </block>
[10:50:18.405]  </sequence>
[10:50:18.405]  
[10:50:18.406]  **********  Sequence "DebugCoreStart"  (Context="Target Access", Pname="", info="")
[10:50:18.406]  
[10:50:18.406]  <debugvars>
[10:50:18.406]    // Pre-defined
[10:50:18.406]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[10:50:18.406]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[10:50:18.406]    __dp=0x00000000
[10:50:18.406]    __ap=0x00000000
[10:50:18.407]    __traceout=0x00000000      (Trace Disabled)
[10:50:18.407]    __errorcontrol=0x00000000  (Skip Errors="False")
[10:50:18.407]    __FlashAddr=0x00000000
[10:50:18.407]    __FlashLen=0x00000000
[10:50:18.407]    __FlashArg=0x00000000
[10:50:18.407]    __FlashOp=0x00000000
[10:50:18.408]    __Result=0x00000000
[10:50:18.408]    
[10:50:18.408]    // User-defined
[10:50:18.408]    DbgMCU_CR=0x00000007
[10:50:18.408]  </debugvars>
[10:50:18.408]  
[10:50:18.408]  <sequence name="DebugCoreStart" Pname="" disable="false" info="">
[10:50:18.409]    <block atomic="false" info="">
[10:50:18.409]      Write32(0xE000EDF0, 0xA05F0001);                                        // Enable Core Debug via DHCSR
[10:50:18.410]        // -> [Write32(0xE000EDF0, 0xA05F0001)]   (__dp=0x00000000, __ap=0x00000000)
[10:50:18.410]      Write32(0xE0042004, DbgMCU_CR);                                         // DBGMCU_CR: Configure MCU Debug
[10:50:18.411]        // -> [Write32(0xE0042004, 0x00000007)]   (__dp=0x00000000, __ap=0x00000000)
[10:50:18.411]    </block>
[10:50:18.411]  </sequence>
[10:50:18.411]  
