#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jul 21 16:10:09 2025
# Process ID         : 7568
# Current directory  : C:/Users/LeeladithyaSagar/Downloads/AES_External
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent280 C:\Users\LeeladithyaSagar\Downloads\AES_External\AES.xpr
# Log file           : C:/Users/LeeladithyaSagar/Downloads/AES_External/vivado.log
# Journal file       : C:/Users/LeeladithyaSagar/Downloads/AES_External\vivado.jou
# Running On         : DESKTOP-JFF140U
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 1382 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8320 MB
# Swap memory        : 9663 MB
# Total Virtual      : 17983 MB
# Available Virtual  : 8089 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/LeeladithyaSagar/Downloads/AES_External/AES.xpr
INFO: [Project 1-313] Project file moved from 'F:/AES_External/AES_External' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/LeeladithyaSagar/Downloads/AES_External/AES.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LeeladithyaSagar/Downloads/AES_External/AES.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\intelFPGA_lite\20.1\modelsim_ase\win32aloem'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LeeladithyaSagar/Downloads/AES_External/AES.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.1

# do {tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:43 on Jul 21,2025
# vlog -incr -mfcu -work xil_defaultlib ../../../../AES.srcs/sources_1/new/AES.v ../../../../AES.srcs/sources_1/new/add_round_key.v ../../../../AES.srcs/sources_1/new/aes_output_to_uart.v ../../../../AES.srcs/sources_1/new/aes_top_decryption.v ../../../../AES.srcs/sources_1/new/aes_top_encryption.v ../../../../AES.srcs/sources_1/new/freq_scaling.v ../../../../AES.srcs/sources_1/new/g_function.v ../../../../AES.srcs/sources_1/new/inverse_mix_columns.v ../../../../AES.srcs/sources_1/new/inverse_sbox.v ../../../../AES.srcs/sources_1/new/inverse_shift_rows.v ../../../../AES.srcs/sources_1/new/inverse_sub_bytes.v ../../../../AES.srcs/sources_1/new/key_expansion.v ../../../../AES.srcs/sources_1/new/mix_columns.v ../../../../AES.srcs/sources_1/new/sbox.v ../../../../AES.srcs/sources_1/new/shift_rows.v ../../../../AES.srcs/sources_1/new/sub_bytes.v ../../../../AES.srcs/sources_1/new/uart_rx.v ../../../../AES.srcs/sources_1/new/uart_to_aes_input.v ../../../../AES.srcs/sources_1/new/uart_tx.v ../../../../AES.srcs/sim_1/new/tb.v 
# -- Skipping module AES_Final
# -- Skipping module add_round_key
# -- Skipping module aes_output_to_uart
# -- Skipping module aes_top_decryption
# -- Skipping module aes_top_encryption
# -- Skipping module freq_scaling
# -- Skipping module g_function
# -- Skipping module inverse_mix_columns
# -- Skipping module inverse_sbox
# -- Skipping module inverse_shift_rows
# -- Skipping module inverse_sub_bytes
# -- Skipping module key_expansion
# -- Skipping module mix_columns
# -- Skipping module sbox
# -- Skipping module shift_rows
# -- Skipping module sub_bytes
# -- Skipping module uart_rx
# -- Skipping module uart_to_aes_input
# -- Skipping module uart_tx
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:10:43 on Jul 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:10:43 on Jul 21,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:10:44 on Jul 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/LeeladithyaSagar/Downloads/AES_External/AES.sim/sim_1/behav/modelsim'
Program launched (PID=5124)
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 16:12:29 2025...
