set clock_constraint { \
    name clk \
    module axis2lbus \
    port ap_clk \
    period 3.103 \
    uncertainty 0.387875 \
}

set all_path {}

set false_path {}

