Execute       source -notrace -encoding utf-8 D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.153 sec.
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.319 sec.
INFO-FLOW: Workspace D:/PJ/CNN_HLS/CNN_HLS/hls opened at Mon Jul 14 02:15:07 +0700 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component D:/PJ/CNN_HLS/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file D:/PJ/CNN_HLS/hls_config.cfg
Execute       apply_ini D:/PJ/CNN_HLS/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(7)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' from D:/PJ/CNN_HLS/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' from D:/PJ/CNN_HLS/hls_config.cfg(8)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(9)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' from D:/PJ/CNN_HLS/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' from D:/PJ/CNN_HLS/hls_config.cfg(10)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(11)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' from D:/PJ/CNN_HLS/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' from D:/PJ/CNN_HLS/hls_config.cfg(12)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(13)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' from D:/PJ/CNN_HLS/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' from D:/PJ/CNN_HLS/hls_config.cfg(14)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(21)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' from D:/PJ/CNN_HLS/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' from D:/PJ/CNN_HLS/hls_config.cfg(22)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(23)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(24)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' from D:/PJ/CNN_HLS/hls_config.cfg(25) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' from D:/PJ/CNN_HLS/hls_config.cfg(25)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' from D:/PJ/CNN_HLS/hls_config.cfg(26) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' from D:/PJ/CNN_HLS/hls_config.cfg(26)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(27) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(27)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' to the project
Command         add_files done; 1.766 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(28) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(28)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_A_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(29) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_A_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(29)
Execute         add_files -tb D:/Verilog/signals_label_A_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_A_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_L_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(30) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_L_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(30)
Execute         add_files -tb D:/Verilog/signals_label_L_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_L_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_N_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(31) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_N_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(31)
Execute         add_files -tb D:/Verilog/signals_label_N_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_N_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_R_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(32) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_R_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(32)
Execute         add_files -tb D:/Verilog/signals_label_R_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_R_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_V_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(33) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_V_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(33)
Execute         add_files -tb D:/Verilog/signals_label_V_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_V_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_N_label_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(34) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_N_label_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(34)
Execute         add_files -tb D:/Verilog/signals_N_label_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_N_label_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=CNN' from D:/PJ/CNN_HLS/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=CNN' from D:/PJ/CNN_HLS/hls_config.cfg(17)
Execute         set_top CNN 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/PJ/CNN_HLS/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/PJ/CNN_HLS/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from D:/PJ/CNN_HLS/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from D:/PJ/CNN_HLS/hls_config.cfg(1)
Execute         set_part xck26-sfvc784-2LV-c 
Execute           create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command           create_platform done; 1.048 sec.
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 1.17 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.tool=xsim' from D:/PJ/CNN_HLS/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying config ini 'cosim.tool=xsim' from D:/PJ/CNN_HLS/hls_config.cfg(20)
Execute         config_cosim -tool=xsim 
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=port' from D:/PJ/CNN_HLS/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=port' from D:/PJ/CNN_HLS/hls_config.cfg(19)
Execute         config_cosim -trace_level=port 
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.wave_debug=1' from D:/PJ/CNN_HLS/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=1' from D:/PJ/CNN_HLS/hls_config.cfg(18)
Execute         config_cosim -wave_debug=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from D:/PJ/CNN_HLS/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from D:/PJ/CNN_HLS/hls_config.cfg(15)
Execute         config_csim -code_analyzer=0 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/PJ/CNN_HLS/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/PJ/CNN_HLS/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from D:/PJ/CNN_HLS/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from D:/PJ/CNN_HLS/hls_config.cfg(16)
Execute         config_sim -O=1 
Command       apply_ini done; 3.056 sec.
Execute       write_component -config D:/PJ/CNN_HLS/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json
Command     open_solution done; 3.414 sec.
Command   open_component done; 3.417 sec.
Execute   apply_ini D:/PJ/CNN_HLS/CNN_HLS/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.cpp.xilinx-performance-pragma-detector.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.cpp.xilinx-performance-pragma-detector.err.log
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.cpp.xilinx-performance-pragma-detector.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.cpp.xilinx-performance-pragma-detector.err.log
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.cpp.xilinx-performance-pragma-detector.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.cpp.xilinx-performance-pragma-detector.err.log
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.cpp.xilinx-performance-pragma-detector.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 6.455 seconds; current allocated memory: 172.617 MB.
Execute       set_directive_top CNN -name=CNN 
INFO: [HLS 200-10] Analyzing design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.cpp.clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp  -target fpga  -directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/.systemc_flag -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.659 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp  -target fpga  -directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.596 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command       clang_tidy done; 1.128 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.bc {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp.clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.cpp.clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp  -target fpga  -directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/.systemc_flag -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.655 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp  -target fpga  -directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.671 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.113 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.bc {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp.clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.cpp.clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp  -target fpga  -directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/.systemc_flag -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp  -target fpga  -directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.772 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.286 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.bc {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp.clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.cpp.clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp  -target fpga  -directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/.systemc_flag -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.552 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp  -target fpga  -directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/all.directive.json -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.925 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.09 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot -I D:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.bc {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp.clang.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.541 seconds; current allocated memory: 175.812 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.0.bc -args  "D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.g.bc" "D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.g.bc" "D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.g.bc" "D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.g.bc D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.g.bc D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.g.bc D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.g.bc -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.0.bc > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.135 sec.
Execute       run_link_or_opt -opt -out D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc -args D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.126 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc -args D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc D:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc D:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.773 sec.
Execute       run_link_or_opt -opt -out D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc -args D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=CNN -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=CNN -reflow-float-conversion -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.796 sec.
Execute       run_link_or_opt -out D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc -args D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc -args D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=CNN 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=CNN -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=CNN -mllvm -hls-db-dir -mllvm D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,331 Compile/Link (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 12,331 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,175 Unroll/Inline (step 1) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 2,175 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,168 Unroll/Inline (step 2) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,168 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,027 Unroll/Inline (step 3) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,027 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 953 Unroll/Inline (step 4) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 953 Array/Struct (step 1) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 953 Array/Struct (step 2) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 953 Array/Struct (step 3) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 953 Array/Struct (step 4) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,010 Array/Struct (step 5) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,010 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,010 Performance (step 1) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,010 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,392 Performance (step 2) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 3,392 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,035 Performance (step 3) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,035 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,214 Performance (step 4) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,214 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,220 HW Transforms (step 1) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,220 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,411 HW Transforms (step 2) (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,411 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_3(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_3(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_4(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_4(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_5(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_5(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_6(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_6(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Padding_Conv1D_7(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Conv1D_7(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Max_Pool1D_3(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'GlobalAveragePool1D(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Dense_0(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'Dense_1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'CNN(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_0> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:7:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_0> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_1> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_1> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_0> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:11:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_2> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_2> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_3> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_3> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_1> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:33:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_4> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_ap_4> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_5> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_5> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_2> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_6> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_6> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_channel_pad_7> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:189:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_fa_7> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:204:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_weight_pool_3> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:77:3 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_93_1> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:93:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_a_Dense_0> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:5:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_for_a_Dense_1> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:17:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_detect> at D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28:2 
INFO: [HLS 214-291] Loop 'loop_for_b_Dense_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:20:3)
INFO: [HLS 214-291] Loop 'loop_for_b_Dense_0' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:8:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:95:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:79:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:57:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_4' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:124:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_4' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:126:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:35:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_3' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:98:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_3' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:100:5)
INFO: [HLS 214-291] Loop 'loop_for_fc_2' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:72:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_2' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:74:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:13:21)
INFO: [HLS 214-291] Loop 'loop_for_fc_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:46:4)
INFO: [HLS 214-291] Loop 'loop_for_fa_1' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:48:5)
INFO: [HLS 214-291] Loop 'loop_for_fa_0' is marked as complete unroll implied by the pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:22:5)
INFO: [HLS 214-186] Unrolling loop 'loop_for_b_Dense_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:20:3) in function 'CNN' completely with a factor of 20 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_b_Dense_0' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:8:3) in function 'CNN' completely with a factor of 32 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:95:20) in function 'CNN' completely with a factor of 20 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:79:21) in function 'CNN' completely with a factor of 2 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:57:21) in function 'CNN' completely with a factor of 2 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_4' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:124:4) in function 'CNN' completely with a factor of 8 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_4' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:126:5) in function 'CNN' completely with a factor of 5 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:35:21) in function 'CNN' completely with a factor of 2 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_3' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:98:4) in function 'CNN' completely with a factor of 8 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_3' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:100:5) in function 'CNN' completely with a factor of 5 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_2' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:72:4) in function 'CNN' completely with a factor of 4 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_2' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:74:5) in function 'CNN' completely with a factor of 5 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:13:21) in function 'CNN' completely with a factor of 2 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fc_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:46:4) in function 'CNN' completely with a factor of 4 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:48:5) in function 'CNN' completely with a factor of 5 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'loop_for_fa_0' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:22:5) in function 'CNN' completely with a factor of 5 (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:8:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_197_1'. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197:20)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_171_1'. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171:20)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_145_1'. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145:20)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_15_1'. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'OutPadConv1' due to pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:11:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'OutPadConv2' due to pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:14:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'OutPadConv3' due to pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:16:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'OutPadConv4' due to pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:19:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=10 dim=1' for array 'OutPool3' due to pipeline pragma (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28:6)
INFO: [HLS 214-248] Applying array_partition to 'OutPadConv1': Cyclic partitioning with factor 3 on dimension 1. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:11:6)
INFO: [HLS 214-248] Applying array_partition to 'OutPadConv2': Cyclic partitioning with factor 2 on dimension 1. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:14:6)
INFO: [HLS 214-248] Applying array_partition to 'OutPadConv3': Cyclic partitioning with factor 3 on dimension 1. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:16:6)
INFO: [HLS 214-248] Applying array_partition to 'OutPadConv4': Cyclic partitioning with factor 3 on dimension 1. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:19:6)
INFO: [HLS 214-248] Applying array_partition to 'OutPool3': Cyclic partitioning with factor 10 on dimension 1. (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28:6)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.307 seconds; current allocated memory: 180.457 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.457 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top CNN -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.0.bc -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.387 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 194.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.1.bc -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.173 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.2.prechk.bc -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 195.996 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.g.1.bc to D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.o.1.bc -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.981 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.o.1.tmp.bc -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:7:12) to (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:7:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33:12) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59:12) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85:12) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111:12) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137:12) to (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163:12) to (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:189:12) to (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:189:3) in function 'CNN'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CNN' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:5:2)...28 expression(s) balanced.
Command         transform done; 0.714 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.699 seconds; current allocated memory: 226.055 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.o.2.bc -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31:2) and 'loop_for_channel_pad_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41:19) and 'loop_for_ap_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_0'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:8:2) and 'loop_for_weight_pool_0'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:11:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_2'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57:2) and 'loop_for_channel_pad_2'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_67_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67:19) and 'loop_for_ap_2'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_3'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83:2) and 'loop_for_channel_pad_3'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_93_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93:19) and 'loop_for_ap_3'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:30:2) and 'loop_for_weight_pool_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:33:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_4'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109:2) and 'loop_for_channel_pad_4'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_119_1'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119:20) and 'loop_for_ap_4'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135:2) and 'loop_for_channel_pad_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150:4) and 'loop_for_fa_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147:3) and 'loop_for_fc_5'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_2'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52:2) and 'loop_for_weight_pool_2'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161:2) and 'loop_for_channel_pad_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176:4) and 'loop_for_fa_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173:3) and 'loop_for_fc_6'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_3_channel_pad_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:187:2) and 'loop_for_channel_pad_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:189:3) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_fc_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202:4) and 'loop_for_fa_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:204:5) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_ap_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199:3) and 'loop_for_fc_7'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202:4) in function 'CNN' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_for_channel_pool_3'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:74:2) and 'loop_for_weight_pool_3'(D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:77:3) in function 'CNN' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_0' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:8:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_2' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_3' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93:19) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:30:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_4' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_1' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119:20) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_5' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_5' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_5' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_2' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_6' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_6' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_6' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_3_channel_pad_7' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:187:2) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_fc_7' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202:4) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_ap_7' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199:3) in function 'CNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_for_channel_pool_3' (D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:74:2) in function 'CNN'.
Execute           auto_get_db
Command         transform done; 4.608 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.o.3.bc -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.332 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.941 seconds; current allocated memory: 436.602 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 7.24 sec.
Command     elaborate done; 44.099 sec.
Execute     ap_eval exec zip -j D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
Execute       ap_set_top_model CNN 
Execute       get_model_list CNN -filter all-wo-channel -topdown 
Execute       preproc_iomode -model CNN 
Execute       preproc_iomode -model CNN_Pipeline_loop_detect 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_a_Dense_1 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_a_Dense_0 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       preproc_iomode -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_ap_0 
Execute       preproc_iomode -model CNN_Pipeline_loop_for_channel_pad_0 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list CNN -filter all-wo-channel 
INFO-FLOW: Model list for configure: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pad_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pad_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_ap_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_ap_0 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_ap_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 ...
Execute       set_default_model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 ...
Execute       set_default_model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 ...
Execute       set_default_model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO-FLOW: Configuring Module : CNN_Pipeline_VITIS_LOOP_93_1 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       apply_spec_resource_limit CNN_Pipeline_VITIS_LOOP_93_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_a_Dense_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_a_Dense_0 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_for_a_Dense_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_for_a_Dense_1 
INFO-FLOW: Configuring Module : CNN_Pipeline_loop_detect ...
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       apply_spec_resource_limit CNN_Pipeline_loop_detect 
INFO-FLOW: Configuring Module : CNN ...
Execute       set_default_model CNN 
Execute       apply_spec_resource_limit CNN 
INFO-FLOW: Model list for preprocess: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pad_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pad_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pad_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_ap_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_ap_0 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_ap_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_ap_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 ...
Execute       set_default_model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 ...
Execute       set_default_model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 ...
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 ...
Execute       set_default_model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 ...
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_VITIS_LOOP_93_1 ...
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       cdfg_preprocess -model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_93_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_a_Dense_0 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_a_Dense_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_0 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_for_a_Dense_1 ...
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_for_a_Dense_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_1 
INFO-FLOW: Preprocessing Module: CNN_Pipeline_loop_detect ...
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       cdfg_preprocess -model CNN_Pipeline_loop_detect 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_detect 
INFO-FLOW: Preprocessing Module: CNN ...
Execute       set_default_model CNN 
Execute       cdfg_preprocess -model CNN 
Execute       rtl_gen_preprocess CNN 
INFO-FLOW: Model list for synthesis: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pad_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pad_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pad_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_channel_pad_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 441.090 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pad_0.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pad_0 
Execute       bind -model CNN_Pipeline_loop_for_channel_pad_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 442.211 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pad_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_ap_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_ap_0 
Execute       schedule -model CNN_Pipeline_loop_for_ap_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln23_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_ap_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'loop_for_ap_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 442.770 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_0.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_ap_0.
Execute       set_default_model CNN_Pipeline_loop_for_ap_0 
Execute       bind -model CNN_Pipeline_loop_for_ap_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 442.926 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_0.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_ap_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_1_loop_for_channel_pad_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'loop_for_3_channel_pad_1_loop_for_channel_pad_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.356 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 443.289 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 443.527 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_loop_for_ap_1'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_9', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_10', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_12', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_14', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_20', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_24', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' (loop 'VITIS_LOOP_41_1_loop_for_ap_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_26', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:34) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 38, loop 'VITIS_LOOP_41_1_loop_for_ap_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.031 seconds; current allocated memory: 447.703 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 448.055 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_0_loop_for_weight_pool_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_channel_pool_0_loop_for_weight_pool_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 448.508 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 448.676 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_2_loop_for_channel_pad_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_3_channel_pad_2_loop_for_channel_pad_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 449.047 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 449.160 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1_loop_for_ap_2'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_30', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_31', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_33', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_35', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_41', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_45', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' (loop 'VITIS_LOOP_67_1_loop_for_ap_2'): Unable to schedule 'load' operation 16 bit ('Weights_load_47', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 23, loop 'VITIS_LOOP_67_1_loop_for_ap_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.639 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.664 seconds; current allocated memory: 452.270 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 452.551 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_3_loop_for_channel_pad_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'loop_for_3_channel_pad_3_loop_for_channel_pad_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 453.004 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.526 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.558 seconds; current allocated memory: 453.082 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln101_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_loop_for_ap_3'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_51', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_52', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_53', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_55', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_85', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' (loop 'VITIS_LOOP_93_1_loop_for_ap_3'): Unable to schedule 'load' operation 16 bit ('Weights_load_87', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:39) on array 'Weights' due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 58, loop 'VITIS_LOOP_93_1_loop_for_ap_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.553 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.586 seconds; current allocated memory: 460.812 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.sched.adb -f 
Command       db_write done; 0.132 sec.
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 461.305 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_1_loop_for_weight_pool_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_channel_pool_1_loop_for_weight_pool_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 462.055 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 462.059 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_4_loop_for_channel_pad_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop_for_3_channel_pad_4_loop_for_channel_pad_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.781 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 462.324 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 462.680 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln127_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutPadConv4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_1_loop_for_ap_4'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_90', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_91', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_93', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_95', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_125', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' (loop 'VITIS_LOOP_119_1_loop_for_ap_4'): Unable to schedule 'load' operation 16 bit ('Weights_load_127', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:42) on array 'Weights' due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 56, loop 'VITIS_LOOP_119_1_loop_for_ap_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.64 seconds; current allocated memory: 469.773 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.sched.adb -f 
Command       db_write done; 0.132 sec.
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 470.227 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.bind.adb -f 
Command       db_write done; 0.168 sec.
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln138) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_5_loop_for_channel_pad_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_5_loop_for_channel_pad_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 470.898 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 470.898 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       schedule -model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln153_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln153_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 471.109 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.
Execute       set_default_model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       bind -model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 471.457 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_2_loop_for_weight_pool_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_for_channel_pool_2_loop_for_weight_pool_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 471.758 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 471.758 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln164) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_6_loop_for_channel_pad_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_6_loop_for_channel_pad_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 472.094 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 472.094 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       schedule -model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln179_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln179_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.737 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.769 seconds; current allocated memory: 472.691 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.
Execute       set_default_model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       bind -model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 473.047 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       schedule -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln190) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_3_channel_pad_7_loop_for_channel_pad_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'loop_for_3_channel_pad_7_loop_for_channel_pad_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 473.254 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.
Execute       set_default_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       bind -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 473.258 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       schedule -model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln205_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln205_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 473.895 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.
Execute       set_default_model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       bind -model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 474.168 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       schedule -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_for_channel_pool_3_loop_for_weight_pool_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'loop_for_channel_pool_3_loop_for_weight_pool_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 474.934 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.
Execute       set_default_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       bind -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 475.027 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       schedule -model CNN_Pipeline_VITIS_LOOP_93_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 475.523 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_VITIS_LOOP_93_1.
Execute       set_default_model CNN_Pipeline_VITIS_LOOP_93_1 
Execute       bind -model CNN_Pipeline_VITIS_LOOP_93_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 475.801 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_VITIS_LOOP_93_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_a_Dense_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       schedule -model CNN_Pipeline_loop_for_a_Dense_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln9_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_a_Dense_0'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_22', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_41', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_49', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_0' (loop 'loop_for_a_Dense_0'): Unable to schedule 'load' operation 16 bit ('Weights_load_51', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:52) on array 'Weights' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 35, loop 'loop_for_a_Dense_0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.87 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.905 seconds; current allocated memory: 478.086 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_a_Dense_0.
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_0 
Execute       bind -model CNN_Pipeline_loop_for_a_Dense_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 478.664 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_a_Dense_0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_for_a_Dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       schedule -model CNN_Pipeline_loop_for_a_Dense_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln21_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_for_a_Dense_1'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_5', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_7', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_13', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_17', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'Weights'.
WARNING: [HLS 200-885] The II Violation in module 'CNN_Pipeline_loop_for_a_Dense_1' (loop 'loop_for_a_Dense_1'): Unable to schedule 'load' operation 16 bit ('Weights_load_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'Weights' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'Weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 23, loop 'loop_for_a_Dense_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.781 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.904 seconds; current allocated memory: 480.145 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_for_a_Dense_1.
Execute       set_default_model CNN_Pipeline_loop_for_a_Dense_1 
Execute       bind -model CNN_Pipeline_loop_for_a_Dense_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.849 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.914 seconds; current allocated memory: 480.695 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_for_a_Dense_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Pipeline_loop_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       schedule -model CNN_Pipeline_loop_detect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_detect'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_detect'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 481.047 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_detect.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_detect.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Pipeline_loop_detect.
Execute       set_default_model CNN_Pipeline_loop_detect 
Execute       bind -model CNN_Pipeline_loop_detect 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 481.047 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_detect.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_detect.bind.adb -f 
INFO-FLOW: Finish binding CNN_Pipeline_loop_detect.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN 
Execute       schedule -model CNN 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 483.281 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.sched.adb -f 
INFO-FLOW: Finish scheduling CNN.
Execute       set_default_model CNN 
Execute       bind -model CNN 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 483.762 MB.
Execute       syn_report -verbosereport -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.bind.adb -f 
INFO-FLOW: Finish binding CNN.
Execute       get_model_list CNN -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pad_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_ap_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       rtl_gen_preprocess CNN_Pipeline_VITIS_LOOP_93_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_0 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_for_a_Dense_1 
Execute       rtl_gen_preprocess CNN_Pipeline_loop_detect 
Execute       rtl_gen_preprocess CNN 
INFO-FLOW: Model list for RTL generation: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pad_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pad_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pad_0' pipeline 'loop_for_channel_pad_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pad_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 485.418 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pad_0 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pad_0 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pad_0 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pad_0 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pad_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_channel_pad_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pad_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_channel_pad_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pad_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pad_0 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pad_0 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pad_0 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_ap_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_ap_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_ap_0' pipeline 'loop_for_ap_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_ap_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 487.836 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_ap_0 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_ap_0 
Execute       gen_rtl CNN_Pipeline_loop_for_ap_0 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_ap_0 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_ap_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_ap_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_ap_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_ap_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_ap_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_ap_0 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_0.adb 
Execute       db_write -model CNN_Pipeline_loop_for_ap_0 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_ap_0 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1' pipeline 'loop_for_3_channel_pad_1_loop_for_channel_pad_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_3ns_8ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1'.
Command       create_rtl_model done; 1.194 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 489.691 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1' pipeline 'VITIS_LOOP_41_1_loop_for_ap_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_9ns_10ns_12ns_23_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_9ns_9ns_11ns_21_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1'.
Command       create_rtl_model done; 0.231 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 495.734 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.adb 
Command       db_write done; 0.112 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0' pipeline 'loop_for_channel_pool_0_loop_for_weight_pool_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.51 seconds; current allocated memory: 507.766 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2' pipeline 'loop_for_3_channel_pad_2_loop_for_channel_pad_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 507.766 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2' pipeline 'VITIS_LOOP_67_1_loop_for_ap_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2'.
Command       create_rtl_model done; 0.862 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.967 seconds; current allocated memory: 508.605 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.adb 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3' pipeline 'loop_for_3_channel_pad_3_loop_for_channel_pad_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 519.062 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3' pipeline 'VITIS_LOOP_93_1_loop_for_ap_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_10ns_12ns_23_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_8ns_10ns_19_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_9ns_11ns_21_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3'.
Command       create_rtl_model done; 0.392 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 524.590 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.adb 
Command       db_write done; 0.199 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1' pipeline 'loop_for_channel_pool_1_loop_for_weight_pool_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 545.918 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4' pipeline 'loop_for_3_channel_pad_4_loop_for_channel_pad_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 545.918 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4' pipeline 'VITIS_LOOP_119_1_loop_for_ap_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_7ns_9ns_17_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_8ns_10ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_7ns_9ns_11ns_21_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4'.
Command       create_rtl_model done; 0.378 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 549.512 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.adb 
Command       db_write done; 0.197 sec.
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5' pipeline 'loop_for_3_channel_pad_5_loop_for_channel_pad_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 570.875 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' pipeline 'loop_for_ap_5_loop_for_fc_5_loop_for_fa_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 570.875 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       gen_rtl CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.adb 
Execute       db_write -model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2' pipeline 'loop_for_channel_pool_2_loop_for_weight_pool_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 572.551 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6' pipeline 'loop_for_3_channel_pad_6_loop_for_channel_pad_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 574.387 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' pipeline 'loop_for_ap_6_loop_for_fc_6_loop_for_fa_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 576.191 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       gen_rtl CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.adb 
Execute       db_write -model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7' pipeline 'loop_for_3_channel_pad_7_loop_for_channel_pad_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 578.656 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       gen_rtl CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.adb 
Execute       db_write -model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' pipeline 'loop_for_ap_7_loop_for_fc_7_loop_for_fa_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.153 seconds; current allocated memory: 580.184 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       gen_rtl CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.adb 
Execute       db_write -model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3' pipeline 'loop_for_channel_pool_3_loop_for_weight_pool_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_5ns_4_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 583.141 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       gen_rtl CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.adb 
Execute       db_write -model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_VITIS_LOOP_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_VITIS_LOOP_93_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_VITIS_LOOP_93_1' pipeline 'VITIS_LOOP_93_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_18ns_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_VITIS_LOOP_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 586.047 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_93_1 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_VITIS_LOOP_93_1 
Execute       gen_rtl CNN_Pipeline_VITIS_LOOP_93_1 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_VITIS_LOOP_93_1 
Execute       syn_report -csynth -model CNN_Pipeline_VITIS_LOOP_93_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_VITIS_LOOP_93_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_VITIS_LOOP_93_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_VITIS_LOOP_93_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_VITIS_LOOP_93_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_93_1 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.adb 
Execute       db_write -model CNN_Pipeline_VITIS_LOOP_93_1 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_VITIS_LOOP_93_1 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_a_Dense_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_a_Dense_0 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_a_Dense_0' pipeline 'loop_for_a_Dense_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_12s_24ns_24_4_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_a_Dense_0'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 588.898 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_0 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_a_Dense_0 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_0 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_0 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_a_Dense_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_a_Dense_0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_a_Dense_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_a_Dense_0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_a_Dense_0 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_0 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.adb 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_0 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_a_Dense_0 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_for_a_Dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_for_a_Dense_1 -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_for_a_Dense_1' pipeline 'loop_for_a_Dense_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_for_a_Dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 597.848 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_1 -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_for_a_Dense_1 
Execute       gen_rtl CNN_Pipeline_loop_for_a_Dense_1 -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_for_a_Dense_1 
Execute       syn_report -csynth -model CNN_Pipeline_loop_for_a_Dense_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_a_Dense_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_for_a_Dense_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_for_a_Dense_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_for_a_Dense_1 -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_1 -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.adb 
Execute       db_write -model CNN_Pipeline_loop_for_a_Dense_1 -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_for_a_Dense_1 -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Pipeline_loop_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_Pipeline_loop_detect -top_prefix CNN_ -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_detect.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CNN_Pipeline_loop_detect' pipeline 'loop_detect' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Pipeline_loop_detect'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 604.547 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Pipeline_loop_detect -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN_CNN_Pipeline_loop_detect 
Execute       gen_rtl CNN_Pipeline_loop_detect -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN_CNN_Pipeline_loop_detect 
Execute       syn_report -csynth -model CNN_Pipeline_loop_detect -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_detect_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN_Pipeline_loop_detect -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_Pipeline_loop_detect_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN_Pipeline_loop_detect -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_detect.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model CNN_Pipeline_loop_detect -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_detect.adb 
Execute       db_write -model CNN_Pipeline_loop_detect -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_Pipeline_loop_detect -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_detect 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN -top_prefix  -sub_prefix CNN_ -mg_file D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/InModel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/OutModel' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/Weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [RTMG 210-278] Implementing memory 'CNN_out_Dense_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-2167] Implementing memory 'CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W' using auto RAMs with 4 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutConv0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutConv1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPool0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPadConv7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutPool3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_OutDense0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.212 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 606.691 MB.
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN -istop -style xilinx -f -lang vhdl -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/vhdl/CNN 
Execute       gen_rtl CNN -istop -style xilinx -f -lang vlog -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/verilog/CNN 
Execute       syn_report -csynth -model CNN -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model CNN -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/CNN_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model CNN -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -model CNN -f -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.adb 
Execute       db_write -model CNN -bindview -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN -p D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN 
Execute       export_constraint_db -f -tool general -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.constraint.tcl 
Execute       syn_report -designview -model CNN -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.design.xml 
Command       syn_report done; 0.158 sec.
Execute       syn_report -csynthDesign -model CNN -o D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth.rpt -MHOut D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model CNN -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model CNN -o D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.protoinst 
Execute       sc_get_clocks CNN 
Execute       sc_get_portdomain CNN 
INFO-FLOW: Model list for RTL component generation: CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pad_0] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_ap_0] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_0.compgen.tcl 
INFO-FLOW: Found component CNN_mul_16s_16s_24_1_1.
INFO-FLOW: Append model CNN_mul_16s_16s_24_1_1
INFO-FLOW: Found component CNN_mac_muladd_16s_16s_24ns_24_4_1.
INFO-FLOW: Append model CNN_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.compgen.tcl 
INFO-FLOW: Found component CNN_urem_9ns_3ns_2_13_1.
INFO-FLOW: Append model CNN_urem_9ns_3ns_2_13_1
INFO-FLOW: Found component CNN_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model CNN_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component CNN_mac_muladd_7ns_3ns_8ns_9_4_1.
INFO-FLOW: Append model CNN_mac_muladd_7ns_3ns_8ns_9_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.compgen.tcl 
INFO-FLOW: Found component CNN_mul_10ns_12ns_21_1_1.
INFO-FLOW: Append model CNN_mul_10ns_12ns_21_1_1
INFO-FLOW: Found component CNN_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model CNN_sparsemux_7_2_16_1_1
INFO-FLOW: Found component CNN_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model CNN_sparsemux_7_2_16_1_1
INFO-FLOW: Found component CNN_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model CNN_sparsemux_7_2_16_1_1
INFO-FLOW: Found component CNN_am_addmul_9ns_9ns_11ns_21_4_1.
INFO-FLOW: Append model CNN_am_addmul_9ns_9ns_11ns_21_4_1
INFO-FLOW: Found component CNN_am_addmul_9ns_10ns_12ns_23_4_1.
INFO-FLOW: Append model CNN_am_addmul_9ns_10ns_12ns_23_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.compgen.tcl 
INFO-FLOW: Found component CNN_mul_3ns_8ns_8_1_1.
INFO-FLOW: Append model CNN_mul_3ns_8ns_8_1_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.compgen.tcl 
INFO-FLOW: Found component CNN_urem_8ns_3ns_2_12_1.
INFO-FLOW: Append model CNN_urem_8ns_3ns_2_12_1
INFO-FLOW: Found component CNN_mul_11ns_13ns_23_1_1.
INFO-FLOW: Append model CNN_mul_11ns_13ns_23_1_1
INFO-FLOW: Found component CNN_mac_muladd_8ns_4ns_8ns_11_4_1.
INFO-FLOW: Append model CNN_mac_muladd_8ns_4ns_8ns_11_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.compgen.tcl 
INFO-FLOW: Found component CNN_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model CNN_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component CNN_am_addmul_8ns_8ns_10ns_19_4_1.
INFO-FLOW: Append model CNN_am_addmul_8ns_8ns_10ns_19_4_1
INFO-FLOW: Found component CNN_am_addmul_8ns_9ns_11ns_21_4_1.
INFO-FLOW: Append model CNN_am_addmul_8ns_9ns_11ns_21_4_1
INFO-FLOW: Found component CNN_am_addmul_8ns_10ns_12ns_23_4_1.
INFO-FLOW: Append model CNN_am_addmul_8ns_10ns_12ns_23_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.compgen.tcl 
INFO-FLOW: Found component CNN_urem_7ns_3ns_2_11_1.
INFO-FLOW: Append model CNN_urem_7ns_3ns_2_11_1
INFO-FLOW: Found component CNN_mul_7ns_9ns_15_1_1.
INFO-FLOW: Append model CNN_mul_7ns_9ns_15_1_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.compgen.tcl 
INFO-FLOW: Found component CNN_am_addmul_7ns_7ns_9ns_17_4_1.
INFO-FLOW: Append model CNN_am_addmul_7ns_7ns_9ns_17_4_1
INFO-FLOW: Found component CNN_am_addmul_7ns_8ns_10ns_19_4_1.
INFO-FLOW: Append model CNN_am_addmul_7ns_8ns_10ns_19_4_1
INFO-FLOW: Found component CNN_am_addmul_7ns_9ns_11ns_21_4_1.
INFO-FLOW: Append model CNN_am_addmul_7ns_9ns_11ns_21_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_7ns_5ns_7ns_11_4_1.
INFO-FLOW: Append model CNN_mac_muladd_7ns_5ns_7ns_11_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_6ns_5ns_6ns_10_4_1.
INFO-FLOW: Append model CNN_mac_muladd_6ns_5ns_6ns_10_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.compgen.tcl 
INFO-FLOW: Found component CNN_mac_muladd_6ns_6ns_6ns_11_4_1.
INFO-FLOW: Append model CNN_mac_muladd_6ns_6ns_6ns_11_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.compgen.tcl 
INFO-FLOW: Found component CNN_urem_5ns_5ns_4_9_1.
INFO-FLOW: Append model CNN_urem_5ns_5ns_4_9_1
INFO-FLOW: Found component CNN_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model CNN_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_VITIS_LOOP_93_1] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.compgen.tcl 
INFO-FLOW: Found component CNN_mul_16s_18ns_34_1_1.
INFO-FLOW: Append model CNN_mul_16s_18ns_34_1_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_a_Dense_0] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.compgen.tcl 
INFO-FLOW: Found component CNN_mul_16s_12s_24_1_1.
INFO-FLOW: Append model CNN_mul_16s_12s_24_1_1
INFO-FLOW: Found component CNN_mac_muladd_16s_12s_24ns_24_4_1.
INFO-FLOW: Append model CNN_mac_muladd_16s_12s_24ns_24_4_1
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_for_a_Dense_1] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN_Pipeline_loop_detect] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_detect.compgen.tcl 
INFO-FLOW: Found component CNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CNN] ... 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.compgen.tcl 
INFO-FLOW: Found component CNN_out_Dense_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_out_Dense_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutConv0_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutConv0_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutConv1_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutConv1_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPool0_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPool0_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv5_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv5_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv6_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv6_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPadConv7_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPadConv7_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutPool3_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutPool3_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
INFO-FLOW: Found component CNN_OutDense0_RAM_AUTO_1R1W.
INFO-FLOW: Append model CNN_OutDense0_RAM_AUTO_1R1W
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pad_0
INFO-FLOW: Append model CNN_Pipeline_loop_for_ap_0
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
INFO-FLOW: Append model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
INFO-FLOW: Append model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
INFO-FLOW: Append model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
INFO-FLOW: Append model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
INFO-FLOW: Append model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
INFO-FLOW: Append model CNN_Pipeline_VITIS_LOOP_93_1
INFO-FLOW: Append model CNN_Pipeline_loop_for_a_Dense_0
INFO-FLOW: Append model CNN_Pipeline_loop_for_a_Dense_1
INFO-FLOW: Append model CNN_Pipeline_loop_detect
INFO-FLOW: Append model CNN
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: CNN_flow_control_loop_pipe_sequential_init CNN_mul_16s_16s_24_1_1 CNN_mac_muladd_16s_16s_24ns_24_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_urem_9ns_3ns_2_13_1 CNN_mul_9ns_11ns_19_1_1 CNN_mac_muladd_7ns_3ns_8ns_9_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_mul_10ns_12ns_21_1_1 CNN_sparsemux_7_2_16_1_1 CNN_sparsemux_7_2_16_1_1 CNN_sparsemux_7_2_16_1_1 CNN_am_addmul_9ns_9ns_11ns_21_4_1 CNN_am_addmul_9ns_10ns_12ns_23_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mul_3ns_8ns_8_1_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_urem_8ns_3ns_2_12_1 CNN_mul_11ns_13ns_23_1_1 CNN_mac_muladd_8ns_4ns_8ns_11_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_mul_8ns_10ns_17_1_1 CNN_am_addmul_8ns_8ns_10ns_19_4_1 CNN_am_addmul_8ns_9ns_11ns_21_4_1 CNN_am_addmul_8ns_10ns_12ns_23_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_urem_7ns_3ns_2_11_1 CNN_mul_7ns_9ns_15_1_1 CNN_flow_control_loop_pipe_sequential_init CNN_am_addmul_7ns_7ns_9ns_17_4_1 CNN_am_addmul_7ns_8ns_10ns_19_4_1 CNN_am_addmul_7ns_9ns_11ns_21_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_7ns_5ns_7ns_11_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_6ns_5ns_6ns_10_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_mac_muladd_6ns_6ns_6ns_11_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_urem_5ns_5ns_4_9_1 CNN_mul_5ns_7ns_11_1_1 CNN_flow_control_loop_pipe_sequential_init CNN_mul_16s_18ns_34_1_1 CNN_flow_control_loop_pipe_sequential_init CNN_mul_16s_12s_24_1_1 CNN_mac_muladd_16s_12s_24ns_24_4_1 CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_flow_control_loop_pipe_sequential_init CNN_out_Dense_RAM_AUTO_1R1W CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W CNN_OutConv0_RAM_AUTO_1R1W CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W CNN_OutConv1_RAM_AUTO_1R1W CNN_OutPool0_RAM_AUTO_1R1W CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W CNN_OutPadConv5_RAM_AUTO_1R1W CNN_OutPadConv6_RAM_AUTO_1R1W CNN_OutPadConv7_RAM_AUTO_1R1W CNN_OutPool3_RAM_AUTO_1R1W CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W CNN_OutDense0_RAM_AUTO_1R1W CNN_Pipeline_loop_for_channel_pad_0 CNN_Pipeline_loop_for_ap_0 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 CNN_Pipeline_VITIS_LOOP_93_1 CNN_Pipeline_loop_for_a_Dense_0 CNN_Pipeline_loop_for_a_Dense_1 CNN_Pipeline_loop_detect CNN
INFO-FLOW: Generating D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_16s_16s_24_1_1
INFO-FLOW: To file: write model CNN_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_urem_9ns_3ns_2_13_1
INFO-FLOW: To file: write model CNN_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model CNN_mac_muladd_7ns_3ns_8ns_9_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_10ns_12ns_21_1_1
INFO-FLOW: To file: write model CNN_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model CNN_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model CNN_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model CNN_am_addmul_9ns_9ns_11ns_21_4_1
INFO-FLOW: To file: write model CNN_am_addmul_9ns_10ns_12ns_23_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_3ns_8ns_8_1_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_urem_8ns_3ns_2_12_1
INFO-FLOW: To file: write model CNN_mul_11ns_13ns_23_1_1
INFO-FLOW: To file: write model CNN_mac_muladd_8ns_4ns_8ns_11_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model CNN_am_addmul_8ns_8ns_10ns_19_4_1
INFO-FLOW: To file: write model CNN_am_addmul_8ns_9ns_11ns_21_4_1
INFO-FLOW: To file: write model CNN_am_addmul_8ns_10ns_12ns_23_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_urem_7ns_3ns_2_11_1
INFO-FLOW: To file: write model CNN_mul_7ns_9ns_15_1_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_am_addmul_7ns_7ns_9ns_17_4_1
INFO-FLOW: To file: write model CNN_am_addmul_7ns_8ns_10ns_19_4_1
INFO-FLOW: To file: write model CNN_am_addmul_7ns_9ns_11ns_21_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_7ns_5ns_7ns_11_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_6ns_5ns_6ns_10_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mac_muladd_6ns_6ns_6ns_11_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_urem_5ns_5ns_4_9_1
INFO-FLOW: To file: write model CNN_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_16s_18ns_34_1_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_mul_16s_12s_24_1_1
INFO-FLOW: To file: write model CNN_mac_muladd_16s_12s_24ns_24_4_1
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model CNN_out_Dense_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutConv0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutConv1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPool0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv5_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv6_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPadConv7_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutPool3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_OutDense0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pad_0
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_ap_0
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
INFO-FLOW: To file: write model CNN_Pipeline_VITIS_LOOP_93_1
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_a_Dense_0
INFO-FLOW: To file: write model CNN_Pipeline_loop_for_a_Dense_1
INFO-FLOW: To file: write model CNN_Pipeline_loop_detect
INFO-FLOW: To file: write model CNN
INFO-FLOW: Generating D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/vhdl' dstVlogDir='D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/vlog' tclDir='D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_16s_24_1_1
CNN_mac_muladd_16s_16s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_9ns_3ns_2_13_1
CNN_mul_9ns_11ns_19_1_1
CNN_mac_muladd_7ns_3ns_8ns_9_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_10ns_12ns_21_1_1
CNN_sparsemux_7_2_16_1_1
CNN_sparsemux_7_2_16_1_1
CNN_sparsemux_7_2_16_1_1
CNN_am_addmul_9ns_9ns_11ns_21_4_1
CNN_am_addmul_9ns_10ns_12ns_23_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_8ns_8_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_8ns_3ns_2_12_1
CNN_mul_11ns_13ns_23_1_1
CNN_mac_muladd_8ns_4ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_8ns_10ns_17_1_1
CNN_am_addmul_8ns_8ns_10ns_19_4_1
CNN_am_addmul_8ns_9ns_11ns_21_4_1
CNN_am_addmul_8ns_10ns_12ns_23_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_7ns_3ns_2_11_1
CNN_mul_7ns_9ns_15_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_am_addmul_7ns_7ns_9ns_17_4_1
CNN_am_addmul_7ns_8ns_10ns_19_4_1
CNN_am_addmul_7ns_9ns_11ns_21_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_7ns_5ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_5ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_5ns_5ns_4_9_1
CNN_mul_5ns_7ns_11_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_18ns_34_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_12s_24_1_1
CNN_mac_muladd_16s_12s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_AUTO_1R1W
CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_VITIS_LOOP_93_1
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' expOnly='0'
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_0.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_detect.compgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.559 seconds; current allocated memory: 618.340 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='CNN_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/PJ/CNN_HLS/CNN_HLS/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_16s_24_1_1
CNN_mac_muladd_16s_16s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_9ns_3ns_2_13_1
CNN_mul_9ns_11ns_19_1_1
CNN_mac_muladd_7ns_3ns_8ns_9_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_10ns_12ns_21_1_1
CNN_sparsemux_7_2_16_1_1
CNN_sparsemux_7_2_16_1_1
CNN_sparsemux_7_2_16_1_1
CNN_am_addmul_9ns_9ns_11ns_21_4_1
CNN_am_addmul_9ns_10ns_12ns_23_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_3ns_8ns_8_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_8ns_3ns_2_12_1
CNN_mul_11ns_13ns_23_1_1
CNN_mac_muladd_8ns_4ns_8ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_8ns_10ns_17_1_1
CNN_am_addmul_8ns_8ns_10ns_19_4_1
CNN_am_addmul_8ns_9ns_11ns_21_4_1
CNN_am_addmul_8ns_10ns_12ns_23_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_7ns_3ns_2_11_1
CNN_mul_7ns_9ns_15_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_am_addmul_7ns_7ns_9ns_17_4_1
CNN_am_addmul_7ns_8ns_10ns_19_4_1
CNN_am_addmul_7ns_9ns_11ns_21_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_7ns_5ns_7ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_5ns_6ns_10_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_mac_muladd_6ns_6ns_6ns_11_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_urem_5ns_5ns_4_9_1
CNN_mul_5ns_7ns_11_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_18ns_34_1_1
CNN_flow_control_loop_pipe_sequential_init
CNN_mul_16s_12s_24_1_1
CNN_mac_muladd_16s_12s_24ns_24_4_1
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_flow_control_loop_pipe_sequential_init
CNN_out_Dense_RAM_AUTO_1R1W
CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W
CNN_OutConv0_RAM_AUTO_1R1W
CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W
CNN_OutConv1_RAM_AUTO_1R1W
CNN_OutPool0_RAM_AUTO_1R1W
CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W
CNN_OutPadConv5_RAM_AUTO_1R1W
CNN_OutPadConv6_RAM_AUTO_1R1W
CNN_OutPadConv7_RAM_AUTO_1R1W
CNN_OutPool3_RAM_AUTO_1R1W
CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W
CNN_OutDense0_RAM_AUTO_1R1W
CNN_Pipeline_loop_for_channel_pad_0
CNN_Pipeline_loop_for_ap_0
CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1
CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1
CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0
CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2
CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2
CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3
CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1
CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4
CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4
CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5
CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5
CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2
CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6
CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6
CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7
CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7
CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3
CNN_Pipeline_VITIS_LOOP_93_1
CNN_Pipeline_loop_for_a_Dense_0
CNN_Pipeline_loop_for_a_Dense_1
CNN_Pipeline_loop_detect
CNN
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/top-io-be.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.compgen.dataonly.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pad_0.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_0.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_VITIS_LOOP_93_1.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_0.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_for_a_Dense_1.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_Pipeline_loop_detect.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.constraint.tcl 
Execute       sc_get_clocks CNN 
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST CNN MODULE2INSTS {CNN CNN CNN_Pipeline_loop_for_channel_pad_0 grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933 CNN_Pipeline_loop_for_ap_0 grp_CNN_Pipeline_loop_for_ap_0_fu_941 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037 CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060 CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078 CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093 CNN_Pipeline_VITIS_LOOP_93_1 grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105 CNN_Pipeline_loop_for_a_Dense_0 grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120 CNN_Pipeline_loop_for_a_Dense_1 grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161 CNN_Pipeline_loop_detect grp_CNN_Pipeline_loop_detect_fu_1190} INST2MODULE {CNN CNN grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925 CNN_Pipeline_loop_for_channel_pad_0 grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933 CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 grp_CNN_Pipeline_loop_for_ap_0_fu_941 CNN_Pipeline_loop_for_ap_0 grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957 CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967 CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973 CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980 CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989 CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997 CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007 CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013 CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021 CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031 CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037 CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043 CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054 CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060 CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066 CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078 CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093 CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105 CNN_Pipeline_VITIS_LOOP_93_1 grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120 CNN_Pipeline_loop_for_a_Dense_0 grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161 CNN_Pipeline_loop_for_a_Dense_1 grp_CNN_Pipeline_loop_detect_fu_1190 CNN_Pipeline_loop_detect} INSTDATA {CNN {DEPTH 1 CHILDREN {grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925 grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933 grp_CNN_Pipeline_loop_for_ap_0_fu_941 grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957 grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967 grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973 grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980 grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989 grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997 grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007 grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013 grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021 grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031 grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037 grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043 grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054 grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060 grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066 grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078 grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093 grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105 grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120 grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161 grp_CNN_Pipeline_loop_detect_fu_1190}} grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_ap_0_fu_941 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161 {DEPTH 2 CHILDREN {}} grp_CNN_Pipeline_loop_detect_fu_1190 {DEPTH 2 CHILDREN {}}} MODULEDATA {CNN_Pipeline_loop_for_channel_pad_0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln7_fu_84_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:7 VARIABLE icmp_ln7 LOOP loop_for_channel_pad_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_90_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:7 VARIABLE add_ln7 LOOP loop_for_channel_pad_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_fu_125_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:8 VARIABLE icmp_ln8 LOOP loop_for_channel_pad_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln8_1_fu_131_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:8 VARIABLE icmp_ln8_1 LOOP loop_for_channel_pad_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln8_fu_136_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:8 VARIABLE or_ln8 LOOP loop_for_channel_pad_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_96_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:8 VARIABLE add_ln8 LOOP loop_for_channel_pad_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge_fu_142_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:8 VARIABLE storemerge LOOP loop_for_channel_pad_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_ap_0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln17_fu_234_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17 VARIABLE icmp_ln17 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_240_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE add_ln23 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE mul_ln23 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U4 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE mul_ln23_1 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U4 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE add_ln23_1 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_2_fu_256_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE add_ln23_2 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U5 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE mul_ln23_2 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U5 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE add_ln23_3 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_4_fu_267_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE add_ln23_4 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U6 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE mul_ln23_3 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U6 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE add_ln23_5 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_6_fu_278_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE add_ln23_6 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U7 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE mul_ln23_4 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U7 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23 VARIABLE add_ln23_7 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_400_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25 VARIABLE add_ln25 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_413_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25 VARIABLE add_ln25_1 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_2_fu_423_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25 VARIABLE add_ln25_2 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_428_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25 VARIABLE select_ln25 LOOP loop_for_ap_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 5 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_160_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31 VARIABLE icmp_ln31 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_166_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31 VARIABLE add_ln31 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln33_fu_175_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33 VARIABLE icmp_ln33 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_fu_181_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31 VARIABLE select_ln31 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_242_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31 VARIABLE add_ln31_1 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln31_1_fu_248_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31 VARIABLE select_ln31_1 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_206_fu_286_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31 VARIABLE empty_206 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_3ns_8ns_9_4_1_U22 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33 VARIABLE mul_ln33 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_199_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34 VARIABLE icmp_ln34 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln34_1_fu_205_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34 VARIABLE icmp_ln34_1 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln34_fu_211_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34 VARIABLE or_ln34 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U21 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34 VARIABLE mul_ln34 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_3ns_8ns_9_4_1_U22 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34 VARIABLE add_ln34 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 12 OPTYPE urem PRAGMA {} RTLNAME urem_9ns_3ns_2_13_1_U20 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34 VARIABLE urem_ln34 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_322_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34 VARIABLE add_ln34_1 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_2_fu_332_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34 VARIABLE add_ln34_2 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge555_fu_353_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34 VARIABLE storemerge555 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_223_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33 VARIABLE add_ln33 LOOP loop_for_3_channel_pad_1_loop_for_channel_pad_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_947_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_953_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_962_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_968_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_1407_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_1_fu_1413_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE select_ln41_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_211_fu_1444_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE empty_211 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_212_fu_1474_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE empty_212 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_fu_1516_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_1158_fu_1484_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_1158 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_2170_fu_1495_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_2170 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_3182_fu_1526_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_3182 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_4_fu_1884_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_4 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_1_fu_1894_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_1_1_fu_1911_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_1_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_1_2_fu_1921_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_1_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_1_3_fu_1942_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_1_3 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_1_4_fu_1952_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_1_4 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_2_fu_1996_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_2_1_fu_2006_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_2_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_2_2_fu_2040_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_2_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_2_3_fu_2050_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_2_3 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_2_4_fu_2084_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_2_4 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_3_fu_2094_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_3 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_3_1_fu_2128_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_3_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_3_2_fu_2138_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_3_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_3_3_fu_2400_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_3_3 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx10_sum_3_4_fu_2410_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:41 VARIABLE arrayidx10_sum_3_4 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U33 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43 VARIABLE mul_ln43 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 12 OPTYPE urem PRAGMA {} RTLNAME urem_9ns_3ns_2_13_1_U30 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:43 VARIABLE urem_ln43 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U38 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U58 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_986_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U31 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_20 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U39 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U65 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U65 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_2_fu_1032_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U32 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_21 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U40 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U66 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U66 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_3 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_4_fu_1100_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_4 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U41 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_3 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U67 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_3 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U67 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_5 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_6_fu_1113_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_6 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U34 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_22 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U42 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_4 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U68 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_4 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U68 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_7 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_8_fu_1145_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_8 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U43 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_5 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U69 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_5 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U69 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_9 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_9ns_9ns_11ns_21_4_1_U59 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_10 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_9ns_9ns_11ns_21_4_1_U59 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE zext_ln49_8 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_9ns_9ns_11ns_21_4_1_U59 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_23 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U44 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_6 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U70 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_6 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U70 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_11 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_9ns_9ns_11ns_21_4_1_U60 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_12 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_9ns_9ns_11ns_21_4_1_U60 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE zext_ln49_10 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_9ns_9ns_11ns_21_4_1_U60 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_24 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U45 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_7 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U71 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_7 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U71 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_13 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_14_fu_1214_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_14 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U46 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_8 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U72 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_8 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U72 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_15 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_9ns_9ns_11ns_21_4_1_U61 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_16 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_9ns_9ns_11ns_21_4_1_U61 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE zext_ln49_13 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_9ns_9ns_11ns_21_4_1_U61 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_25 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U47 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_9 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U73 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_9 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U73 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_17 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_18_fu_1269_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_18 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U48 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_s LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U74 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_10 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U74 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_19 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_20_fu_1232_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_20 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U35 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_26 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U49 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_10 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U75 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_11 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U75 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_21 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_22_fu_1288_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_22 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U36 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_27 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U50 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_11 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U76 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_12 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U76 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_23 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_24_fu_1319_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_24 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U51 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_12 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U77 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_13 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U77 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_25 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_26_fu_1331_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_26 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U37 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_28 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U52 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_13 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U78 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_14 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U78 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_27 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_28_fu_1362_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_28 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U53 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_14 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U79 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_15 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U79 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_29 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_9ns_10ns_12ns_23_4_1_U62 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_30 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_9ns_10ns_12ns_23_4_1_U62 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE zext_ln49_24 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_9ns_10ns_12ns_23_4_1_U62 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_29 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U54 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_15 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U80 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_16 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U80 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_31 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_9ns_10ns_12ns_23_4_1_U63 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_32 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_9ns_10ns_12ns_23_4_1_U63 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE zext_ln49_26 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_9ns_10ns_12ns_23_4_1_U63 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_30 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U55 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_16 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U81 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_17 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U81 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_33 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_34_fu_1386_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_34 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U56 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_17 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U82 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_18 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U82 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_35 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_9ns_10ns_12ns_23_4_1_U64 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_36 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_9ns_10ns_12ns_23_4_1_U64 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE zext_ln49_29 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_9ns_10ns_12ns_23_4_1_U64 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_31 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U57 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE tmp_18 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U83 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE mul_ln49_19 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U83 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:49 VARIABLE add_ln49_37 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_2534_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_1506_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_2_fu_2552_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51 VARIABLE add_ln51_2 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln51_fu_2558_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:51 VARIABLE select_ln51 LOOP VITIS_LOOP_41_1_loop_for_ap_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 33 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_fu_136_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:8 VARIABLE icmp_ln8 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_142_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:8 VARIABLE add_ln8 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln11_fu_154_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:11 VARIABLE icmp_ln11 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_fu_160_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:8 VARIABLE select_ln8 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_1_fu_168_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:8 VARIABLE add_ln8_1 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_1_fu_174_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:8 VARIABLE select_ln8_1 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_195_fu_206_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:8 VARIABLE empty_195 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_196_fu_236_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:8 VARIABLE empty_196 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_284_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:15 VARIABLE add_ln15 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln17_fu_333_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:17 VARIABLE icmp_ln17 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_fu_339_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:17 VARIABLE max LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_1_fu_295_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:15 VARIABLE add_ln15_1 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln17_1_fu_347_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:17 VARIABLE icmp_ln17_1 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_4_fu_353_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:17 VARIABLE max_4 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_306_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:19 VARIABLE add_ln19 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_312_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:21 VARIABLE add_ln21 LOOP loop_for_channel_pool_0_loop_for_weight_pool_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_131_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57 VARIABLE icmp_ln57 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_137_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57 VARIABLE add_ln57 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_149_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59 VARIABLE icmp_ln59 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_fu_155_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57 VARIABLE select_ln57 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_163_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57 VARIABLE add_ln57_1 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln57_1_fu_169_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57 VARIABLE select_ln57_1 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_205_fu_205_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:57 VARIABLE empty_205 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_8_1_1_U97 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59 VARIABLE mul_ln59 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_243_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60 VARIABLE icmp_ln60 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln60_1_fu_249_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60 VARIABLE icmp_ln60_1 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln60_fu_255_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60 VARIABLE or_ln60 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_265_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60 VARIABLE add_ln60 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_271_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60 VARIABLE add_ln60_1 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_2_fu_281_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60 VARIABLE add_ln60_2 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge565_fu_318_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:60 VARIABLE storemerge565 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_292_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:59 VARIABLE add_ln59 LOOP loop_for_3_channel_pad_2_loop_for_channel_pad_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_783_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE icmp_ln67 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_789_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln69_fu_801_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_fu_807_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE select_ln67 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_815_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE add_ln67_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln67_1_fu_821_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE select_ln67_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_853_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE empty LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx17_sum_fu_1875_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx17_sum LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_fu_948_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_1122_fu_863_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_1122 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_2134_fu_874_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_2134 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_3146_fu_962_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_3146 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_4_fu_1017_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_4 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_1_fu_1027_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_1_1_fu_1091_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_1_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_1_2_fu_1101_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_1_2 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_1_3_fu_1162_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_1_3 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_1_4_fu_1172_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_1_4 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_2_fu_1239_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_2 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_2_1_fu_1249_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_2_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_2_2_fu_1331_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_2_2 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_2_3_fu_1341_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_2_3 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_2_4_fu_1392_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_2_4 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_3_fu_1402_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_3 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_3_1_fu_1463_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_3_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_3_2_fu_1473_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_3_2 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_3_3_fu_1560_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_3_3 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx18_sum_3_4_fu_1570_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67 VARIABLE arrayidx18_sum_3_4 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_704_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U102 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_899_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_1_fu_977_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U103 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U103 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_1 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_2_fu_921_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_2 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_704_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_2 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U104 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_2 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U104 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_3 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_4_fu_988_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_4 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_711_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_3 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U105 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_3 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U105 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_5 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_6_fu_1064_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_6 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_718_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_4 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U106 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_4 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U106 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_7 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_8_fu_1075_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_8 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_704_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_5 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U107 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_5 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U107 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_9 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_10_fu_1125_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_10 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_711_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_6 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U108 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_6 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U108 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_11 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_12_fu_1147_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_12 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_704_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_7 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U109 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_7 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U109 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_13 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_14_fu_1203_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_14 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_711_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_8 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U110 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_8 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U110 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_15 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_16_fu_1224_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_16 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_704_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_9 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U111 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_9 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U111 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_17 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_18_fu_1280_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_18 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_704_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_10 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U112 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_10 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U112 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_19 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_20_fu_1291_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_20 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_711_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_11 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U113 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_11 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U113 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_21 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_22_fu_1372_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_22 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_704_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_12 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U114 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_12 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U114 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_23 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_24_fu_1312_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_24 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_711_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_13 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U115 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_13 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U115 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_25 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_26_fu_1436_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_26 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_718_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_14 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U116 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_14 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U116 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_27 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_28_fu_1447_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_28 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_704_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_15 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U117 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_15 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U117 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_29 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_30_fu_1507_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_30 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_711_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_16 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U118 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_16 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U118 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_31 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_32_fu_1529_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_32 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_704_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_17 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U119 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_17 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U119 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_33 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_34_fu_1540_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_34 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_711_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_18 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U120 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_18 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U120 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_35 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_36_fu_1606_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_36 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_704_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE select_ln75_19 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U121 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE mul_ln75_19 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U121 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75 VARIABLE add_ln75_37 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_1953_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_2_fu_1971_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77 VARIABLE add_ln77_2 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln77_fu_1977_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77 VARIABLE select_ln77 LOOP VITIS_LOOP_67_1_loop_for_ap_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 20 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_160_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83 VARIABLE icmp_ln83 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_166_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83 VARIABLE add_ln83 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_178_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85 VARIABLE icmp_ln85 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln83_fu_184_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83 VARIABLE select_ln83 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_192_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83 VARIABLE add_ln83_1 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln83_1_fu_198_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83 VARIABLE select_ln83_1 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_8ns_11_4_1_U128 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:83 VARIABLE p_cast71 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln86_fu_226_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86 VARIABLE icmp_ln86 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln86_1_fu_298_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86 VARIABLE icmp_ln86_1 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln86_fu_303_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86 VARIABLE or_ln86 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_238_p0 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86 VARIABLE add_ln86 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_8ns_11_4_1_U128 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86 VARIABLE add_ln86_1 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U127 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86 VARIABLE mul_ln86 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 11 OPTYPE urem PRAGMA {} RTLNAME urem_8ns_3ns_2_12_1_U126 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86 VARIABLE urem_ln86 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_2_fu_308_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86 VARIABLE add_ln86_2 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge573_fu_359_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:86 VARIABLE storemerge573 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_244_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:85 VARIABLE add_ln85 LOOP loop_for_3_channel_pad_3_loop_for_channel_pad_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln93_fu_1736_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE icmp_ln93 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1742_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln95_fu_1754_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95 VARIABLE icmp_ln95 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln93_fu_1760_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE select_ln93 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_1768_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln93_1_fu_1774_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE select_ln93_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1806_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE empty LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx23_sum_fu_4255_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx23_sum LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_fu_1902_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_174_fu_1812_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_174 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_286_fu_1823_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_286 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_398_fu_1912_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_398 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_4110_fu_1957_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_4110 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_1_fu_1967_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_1_1_fu_2040_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_1_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_1_2_fu_2062_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_1_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_1_3_fu_2139_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_1_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_1_4_fu_2149_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_1_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_2_fu_2220_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_2_1_fu_2230_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_2_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_2_2_fu_2301_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_2_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_2_3_fu_2311_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_2_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_2_4_fu_2376_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_2_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_3_fu_2386_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_3_1_fu_2443_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_3_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_3_2_fu_2453_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_3_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_3_3_fu_2506_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_3_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_3_4_fu_2516_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_3_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_4_fu_2563_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_4_1_fu_3833_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_4_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_4_2_fu_3867_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_4_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_4_3_fu_3877_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_4_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_4_4_fu_3911_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_4_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_5_fu_3921_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_5 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_5_1_fu_3955_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_5_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_5_2_fu_3965_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_5_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_5_3_fu_3999_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_5_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_5_4_fu_4009_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_5_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_6_fu_4043_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_6 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_6_1_fu_4053_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_6_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_6_2_fu_4087_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_6_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_6_3_fu_4097_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_6_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_6_4_fu_4131_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_6_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_7_fu_4141_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_7 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_7_1_fu_4175_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_7_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_7_2_fu_4185_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_7_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_7_3_fu_4215_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_7_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx24_sum_7_4_fu_4225_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:93 VARIABLE arrayidx24_sum_7_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U142 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95 VARIABLE mul_ln95 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 11 OPTYPE urem PRAGMA {} RTLNAME urem_8ns_3ns_2_12_1_U139 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:95 VARIABLE urem_ln95 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U151 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_19 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U152 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_1854_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U140 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_40 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U153 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_20 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U191 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U191 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_1 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_2_fu_1925_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U141 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_41 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U154 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_21 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U192 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U192 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_4_fu_2016_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U155 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_22 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U193 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_3 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U193 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_5 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_6_fu_2073_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_6 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U143 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_42 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U156 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_23 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U194 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_4 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U194 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_7 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_8ns_10ns_19_4_1_U182 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_8 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_8ns_8ns_10ns_19_4_1_U182 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE zext_ln101_7 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_8ns_10ns_19_4_1_U182 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_43 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U157 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_24 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U195 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_5 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U195 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_9 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_10_fu_2159_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_10 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U158 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_25 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U196 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_6 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U196 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_11 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_8ns_10ns_19_4_1_U183 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_12 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_8ns_8ns_10ns_19_4_1_U183 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE zext_ln101_10 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_8ns_10ns_19_4_1_U183 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_44 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U159 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_26 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U197 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_7 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U197 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_13 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_8ns_10ns_19_4_1_U184 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_14 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_8ns_8ns_10ns_19_4_1_U184 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE zext_ln101_12 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_8ns_10ns_19_4_1_U184 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_45 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U160 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_27 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U198 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_8 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U198 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_15 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_16_fu_2246_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_16 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U161 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_28 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U199 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_9 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U199 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_17 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_18_fu_2177_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_18 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U144 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_46 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U162 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_29 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U200 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_10 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U200 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_19 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_20_fu_2258_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_20 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U145 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_47 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U163 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_30 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U201 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_11 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U201 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_21 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_22_fu_2399_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_22 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U164 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_31 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U202 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_12 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U202 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_23 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_24_fu_2333_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_24 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U146 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_48 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U165 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_32 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U203 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_13 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U203 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_25 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_26_fu_2418_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_26 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U147 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_49 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U166 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_33 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U204 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_14 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U204 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_27 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_28_fu_2469_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_28 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U167 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_34 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U205 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_15 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U205 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_29 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_9ns_11ns_21_4_1_U185 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_30 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_8ns_9ns_11ns_21_4_1_U185 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE zext_ln101_25 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_9ns_11ns_21_4_1_U185 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_50 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U168 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_35 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U206 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_16 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U206 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_31 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_9ns_11ns_21_4_1_U186 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_32 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_8ns_9ns_11ns_21_4_1_U186 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE zext_ln101_27 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_9ns_11ns_21_4_1_U186 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_51 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U169 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_36 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U207 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_17 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U207 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_33 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_34_fu_2573_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_34 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U170 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_37 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U208 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_18 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U208 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_35 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_9ns_11ns_21_4_1_U187 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_36 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_8ns_9ns_11ns_21_4_1_U187 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE zext_ln101_30 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_9ns_11ns_21_4_1_U187 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_52 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U171 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_38 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U209 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_19 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U209 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_37 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_38_fu_2481_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_38 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U148 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_53 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U172 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_39 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U210 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_20 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U210 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_39 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_40_fu_3007_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_40 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U136 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_40 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U211 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_21 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U211 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_41 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_42_fu_2538_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_42 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U149 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_54 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U137 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_41 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U212 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_22 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U212 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_43 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_44_fu_2591_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_44 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U150 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_55 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U138 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_42 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U213 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_23 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U213 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_45 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_46_fu_3101_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_46 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U136 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_43 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U214 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_24 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U214 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_47 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_48_fu_3058_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_48 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U173 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_56 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U137 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_44 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U215 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_25 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U215 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_49 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_50_fu_3119_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_50 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U174 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_57 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U138 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_45 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U216 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_26 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U216 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_51 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_52_fu_3178_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_52 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U136 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_46 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U217 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_27 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U217 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_53 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_54_fu_3190_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_54 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U175 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_58 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U137 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_47 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U218 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_28 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U218 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_55 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_56_fu_3248_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_56 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U176 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_59 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U138 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_48 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U219 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_29 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U219 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_57 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_58_fu_3308_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_58 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U136 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_49 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U220 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_30 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U220 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_59 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_10ns_12ns_23_4_1_U188 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_60 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_8ns_10ns_12ns_23_4_1_U188 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE zext_ln101_50 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_10ns_12ns_23_4_1_U188 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_60 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U137 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_50 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U221 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_31 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U221 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_61 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_10ns_12ns_23_4_1_U189 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_62 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_8ns_10ns_12ns_23_4_1_U189 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE zext_ln101_52 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_10ns_12ns_23_4_1_U189 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_61 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U138 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_51 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U222 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_32 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U222 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_63 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_64_fu_3380_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_64 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U136 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_52 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U223 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_33 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U223 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_65 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_10ns_12ns_23_4_1_U190 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_66 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_8ns_10ns_12ns_23_4_1_U190 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE zext_ln101_55 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_10ns_12ns_23_4_1_U190 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_62 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U137 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_53 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U224 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_34 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U224 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_67 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_68_fu_3326_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_68 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U177 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_63 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U138 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_54 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U225 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_35 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U225 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_69 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_70_fu_3515_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_70 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U136 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_55 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U226 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_36 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U226 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_71 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_72_fu_3392_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_72 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U178 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_64 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U137 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_56 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U227 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_37 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U227 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_73 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_74_fu_3468_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_74 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U179 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_65 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U180 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_57 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U228 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_38 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U228 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_75 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U181 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE tmp_58 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U229 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE mul_ln101_39 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U229 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:101 VARIABLE add_ln101_76 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_4554_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_2_fu_4572_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103 VARIABLE add_ln103_2 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_fu_4577_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:103 VARIABLE select_ln103 LOOP VITIS_LOOP_93_1_loop_for_ap_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 63 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln30_fu_134_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:30 VARIABLE icmp_ln30 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_140_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:30 VARIABLE add_ln30 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln33_fu_152_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:33 VARIABLE icmp_ln33 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln30_fu_158_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:30 VARIABLE select_ln30 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_166_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:30 VARIABLE add_ln30_1 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln30_1_fu_172_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:30 VARIABLE select_ln30_1 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_200_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:30 VARIABLE empty LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_266_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:37 VARIABLE add_ln37 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln39_fu_315_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:39 VARIABLE icmp_ln39 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_fu_321_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:39 VARIABLE max LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_277_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:37 VARIABLE add_ln37_1 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln39_1_fu_329_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:39 VARIABLE icmp_ln39_1 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_3_fu_335_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:39 VARIABLE max_3 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_294_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:43 VARIABLE add_ln43 LOOP loop_for_channel_pool_1_loop_for_weight_pool_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln109_fu_162_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109 VARIABLE icmp_ln109 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_168_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109 VARIABLE add_ln109 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln111_fu_177_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111 VARIABLE icmp_ln111 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln109_fu_183_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109 VARIABLE select_ln109 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_232_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109 VARIABLE add_ln109_1 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln109_1_fu_238_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109 VARIABLE select_ln109_1 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln112_fu_201_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112 VARIABLE icmp_ln112 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln112_1_fu_304_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112 VARIABLE icmp_ln112_1 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln112_fu_309_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112 VARIABLE or_ln112 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U242 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112 VARIABLE mul_ln112 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 10 OPTYPE urem PRAGMA {} RTLNAME urem_7ns_3ns_2_11_1_U241 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112 VARIABLE urem_ln112 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_343_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112 VARIABLE add_ln112_1 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge583_fu_379_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112 VARIABLE storemerge583 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_213_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111 VARIABLE add_ln111 LOOP loop_for_3_channel_pad_4_loop_for_channel_pad_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_fu_1742_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE icmp_ln119 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_1748_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln121_fu_1760_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121 VARIABLE icmp_ln121 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln119_fu_1766_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE select_ln119 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_1774_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE add_ln119_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln119_1_fu_1780_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE select_ln119_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1812_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE empty LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx31_sum_fu_4205_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx31_sum LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_fu_1908_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_126_fu_1818_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_126 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_238_fu_1829_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_238 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_350_fu_1918_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_350 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_462_fu_1963_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_462 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_1_fu_1973_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_1_1_fu_2046_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_1_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_1_2_fu_2068_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_1_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_1_3_fu_2150_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_1_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_1_4_fu_2160_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_1_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_2_fu_2225_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_2_1_fu_2235_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_2_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_2_2_fu_2306_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_2_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_2_3_fu_2316_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_2_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_2_4_fu_2382_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_2_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_3_fu_2392_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_3_1_fu_2447_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_3_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_3_2_fu_2457_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_3_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_3_3_fu_2510_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_3_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_3_4_fu_2520_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_3_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_4_fu_2575_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_4_1_fu_2585_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_4_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_4_2_fu_2957_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_4_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_4_3_fu_3827_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_4_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_4_4_fu_3861_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_4_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_5_fu_3871_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_5 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_5_1_fu_3905_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_5_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_5_2_fu_3915_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_5_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_5_3_fu_3949_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_5_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_5_4_fu_3959_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_5_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_6_fu_3993_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_6 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_6_1_fu_4003_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_6_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_6_2_fu_4037_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_6_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_6_3_fu_4047_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_6_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_6_4_fu_4081_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_6_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_7_fu_4091_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_7 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_7_1_fu_4125_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_7_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_7_2_fu_4135_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_7_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_7_3_fu_4165_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_7_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx32_sum_7_4_fu_4175_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:119 VARIABLE arrayidx32_sum_7_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U255 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121 VARIABLE mul_ln121 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 10 OPTYPE urem PRAGMA {} RTLNAME urem_7ns_3ns_2_11_1_U252 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:121 VARIABLE urem_ln121 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U263 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_59 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U264 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_1860_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U253 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_40 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U265 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_60 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U300 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U300 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_1 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_2_fu_1931_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U254 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_41 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U266 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_61 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U301 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U301 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_4_fu_2022_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U267 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_62 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U302 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_3 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U302 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_5 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_6_fu_2079_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_6 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U256 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_42 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U268 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_63 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U303 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_4 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U303 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_7 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_8_fu_2111_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_8 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U269 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_64 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U304 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_5 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U304 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_9 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_7ns_7ns_9ns_17_4_1_U292 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_10 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_7ns_7ns_9ns_17_4_1_U292 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE zext_ln127_8 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_7ns_7ns_9ns_17_4_1_U292 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_43 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U270 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_65 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U305 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_6 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U305 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_11 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_7ns_7ns_9ns_17_4_1_U293 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_12 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_7ns_7ns_9ns_17_4_1_U293 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE zext_ln127_10 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_7ns_7ns_9ns_17_4_1_U293 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_44 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U271 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_66 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U306 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_7 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U306 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_13 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_14_fu_2245_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_14 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U272 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_67 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U307 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_8 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U307 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_15 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_7ns_7ns_9ns_17_4_1_U294 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_16 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_7ns_7ns_9ns_17_4_1_U294 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE zext_ln127_13 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_7ns_7ns_9ns_17_4_1_U294 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_45 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U273 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_68 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U308 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_9 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U308 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_17 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_18_fu_2329_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_18 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U274 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_69 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U309 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_10 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U309 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_19 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_20_fu_2182_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_20 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U257 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_46 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U275 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_70 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U310 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_11 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U310 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_21 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_22_fu_2263_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_22 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U258 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_47 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U276 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_71 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U311 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_12 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U311 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_23 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_24_fu_2408_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_24 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U277 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_72 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U312 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_13 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U312 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_25 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_26_fu_2348_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_26 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U259 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_48 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U278 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_73 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U313 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_14 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U313 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_27 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_28_fu_2473_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_28 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U279 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_74 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U314 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_15 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U314 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_29 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_7ns_8ns_10ns_19_4_1_U295 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_30 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_7ns_8ns_10ns_19_4_1_U295 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE zext_ln127_24 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_7ns_8ns_10ns_19_4_1_U295 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_49 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U280 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_75 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U315 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_16 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U315 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_31 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_7ns_8ns_10ns_19_4_1_U296 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_32 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_7ns_8ns_10ns_19_4_1_U296 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE zext_ln127_26 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_7ns_8ns_10ns_19_4_1_U296 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_50 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U281 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_76 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U316 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_17 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U316 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_33 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_34_fu_2935_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_34 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U282 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_77 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U317 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_18 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U317 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_35 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U260 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_51 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U249 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_78 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U318 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_19 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U318 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_36 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_37_fu_2992_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_37 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U250 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_79 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U319 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_20 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U319 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_38 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_39_fu_2485_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_39 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U261 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_52 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U249 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_80 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U320 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_21 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U320 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_40 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_41_fu_2542_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_41 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U262 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_53 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U251 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_81 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U321 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_22 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U321 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_42 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_43_fu_3056_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_43 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U250 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_82 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U322 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_23 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U322 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_44 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_45_fu_3011_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_45 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U283 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_54 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U249 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_83 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U323 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_24 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U323 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_46 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_47_fu_3127_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_47 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U250 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_84 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U324 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_25 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U324 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_48 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_49_fu_3068_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_49 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U284 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_55 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U249 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_85 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U325 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_26 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U325 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_50 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_51_fu_3139_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_51 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U285 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_56 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U251 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_86 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U326 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_27 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U326 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_52 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_53_fu_3256_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_53 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U250 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_87 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U327 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_28 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U327 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_54 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_55_fu_3203_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_55 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U286 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_57 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U249 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_88 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U328 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_29 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U328 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_56 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_57_fu_3322_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_57 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U250 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_89 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U329 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_30 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U329 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_58 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_7ns_9ns_11ns_21_4_1_U297 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_59 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_7ns_9ns_11ns_21_4_1_U297 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE zext_ln127_48 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_7ns_9ns_11ns_21_4_1_U297 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_58 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U249 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_90 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U330 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_31 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U330 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_60 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_7ns_9ns_11ns_21_4_1_U298 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_61 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_7ns_9ns_11ns_21_4_1_U298 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE zext_ln127_50 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_7ns_9ns_11ns_21_4_1_U298 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_59 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U251 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_91 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U331 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_32 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U331 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_62 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_63_fu_3395_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_63 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U250 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_92 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U332 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_33 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U332 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_64 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_7ns_9ns_11ns_21_4_1_U299 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_65 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_7ns_9ns_11ns_21_4_1_U299 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE zext_ln127_53 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_7ns_9ns_11ns_21_4_1_U299 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_60 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U249 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_93 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U333 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_34 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U333 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_66 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_67_fu_3461_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_67 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U250 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_94 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U334 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_35 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U334 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_68 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_69_fu_3274_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_69 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U287 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_61 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U249 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_95 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U335 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_36 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U335 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_70 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_71_fu_3340_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_71 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U288 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_62 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U251 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_96 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U336 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_37 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U336 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_72 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_73_fu_3529_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_73 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U290 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_97 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U337 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_38 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U337 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_74 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_75_fu_3407_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_75 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U289 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_63 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U291 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE tmp_98 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U338 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE mul_ln127_39 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U338 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:127 VARIABLE add_ln127_76 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_4516_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_2_fu_4534_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129 VARIABLE add_ln129_2 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln129_fu_4539_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:129 VARIABLE select_ln129 LOOP VITIS_LOOP_119_1_loop_for_ap_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 58 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln135_fu_116_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135 VARIABLE icmp_ln135 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_122_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135 VARIABLE add_ln135 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln137_fu_134_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137 VARIABLE icmp_ln137 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln135_fu_140_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135 VARIABLE select_ln135 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_1_fu_148_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135 VARIABLE add_ln135_1 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln135_1_fu_154_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135 VARIABLE select_ln135_1 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_5ns_7ns_11_4_1_U347 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:135 VARIABLE p_cast96 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln138_fu_176_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138 VARIABLE icmp_ln138 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln138_1_fu_233_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138 VARIABLE icmp_ln138_1 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln138_fu_238_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138 VARIABLE or_ln138 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_5ns_7ns_11_4_1_U347 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138 VARIABLE add_ln138 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_1_fu_243_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138 VARIABLE add_ln138_1 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge591_fu_268_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:138 VARIABLE storemerge591 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_182_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:137 VARIABLE add_ln137 LOOP loop_for_3_channel_pad_5_loop_for_channel_pad_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln147_fu_213_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147 VARIABLE icmp_ln147 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_219_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147 VARIABLE add_ln147 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln150_fu_231_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150 VARIABLE icmp_ln150 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_fu_237_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147 VARIABLE select_ln147 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln147_fu_245_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147 VARIABLE xor_ln147 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln152_fu_251_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152 VARIABLE icmp_ln152 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln147_fu_257_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147 VARIABLE and_ln147 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_350_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147 VARIABLE add_ln147_1 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_1_fu_356_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147 VARIABLE select_ln147_1 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_263_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150 VARIABLE add_ln150 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_269_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147 VARIABLE empty LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_mid2_fu_275_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147 VARIABLE j_mid2 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln150_fu_283_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150 VARIABLE select_ln150 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_201_fu_395_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150 VARIABLE empty_201 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_5ns_7ns_11_4_1_U351 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152 VARIABLE mul_ln152 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_366_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153 VARIABLE add_ln153 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_5ns_7ns_11_4_1_U351 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153 VARIABLE add_ln153_1 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_2_fu_412_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153 VARIABLE add_ln153_2 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_5_fu_421_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153 VARIABLE add_ln153_5 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_3_fu_431_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153 VARIABLE add_ln153_3 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U352 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153 VARIABLE mul_ln153 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_2_fu_453_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147 VARIABLE select_ln147_2 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_202_fu_460_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:147 VARIABLE empty_202 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U352 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:153 VARIABLE add_ln153_4 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_295_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152 VARIABLE add_ln152 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln152_1_fu_301_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:152 VARIABLE icmp_ln152_1 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln150_1_fu_307_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150 VARIABLE icmp_ln150_1 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_491_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155 VARIABLE add_ln155 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_504_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155 VARIABLE add_ln155_1 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_2_fu_514_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155 VARIABLE add_ln155_2 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln155_fu_519_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:155 VARIABLE select_ln155 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_313_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150 VARIABLE add_ln150_1 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln150_1_fu_319_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:150 VARIABLE select_ln150_1 LOOP loop_for_ap_5_loop_for_fc_5_loop_for_fa_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 2 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_134_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52 VARIABLE icmp_ln52 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_140_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52 VARIABLE add_ln52 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_fu_152_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:55 VARIABLE icmp_ln55 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_158_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52 VARIABLE select_ln52 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_166_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52 VARIABLE add_ln52_1 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_1_fu_172_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52 VARIABLE select_ln52_1 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_200_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:52 VARIABLE empty LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_266_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:59 VARIABLE add_ln59 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln61_fu_315_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:61 VARIABLE icmp_ln61 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_fu_321_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:61 VARIABLE max LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_277_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:59 VARIABLE add_ln59_1 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln61_1_fu_329_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:61 VARIABLE icmp_ln61_1 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_2_fu_335_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:61 VARIABLE max_2 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_294_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:65 VARIABLE add_ln65 LOOP loop_for_channel_pool_2_loop_for_weight_pool_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln161_fu_114_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161 VARIABLE icmp_ln161 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_120_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161 VARIABLE add_ln161 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln163_fu_132_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163 VARIABLE icmp_ln163 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln161_fu_138_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161 VARIABLE select_ln161 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_1_fu_146_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161 VARIABLE add_ln161_1 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln161_1_fu_152_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161 VARIABLE select_ln161_1 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_5ns_6ns_10_4_1_U361 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161 VARIABLE p_cast103 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln164_fu_174_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164 VARIABLE icmp_ln164 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln164_1_fu_231_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164 VARIABLE icmp_ln164_1 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln164_fu_236_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164 VARIABLE or_ln164 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_5ns_6ns_10_4_1_U361 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164 VARIABLE add_ln164 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_1_fu_241_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164 VARIABLE add_ln164_1 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge601_fu_266_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164 VARIABLE storemerge601 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_180_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163 VARIABLE add_ln163 LOOP loop_for_3_channel_pad_6_loop_for_channel_pad_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln173_fu_223_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE icmp_ln173 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_229_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE add_ln173 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln176_fu_241_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176 VARIABLE icmp_ln176 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln173_fu_247_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE select_ln173 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln173_fu_255_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE xor_ln173 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln178_fu_261_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178 VARIABLE icmp_ln178 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln173_fu_267_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE and_ln173 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_360_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE add_ln173_1 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln173_1_fu_366_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE select_ln173_1 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_273_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176 VARIABLE add_ln176 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_279_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE empty LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_1_mid2_fu_285_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE j_1_mid2 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln176_fu_293_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176 VARIABLE select_ln176 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_199_fu_405_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176 VARIABLE empty_199 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_5ns_6ns_10_4_1_U365 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178 VARIABLE mul_ln178 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_fu_376_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179 VARIABLE add_ln179 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_5ns_6ns_10_4_1_U365 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179 VARIABLE add_ln179_1 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_2_fu_422_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179 VARIABLE add_ln179_2 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_5_fu_431_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179 VARIABLE add_ln179_5 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_3_fu_441_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179 VARIABLE add_ln179_3 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U366 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179 VARIABLE mul_ln179 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln173_2_fu_463_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE select_ln173_2 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_200_fu_470_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE empty_200 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U366 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179 VARIABLE add_ln179_4 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_305_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178 VARIABLE add_ln178 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln178_1_fu_311_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178 VARIABLE icmp_ln178_1 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln176_1_fu_317_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176 VARIABLE icmp_ln176_1 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_501_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181 VARIABLE add_ln181 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_514_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181 VARIABLE add_ln181_1 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_2_fu_524_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181 VARIABLE add_ln181_2 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln181_fu_529_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181 VARIABLE select_ln181 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_1_fu_323_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176 VARIABLE add_ln176_1 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln176_1_fu_329_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176 VARIABLE select_ln176_1 LOOP loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 2 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_112_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:187 VARIABLE icmp_ln187 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_118_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:187 VARIABLE add_ln187 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln189_fu_130_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:189 VARIABLE icmp_ln189 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_fu_136_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:187 VARIABLE select_ln187 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_1_fu_144_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:187 VARIABLE add_ln187_1 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln187_1_fu_150_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:187 VARIABLE select_ln187_1 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U374 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:187 VARIABLE p_cast110 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln190_fu_172_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:190 VARIABLE icmp_ln190 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln190_1_fu_229_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:190 VARIABLE icmp_ln190_1 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln190_fu_234_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:190 VARIABLE or_ln190 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U374 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:190 VARIABLE add_ln190 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_1_fu_239_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:190 VARIABLE add_ln190_1 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge609_fu_264_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:190 VARIABLE storemerge609 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_178_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:189 VARIABLE add_ln189 LOOP loop_for_3_channel_pad_7_loop_for_channel_pad_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln199_fu_221_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE icmp_ln199 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_227_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE add_ln199 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln202_fu_239_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202 VARIABLE icmp_ln202 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln199_fu_245_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE select_ln199 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln199_fu_253_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE xor_ln199 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln204_fu_259_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:204 VARIABLE icmp_ln204 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln199_fu_265_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE and_ln199 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_1_fu_358_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE add_ln199_1 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln199_1_fu_364_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE select_ln199_1 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_271_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202 VARIABLE add_ln202 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_277_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE empty LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_2_mid2_fu_283_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE j_2_mid2 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln202_fu_291_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202 VARIABLE select_ln202 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_197_fu_403_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202 VARIABLE empty_197 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U378 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:204 VARIABLE mul_ln204 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_374_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:205 VARIABLE add_ln205 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_6ns_11_4_1_U378 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:205 VARIABLE add_ln205_1 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_2_fu_420_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:205 VARIABLE add_ln205_2 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_5_fu_429_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:205 VARIABLE add_ln205_5 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_3_fu_439_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:205 VARIABLE add_ln205_3 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U379 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:205 VARIABLE mul_ln205 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln199_2_fu_461_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE select_ln199_2 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_198_fu_468_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE empty_198 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U379 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:205 VARIABLE add_ln205_4 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_303_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:204 VARIABLE add_ln204 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln204_1_fu_309_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:204 VARIABLE icmp_ln204_1 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln202_1_fu_315_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202 VARIABLE icmp_ln202_1 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_499_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:207 VARIABLE add_ln207 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_1_fu_512_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:207 VARIABLE add_ln207_1 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_2_fu_522_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:207 VARIABLE add_ln207_2 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln207_fu_527_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:207 VARIABLE select_ln207 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_1_fu_321_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202 VARIABLE add_ln202_1 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln202_1_fu_327_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:202 VARIABLE select_ln202_1 LOOP loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 2 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_289_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:74 VARIABLE icmp_ln74 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_295_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:74 VARIABLE add_ln74 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_304_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:77 VARIABLE icmp_ln77 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_fu_310_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:74 VARIABLE select_ln74 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_1_fu_343_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:74 VARIABLE add_ln74_1 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln74_1_fu_349_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:74 VARIABLE select_ln74_1 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_376_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:74 VARIABLE empty LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_417_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:81 VARIABLE add_ln81 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln83_fu_473_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:83 VARIABLE icmp_ln83 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_fu_479_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:83 VARIABLE max LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_1_fu_428_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:81 VARIABLE add_ln81_1 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln83_1_fu_487_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:83 VARIABLE icmp_ln83_1 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_1_fu_493_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:83 VARIABLE max_1 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U388 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:86 VARIABLE mul_ln86 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_462_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:86 VARIABLE add_ln86 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_5ns_4_9_1_U387 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:86 VARIABLE urem_ln86 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_324_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:87 VARIABLE add_ln87 LOOP loop_for_channel_pool_3_loop_for_weight_pool_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} CNN_Pipeline_VITIS_LOOP_93_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln93_fu_345_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:93 VARIABLE icmp_ln93 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_1_fu_351_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_9_fu_462_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:96 VARIABLE add_ln96_9 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18ns_34_1_1_U402 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:98 VARIABLE mul_ln98 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_fu_547_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:98 VARIABLE sub_ln98 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln98_fu_573_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:98 VARIABLE select_ln98 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln98_1_fu_584_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:98 VARIABLE sub_ln98_1 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln98_1_fu_590_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp:98 VARIABLE select_ln98_1 LOOP VITIS_LOOP_93_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_a_Dense_0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln5_fu_836_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:5 VARIABLE icmp_ln5 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5_fu_842_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:5 VARIABLE add_ln5 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME thr_add_fu_879_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:5 VARIABLE thr_add LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_24_1_1_U415 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_852_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U416 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_1 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U416 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_1 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_2_fu_863_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_2 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U417 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_2 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U417 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_3 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_4_fu_893_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_4 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U418 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_3 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U418 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_5 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_6_fu_926_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_6 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U419 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_4 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U419 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_7 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U420 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_5 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U420 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_8 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_9_fu_959_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_9 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U421 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_6 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U421 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_10 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_11_fu_969_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_11 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U422 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_7 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U422 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_12 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_13_fu_1000_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_13 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U423 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_8 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U423 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_14 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_15_fu_1010_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_15 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U424 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_9 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U424 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_16 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_17_fu_1041_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_17 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U425 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_10 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U425 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_18 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_19_fu_1051_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_19 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U426 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_11 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U426 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_20 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_21_fu_1082_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_21 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U427 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_12 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U427 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_22 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U428 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_13 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U428 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_23 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_24_fu_1129_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_24 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U429 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_14 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U429 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_25 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_26_fu_1139_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_26 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U430 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_15 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U430 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_27 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_28_fu_1170_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_28 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U431 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_16 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U431 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_29 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_30_fu_1180_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_30 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U432 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_17 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U432 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_31 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_32_fu_1211_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_32 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U433 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_18 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U433 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_33 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_34_fu_1221_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_34 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U434 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_19 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U434 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_35 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_36_fu_1252_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_36 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U435 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_20 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U435 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_37 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U436 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_21 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U436 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_38 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_39_fu_1295_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_39 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U437 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_22 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U437 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_40 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_41_fu_1305_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_41 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U438 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_23 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U438 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_42 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_43_fu_1336_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_43 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U439 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_24 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U439 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_44 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_45_fu_1346_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_45 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U440 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_25 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U440 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_46 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_47_fu_1377_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_47 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U441 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_26 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U441 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_48 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_49_fu_1387_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_49 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U442 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_27 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U442 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_50 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_51_fu_1418_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_51 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U443 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_28 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U443 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_52 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U444 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_29 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U444 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_53 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_54_fu_1464_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_54 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U445 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_30 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U445 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_55 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_56_fu_1474_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_56 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U446 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE mul_ln9_31 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_12s_24ns_24_4_1_U446 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:9 VARIABLE add_ln9_57 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_1842_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:11 VARIABLE add_ln11 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_2_fu_1873_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:11 VARIABLE add_ln11_2 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_1_fu_1879_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:11 VARIABLE add_ln11_1 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln11_fu_1893_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:11 VARIABLE select_ln11 LOOP loop_for_a_Dense_0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 32 BRAM 0 URAM 0}} CNN_Pipeline_loop_for_a_Dense_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln17_fu_556_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:17 VARIABLE icmp_ln17 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_562_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:17 VARIABLE add_ln17 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_24_1_1_U483 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_572_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U484 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_1 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U484 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_1 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_2_fu_583_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_2 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U485 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_2 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U485 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_3 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_4_fu_619_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_4 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U486 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_3 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U486 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_5 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_6_fu_652_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_6 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U487 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_4 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U487 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_7 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_8_fu_662_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_8 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U488 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_5 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U488 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_9 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_10_fu_683_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_10 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U489 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_6 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U489 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_11 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_12_fu_693_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_12 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U490 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_7 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U490 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_13 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U491 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_8 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U491 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_14 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_15_fu_736_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_15 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U492 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_9 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U492 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_16 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_17_fu_767_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_17 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U493 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_10 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U493 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_18 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_19_fu_777_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_19 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U494 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_11 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U494 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_20 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_21_fu_808_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_21 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U495 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_12 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U495 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_22 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_23_fu_818_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_23 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U496 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_13 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U496 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_24 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_25_fu_849_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_25 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U497 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_14 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U497 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_26 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_27_fu_859_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_27 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U498 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_15 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U498 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_28 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U499 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_16 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U499 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_29 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_30_fu_906_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_30 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U500 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_17 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U500 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_31 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_32_fu_937_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_32 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U501 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_18 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U501 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_33 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_34_fu_947_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_34 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U502 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE mul_ln21_19 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U502 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:21 VARIABLE add_ln21_35 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_1195_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:23 VARIABLE add_ln23 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_8_fu_1218_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:23 VARIABLE add_ln23_8 LOOP loop_for_a_Dense_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 20 BRAM 0 URAM 0}} CNN_Pipeline_loop_detect {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_96_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28 VARIABLE icmp_ln28 LOOP loop_detect BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln29_fu_124_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29 VARIABLE icmp_ln29 LOOP loop_detect BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln29_fu_141_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29 VARIABLE select_ln29 LOOP loop_detect BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME maxindex_3_fu_149_p3 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29 VARIABLE maxindex_3 LOOP loop_detect BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_107_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28 VARIABLE i_3 LOOP loop_detect BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} CNN {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_Dense_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:15 VARIABLE out_Dense LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 5 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv0_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:9 VARIABLE OutPadConv0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 324 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv0_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:10 VARIABLE OutConv0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv1_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:11 VARIABLE OutPadConv1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 432 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv1_1_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:11 VARIABLE OutPadConv1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 432 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv1_2_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:11 VARIABLE OutPadConv1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 432 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutConv1_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:12 VARIABLE OutConv1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPool0_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:13 VARIABLE OutPool0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 640 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv2_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:14 VARIABLE OutPadConv2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 328 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv2_1_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:14 VARIABLE OutPadConv2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 328 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv2_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:15 VARIABLE OutConv2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv3_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:16 VARIABLE OutPadConv3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 438 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv3_1_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:16 VARIABLE OutPadConv3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 438 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv3_2_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:16 VARIABLE OutPadConv3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 438 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutConv3_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:17 VARIABLE OutConv3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPool1_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:18 VARIABLE OutPool1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 640 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv4_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:19 VARIABLE OutPadConv4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 224 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv4_1_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:19 VARIABLE OutPadConv4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 224 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME OutPadConv4_2_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:19 VARIABLE OutPadConv4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 224 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv4_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:20 VARIABLE OutConv4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPadConv5_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:21 VARIABLE OutPadConv5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1344 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutConv5_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:22 VARIABLE OutConv5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPool2_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:23 VARIABLE OutPool2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 640 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPadConv6_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:24 VARIABLE OutPadConv6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 704 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutConv6_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:25 VARIABLE OutConv6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME OutPadConv7_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:26 VARIABLE OutPadConv7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1408 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutConv7_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:27 VARIABLE OutConv7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1280 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutPool3_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28 VARIABLE OutPool3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutPool3_1_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28 VARIABLE OutPool3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutPool3_2_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28 VARIABLE OutPool3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutPool3_3_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28 VARIABLE OutPool3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutPool3_4_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28 VARIABLE OutPool3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutPool3_5_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28 VARIABLE OutPool3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutPool3_6_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28 VARIABLE OutPool3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutPool3_7_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28 VARIABLE OutPool3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutPool3_8_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28 VARIABLE OutPool3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutPool3_9_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:28 VARIABLE OutPool3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutGlobalAverPool1D_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:29 VARIABLE OutGlobalAverPool1D LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {12 32 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OutDense0_U SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:30 VARIABLE OutDense0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 20 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_1218_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_1224_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1242_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15 VARIABLE empty LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx3_sum_fu_1257_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15 VARIABLE arrayidx3_sum LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_216_fu_1345_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15 VARIABLE empty_216 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_217_fu_1281_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15 VARIABLE empty_217 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_218_fu_1292_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15 VARIABLE empty_218 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_219_fu_1303_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15 VARIABLE empty_219 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_220_fu_1313_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:15 VARIABLE empty_220 LOOP VITIS_LOOP_15_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln145_fu_1355_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145 VARIABLE icmp_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_1361_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast105_fu_1410_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145 VARIABLE p_cast105 LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx37_sum_fu_1371_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:145 VARIABLE arrayidx37_sum LOOP VITIS_LOOP_145_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln171_fu_1420_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171 VARIABLE icmp_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_1426_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast121_fu_1475_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171 VARIABLE p_cast121 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx45_sum_fu_1436_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:171 VARIABLE arrayidx45_sum LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_1500_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln197_fu_1510_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197 VARIABLE icmp_ln197 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_1516_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197 VARIABLE add_ln197 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast125_fu_1560_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197 VARIABLE p_cast125 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arrayidx51_sum_fu_1526_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:197 VARIABLE arrayidx51_sum LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_1578_p2 SOURCE D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:199 VARIABLE add_ln199 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 245 BRAM 49 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.948 seconds; current allocated memory: 641.918 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
Execute       syn_report -model CNN -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 173.79 MHz
Command     autosyn done; 50.489 sec.
Command   csynth_design done; 96.708 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.144 sec.
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.293 sec.
INFO-FLOW: Workspace D:/PJ/CNN_HLS/CNN_HLS/hls opened at Mon Jul 14 02:17:54 +0700 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component D:/PJ/CNN_HLS/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file D:/PJ/CNN_HLS/hls_config.cfg
Execute       apply_ini D:/PJ/CNN_HLS/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(7)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' from D:/PJ/CNN_HLS/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' from D:/PJ/CNN_HLS/hls_config.cfg(8)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(9)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' from D:/PJ/CNN_HLS/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' from D:/PJ/CNN_HLS/hls_config.cfg(10)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(11)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' from D:/PJ/CNN_HLS/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' from D:/PJ/CNN_HLS/hls_config.cfg(12)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(13)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' from D:/PJ/CNN_HLS/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' from D:/PJ/CNN_HLS/hls_config.cfg(14)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(21)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' from D:/PJ/CNN_HLS/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' from D:/PJ/CNN_HLS/hls_config.cfg(22)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(23)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(24)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' from D:/PJ/CNN_HLS/hls_config.cfg(25) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' from D:/PJ/CNN_HLS/hls_config.cfg(25)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' from D:/PJ/CNN_HLS/hls_config.cfg(26) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' from D:/PJ/CNN_HLS/hls_config.cfg(26)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' to the project
Command         add_files done; 0.194 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(27) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(27)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(28) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(28)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_A_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(29) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_A_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(29)
Execute         add_files -tb D:/Verilog/signals_label_A_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_A_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_L_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(30) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_L_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(30)
Execute         add_files -tb D:/Verilog/signals_label_L_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_L_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_N_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(31) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_N_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(31)
Execute         add_files -tb D:/Verilog/signals_label_N_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_N_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_R_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(32) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_R_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(32)
Execute         add_files -tb D:/Verilog/signals_label_R_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_R_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_V_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(33) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_V_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(33)
Execute         add_files -tb D:/Verilog/signals_label_V_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_V_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_N_label_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(34) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_N_label_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(34)
Execute         add_files -tb D:/Verilog/signals_N_label_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_N_label_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=CNN' from D:/PJ/CNN_HLS/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=CNN' from D:/PJ/CNN_HLS/hls_config.cfg(17)
Execute         set_top CNN 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/PJ/CNN_HLS/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/PJ/CNN_HLS/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from D:/PJ/CNN_HLS/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from D:/PJ/CNN_HLS/hls_config.cfg(1)
Execute         set_part xck26-sfvc784-2LV-c 
Execute           create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command           create_platform done; 1.066 sec.
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.105 sec.
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 1.205 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.tool=xsim' from D:/PJ/CNN_HLS/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying config ini 'cosim.tool=xsim' from D:/PJ/CNN_HLS/hls_config.cfg(20)
Execute         config_cosim -tool=xsim 
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=port' from D:/PJ/CNN_HLS/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=port' from D:/PJ/CNN_HLS/hls_config.cfg(19)
Execute         config_cosim -trace_level=port 
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.wave_debug=1' from D:/PJ/CNN_HLS/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=1' from D:/PJ/CNN_HLS/hls_config.cfg(18)
Execute         config_cosim -wave_debug=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from D:/PJ/CNN_HLS/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from D:/PJ/CNN_HLS/hls_config.cfg(15)
Execute         config_csim -code_analyzer=0 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/PJ/CNN_HLS/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/PJ/CNN_HLS/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from D:/PJ/CNN_HLS/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from D:/PJ/CNN_HLS/hls_config.cfg(16)
Execute         config_sim -O=1 
Command       apply_ini done; 1.511 sec.
Execute       write_component -config D:/PJ/CNN_HLS/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json
Command     open_solution done; 1.829 sec.
Command   open_component done; 1.832 sec.
Execute   apply_ini D:/PJ/CNN_HLS/CNN_HLS/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s optimized 
INFO: [HLS 200-2036] Building optimized C Simulation binaries
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.451 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.79 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.147 sec.
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.294 sec.
INFO-FLOW: Workspace D:/PJ/CNN_HLS/CNN_HLS/hls opened at Mon Jul 14 02:18:15 +0700 2025
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       set_part xck26-sfvc784-2LV-c 
Execute         create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command         create_platform done; 1.031 sec.
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.14 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component D:/PJ/CNN_HLS/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file D:/PJ/CNN_HLS/hls_config.cfg
Execute       apply_ini D:/PJ/CNN_HLS/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(7)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' from D:/PJ/CNN_HLS/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' from D:/PJ/CNN_HLS/hls_config.cfg(8)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(9)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' from D:/PJ/CNN_HLS/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' from D:/PJ/CNN_HLS/hls_config.cfg(10)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(11)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' from D:/PJ/CNN_HLS/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' from D:/PJ/CNN_HLS/hls_config.cfg(12)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(13)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' from D:/PJ/CNN_HLS/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' from D:/PJ/CNN_HLS/hls_config.cfg(14)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(21)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' from D:/PJ/CNN_HLS/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' from D:/PJ/CNN_HLS/hls_config.cfg(22)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(23)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(24)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' from D:/PJ/CNN_HLS/hls_config.cfg(25) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' from D:/PJ/CNN_HLS/hls_config.cfg(25)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' from D:/PJ/CNN_HLS/hls_config.cfg(26) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' from D:/PJ/CNN_HLS/hls_config.cfg(26)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(27) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(27)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' to the project
Command         add_files done; 1.114 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(28) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(28)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_A_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(29) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_A_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(29)
Execute         add_files -tb D:/Verilog/signals_label_A_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_A_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_L_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(30) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_L_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(30)
Execute         add_files -tb D:/Verilog/signals_label_L_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_L_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_N_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(31) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_N_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(31)
Execute         add_files -tb D:/Verilog/signals_label_N_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_N_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_R_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(32) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_R_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(32)
Execute         add_files -tb D:/Verilog/signals_label_R_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_R_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_V_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(33) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_V_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(33)
Execute         add_files -tb D:/Verilog/signals_label_V_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_V_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_N_label_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(34) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_N_label_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(34)
Execute         add_files -tb D:/Verilog/signals_N_label_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_N_label_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=CNN' from D:/PJ/CNN_HLS/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=CNN' from D:/PJ/CNN_HLS/hls_config.cfg(17)
Execute         set_top CNN 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/PJ/CNN_HLS/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/PJ/CNN_HLS/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from D:/PJ/CNN_HLS/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from D:/PJ/CNN_HLS/hls_config.cfg(1)
Execute         set_part xck26-sfvc784-2LV-c 
Execute           create_platform xck26-sfvc784-2LV-c -board  
Command           create_platform done; 0.155 sec.
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.261 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.tool=xsim' from D:/PJ/CNN_HLS/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying config ini 'cosim.tool=xsim' from D:/PJ/CNN_HLS/hls_config.cfg(20)
Execute         config_cosim -tool=xsim 
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=port' from D:/PJ/CNN_HLS/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=port' from D:/PJ/CNN_HLS/hls_config.cfg(19)
Execute         config_cosim -trace_level=port 
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.wave_debug=1' from D:/PJ/CNN_HLS/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=1' from D:/PJ/CNN_HLS/hls_config.cfg(18)
Execute         config_cosim -wave_debug=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from D:/PJ/CNN_HLS/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from D:/PJ/CNN_HLS/hls_config.cfg(15)
Execute         config_csim -code_analyzer=0 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/PJ/CNN_HLS/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/PJ/CNN_HLS/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from D:/PJ/CNN_HLS/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from D:/PJ/CNN_HLS/hls_config.cfg(16)
Execute         config_sim -O=1 
Command       apply_ini done; 1.479 sec.
Execute       write_component -config D:/PJ/CNN_HLS/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json
Command     open_solution done; 2.94 sec.
Command   open_component done; 2.943 sec.
Execute   apply_ini D:/PJ/CNN_HLS/CNN_HLS/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/cosimDB.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_tb.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_tb.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.959 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.135 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.397 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.494 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.636 sec.
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.541 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.DependenceCheck.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/cosimDB.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 668.069 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 700.575 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.155 sec.
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.317 sec.
INFO-FLOW: Workspace D:/PJ/CNN_HLS/CNN_HLS/hls opened at Mon Jul 14 02:37:33 +0700 2025
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       set_part xck26-sfvc784-2LV-c 
Execute         create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command         create_platform done; 1.154 sec.
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.281 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component D:/PJ/CNN_HLS/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file D:/PJ/CNN_HLS/hls_config.cfg
Execute       apply_ini D:/PJ/CNN_HLS/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(7)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' from D:/PJ/CNN_HLS/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' from D:/PJ/CNN_HLS/hls_config.cfg(8)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(9)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' from D:/PJ/CNN_HLS/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' from D:/PJ/CNN_HLS/hls_config.cfg(10)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(11)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' from D:/PJ/CNN_HLS/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' from D:/PJ/CNN_HLS/hls_config.cfg(12)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(13)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' from D:/PJ/CNN_HLS/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' from D:/PJ/CNN_HLS/hls_config.cfg(14)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(21)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' from D:/PJ/CNN_HLS/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' from D:/PJ/CNN_HLS/hls_config.cfg(22)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(23)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(24)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' from D:/PJ/CNN_HLS/hls_config.cfg(25) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' from D:/PJ/CNN_HLS/hls_config.cfg(25)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' from D:/PJ/CNN_HLS/hls_config.cfg(26) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' from D:/PJ/CNN_HLS/hls_config.cfg(26)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(27) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(27)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' to the project
Command         add_files done; 0.477 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(28) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(28)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_A_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(29) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_A_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(29)
Execute         add_files -tb D:/Verilog/signals_label_A_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_A_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_L_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(30) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_L_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(30)
Execute         add_files -tb D:/Verilog/signals_label_L_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_L_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_N_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(31) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_N_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(31)
Execute         add_files -tb D:/Verilog/signals_label_N_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_N_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_R_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(32) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_R_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(32)
Execute         add_files -tb D:/Verilog/signals_label_R_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_R_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_V_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(33) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_V_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(33)
Execute         add_files -tb D:/Verilog/signals_label_V_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_V_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_N_label_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(34) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_N_label_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(34)
Execute         add_files -tb D:/Verilog/signals_N_label_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_N_label_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=CNN' from D:/PJ/CNN_HLS/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=CNN' from D:/PJ/CNN_HLS/hls_config.cfg(17)
Execute         set_top CNN 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/PJ/CNN_HLS/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/PJ/CNN_HLS/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from D:/PJ/CNN_HLS/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from D:/PJ/CNN_HLS/hls_config.cfg(1)
Execute         set_part xck26-sfvc784-2LV-c 
Execute           create_platform xck26-sfvc784-2LV-c -board  
Command           create_platform done; 0.177 sec.
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.287 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.tool=xsim' from D:/PJ/CNN_HLS/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying config ini 'cosim.tool=xsim' from D:/PJ/CNN_HLS/hls_config.cfg(20)
Execute         config_cosim -tool=xsim 
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=port' from D:/PJ/CNN_HLS/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=port' from D:/PJ/CNN_HLS/hls_config.cfg(19)
Execute         config_cosim -trace_level=port 
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.wave_debug=1' from D:/PJ/CNN_HLS/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=1' from D:/PJ/CNN_HLS/hls_config.cfg(18)
Execute         config_cosim -wave_debug=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from D:/PJ/CNN_HLS/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from D:/PJ/CNN_HLS/hls_config.cfg(15)
Execute         config_csim -code_analyzer=0 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/PJ/CNN_HLS/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/PJ/CNN_HLS/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from D:/PJ/CNN_HLS/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from D:/PJ/CNN_HLS/hls_config.cfg(16)
Execute         config_sim -O=1 
Command       apply_ini done; 0.896 sec.
Execute       write_component -config D:/PJ/CNN_HLS/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json
Command     open_solution done; 2.531 sec.
Command   open_component done; 2.535 sec.
Execute   apply_ini D:/PJ/CNN_HLS/CNN_HLS/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/cosimDB.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_tb.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_tb.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.063 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.303 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.419 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.466 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.672 sec.
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.534 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.DependenceCheck.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/cosimDB.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
Execute       source -notrace -encoding utf-8 D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.166 sec.
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source D:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.338 sec.
INFO-FLOW: Workspace D:/PJ/CNN_HLS/CNN_HLS/hls opened at Mon Jul 14 07:27:10 +0700 2025
Execute       source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       set_part xck26-sfvc784-2LV-c 
Execute         create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command         create_platform done; 2.828 sec.
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.221 sec.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.086 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component D:/PJ/CNN_HLS/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file D:/PJ/CNN_HLS/hls_config.cfg
Execute       apply_ini D:/PJ/CNN_HLS/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(7)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' from D:/PJ/CNN_HLS/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' from D:/PJ/CNN_HLS/hls_config.cfg(8)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(9)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' from D:/PJ/CNN_HLS/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' from D:/PJ/CNN_HLS/hls_config.cfg(10)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(11)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' from D:/PJ/CNN_HLS/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' from D:/PJ/CNN_HLS/hls_config.cfg(12)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(13)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' from D:/PJ/CNN_HLS/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' from D:/PJ/CNN_HLS/hls_config.cfg(14)
Execute         add_files D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h 
INFO: [HLS 200-10] Adding design file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' from D:/PJ/CNN_HLS/hls_config.cfg(21)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' from D:/PJ/CNN_HLS/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' from D:/PJ/CNN_HLS/hls_config.cfg(22)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Float_Weights.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(23)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels1.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(24)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/labels2.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' from D:/PJ/CNN_HLS/hls_config.cfg(25) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' from D:/PJ/CNN_HLS/hls_config.cfg(25)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/outPE.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' from D:/PJ/CNN_HLS/hls_config.cfg(26) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' from D:/PJ/CNN_HLS/hls_config.cfg(26)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/output.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(27) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' from D:/PJ/CNN_HLS/hls_config.cfg(27)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals1.txt' to the project
Command         add_files done; 1.712 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(28) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=../../PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' from D:/PJ/CNN_HLS/hls_config.cfg(28)
Execute         add_files -tb D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/signals2.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_A_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(29) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_A_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(29)
Execute         add_files -tb D:/Verilog/signals_label_A_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_A_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_L_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(30) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_L_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(30)
Execute         add_files -tb D:/Verilog/signals_label_L_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_L_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_N_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(31) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_N_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(31)
Execute         add_files -tb D:/Verilog/signals_label_N_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_N_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_R_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(32) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_R_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(32)
Execute         add_files -tb D:/Verilog/signals_label_R_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_R_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_label_V_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(33) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_label_V_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(33)
Execute         add_files -tb D:/Verilog/signals_label_V_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_label_V_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Verilog/signals_N_label_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(34) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=D:/Verilog/signals_N_label_hex.txt' from D:/PJ/CNN_HLS/hls_config.cfg(34)
Execute         add_files -tb D:/Verilog/signals_N_label_hex.txt 
INFO: [HLS 200-10] Adding test bench file 'D:/Verilog/signals_N_label_hex.txt' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=CNN' from D:/PJ/CNN_HLS/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=CNN' from D:/PJ/CNN_HLS/hls_config.cfg(17)
Execute         set_top CNN 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/PJ/CNN_HLS/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/PJ/CNN_HLS/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from D:/PJ/CNN_HLS/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from D:/PJ/CNN_HLS/hls_config.cfg(1)
Execute         set_part xck26-sfvc784-2LV-c 
Execute           create_platform xck26-sfvc784-2LV-c -board  
Command           create_platform done; 0.181 sec.
Execute           source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.323 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.tool=xsim' from D:/PJ/CNN_HLS/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying config ini 'cosim.tool=xsim' from D:/PJ/CNN_HLS/hls_config.cfg(20)
Execute         config_cosim -tool=xsim 
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=port' from D:/PJ/CNN_HLS/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=port' from D:/PJ/CNN_HLS/hls_config.cfg(19)
Execute         config_cosim -trace_level=port 
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.wave_debug=1' from D:/PJ/CNN_HLS/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=1' from D:/PJ/CNN_HLS/hls_config.cfg(18)
Execute         config_cosim -wave_debug=1 
Execute         send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from D:/PJ/CNN_HLS/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from D:/PJ/CNN_HLS/hls_config.cfg(15)
Execute         config_csim -code_analyzer=0 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/PJ/CNN_HLS/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/PJ/CNN_HLS/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=1' from D:/PJ/CNN_HLS/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from D:/PJ/CNN_HLS/hls_config.cfg(16)
Execute         config_sim -O=1 
Command       apply_ini done; 2.185 sec.
Execute       write_component -config D:/PJ/CNN_HLS/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/PJ/CNN_HLS/CNN_HLS/vitis-comp.json
Command     open_solution done; 5.69 sec.
Command   open_component done; 5.694 sec.
Execute   apply_ini D:/PJ/CNN_HLS/CNN_HLS/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/cosimDB.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_tb.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN_tb.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN_tb.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN_tb.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.216 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Pool.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Pool.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Pool.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.187 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Dense.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Dense.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.465 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/Conv.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/Conv.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.674 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ --target=x86_64-w64-windows-gnu -D__USE_XOPEN2K8 -I D:/Xilinx/2025.1/Vitis/include -I include D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp -o D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=D:/Xilinx/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt > D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.cpp.clang.autosim-tb.out.log 2> D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/PJ/CNN_HLS/CNN_HLS/hls/./sim/autowrap/testbench/CNN.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.781 sec.
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.rtl_wrap.cfg.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.774 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.DependenceCheck.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/CNN.tbgen.tcl 
Execute     source D:/PJ/CNN_HLS/CNN_HLS/hls/.autopilot/db/cosimDB.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
