xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Jun 28, 2025 at 05:49:57 EDT
xrun
	-gui
	+xm64bit
	-sv
	-f ./flist
		-I./../../00_src/ ./../../00_src/adder_1b.sv
		./../../00_src/adder_nb.sv
		./../../00_src/alu_dec.sv
		./../../00_src/alu.sv
		./../../00_src/and_nb.sv
		./../../00_src/bru.sv
		./../../00_src/controller.sv
		./../../00_src/d_mem.sv
		./../../00_src/data_path.sv
		./../../00_src/eu.sv
		./../../00_src/extender.sv
		./../../00_src/flop_r.sv
		./../../00_src/hazard_unit.sv
		./../../00_src/i_mem.sv
		./../../00_src/lsu.sv
		./../../00_src/main_dec.sv
		./../../00_src/mrwu.sv
		./../../00_src/mux_2.sv
		./../../00_src/mux_4.sv
		./../../00_src/mux_8.sv
		./../../00_src/mux_16.sv
		./../../00_src/or_nb.sv
		./../../00_src/processor.sv
		./../../00_src/reg_file.sv
		./../../00_src/shifter_l_l_nb.sv
		./../../00_src/shifter_r_a_nb.sv
		./../../00_src/shifter_r_l_nb.sv
		./../../00_src/top.sv
		./../../00_src/xor_nb.sv
		./../../01_bench/processor_tb.sv
		-top processor_tb
	/home/admin/CapstoneProject2/01_bench/processor_tb.sv
	-timescale 1ns/1ns
	+ntb_random_seed=automatic
	+access+rcw

   User defined plus("+") options:
	+ntb_random_seed=automatic

xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Jun 28, 2025 at 05:56:57 EDT  (total: 00:07:00)
