// Seed: 2198311807
module module_0 (
    input  wire id_0,
    input  tri1 id_1,
    output wand id_2,
    output wor  id_3,
    input  wor  id_4
);
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri  id_3,
    input  tri1 id_4,
    input  tri1 id_5,
    output wand id_6,
    input  tri  id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_0,
      id_5
  );
  wire [1  +  1 'b0 : {  -1  }] id_10;
  wire id_11;
  wire id_12;
endmodule
