// Seed: 2586196293
module module_0 ();
  logic id_1;
  ;
endmodule
module module_0 #(
    parameter id_2 = 32'd68,
    parameter id_4 = 32'd81,
    parameter id_9 = 32'd13
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  input logic [7:0] id_11;
  input wire id_10;
  output wire _id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire _id_4;
  output logic [7:0] id_3;
  input wire _id_2;
  output wire id_1;
  logic [-1 : id_9] module_1;
  ;
  always @(id_11[id_2 : 1] or -1) begin : LABEL_0
    wait (id_6);
  end
  assign id_3[1] = -1;
  wire [1 'b0 -  1 : id_4  (  -1  ,  -1  ,  (  -1  )  )] id_12;
  module_0 modCall_1 ();
  assign id_5 = id_2;
endmodule
