INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/acraddick/Hello_world/Hello_world.sim/sim_1/synth/func/xsim/UART_RX_top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/acraddick/Hello_world/Hello_world.srcs/sim_1/new/UART_RX_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_top_tb'
