$date
	Wed Mar 29 18:10:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 16 " data [15:0] $end
$var reg 1 # data_start $end
$scope module d0 $end
$var wire 1 ! clk $end
$var wire 16 $ data [15:0] $end
$var wire 1 # data_start $end
$var integer 32 % count [31:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
b1010 $
1#
b1010 "
0!
$end
#5
b0 &
1!
#9
b1001 "
b1001 $
#10
0!
#15
b1 &
b1111 %
1!
#18
b1000 "
b1000 $
#20
0!
#25
b10 &
b1111 %
1!
#27
b111 "
b111 $
#30
0!
#35
b11 &
b1111 %
1!
#36
b110 "
b110 $
#40
0!
#45
b100 &
b1111 %
1!
b101 "
b101 $
#50
0!
#54
b100 "
b100 $
#55
b101 &
b1111 %
1!
#60
0!
#63
b11 "
b11 $
#65
b110 &
b1111 %
1!
#70
0!
#72
b10 "
b10 $
#75
b111 &
b1111 %
1!
#80
0!
#81
b1 "
b1 $
#85
b1000 &
b1111 %
1!
#90
0!
#95
b0 &
1!
#100
0!
