

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:1,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_cwwWfG"
Parsing file _cuobjdump_complete_output_cwwWfG
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_xy4ueA"
Running: cat _ptx_xy4ueA | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bEnrdu
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bEnrdu --output-file  /dev/null 2> _ptx_xy4ueAinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_xy4ueA _ptx2_bEnrdu _ptx_xy4ueAinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Wed May  1 14:43:49 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 227361 (ipc=227.4) sim_rate=113680 (inst/sec) elapsed = 0:0:00:02 / Wed May  1 14:43:50 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(67,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1247,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1248,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1274,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1275,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1280,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1283,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1283,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1283,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1284,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1285,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1286,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1302,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1302,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1303,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1304,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1308,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1309,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1319,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1319,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1320,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1321,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1321,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1321,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1321,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1322,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1322,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1323,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1323,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1324,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1325,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1331,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1331,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1338,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1339,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1342,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1343,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1346,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1346,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1348,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1370,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1372,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1409,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1410,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(111,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1419,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1420,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1457,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1458,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1458,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1458,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1459,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1460,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1464,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1464,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1465,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1466,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1522,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1523,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(105,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1617,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1618,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1711,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1712,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1760,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1768,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1769,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1779,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1780,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1782,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1783,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1785,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1786,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1789,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1795,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1795,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1796,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1797,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1801,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1802,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1803,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1804,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1805,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1808,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1808,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1809,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1810,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1811,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1817,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1818,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1827,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(146,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1842,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1843,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1849,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1850,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1853,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1854,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1859,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1860,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1861,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1864,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1864,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1865,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1866,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1866,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1867,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1877,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1878,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1879,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1880,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1887,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1888,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1889,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1889,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1890,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1890,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1891,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1892,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1897,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1898,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1900,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1900,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1901,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1902,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1903,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1910,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1928,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1929,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1929,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1930,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1931,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1932,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1937,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1938,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1942,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1942,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1943,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1949,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1954,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1955,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1955,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1956,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(91,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1965,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1966,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1975,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1976,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1977,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1978,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 662448 (ipc=331.2) sim_rate=220816 (inst/sec) elapsed = 0:0:00:03 / Wed May  1 14:43:51 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2001,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2002,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2009,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2009,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2010,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2010,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2011,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2011,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2025,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2025,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2026,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(2026,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2035,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2035,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2035,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2036,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2036,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(2037,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2047,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2047,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(2048,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2049,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2049,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2050,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2054,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2055,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2058,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2059,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2060,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2060,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2061,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2061,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2077,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2078,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(211,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2101,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2102,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2133,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2134,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2151,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2151,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2151,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2152,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2152,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(2153,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2157,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2158,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2159,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2160,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2171,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2172,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2181,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2182,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2202,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(2203,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2209,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2210,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2222,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2223,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2224,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2225,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2225,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2226,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2228,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2240,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2250,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2253,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2256,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2256,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2260,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2270,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2270,0), 3 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(246,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2271,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2283,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2284,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2304,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2319,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2341,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2344,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2344,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2350,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2360,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2360,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2362,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2366,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2370,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2387,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2391,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2391,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2399,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2399,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2405,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2408,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2417,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2418,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2426,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2426,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2428,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2432,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2434,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2435,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2451,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2454,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2460,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2465,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2474,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2479,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2480,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2487,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2491,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2498,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 890833 (ipc=356.3) sim_rate=222708 (inst/sec) elapsed = 0:0:00:04 / Wed May  1 14:43:52 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2502,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2520,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2523,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2533,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2541,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2542,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2554,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2561,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2576,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2584,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2590,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2608,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2614,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2619,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2619,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2628,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2653,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2655,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2657,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2657,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2680,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2687,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2709,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2720,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2721,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2735,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2765,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2914,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6271,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6272
gpu_sim_insn = 917736
gpu_ipc =     146.3227
gpu_tot_sim_cycle = 6272
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     146.3227
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 160
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19509
	L1I_total_cache_misses = 950
	L1I_total_cache_miss_rate = 0.0487
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5849
L1D_cache:
	L1D_cache_core[0]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 113, Reservation_fails = 521
	L1D_cache_core[1]: Access = 196, Miss = 69, Miss_rate = 0.352, Pending_hits = 97, Reservation_fails = 381
	L1D_cache_core[2]: Access = 128, Miss = 35, Miss_rate = 0.273, Pending_hits = 91, Reservation_fails = 1202
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 170
	L1D_cache_core[4]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 879
	L1D_cache_core[5]: Access = 96, Miss = 29, Miss_rate = 0.302, Pending_hits = 65, Reservation_fails = 1167
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 128, Miss = 34, Miss_rate = 0.266, Pending_hits = 94, Reservation_fails = 862
	L1D_cache_core[8]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 154
	L1D_cache_core[9]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 442
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 164
	L1D_cache_core[11]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 111, Reservation_fails = 280
	L1D_cache_core[12]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 29, Miss_rate = 0.302, Pending_hits = 65, Reservation_fails = 1076
	L1D_cache_core[14]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 564
	L1D_total_cache_miss_rate = 0.2665
	L1D_total_cache_pending_hits = 1512
	L1D_total_cache_reservation_fails = 7298
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7298
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 950
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60, 60, 60, 60, 60, 60, 60, 60, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 10709
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 539
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7298
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18661	W0_Idle:15898	W0_Scoreboard:20576	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4312 {8:539,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73304 {136:539,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 33 
maxdqlatency = 0 
maxmflatency = 304 
averagemflatency = 258 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6271 
mrq_lat_table:435 	18 	39 	48 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	601 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	430 	121 	3 	0 	0 	0 	0 	2 	6 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1907         0      6253         0         0         0         0         0         0         0       954       915      1769      1784         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1782      1794         0      4313 
dram[2]:         0         0         0      3435         0      1632         0         0         0      4647       947       925      1741      1569         0         0 
dram[3]:         0         0         0      5446         0      5047         0         0         0         0       963       938      1763      1778         0         0 
dram[4]:         0      4240         0         0         0      5844         0         0         0         0      1587      2898      1804      1810      3506         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1754      1785      5918         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         126    none      none      none      none      none      none      none         267       267       273       262    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         294       276       261       266    none         262
dram[2]:     none      none      none         125    none         411    none      none      none         126       261       288       260       249    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         273       282       274       264    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         310       263       262       264       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         291       268       261       262       268    none  
maximum mf latency per bank:
dram[0]:        283         0       252         0         0         0         0         0         0         0       283       283       270       287         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       280       287       273       304         0       268
dram[2]:          0         0         0       251         0       268         0         0         0       252       273       275       270       270         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       272       277         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       286       292       275       283       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       289       284       286       277       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f187c10c7a0 :  mf: uid= 42305, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (6269), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8278 n_nop=8083 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04421
n_activity=1092 dram_eff=0.3352
bk0: 8a 8177i bk1: 0a 8275i bk2: 2a 8255i bk3: 0a 8276i bk4: 0a 8277i bk5: 0a 8277i bk6: 0a 8280i bk7: 0a 8280i bk8: 0a 8280i bk9: 0a 8280i bk10: 40a 8167i bk11: 44a 8124i bk12: 44a 8169i bk13: 44a 8153i bk14: 0a 8276i bk15: 0a 8276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0204156
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8278 n_nop=8086 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04494
n_activity=973 dram_eff=0.3823
bk0: 4a 8256i bk1: 0a 8277i bk2: 0a 8277i bk3: 0a 8278i bk4: 0a 8278i bk5: 0a 8278i bk6: 0a 8278i bk7: 0a 8279i bk8: 0a 8280i bk9: 0a 8280i bk10: 40a 8160i bk11: 44a 8080i bk12: 48a 8151i bk13: 44a 8125i bk14: 0a 8275i bk15: 6a 8253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0393815
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8278 n_nop=8092 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04325
n_activity=1078 dram_eff=0.3321
bk0: 0a 8276i bk1: 0a 8278i bk2: 0a 8279i bk3: 2a 8256i bk4: 0a 8277i bk5: 2a 8260i bk6: 0a 8279i bk7: 0a 8280i bk8: 0a 8281i bk9: 2a 8259i bk10: 40a 8179i bk11: 44a 8150i bk12: 44a 8156i bk13: 42a 8143i bk14: 0a 8275i bk15: 0a 8275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00857695
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8278 n_nop=8098 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04204
n_activity=879 dram_eff=0.3959
bk0: 0a 8278i bk1: 0a 8280i bk2: 0a 8280i bk3: 2a 8257i bk4: 0a 8278i bk5: 2a 8255i bk6: 0a 8277i bk7: 0a 8278i bk8: 0a 8279i bk9: 0a 8279i bk10: 40a 8163i bk11: 44a 8083i bk12: 44a 8158i bk13: 40a 8153i bk14: 0a 8276i bk15: 0a 8276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0275429
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8278 n_nop=8075 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0459
n_activity=1099 dram_eff=0.3458
bk0: 0a 8274i bk1: 2a 8254i bk2: 0a 8277i bk3: 0a 8277i bk4: 0a 8278i bk5: 2a 8258i bk6: 0a 8280i bk7: 0a 8281i bk8: 0a 8284i bk9: 0a 8284i bk10: 48a 8088i bk11: 46a 8073i bk12: 44a 8152i bk13: 40a 8147i bk14: 4a 8254i bk15: 0a 8273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0293549
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8278 n_nop=8099 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04204
n_activity=886 dram_eff=0.3928
bk0: 0a 8275i bk1: 0a 8277i bk2: 0a 8278i bk3: 0a 8278i bk4: 0a 8278i bk5: 0a 8279i bk6: 0a 8279i bk7: 0a 8279i bk8: 0a 8279i bk9: 0a 8279i bk10: 44a 8153i bk11: 44a 8095i bk12: 44a 8142i bk13: 40a 8139i bk14: 2a 8260i bk15: 0a 8275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0142547

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 46, Miss_rate = 0.719, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 48, Miss = 47, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 58, Miss = 48, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 46, Miss = 45, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 49, Miss = 45, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 612
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.8791
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2926
icnt_total_pkts_simt_to_mem=638
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.43709
	minimum = 6
	maximum = 35
Network latency average = 9.0719
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.56678
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00722789
	minimum = 0.00510204 (at node 5)
	maximum = 0.0122768 (at node 15)
Accepted packet rate average = 0.00722789
	minimum = 0.00510204 (at node 5)
	maximum = 0.0122768 (at node 15)
Injected flit rate average = 0.0210459
	minimum = 0.00510204 (at node 5)
	maximum = 0.0546875 (at node 15)
Accepted flit rate average= 0.0210459
	minimum = 0.00669643 (at node 19)
	maximum = 0.042889 (at node 1)
Injected packet length average = 2.91176
Accepted packet length average = 2.91176
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.43709 (1 samples)
	minimum = 6 (1 samples)
	maximum = 35 (1 samples)
Network latency average = 9.0719 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.56678 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00722789 (1 samples)
	minimum = 0.00510204 (1 samples)
	maximum = 0.0122768 (1 samples)
Accepted packet rate average = 0.00722789 (1 samples)
	minimum = 0.00510204 (1 samples)
	maximum = 0.0122768 (1 samples)
Injected flit rate average = 0.0210459 (1 samples)
	minimum = 0.00510204 (1 samples)
	maximum = 0.0546875 (1 samples)
Accepted flit rate average = 0.0210459 (1 samples)
	minimum = 0.00669643 (1 samples)
	maximum = 0.042889 (1 samples)
Injected packet size average = 2.91176 (1 samples)
Accepted packet size average = 2.91176 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1568 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6272)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6272)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6272)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6272)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,6272)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,6272)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,6272)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(31,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(17,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (368,6272), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(369,6272)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (372,6272), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(373,6272)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (373,6272), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(374,6272)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (376,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (376,6272), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(377,6272)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(377,6272)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (378,6272), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(379,6272)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (379,6272), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(380,6272)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (387,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,6272), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(388,6272)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,6272)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (388,6272), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(389,6272)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (389,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (389,6272), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(390,6272)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(390,6272)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (390,6272), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(391,6272)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (391,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (391,6272), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(392,6272)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(392,6272)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (396,6272), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(397,6272)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (397,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (397,6272), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(398,6272)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(398,6272)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400,6272), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(401,6272)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (405,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (405,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (405,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (405,6272), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(406,6272)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(406,6272)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(407,6272)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(407,6272)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (410,6272), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(411,6272)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(94,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (416,6272), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(417,6272)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (417,6272), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(418,6272)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (419,6272), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(420,6272)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (421,6272), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(422,6272)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (424,6272), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(425,6272)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (430,6272), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(431,6272)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (431,6272), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(432,6272)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (438,6272), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(439,6272)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (439,6272), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(440,6272)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (443,6272), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(444,6272)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (445,6272), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(446,6272)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (448,6272), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(449,6272)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (450,6272), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(451,6272)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (455,6272), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(456,6272)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (456,6272), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(457,6272)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (457,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (457,6272), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(458,6272)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(458,6272)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (458,6272), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(459,6272)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (462,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (462,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (462,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (462,6272), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(463,6272)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(463,6272)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(464,6272)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(465,6272)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (465,6272), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(466,6272)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (467,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (467,6272), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(468,6272)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(468,6272)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (474,6272), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(475,6272)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (481,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (481,6272), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(482,6272)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(483,6272)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (486,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (486,6272), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(487,6272)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(487,6272)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (490,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (490,6272), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(491,6272)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(491,6272)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (492,6272), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(493,6272)
GPGPU-Sim uArch: cycles simulated: 6772  inst.: 1264912 (ipc=694.4) sim_rate=252982 (inst/sec) elapsed = 0:0:00:05 / Wed May  1 14:43:53 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (510,6272), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(511,6272)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (545,6272), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(546,6272)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(74,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (552,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (552,6272), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(553,6272)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(554,6272)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (574,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (574,6272), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(575,6272)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(576,6272)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (576,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (576,6272), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(577,6272)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(578,6272)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (587,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (587,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (587,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (587,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (587,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (587,6272), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(588,6272)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(588,6272)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(588,6272)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(589,6272)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(589,6272)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(589,6272)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (591,6272), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(592,6272)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,6272), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,6272)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (641,6272), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(642,6272)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (662,6272), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(663,6272)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (665,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (665,6272), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(666,6272)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(667,6272)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (671,6272), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(672,6272)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (674,6272), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(675,6272)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (678,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (678,6272), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(679,6272)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(680,6272)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (682,6272), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(683,6272)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(132,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (716,6272), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(717,6272)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (741,6272), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(742,6272)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (749,6272), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(750,6272)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (764,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (764,6272), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(765,6272)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(765,6272)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (768,6272), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(769,6272)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (782,6272), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(783,6272)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (783,6272), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(784,6272)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,6272), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,6272)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (793,6272), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(794,6272)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (794,6272), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(795,6272)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (798,6272), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(799,6272)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (799,6272), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(800,6272)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (801,6272), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(802,6272)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (807,6272), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(808,6272)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (809,6272), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(810,6272)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (812,6272), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(813,6272)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (819,6272), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(820,6272)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (826,6272), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(827,6272)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (829,6272), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(830,6272)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (832,6272), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(833,6272)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (834,6272), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(835,6272)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,6272), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,6272)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (839,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (839,6272), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(840,6272)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(840,6272)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(187,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (846,6272), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(847,6272)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (859,6272), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(860,6272)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (887,6272), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(888,6272)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (892,6272), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(893,6272)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (895,6272), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(896,6272)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (899,6272), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(900,6272)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (905,6272), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(906,6272)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (906,6272), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(907,6272)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (908,6272), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(909,6272)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (914,6272), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(915,6272)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (917,6272), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(918,6272)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (921,6272), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(922,6272)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (923,6272), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(924,6272)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (924,6272), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(925,6272)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (926,6272), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(927,6272)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (931,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (931,6272), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(932,6272)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(933,6272)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (938,6272), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(939,6272)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (946,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (946,6272), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(947,6272)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(948,6272)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (957,6272), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(958,6272)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (958,6272), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(959,6272)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (961,6272), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(962,6272)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (962,6272), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(963,6272)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(159,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (998,6272), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(999,6272)
GPGPU-Sim uArch: cycles simulated: 7272  inst.: 1583025 (ipc=665.3) sim_rate=263837 (inst/sec) elapsed = 0:0:00:06 / Wed May  1 14:43:54 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1002,6272), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1003,6272)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1011,6272), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1012,6272)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1016,6272), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1017,6272)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1022,6272), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1023,6272)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1027,6272), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1028,6272)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1034,6272), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1035,6272)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1035,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1035,6272), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1036,6272)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1037,6272)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1043,6272), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1044,6272)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1046,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1046,6272), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1047,6272)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1048,6272)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1051,6272), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1052,6272)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1054,6272), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1055,6272)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1056,6272), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1057,6272)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1058,6272), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1059,6272)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1059,6272), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1060,6272)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1064,6272), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1065,6272)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1065,6272), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1066,6272)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1075,6272), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1076,6272)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1079,6272), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1080,6272)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1082,6272), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1083,6272)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1092,6272), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1093,6272)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1093,6272), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1094,6272)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1111,6272), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1112,6272)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1116,6272), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1117,6272)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(243,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1124,6272), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1125,6272)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1129,6272), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1130,6272)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1131,6272), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1132,6272)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1135,6272), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1136,6272)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1142,6272), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1143,6272)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1145,6272), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1146,6272)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1151,6272), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1152,6272)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1162,6272), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1163,6272)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1165,6272), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1166,6272)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1176,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1178,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1190,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1193,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1193,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1205,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1207,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1207,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1211,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1221,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1231,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1233,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1239,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1241,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1244,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1246,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1249,6272), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(250,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1253,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1256,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1257,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1262,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1263,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1266,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1267,6272), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1271,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1277,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1285,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1288,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1289,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1291,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1291,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1293,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1296,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1300,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1303,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1307,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1308,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1309,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1314,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1316,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1324,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1324,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1329,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1330,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1331,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1338,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1339,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1341,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1344,6272), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1345,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1346,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1374,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1376,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1385,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1389,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1398,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1400,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1401,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1406,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1407,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1411,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1413,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1413,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1417,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1417,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1439,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1441,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1442,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1444,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1447,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1451,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1460,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1467,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1494,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1497,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1499,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7772  inst.: 1826736 (ipc=606.0) sim_rate=260962 (inst/sec) elapsed = 0:0:00:07 / Wed May  1 14:43:55 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1508,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1514,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1572,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1819,6272), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1842,6272), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1892,6272), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 9272  inst.: 1835521 (ipc=305.9) sim_rate=229440 (inst/sec) elapsed = 0:0:00:08 / Wed May  1 14:43:56 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3703,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3842,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4825,6272), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4876,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5577,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5706,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5940,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6273,6272), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6274
gpu_sim_insn = 919016
gpu_ipc =     146.4801
gpu_tot_sim_cycle = 12546
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     146.4014
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 411
gpu_total_sim_rate=229594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38787
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0248
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5849
L1D_cache:
	L1D_cache_core[0]: Access = 334, Miss = 93, Miss_rate = 0.278, Pending_hits = 215, Reservation_fails = 620
	L1D_cache_core[1]: Access = 394, Miss = 146, Miss_rate = 0.371, Pending_hits = 207, Reservation_fails = 477
	L1D_cache_core[2]: Access = 272, Miss = 71, Miss_rate = 0.261, Pending_hits = 199, Reservation_fails = 1320
	L1D_cache_core[3]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 221
	L1D_cache_core[4]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 222, Reservation_fails = 964
	L1D_cache_core[5]: Access = 240, Miss = 65, Miss_rate = 0.271, Pending_hits = 173, Reservation_fails = 1167
	L1D_cache_core[6]: Access = 294, Miss = 94, Miss_rate = 0.320, Pending_hits = 162, Reservation_fails = 702
	L1D_cache_core[7]: Access = 272, Miss = 70, Miss_rate = 0.257, Pending_hits = 202, Reservation_fails = 1012
	L1D_cache_core[8]: Access = 232, Miss = 62, Miss_rate = 0.267, Pending_hits = 168, Reservation_fails = 868
	L1D_cache_core[9]: Access = 358, Miss = 102, Miss_rate = 0.285, Pending_hits = 216, Reservation_fails = 788
	L1D_cache_core[10]: Access = 318, Miss = 92, Miss_rate = 0.289, Pending_hits = 215, Reservation_fails = 757
	L1D_cache_core[11]: Access = 374, Miss = 118, Miss_rate = 0.316, Pending_hits = 214, Reservation_fails = 504
	L1D_cache_core[12]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 222, Reservation_fails = 31
	L1D_cache_core[13]: Access = 332, Miss = 122, Miss_rate = 0.367, Pending_hits = 157, Reservation_fails = 1637
	L1D_cache_core[14]: Access = 296, Miss = 72, Miss_rate = 0.243, Pending_hits = 216, Reservation_fails = 33
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1327
	L1D_total_cache_miss_rate = 0.2887
	L1D_total_cache_pending_hits = 3004
	L1D_total_cache_reservation_fails = 11101
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 629
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 105, 105, 105, 105, 105, 105, 105, 105, 105, 105, 105, 105, 105, 105, 105, 75, 75, 75, 75, 75, 217, 75, 75, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 14512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1149
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11101
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24625	W0_Idle:43795	W0_Scoreboard:49637	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9192 {8:1149,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 156264 {136:1149,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmrqlatency = 33 
maxdqlatency = 0 
maxmflatency = 304 
averagemflatency = 203 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12545 
mrq_lat_table:559 	18 	61 	57 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	743 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1382 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	888 	270 	6 	0 	0 	0 	0 	2 	6 	37 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1907      4269      6253      4975         0         0         0      4835      2616      3772      2478      3095      1769      1784      1362      3276 
dram[1]:      1197         0         0         0      4460      3022         0      2586      1038         0      1667       916      1782      1794      3063      4313 
dram[2]:         0      4807      4174      3435         0      2975         0      5559         0      4647       947       925      1741      2337      2147      4126 
dram[3]:      1275      3059      2419      5446         0      5047      2379      3579      4409      4657       963       938      1763      2641      2490      2569 
dram[4]:      3424      4240         0         0         0      5844      2988         0      5192      2887      1587      2898      1804      1810      3506      2407 
dram[5]:      1382      2497      1841      2085      2825      1068      3610      1529      3829      3626      1030       944      1754      1785      5918      1901 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       126       160       126    none      none      none         125       176       124       396       417       440       432       261       263
dram[1]:          0    none      none      none         125       126    none         201       271    none         442       449       399       416       268       373
dram[2]:     none         125       126       195    none         224    none         126    none         152       412       474       424       426       411       268
dram[3]:        268       126       124       160    none         197       125       124       126       268       431       459       443       384       262       260
dram[4]:        127       555    none      none      none         160       124    none         274       126       714       396       406       414       295       311
dram[5]:        272       147       126       268       124       985       125       268       125       128       448       431       418       419       305       261
maximum mf latency per bank:
dram[0]:        283       252       252       252         0         0         0       251       268       252       283       283       270       287       268       267
dram[1]:          0         0         0         0       251       252         0       277       271         0       280       287       273       304       268       268
dram[2]:          0       251       252       251         0       268         0       252         0       277       273       275       277       277       268       268
dram[3]:        268       252       252       252         0       252       251       251       252       268       277       301       272       277       268       268
dram[4]:        255       252         0         0         0       252       251         0       274       252       286       292       275       283       268       268
dram[5]:        272       252       252       268       252       270       251       268       251       256       289       284       286       277       277       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16559 n_nop=16310 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02705
n_activity=1645 dram_eff=0.2723
bk0: 8a 16457i bk1: 2a 16533i bk2: 4a 16521i bk3: 2a 16533i bk4: 0a 16557i bk5: 0a 16560i bk6: 0a 16564i bk7: 2a 16542i bk8: 4a 16511i bk9: 4a 16523i bk10: 42a 16410i bk11: 46a 16368i bk12: 46a 16443i bk13: 44a 16434i bk14: 6a 16534i bk15: 4a 16536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0150975
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16559 n_nop=16328 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02585
n_activity=1389 dram_eff=0.3081
bk0: 4a 16537i bk1: 0a 16559i bk2: 0a 16559i bk3: 0a 16561i bk4: 2a 16538i bk5: 2a 16537i bk6: 0a 16560i bk7: 6a 16481i bk8: 2a 16541i bk9: 0a 16558i bk10: 42a 16405i bk11: 44a 16359i bk12: 50a 16427i bk13: 46a 16401i bk14: 2a 16540i bk15: 10a 16526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0227671
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16559 n_nop=16317 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02633
n_activity=1694 dram_eff=0.2574
bk0: 0a 16557i bk1: 2a 16538i bk2: 2a 16537i bk3: 4a 16521i bk4: 0a 16558i bk5: 4a 16508i bk6: 0a 16560i bk7: 2a 16539i bk8: 0a 16562i bk9: 12a 16434i bk10: 40a 16457i bk11: 44a 16430i bk12: 46a 16411i bk13: 46a 16367i bk14: 2a 16537i bk15: 2a 16537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00779033
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16559 n_nop=16310 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02754
n_activity=1578 dram_eff=0.289
bk0: 2a 16542i bk1: 2a 16538i bk2: 4a 16523i bk3: 4a 16522i bk4: 0a 16559i bk5: 2a 16538i bk6: 2a 16538i bk7: 4a 16524i bk8: 2a 16537i bk9: 2a 16544i bk10: 42a 16414i bk11: 44a 16362i bk12: 46a 16435i bk13: 44a 16378i bk14: 8a 16521i bk15: 10a 16523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0157014
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f187c5e7190 :  mf: uid= 72131, sid11:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (12543), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16559 n_nop=16298 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.02887
n_activity=1596 dram_eff=0.2995
bk0: 2a 16532i bk1: 2a 16534i bk2: 0a 16557i bk3: 0a 16557i bk4: 0a 16559i bk5: 4a 16526i bk6: 4a 16524i bk7: 0a 16563i bk8: 4a 16510i bk9: 2a 16535i bk10: 50a 16338i bk11: 48a 16338i bk12: 44a 16433i bk13: 46a 16416i bk14: 16a 16506i bk15: 6a 16530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.01703
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16559 n_nop=16310 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02742
n_activity=1571 dram_eff=0.289
bk0: 2a 16541i bk1: 6a 16505i bk2: 2a 16537i bk3: 2a 16541i bk4: 4a 16519i bk5: 2a 16542i bk6: 2a 16538i bk7: 2a 16543i bk8: 2a 16535i bk9: 2a 16529i bk10: 46a 16401i bk11: 44a 16373i bk12: 44a 16425i bk13: 42a 16419i bk14: 8a 16482i bk15: 8a 16528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00996437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 140, Miss = 55, Miss_rate = 0.393, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 104, Miss = 52, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 123, Miss = 51, Miss_rate = 0.415, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 108, Miss = 54, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 92, Miss = 45, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 122, Miss = 58, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 169, Miss = 60, Miss_rate = 0.355, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 54, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 108, Miss = 55, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1394
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4641
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=6196
icnt_total_pkts_simt_to_mem=1580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.75767
	minimum = 6
	maximum = 32
Network latency average = 8.37148
	minimum = 6
	maximum = 26
Slowest packet = 1419
Flit latency average = 7.06695
	minimum = 6
	maximum = 22
Slowest flit = 3986
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00923269
	minimum = 0.00414409 (at node 8)
	maximum = 0.0176921 (at node 23)
Accepted packet rate average = 0.00923269
	minimum = 0.00414409 (at node 8)
	maximum = 0.0176921 (at node 23)
Injected flit rate average = 0.0248645
	minimum = 0.00414409 (at node 8)
	maximum = 0.0527574 (at node 23)
Accepted flit rate average= 0.0248645
	minimum = 0.00844756 (at node 19)
	maximum = 0.0510041 (at node 13)
Injected packet length average = 2.69309
Accepted packet length average = 2.69309
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.09738 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Network latency average = 8.72169 (2 samples)
	minimum = 6 (2 samples)
	maximum = 30 (2 samples)
Flit latency average = 7.31687 (2 samples)
	minimum = 6 (2 samples)
	maximum = 28 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00823029 (2 samples)
	minimum = 0.00462306 (2 samples)
	maximum = 0.0149844 (2 samples)
Accepted packet rate average = 0.00823029 (2 samples)
	minimum = 0.00462306 (2 samples)
	maximum = 0.0149844 (2 samples)
Injected flit rate average = 0.0229552 (2 samples)
	minimum = 0.00462306 (2 samples)
	maximum = 0.0537225 (2 samples)
Accepted flit rate average = 0.0229552 (2 samples)
	minimum = 0.00757199 (2 samples)
	maximum = 0.0469466 (2 samples)
Injected packet size average = 2.78911 (2 samples)
Accepted packet size average = 2.78911 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 229594 (inst/sec)
gpgpu_simulation_rate = 1568 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12546)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12546)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12546)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12546)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,12546)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,12546)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,12546)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(82,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(59,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(46,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (372,12546), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(373,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (374,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (374,12546), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(375,12546)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(375,12546)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,12546), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,12546)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (377,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(378,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (379,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (379,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(380,12546)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(380,12546)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (384,12546), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(385,12546)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (387,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (387,12546), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(388,12546)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(388,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (389,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (389,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(390,12546)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(390,12546)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,12546), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (392,12546), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(393,12546)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,12546)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (405,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (405,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (405,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (405,12546), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(406,12546)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(406,12546)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(407,12546)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(407,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (408,12546), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(409,12546)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (415,12546), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(416,12546)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (420,12546), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(421,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (423,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (423,12546), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(424,12546)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(425,12546)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (429,12546), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(430,12546)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (433,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (433,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(434,12546)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(434,12546)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (434,12546), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(435,12546)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(100,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (440,12546), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(441,12546)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (447,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (447,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (447,12546), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(448,12546)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(449,12546)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (449,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(450,12546)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(450,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (453,12546), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(454,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (454,12546), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(455,12546)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (455,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (455,12546), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(456,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (456,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (456,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(457,12546)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(457,12546)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(457,12546)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (457,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(458,12546)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (459,12546), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(460,12546)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (461,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (461,12546), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(462,12546)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(463,12546)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (465,12546), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(466,12546)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (466,12546), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(467,12546)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (469,12546), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(470,12546)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (479,12546), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(480,12546)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (495,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (495,12546), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(496,12546)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (496,12546), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(497,12546)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(497,12546)
GPGPU-Sim uArch: cycles simulated: 13046  inst.: 2178926 (ipc=684.3) sim_rate=217892 (inst/sec) elapsed = 0:0:00:10 / Wed May  1 14:43:58 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (507,12546), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(508,12546)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (551,12546), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(552,12546)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (552,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (552,12546), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(553,12546)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(554,12546)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (557,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (557,12546), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(558,12546)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(559,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (570,12546), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(571,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (572,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (572,12546), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(573,12546)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(574,12546)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,12546), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,12546)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (580,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(581,12546)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(144,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (586,12546), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(587,12546)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (589,12546), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(590,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (597,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(598,12546)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (617,12546), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(618,12546)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (662,12546), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(663,12546)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (663,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (663,12546), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(664,12546)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(665,12546)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (686,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (686,12546), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(687,12546)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(688,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (709,12546), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(710,12546)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (712,12546), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(713,12546)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (729,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(730,12546)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (734,12546), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(735,12546)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (743,12546), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(744,12546)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(150,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (752,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(753,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (759,12546), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(760,12546)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (763,12546), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(764,12546)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (765,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (765,12546), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(766,12546)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(767,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (767,12546), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(768,12546)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (797,12546), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(798,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (798,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(799,12546)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,12546), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,12546)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (811,12546), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(812,12546)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (815,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (815,12546), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(816,12546)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(817,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (825,12546), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(826,12546)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (827,12546), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(828,12546)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (831,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(832,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (835,12546), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(836,12546)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (849,12546), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(850,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (860,12546), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(861,12546)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (863,12546), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(864,12546)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (867,12546), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(868,12546)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (869,12546), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(870,12546)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (872,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(873,12546)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (875,12546), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(876,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (883,12546), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(884,12546)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (885,12546), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(886,12546)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (887,12546), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(888,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (894,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(895,12546)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (899,12546), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(900,12546)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (922,12546), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(923,12546)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(193,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (928,12546), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(929,12546)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (932,12546), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(933,12546)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (940,12546), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(941,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (944,12546), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(945,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (952,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(953,12546)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (960,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (960,12546), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(961,12546)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(961,12546)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (967,12546), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(968,12546)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (986,12546), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(987,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (987,12546), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(988,12546)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (988,12546), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(989,12546)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (995,12546), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(996,12546)
GPGPU-Sim uArch: cycles simulated: 13546  inst.: 2454382 (ipc=617.6) sim_rate=223125 (inst/sec) elapsed = 0:0:00:11 / Wed May  1 14:43:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1029,12546), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1030,12546)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1033,12546), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1034,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1060,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1061,12546)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1061,12546), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1062,12546)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1062,12546), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1063,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1069,12546), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1070,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1072,12546), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1073,12546)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1075,12546), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1076,12546)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1079,12546), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1080,12546)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1092,12546), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1093,12546)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1095,12546), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1096,12546)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1106,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1107,12546)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1108,12546), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1109,12546)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(201,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1117,12546), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1118,12546)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1132,12546), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1133,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1144,12546), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1145,12546)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1145,12546), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1146,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1152,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1153,12546)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1166,12546), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1167,12546)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1171,12546), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1172,12546)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,12546), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1186,12546)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1194,12546), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1195,12546)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1196,12546), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1197,12546)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1198,12546), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1199,12546)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1202,12546), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1203,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1206,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1207,12546)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1214,12546), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1215,12546)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1220,12546), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1221,12546)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1231,12546), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1232,12546)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1235,12546), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1236,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1249,12546), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1250,12546)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1270,12546), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1271,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1273,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1274,12546)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1280,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1281,12546)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1283,12546), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1284,12546)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1284,12546), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1285,12546)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1285,12546), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1286,12546)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1288,12546), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1289,12546)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(224,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1302,12546), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1303,12546)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1304,12546), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1305,12546)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1312,12546), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1313,12546)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1323,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1324,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1352,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1352,12546), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1353,12546)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1353,12546)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1354,12546), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1355,12546)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1364,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1364,12546), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1365,12546)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1365,12546)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1367,12546), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1368,12546)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1381,12546), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1382,12546)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1390,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1390,12546), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1391,12546)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1402,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1427,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1441,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1444,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1451,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1457,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1457,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1475,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1493,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1517,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1549,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1551,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1554,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1555,12546), 3 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(218,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1587,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1590,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1604,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1607,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1620,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1626,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1633,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1635,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1638,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1642,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1666,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1679,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1686,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1688,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1697,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1697,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1723,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1733,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1738,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1745,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1753,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1774,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1802,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1815,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1862,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1863,12546), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1896,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1901,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1959,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1969,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1972,12546), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14546  inst.: 2752790 (ipc=458.0) sim_rate=229399 (inst/sec) elapsed = 0:0:00:12 / Wed May  1 14:44:00 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2318,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3173,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3501,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3595,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3719,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4039,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4096,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4118,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4213,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4512,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4670,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4820,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4850,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4929,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5162,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5311,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5398,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5632,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5644,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5874,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6006,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6253,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6337,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6402,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6406,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6431,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6469,12546), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 19046  inst.: 2761790 (ipc=142.3) sim_rate=212445 (inst/sec) elapsed = 0:0:00:13 / Wed May  1 14:44:01 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6549,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6715,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6759,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6969,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7272,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7469,12546), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7544,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7678,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7681,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7998,12546), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8187,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8450,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8738,12546), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8835,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9290,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9768,12546), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11035,12546), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 11036
gpu_sim_insn = 926846
gpu_ipc =      83.9839
gpu_tot_sim_cycle = 23582
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     117.1910
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 678
gpu_total_sim_rate=212584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62278
	L1I_total_cache_misses = 981
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5849
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 236, Miss_rate = 0.361, Pending_hits = 339, Reservation_fails = 1959
	L1D_cache_core[1]: Access = 514, Miss = 180, Miss_rate = 0.350, Pending_hits = 291, Reservation_fails = 1189
	L1D_cache_core[2]: Access = 554, Miss = 197, Miss_rate = 0.356, Pending_hits = 320, Reservation_fails = 1967
	L1D_cache_core[3]: Access = 634, Miss = 238, Miss_rate = 0.375, Pending_hits = 325, Reservation_fails = 1255
	L1D_cache_core[4]: Access = 696, Miss = 280, Miss_rate = 0.402, Pending_hits = 344, Reservation_fails = 2158
	L1D_cache_core[5]: Access = 672, Miss = 277, Miss_rate = 0.412, Pending_hits = 296, Reservation_fails = 3239
	L1D_cache_core[6]: Access = 614, Miss = 249, Miss_rate = 0.406, Pending_hits = 260, Reservation_fails = 3032
	L1D_cache_core[7]: Access = 632, Miss = 237, Miss_rate = 0.375, Pending_hits = 322, Reservation_fails = 1710
	L1D_cache_core[8]: Access = 586, Miss = 207, Miss_rate = 0.353, Pending_hits = 292, Reservation_fails = 1899
	L1D_cache_core[9]: Access = 562, Miss = 188, Miss_rate = 0.335, Pending_hits = 299, Reservation_fails = 1561
	L1D_cache_core[10]: Access = 688, Miss = 258, Miss_rate = 0.375, Pending_hits = 335, Reservation_fails = 1835
	L1D_cache_core[11]: Access = 712, Miss = 322, Miss_rate = 0.452, Pending_hits = 315, Reservation_fails = 1761
	L1D_cache_core[12]: Access = 452, Miss = 137, Miss_rate = 0.303, Pending_hits = 282, Reservation_fails = 1062
	L1D_cache_core[13]: Access = 842, Miss = 408, Miss_rate = 0.485, Pending_hits = 283, Reservation_fails = 4941
	L1D_cache_core[14]: Access = 484, Miss = 165, Miss_rate = 0.341, Pending_hits = 270, Reservation_fails = 1715
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3579
	L1D_total_cache_miss_rate = 0.3850
	L1D_total_cache_pending_hits = 4573
	L1D_total_cache_reservation_fails = 31283
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24646
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6637
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 981
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
292, 150, 264, 150, 150, 150, 150, 150, 165, 165, 165, 165, 165, 165, 165, 165, 120, 120, 290, 120, 120, 262, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 305, 135, 135, 135, 135, 135, 135, 135, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 34728
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2462
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 31317
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39768	W0_Idle:86593	W0_Scoreboard:156761	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19696 {8:2462,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 334832 {136:2462,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 52 
maxdqlatency = 0 
maxmflatency = 304 
averagemflatency = 183 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 23581 
mrq_lat_table:1285 	27 	81 	107 	22 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2673 	971 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3680 	21 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2002 	465 	10 	0 	0 	0 	0 	2 	6 	37 	532 	590 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         5 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         8         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1907      4269      6253      4975      2466      3288      1697      4835      2616      3772      2478      3095      1769      1784      1362      3276 
dram[1]:      3027      3065      1794      3966      4460      3022      2304      2586      1038      4494      1667      3968      1782      1794      3063      4313 
dram[2]:      1422      4807      4174      3435      4716      2975      3469      5559      2934      4647      3585       925      2262      2337      2147      4126 
dram[3]:      5333      3059      2419      5446      2560      5047      2379      3579      4409      4657      3703       938      1763      2641      2490      2569 
dram[4]:      3424      4240      3366      1540      1050      5844      2988      1903      5192      2887      1587      8340      2172      1810      3506      2407 
dram[5]:      1382      2497      2098      2085      2825      2228      3610      1593      3829      3626      1527       944      2331      2162      5918      1901 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  3.666667 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 14.000000 10.000000 10.000000  2.777778  5.000000 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 12.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.400000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.000000 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1526/262 = 5.824428
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         5         3         4         0         0         0         0 
dram[1]:         2         3         5         1         7         5         5         9         5         7         4         1         0         0         0         0 
dram[2]:         3         4         6         6         1         4         3         5         6        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         2         0         0         0         0         0 
total reads: 320
min_bank_accesses = 0!
chip skew: 57/45 = 1.27
average mf latency per bank:
dram[0]:        411       270       282       199       123       139       189       255       168       271       547       573       645       655       375       381
dram[1]:        154       124       152       126       185       138       126       231       286       125       548       616       608       609       328       529
dram[2]:        167       160       204       237       176       244       125       404       135       264       530       745       629       638       323       350
dram[3]:        306       250       318       302       327       187       160       216       199       132       596       654       617       552       370       331
dram[4]:        165       272       125       217       194       316       255       146       256       152      2468       610       561       630       471       353
dram[5]:        268       205       206       272       334       222       209       143       205       191       625       679       577       647       451       315
maximum mf latency per bank:
dram[0]:        283       277       286       277       252       259       268       282       268       286       283       283       270       287       268       284
dram[1]:        279       252       269       252       257       252       266       281       277       264       280       287       291       304       274       277
dram[2]:        268       251       279       277       269       277       260       277       252       279       273       280       278       277       276       268
dram[3]:        277       253       282       281       272       277       251       277       282       268       281       301       272       280       268       268
dram[4]:        255       277       254       277       281       286       251       268       277       252       286       292       285       283       288       284
dram[5]:        272       280       298       281       286       270       253       278       251       281       289       284       286       277       277       279

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31126 n_nop=30600 n_act=41 n_pre=25 n_req=258 n_rd=404 n_write=56 bw_util=0.02956
n_activity=3923 dram_eff=0.2345
bk0: 18a 30944i bk1: 14a 30964i bk2: 16a 30920i bk3: 10a 30982i bk4: 12a 31013i bk5: 10a 31028i bk6: 10a 31031i bk7: 10a 31017i bk8: 14a 30981i bk9: 12a 30985i bk10: 46a 30939i bk11: 56a 30795i bk12: 54a 30990i bk13: 48a 30995i bk14: 34a 31043i bk15: 40a 30982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0165457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31126 n_nop=30604 n_act=41 n_pre=25 n_req=255 n_rd=402 n_write=54 bw_util=0.0293
n_activity=3807 dram_eff=0.2396
bk0: 10a 31012i bk1: 6a 31070i bk2: 10a 31025i bk3: 2a 31103i bk4: 14a 30993i bk5: 10a 31048i bk6: 10a 31026i bk7: 32a 30734i bk8: 20a 30952i bk9: 14a 31000i bk10: 50a 30875i bk11: 50a 30825i bk12: 64a 30896i bk13: 56a 30893i bk14: 26a 31045i bk15: 28a 31005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0216218
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31126 n_nop=30620 n_act=42 n_pre=26 n_req=245 n_rd=386 n_write=52 bw_util=0.02814
n_activity=3861 dram_eff=0.2269
bk0: 8a 31041i bk1: 8a 31063i bk2: 14a 30973i bk3: 16a 30961i bk4: 4a 31073i bk5: 14a 30969i bk6: 6a 31060i bk7: 16a 30935i bk8: 12a 31011i bk9: 32a 30791i bk10: 44a 30967i bk11: 46a 30966i bk12: 56a 30905i bk13: 50a 30922i bk14: 28a 31012i bk15: 32a 31040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0105699
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31126 n_nop=30623 n_act=45 n_pre=29 n_req=237 n_rd=384 n_write=45 bw_util=0.02757
n_activity=3861 dram_eff=0.2222
bk0: 16a 30952i bk1: 8a 31043i bk2: 10a 31016i bk3: 10a 30997i bk4: 6a 31060i bk5: 6a 31040i bk6: 8a 31061i bk7: 12a 31002i bk8: 20a 30909i bk9: 20a 30939i bk10: 50a 30898i bk11: 50a 30835i bk12: 54a 30981i bk13: 60a 30832i bk14: 30a 31042i bk15: 24a 31067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0151963
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31126 n_nop=30562 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.03084
n_activity=4211 dram_eff=0.228
bk0: 14a 31013i bk1: 12a 30955i bk2: 4a 31084i bk3: 16a 30963i bk4: 18a 30910i bk5: 20a 30918i bk6: 10a 31018i bk7: 14a 30987i bk8: 12a 30989i bk9: 10a 31036i bk10: 52a 30878i bk11: 52a 30849i bk12: 58a 30849i bk13: 54a 30920i bk14: 40a 30977i bk15: 38a 30975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0155497
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x80241b80, atomic=0 1 entries : 0x7f187c8cbfb0 :  mf: uid=125588, sid11:w29, part=5, addr=0x80241be0, load , size=32, unknown  status = IN_PARTITION_DRAM (23579), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31126 n_nop=30587 n_act=43 n_pre=27 n_req=263 n_rd=412 n_write=57 bw_util=0.03014
n_activity=3934 dram_eff=0.2384
bk0: 12a 31027i bk1: 20a 30908i bk2: 20a 30901i bk3: 14a 30973i bk4: 16a 30926i bk5: 10a 31018i bk6: 10a 31039i bk7: 18a 30949i bk8: 14a 31013i bk9: 10a 30998i bk10: 50a 30918i bk11: 44a 30942i bk12: 52a 30947i bk13: 50a 30924i bk14: 34a 30998i bk15: 38a 30983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0190837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 306, Miss = 102, Miss_rate = 0.333, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 286, Miss = 100, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 297, Miss = 102, Miss_rate = 0.343, Pending_hits = 4, Reservation_fails = 115
L2_cache_bank[3]: Access = 265, Miss = 99, Miss_rate = 0.374, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 219, Miss = 86, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 321, Miss = 107, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 269, Miss = 97, Miss_rate = 0.361, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 250, Miss = 95, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 633, Miss = 104, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 302, Miss = 108, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 297, Miss = 104, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 259, Miss = 102, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3704
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3256
L2_total_cache_pending_hits = 16
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 847
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=13822
icnt_total_pkts_simt_to_mem=4871
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.11645
	minimum = 6
	maximum = 38
Network latency average = 7.91169
	minimum = 6
	maximum = 33
Slowest packet = 2990
Flit latency average = 6.70138
	minimum = 6
	maximum = 29
Slowest flit = 8252
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0155048
	minimum = 0.00308083 (at node 1)
	maximum = 0.0420442 (at node 23)
Accepted packet rate average = 0.0155048
	minimum = 0.00308083 (at node 1)
	maximum = 0.0420442 (at node 23)
Injected flit rate average = 0.0366377
	minimum = 0.00308083 (at node 1)
	maximum = 0.0830011 (at node 23)
Accepted flit rate average= 0.0366377
	minimum = 0.0154041 (at node 1)
	maximum = 0.082095 (at node 13)
Injected packet length average = 2.36299
Accepted packet length average = 2.36299
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.7704 (3 samples)
	minimum = 6 (3 samples)
	maximum = 35 (3 samples)
Network latency average = 8.45169 (3 samples)
	minimum = 6 (3 samples)
	maximum = 31 (3 samples)
Flit latency average = 7.1117 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0106551 (3 samples)
	minimum = 0.00410898 (3 samples)
	maximum = 0.0240044 (3 samples)
Accepted packet rate average = 0.0106551 (3 samples)
	minimum = 0.00410898 (3 samples)
	maximum = 0.0240044 (3 samples)
Injected flit rate average = 0.027516 (3 samples)
	minimum = 0.00410898 (3 samples)
	maximum = 0.063482 (3 samples)
Accepted flit rate average = 0.027516 (3 samples)
	minimum = 0.0101827 (3 samples)
	maximum = 0.0586627 (3 samples)
Injected packet size average = 2.58242 (3 samples)
Accepted packet size average = 2.58242 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 212584 (inst/sec)
gpgpu_simulation_rate = 1814 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,23582)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,23582)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,23582)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,23582)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,23582)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,23582)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,23582)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(42,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(78,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (386,23582), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(387,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (390,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(391,23582)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (391,23582), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(392,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (399,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(400,23582)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (405,23582), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(406,23582)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (408,23582), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(409,23582)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (410,23582), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(411,23582)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (415,23582), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(416,23582)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (438,23582), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(439,23582)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (444,23582), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(445,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (446,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (446,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (446,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (446,23582), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(447,23582)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(447,23582)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(447,23582)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(448,23582)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (449,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (449,23582), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(450,23582)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(450,23582)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (486,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(487,23582)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(60,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 24082  inst.: 3078195 (ipc=629.2) sim_rate=205213 (inst/sec) elapsed = 0:0:00:15 / Wed May  1 14:44:03 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (521,23582), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(522,23582)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (540,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (540,23582), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(541,23582)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(542,23582)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,23582), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (578,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(579,23582)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (581,23582), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(582,23582)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (615,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(616,23582)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (700,23582), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(701,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (712,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(713,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (722,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(723,23582)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (755,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(756,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (762,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(763,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (816,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(817,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (871,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(872,23582)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (909,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(910,23582)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(121,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (936,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(937,23582)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (948,23582), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(949,23582)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (961,23582), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(962,23582)
GPGPU-Sim uArch: cycles simulated: 24582  inst.: 3179115 (ipc=415.5) sim_rate=198694 (inst/sec) elapsed = 0:0:00:16 / Wed May  1 14:44:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1065,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1066,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1082,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1083,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1111,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1112,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1115,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1116,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1332,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1333,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1376,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1377,23582)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1429,23582), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1430,23582)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1477,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1478,23582)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1716,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1717,23582)
GPGPU-Sim uArch: cycles simulated: 25582  inst.: 3235341 (ipc=235.9) sim_rate=190314 (inst/sec) elapsed = 0:0:00:17 / Wed May  1 14:44:05 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2266,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2267,23582)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2391,23582), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2392,23582)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2516,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2517,23582)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2717,23582), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2718,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2853,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2854,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3003,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(3004,23582)
GPGPU-Sim uArch: cycles simulated: 27082  inst.: 3265239 (ipc=143.3) sim_rate=181402 (inst/sec) elapsed = 0:0:00:18 / Wed May  1 14:44:06 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(7,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3968,23582), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3969,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3973,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3974,23582)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4284,23582), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4285,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4508,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4509,23582)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4528,23582), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4529,23582)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4723,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4724,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4849,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4850,23582)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4987,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4988,23582)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4996,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4997,23582)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5007,23582), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5008,23582)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5024,23582), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5025,23582)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5032,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5033,23582)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5037,23582), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5038,23582)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5260,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5261,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5446,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5447,23582)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5466,23582), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5467,23582)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5489,23582), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5490,23582)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5860,23582), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5861,23582)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5887,23582), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5888,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6103,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6104,23582)
GPGPU-Sim uArch: cycles simulated: 30082  inst.: 3348166 (ipc=89.9) sim_rate=176219 (inst/sec) elapsed = 0:0:00:19 / Wed May  1 14:44:07 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6621,23582), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6622,23582)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6624,23582), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6625,23582)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6684,23582), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6685,23582)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(45,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7492,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7493,23582)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7577,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7578,23582)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7718,23582), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7719,23582)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7870,23582), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7871,23582)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7898,23582), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7899,23582)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8014,23582), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8015,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8044,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8045,23582)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8070,23582), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8071,23582)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8910,23582), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8911,23582)
GPGPU-Sim uArch: cycles simulated: 32582  inst.: 3395191 (ipc=70.2) sim_rate=169759 (inst/sec) elapsed = 0:0:00:20 / Wed May  1 14:44:08 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9289,23582), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9290,23582)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9359,23582), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9360,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9452,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9453,23582)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9531,23582), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9532,23582)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9568,23582), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9569,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9660,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9661,23582)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9955,23582), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9956,23582)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10027,23582), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10028,23582)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10283,23582), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(10284,23582)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10373,23582), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10374,23582)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10559,23582), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(10560,23582)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (10701,23582), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(10702,23582)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10791,23582), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10792,23582)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10800,23582), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(10801,23582)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (10806,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(10807,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (10906,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(10907,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10977,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10978,23582)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (11252,23582), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(11253,23582)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11464,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(11465,23582)
GPGPU-Sim uArch: cycles simulated: 35082  inst.: 3465084 (ipc=61.0) sim_rate=165004 (inst/sec) elapsed = 0:0:00:21 / Wed May  1 14:44:09 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11714,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11715,23582)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11742,23582), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11743,23582)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (11744,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(11745,23582)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11752,23582), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11753,23582)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (11911,23582), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(11912,23582)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12156,23582), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12157,23582)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12161,23582), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12162,23582)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12214,23582), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12215,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12401,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12402,23582)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12412,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12413,23582)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (12459,23582), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(12460,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12763,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12764,23582)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12838,23582), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12839,23582)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12845,23582), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12846,23582)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13333,23582), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13334,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13432,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13433,23582)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13454,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13455,23582)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (13771,23582), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(13772,23582)
GPGPU-Sim uArch: cycles simulated: 37582  inst.: 3524984 (ipc=54.4) sim_rate=160226 (inst/sec) elapsed = 0:0:00:22 / Wed May  1 14:44:10 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14122,23582), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14123,23582)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14206,23582), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14207,23582)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14244,23582), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14245,23582)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14262,23582), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14263,23582)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14432,23582), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14433,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14459,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(14460,23582)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14531,23582), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(14532,23582)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14659,23582), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(14660,23582)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14821,23582), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14822,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14834,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14835,23582)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(217,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14870,23582), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14871,23582)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14936,23582), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14937,23582)
GPGPU-Sim uArch: cycles simulated: 38582  inst.: 3553306 (ipc=52.6) sim_rate=154491 (inst/sec) elapsed = 0:0:00:23 / Wed May  1 14:44:11 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15098,23582), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(15099,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15244,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15245,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15308,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15309,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15526,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(15527,23582)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15542,23582), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(15543,23582)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15600,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15601,23582)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15607,23582), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15608,23582)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15621,23582), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(15622,23582)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15840,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15841,23582)
GPGPU-Sim uArch: cycles simulated: 39582  inst.: 3586873 (ipc=51.5) sim_rate=149453 (inst/sec) elapsed = 0:0:00:24 / Wed May  1 14:44:12 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16063,23582), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16064,23582)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16154,23582), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16155,23582)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16346,23582), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(16347,23582)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16832,23582), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(16833,23582)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16850,23582), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16851,23582)
GPGPU-Sim uArch: cycles simulated: 40582  inst.: 3607837 (ipc=49.7) sim_rate=144313 (inst/sec) elapsed = 0:0:00:25 / Wed May  1 14:44:13 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17999,23582), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(18000,23582)
GPGPU-Sim uArch: cycles simulated: 41582  inst.: 3618277 (ipc=47.5) sim_rate=139164 (inst/sec) elapsed = 0:0:00:26 / Wed May  1 14:44:14 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18596,23582), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(18597,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (19104,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(19105,23582)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19601,23582), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(19602,23582)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(190,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 43582  inst.: 3641043 (ipc=43.9) sim_rate=134853 (inst/sec) elapsed = 0:0:00:27 / Wed May  1 14:44:15 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20071,23582), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(20072,23582)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20128,23582), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(20129,23582)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20514,23582), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20515,23582)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20610,23582), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20611,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20970,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20971,23582)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21329,23582), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(21330,23582)
GPGPU-Sim uArch: cycles simulated: 46082  inst.: 3665903 (ipc=40.1) sim_rate=130925 (inst/sec) elapsed = 0:0:00:28 / Wed May  1 14:44:16 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22720,23582), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22721,23582)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23907,23582), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(23908,23582)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24625,23582), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(24626,23582)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24711,23582), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24712,23582)
GPGPU-Sim uArch: cycles simulated: 48582  inst.: 3692125 (ipc=37.1) sim_rate=127314 (inst/sec) elapsed = 0:0:00:29 / Wed May  1 14:44:17 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (25513,23582), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(25514,23582)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25690,23582), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25691,23582)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25843,23582), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(25844,23582)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25974,23582), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(25975,23582)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26127,23582), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(26128,23582)
GPGPU-Sim uArch: cycles simulated: 50582  inst.: 3712678 (ipc=35.2) sim_rate=123755 (inst/sec) elapsed = 0:0:00:30 / Wed May  1 14:44:18 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (27205,23582), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(27206,23582)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27255,23582), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27256,23582)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27487,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27736,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28819,23582), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 52582  inst.: 3731383 (ipc=33.4) sim_rate=120367 (inst/sec) elapsed = 0:0:00:31 / Wed May  1 14:44:19 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29341,23582), 5 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(199,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29494,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (29725,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30291,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (30408,23582), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 54082  inst.: 3743175 (ipc=32.1) sim_rate=116974 (inst/sec) elapsed = 0:0:00:32 / Wed May  1 14:44:20 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30991,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31023,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31201,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (31318,23582), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 55082  inst.: 3751936 (ipc=31.4) sim_rate=113695 (inst/sec) elapsed = 0:0:00:33 / Wed May  1 14:44:21 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31699,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31952,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32658,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32955,23582), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 56582  inst.: 3761489 (ipc=30.2) sim_rate=110632 (inst/sec) elapsed = 0:0:00:34 / Wed May  1 14:44:22 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (33086,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33162,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (33394,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (33585,23582), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 58082  inst.: 3772696 (ipc=29.2) sim_rate=107791 (inst/sec) elapsed = 0:0:00:35 / Wed May  1 14:44:23 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (34648,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (34767,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34823,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (35073,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35340,23582), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35348,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35361,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35582,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (35681,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (36008,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36427,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36471,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36842,23582), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 61082  inst.: 3790526 (ipc=27.4) sim_rate=105292 (inst/sec) elapsed = 0:0:00:36 / Wed May  1 14:44:24 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (37555,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37565,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37893,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38143,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38995,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39051,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39220,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39580,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39679,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39757,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40167,23582), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40172,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40271,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40273,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 64082  inst.: 3806797 (ipc=25.8) sim_rate=102886 (inst/sec) elapsed = 0:0:00:37 / Wed May  1 14:44:25 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (41671,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41714,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41940,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (42819,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (42833,23582), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 67082  inst.: 3820097 (ipc=24.3) sim_rate=100528 (inst/sec) elapsed = 0:0:00:38 / Wed May  1 14:44:26 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43792,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (43819,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44302,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45055,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (45918,23582), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(246,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46132,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (46491,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (46561,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (46992,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (47308,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (47480,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 71082  inst.: 3834496 (ipc=22.5) sim_rate=98320 (inst/sec) elapsed = 0:0:00:39 / Wed May  1 14:44:27 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47669,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (47688,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (47968,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (48931,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (49170,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (49279,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (49858,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (49912,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (50772,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (50906,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (51838,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (51967,23582), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 75582  inst.: 3845979 (ipc=20.8) sim_rate=96149 (inst/sec) elapsed = 0:0:00:40 / Wed May  1 14:44:28 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (52094,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (54274,23582), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (55080,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (55317,23582), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 79082  inst.: 3851953 (ipc=19.6) sim_rate=93950 (inst/sec) elapsed = 0:0:00:41 / Wed May  1 14:44:29 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (56031,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (56345,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (56644,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (57606,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (58504,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 84082  inst.: 3856090 (ipc=18.1) sim_rate=91811 (inst/sec) elapsed = 0:0:00:42 / Wed May  1 14:44:30 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (61058,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (62484,23582), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (64024,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (65887,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 90082  inst.: 3860019 (ipc=16.5) sim_rate=89767 (inst/sec) elapsed = 0:0:00:43 / Wed May  1 14:44:31 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (70371,23582), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (72740,23582), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 72741
gpu_sim_insn = 1098197
gpu_ipc =      15.0974
gpu_tot_sim_cycle = 96323
gpu_tot_sim_insn = 3861795
gpu_tot_ipc =      40.0921
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 295
gpu_stall_icnt2sh    = 11027
gpu_total_sim_rate=89809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 154033
	L1I_total_cache_misses = 981
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5849
L1D_cache:
	L1D_cache_core[0]: Access = 3482, Miss = 2414, Miss_rate = 0.693, Pending_hits = 621, Reservation_fails = 39530
	L1D_cache_core[1]: Access = 3699, Miss = 2646, Miss_rate = 0.715, Pending_hits = 561, Reservation_fails = 44881
	L1D_cache_core[2]: Access = 3200, Miss = 2193, Miss_rate = 0.685, Pending_hits = 570, Reservation_fails = 36111
	L1D_cache_core[3]: Access = 3668, Miss = 2614, Miss_rate = 0.713, Pending_hits = 602, Reservation_fails = 41779
	L1D_cache_core[4]: Access = 3344, Miss = 2355, Miss_rate = 0.704, Pending_hits = 634, Reservation_fails = 35267
	L1D_cache_core[5]: Access = 3136, Miss = 2143, Miss_rate = 0.683, Pending_hits = 564, Reservation_fails = 34108
	L1D_cache_core[6]: Access = 4124, Miss = 3004, Miss_rate = 0.728, Pending_hits = 611, Reservation_fails = 50107
	L1D_cache_core[7]: Access = 4160, Miss = 2983, Miss_rate = 0.717, Pending_hits = 640, Reservation_fails = 50529
	L1D_cache_core[8]: Access = 3580, Miss = 2453, Miss_rate = 0.685, Pending_hits = 610, Reservation_fails = 40948
	L1D_cache_core[9]: Access = 3514, Miss = 2447, Miss_rate = 0.696, Pending_hits = 589, Reservation_fails = 38246
	L1D_cache_core[10]: Access = 5133, Miss = 3849, Miss_rate = 0.750, Pending_hits = 752, Reservation_fails = 64132
	L1D_cache_core[11]: Access = 3710, Miss = 2606, Miss_rate = 0.702, Pending_hits = 594, Reservation_fails = 42026
	L1D_cache_core[12]: Access = 4648, Miss = 3525, Miss_rate = 0.758, Pending_hits = 650, Reservation_fails = 56978
	L1D_cache_core[13]: Access = 4288, Miss = 3128, Miss_rate = 0.729, Pending_hits = 624, Reservation_fails = 52041
	L1D_cache_core[14]: Access = 3586, Miss = 2580, Miss_rate = 0.719, Pending_hits = 560, Reservation_fails = 42289
	L1D_total_cache_accesses = 57272
	L1D_total_cache_misses = 40940
	L1D_total_cache_miss_rate = 0.7148
	L1D_total_cache_pending_hits = 9182
	L1D_total_cache_reservation_fails = 668972
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 27829
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 430172
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27349
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 238800
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 153052
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 981
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
337, 365, 535, 393, 393, 449, 195, 253, 520, 210, 408, 509, 210, 210, 707, 436, 165, 419, 845, 598, 419, 477, 165, 346, 180, 180, 406, 479, 378, 378, 180, 180, 180, 434, 367, 733, 492, 507, 434, 350, 335, 165, 419, 165, 165, 436, 576, 262, 
gpgpu_n_tot_thrd_icount = 8756352
gpgpu_n_tot_w_icount = 273636
gpgpu_n_stall_shd_mem = 680021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 23165
gpgpu_n_mem_write_global = 18215
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 296649
gpgpu_n_store_insn = 20247
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 539466
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 676610
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1081282	W0_Idle:174783	W0_Scoreboard:430189	W1:114552	W2:26694	W3:6166	W4:2569	W5:581	W6:97	W7:97	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 185320 {8:23165,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728728 {40:18213,72:1,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3150440 {136:23165,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145720 {8:18215,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 52 
maxdqlatency = 0 
maxmflatency = 359 
averagemflatency = 169 
max_icnt2mem_latency = 68 
max_icnt2sh_latency = 96322 
mrq_lat_table:5582 	117 	157 	631 	299 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37439 	3956 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	30128 	10434 	888 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11150 	9385 	2623 	22 	0 	0 	0 	2 	6 	37 	532 	3198 	10713 	3727 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	188 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        10        14        12        24        18        22        22        26        28        20        22        27        24        18        17 
dram[1]:        18        14        23        10        22        10        22        16        18        20        20        22        25        23        16        13 
dram[2]:        30        16        18        18        20        14        24        14        29        18        20        22        22        22        15        18 
dram[3]:        18        26        10        16        20        22        26        20        28        18        20        22        27        20        15        13 
dram[4]:        26        12        29        12        12        18        14        20        25        27        22        22        22        23        10        14 
dram[5]:        10        12        16        18        16        18        20        23        16        14        22        22        25        21        15        14 
maximum service time to same row:
dram[0]:      7925      6695      9259      6702      9774     11006      8535      8528     11148     10201     14129     19137     11485      8051      8378     13348 
dram[1]:      9413      6987      5840     11364      8244      6752      8458     10863      8991     11827     15106     12844     10000     12620     14268      9003 
dram[2]:      9217      8166      5878     17159     15302      6494      9177      6174      9704     10167     14441     10816     11143      9469     15363     17130 
dram[3]:     20378     21097      8864      7830     12700     14029      9550      7662      9258      9491     10669     10084     24170      4551      9434     12708 
dram[4]:     17286      9678     17738      8228      7350     11311      9226     19026     17351      9062     13457     23540      7541      5950     10815     24132 
dram[5]:      5355     19140     15360     14796     12790      8668     14345     22515     16075      9487     21898     15098      8573      5709     13793     10323 
average row accesses per activate:
dram[0]:  5.428571  3.578947  3.454545  3.153846  3.480000  4.421052  3.583333  3.214286  3.583333  3.681818  4.800000  3.421053  3.615385  5.000000  5.125000  4.272727 
dram[1]:  4.352941  4.000000  3.900000  2.483871  4.285714  2.896552  3.214286  2.550000  3.241379  2.935484  4.357143  3.470588  5.428571  5.428571  4.888889  5.222222 
dram[2]:  4.588235  4.235294  3.037037  4.150000  3.280000  3.071429  3.440000  3.185185  3.518518  3.653846  5.272727  3.466667  3.066667  3.500000  5.500000  8.600000 
dram[3]:  3.850000  4.800000  3.107143  3.360000  4.437500  4.000000  3.115385  2.818182  4.409091  3.176471  3.150000  4.142857  5.285714  3.428571  3.833333  3.416667 
dram[4]:  4.866667  3.608696  4.588235  3.750000  3.259259  3.666667  3.000000  4.105263  3.344828  3.653846  4.250000  3.600000  3.000000  3.666667  3.727273  4.111111 
dram[5]:  3.666667  3.208333  3.222222  2.962963  3.545455  3.541667  3.629630  4.090909  3.444444  3.333333  4.428571  4.500000  4.333333  3.818182  5.000000  3.357143 
average row locality = 6810/1871 = 3.639765
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        43        39        48        53        56        54        56        60        57        53        39        56        45        45        41        47 
dram[1]:        43        38        47        49        58        53        58        68        63        63        49        49        38        38        44        47 
dram[2]:        46        41        52        53        52        55        54        57        62        63        46        46        46        48        44        43 
dram[3]:        46        42        55        53        41        56        52        61        66        76        51        48        37        48        46        41 
dram[4]:        42        53        45        57        58        48        60        49        64        63        56        44        45        44        41        37 
dram[5]:        47        50        54        50        48        53        68        58        62        61        52        45        39        42        45        47 
total reads: 4851
bank skew: 76/37 = 2.05
chip skew: 821/792 = 1.04
number of total write accesses:
dram[0]:        33        29        28        29        31        30        30        30        29        28         9         9         2         0         0         0 
dram[1]:        31        26        31        28        32        31        32        34        31        28        12        10         0         0         0         0 
dram[2]:        32        31        30        30        30        31        32        29        33        32        12         6         0         1         0         0 
dram[3]:        31        30        32        31        30        32        29        32        31        32        12        10         0         0         0         0 
dram[4]:        31        30        33        33        30        29        30        29        33        32        12        10         0         0         0         0 
dram[5]:        30        27        33        30        30        32        30        32        31        29        10         9         0         0         0         0 
total reads: 1959
min_bank_accesses = 0!
chip skew: 332/317 = 1.05
average mf latency per bank:
dram[0]:        396       440       507       532       604       606       701       644       751       808      1550      1463      1976      2310      2233      1962
dram[1]:        370       405       533       486       641       487       635       558       714       796      1373      1523      2691      2458      1785      2055
dram[2]:        422       420       527       505       510       463       679       732       800       764      1403      1478      2175      2206      1849      2128
dram[3]:        493       414       500       520       421       475       617       575       717       681      1295      1381      2535      1933      1954      2091
dram[4]:        477       509       446       557       623       571       620       664       749       709     12949      1459      2328      2321      2392      2292
dram[5]:        430       504       496       484       560       495       769       673       746       657      1431      1507      2243      2337      2156      1949
maximum mf latency per bank:
dram[0]:        303       296       301       312       313       303       295       314       317       316       291       317       289       300       299       332
dram[1]:        304       300       309       310       304       306       318       322       321       307       304       306       309       304       286       295
dram[2]:        305       294       327       300       313       309       309       322       324       316       297       313       289       307       312       298
dram[3]:        297       298       297       310       303       299       307       311       317       325       311       319       285       304       310       288
dram[4]:        313       315       327       303       343       298       347       330       359       313       315       296       328       291       322       292
dram[5]:        300       298       313       310       309       303       319       315       309       316       335       315       286       315       311       308

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127143 n_nop=124671 n_act=293 n_pre=277 n_req=1109 n_rd=1584 n_write=318 bw_util=0.02992
n_activity=20243 dram_eff=0.1879
bk0: 86a 126287i bk1: 78a 126196i bk2: 96a 126099i bk3: 106a 125943i bk4: 112a 125970i bk5: 108a 126104i bk6: 112a 125979i bk7: 120a 125896i bk8: 114a 125913i bk9: 106a 126043i bk10: 78a 126565i bk11: 112a 126248i bk12: 90a 126586i bk13: 90a 126726i bk14: 82a 126751i bk15: 94a 126648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.024846
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127143 n_nop=124572 n_act=325 n_pre=309 n_req=1131 n_rd=1610 n_write=327 bw_util=0.03047
n_activity=21477 dram_eff=0.1804
bk0: 86a 126235i bk1: 76a 126315i bk2: 94a 126087i bk3: 98a 125917i bk4: 116a 126024i bk5: 106a 125915i bk6: 116a 125809i bk7: 136a 125452i bk8: 126a 125781i bk9: 126a 125752i bk10: 98a 126363i bk11: 98a 126227i bk12: 76a 126743i bk13: 76a 126752i bk14: 88a 126727i bk15: 94a 126748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0300056
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127143 n_nop=124600 n_act=307 n_pre=291 n_req=1137 n_rd=1616 n_write=329 bw_util=0.0306
n_activity=20598 dram_eff=0.1889
bk0: 92a 126162i bk1: 82a 126243i bk2: 104a 125883i bk3: 106a 126077i bk4: 104a 125969i bk5: 110a 125819i bk6: 108a 125818i bk7: 114a 125799i bk8: 124a 125765i bk9: 126a 125826i bk10: 92a 126488i bk11: 92a 126473i bk12: 92a 126564i bk13: 96a 126537i bk14: 88a 126700i bk15: 86a 126860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0282674
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127143 n_nop=124548 n_act=320 n_pre=304 n_req=1151 n_rd=1638 n_write=333 bw_util=0.031
n_activity=21657 dram_eff=0.182
bk0: 92a 126161i bk1: 84a 126259i bk2: 110a 125880i bk3: 106a 125911i bk4: 82a 126217i bk5: 112a 125964i bk6: 104a 125966i bk7: 122a 125750i bk8: 132a 125904i bk9: 152a 125603i bk10: 102a 126253i bk11: 96a 126350i bk12: 74a 126787i bk13: 96a 126568i bk14: 92a 126628i bk15: 82a 126701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0278505
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127143 n_nop=124595 n_act=309 n_pre=293 n_req=1138 n_rd=1612 n_write=334 bw_util=0.03061
n_activity=20901 dram_eff=0.1862
bk0: 84a 126340i bk1: 106a 125947i bk2: 90a 126147i bk3: 114a 125965i bk4: 116a 125884i bk5: 96a 126096i bk6: 120a 125772i bk7: 98a 126116i bk8: 128a 125762i bk9: 126a 125757i bk10: 112a 126333i bk11: 88a 126424i bk12: 90a 126552i bk13: 88a 126622i bk14: 82a 126685i bk15: 74a 126781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0289674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127143 n_nop=124559 n_act=317 n_pre=301 n_req=1144 n_rd=1642 n_write=324 bw_util=0.03093
n_activity=21038 dram_eff=0.1869
bk0: 94a 126143i bk1: 100a 126039i bk2: 108a 125880i bk3: 100a 125909i bk4: 96a 126061i bk5: 106a 125912i bk6: 136a 125817i bk7: 116a 126001i bk8: 124a 125887i bk9: 122a 125851i bk10: 104a 126383i bk11: 90a 126450i bk12: 78a 126714i bk13: 84a 126642i bk14: 90a 126767i bk15: 94a 126619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0279842

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3022, Miss = 385, Miss_rate = 0.127, Pending_hits = 10, Reservation_fails = 227
L2_cache_bank[1]: Access = 3187, Miss = 407, Miss_rate = 0.128, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 3092, Miss = 400, Miss_rate = 0.129, Pending_hits = 7, Reservation_fails = 115
L2_cache_bank[3]: Access = 3027, Miss = 405, Miss_rate = 0.134, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 3049, Miss = 402, Miss_rate = 0.132, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 3095, Miss = 406, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2945, Miss = 394, Miss_rate = 0.134, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2950, Miss = 425, Miss_rate = 0.144, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 7791, Miss = 411, Miss_rate = 0.053, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 3094, Miss = 395, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 3197, Miss = 415, Miss_rate = 0.130, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 3006, Miss = 406, Miss_rate = 0.135, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 41455
L2_total_cache_misses = 4851
L2_total_cache_miss_rate = 0.1170
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2909
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1937
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=134385
icnt_total_pkts_simt_to_mem=59674
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1792
	minimum = 6
	maximum = 78
Network latency average = 12.7314
	minimum = 6
	maximum = 70
Slowest packet = 28773
Flit latency average = 11.4746
	minimum = 6
	maximum = 66
Slowest flit = 130330
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0384428
	minimum = 0.0259139 (at node 5)
	maximum = 0.0984039 (at node 23)
Accepted packet rate average = 0.0384428
	minimum = 0.0259139 (at node 5)
	maximum = 0.0984039 (at node 23)
Injected flit rate average = 0.0892899
	minimum = 0.0376679 (at node 5)
	maximum = 0.191556 (at node 23)
Accepted flit rate average= 0.0892899
	minimum = 0.0511678 (at node 22)
	maximum = 0.17352 (at node 23)
Injected packet length average = 2.32267
Accepted packet length average = 2.32267
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1226 (4 samples)
	minimum = 6 (4 samples)
	maximum = 45.75 (4 samples)
Network latency average = 9.52161 (4 samples)
	minimum = 6 (4 samples)
	maximum = 40.75 (4 samples)
Flit latency average = 8.20244 (4 samples)
	minimum = 6 (4 samples)
	maximum = 37.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0176021 (4 samples)
	minimum = 0.0095602 (4 samples)
	maximum = 0.0426042 (4 samples)
Accepted packet rate average = 0.0176021 (4 samples)
	minimum = 0.0095602 (4 samples)
	maximum = 0.0426042 (4 samples)
Injected flit rate average = 0.0429595 (4 samples)
	minimum = 0.0124987 (4 samples)
	maximum = 0.0955006 (4 samples)
Accepted flit rate average = 0.0429595 (4 samples)
	minimum = 0.020429 (4 samples)
	maximum = 0.087377 (4 samples)
Injected packet size average = 2.4406 (4 samples)
Accepted packet size average = 2.4406 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 89809 (inst/sec)
gpgpu_simulation_rate = 2240 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,96323)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,96323)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,96323)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,96323)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,96323)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,96323)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,96323)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(79,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(77,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 96823  inst.: 4148245 (ipc=572.9) sim_rate=94278 (inst/sec) elapsed = 0:0:00:44 / Wed May  1 14:44:32 2019
GPGPU-Sim uArch: cycles simulated: 97823  inst.: 4158064 (ipc=197.5) sim_rate=92401 (inst/sec) elapsed = 0:0:00:45 / Wed May  1 14:44:33 2019
GPGPU-Sim uArch: cycles simulated: 99823  inst.: 4165680 (ipc=86.8) sim_rate=90558 (inst/sec) elapsed = 0:0:00:46 / Wed May  1 14:44:34 2019
GPGPU-Sim uArch: cycles simulated: 102323  inst.: 4176226 (ipc=52.4) sim_rate=88855 (inst/sec) elapsed = 0:0:00:47 / Wed May  1 14:44:35 2019
GPGPU-Sim uArch: cycles simulated: 103823  inst.: 4183141 (ipc=42.8) sim_rate=87148 (inst/sec) elapsed = 0:0:00:48 / Wed May  1 14:44:36 2019
GPGPU-Sim uArch: cycles simulated: 104823  inst.: 4187546 (ipc=38.3) sim_rate=85460 (inst/sec) elapsed = 0:0:00:49 / Wed May  1 14:44:37 2019
GPGPU-Sim uArch: cycles simulated: 105823  inst.: 4192078 (ipc=34.8) sim_rate=83841 (inst/sec) elapsed = 0:0:00:50 / Wed May  1 14:44:38 2019
GPGPU-Sim uArch: cycles simulated: 106823  inst.: 4196938 (ipc=31.9) sim_rate=82292 (inst/sec) elapsed = 0:0:00:51 / Wed May  1 14:44:39 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 108823  inst.: 4206007 (ipc=27.5) sim_rate=80884 (inst/sec) elapsed = 0:0:00:52 / Wed May  1 14:44:40 2019
GPGPU-Sim uArch: cycles simulated: 110823  inst.: 4214776 (ipc=24.3) sim_rate=79524 (inst/sec) elapsed = 0:0:00:53 / Wed May  1 14:44:41 2019
GPGPU-Sim uArch: cycles simulated: 113323  inst.: 4226427 (ipc=21.4) sim_rate=78267 (inst/sec) elapsed = 0:0:00:54 / Wed May  1 14:44:42 2019
GPGPU-Sim uArch: cycles simulated: 115323  inst.: 4235186 (ipc=19.7) sim_rate=77003 (inst/sec) elapsed = 0:0:00:55 / Wed May  1 14:44:43 2019
GPGPU-Sim uArch: cycles simulated: 116323  inst.: 4239367 (ipc=18.9) sim_rate=75702 (inst/sec) elapsed = 0:0:00:56 / Wed May  1 14:44:44 2019
GPGPU-Sim uArch: cycles simulated: 117323  inst.: 4243959 (ipc=18.2) sim_rate=74455 (inst/sec) elapsed = 0:0:00:57 / Wed May  1 14:44:45 2019
GPGPU-Sim uArch: cycles simulated: 118323  inst.: 4248611 (ipc=17.6) sim_rate=73251 (inst/sec) elapsed = 0:0:00:58 / Wed May  1 14:44:46 2019
GPGPU-Sim uArch: cycles simulated: 119323  inst.: 4252668 (ipc=17.0) sim_rate=72079 (inst/sec) elapsed = 0:0:00:59 / Wed May  1 14:44:47 2019
GPGPU-Sim uArch: cycles simulated: 121323  inst.: 4260935 (ipc=16.0) sim_rate=71015 (inst/sec) elapsed = 0:0:01:00 / Wed May  1 14:44:48 2019
GPGPU-Sim uArch: cycles simulated: 123323  inst.: 4270192 (ipc=15.1) sim_rate=70003 (inst/sec) elapsed = 0:0:01:01 / Wed May  1 14:44:49 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27232,96323), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27233,96323)
GPGPU-Sim uArch: cycles simulated: 125323  inst.: 4281716 (ipc=14.5) sim_rate=69059 (inst/sec) elapsed = 0:0:01:02 / Wed May  1 14:44:50 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29809,96323), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29810,96323)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29946,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29947,96323)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30726,96323), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30727,96323)
GPGPU-Sim uArch: cycles simulated: 127823  inst.: 4296751 (ipc=13.8) sim_rate=68202 (inst/sec) elapsed = 0:0:01:03 / Wed May  1 14:44:51 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(34,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 128823  inst.: 4301977 (ipc=13.5) sim_rate=67218 (inst/sec) elapsed = 0:0:01:04 / Wed May  1 14:44:52 2019
GPGPU-Sim uArch: cycles simulated: 129823  inst.: 4306457 (ipc=13.3) sim_rate=66253 (inst/sec) elapsed = 0:0:01:05 / Wed May  1 14:44:53 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33601,96323), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(33602,96323)
GPGPU-Sim uArch: cycles simulated: 130823  inst.: 4312723 (ipc=13.1) sim_rate=65344 (inst/sec) elapsed = 0:0:01:06 / Wed May  1 14:44:54 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34506,96323), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34507,96323)
GPGPU-Sim uArch: cycles simulated: 132323  inst.: 4320506 (ipc=12.7) sim_rate=64485 (inst/sec) elapsed = 0:0:01:07 / Wed May  1 14:44:55 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37281,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37282,96323)
GPGPU-Sim uArch: cycles simulated: 134323  inst.: 4331460 (ipc=12.4) sim_rate=63697 (inst/sec) elapsed = 0:0:01:08 / Wed May  1 14:44:56 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39341,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39342,96323)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39461,96323), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39462,96323)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39820,96323), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39821,96323)
GPGPU-Sim uArch: cycles simulated: 136823  inst.: 4348776 (ipc=12.0) sim_rate=63025 (inst/sec) elapsed = 0:0:01:09 / Wed May  1 14:44:57 2019
GPGPU-Sim uArch: cycles simulated: 138823  inst.: 4360105 (ipc=11.7) sim_rate=62287 (inst/sec) elapsed = 0:0:01:10 / Wed May  1 14:44:58 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42681,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42682,96323)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44137,96323), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(44138,96323)
GPGPU-Sim uArch: cycles simulated: 141323  inst.: 4376795 (ipc=11.4) sim_rate=61645 (inst/sec) elapsed = 0:0:01:11 / Wed May  1 14:44:59 2019
GPGPU-Sim uArch: cycles simulated: 142323  inst.: 4382825 (ipc=11.3) sim_rate=60872 (inst/sec) elapsed = 0:0:01:12 / Wed May  1 14:45:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46121,96323), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(46122,96323)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (46555,96323), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(46556,96323)
GPGPU-Sim uArch: cycles simulated: 143323  inst.: 4390316 (ipc=11.2) sim_rate=60141 (inst/sec) elapsed = 0:0:01:13 / Wed May  1 14:45:01 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (47476,96323), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(47477,96323)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(104,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 144323  inst.: 4396141 (ipc=11.1) sim_rate=59407 (inst/sec) elapsed = 0:0:01:14 / Wed May  1 14:45:02 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (48917,96323), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(48918,96323)
GPGPU-Sim uArch: cycles simulated: 145823  inst.: 4405615 (ipc=11.0) sim_rate=58741 (inst/sec) elapsed = 0:0:01:15 / Wed May  1 14:45:03 2019
GPGPU-Sim uArch: cycles simulated: 148323  inst.: 4420957 (ipc=10.8) sim_rate=58170 (inst/sec) elapsed = 0:0:01:16 / Wed May  1 14:45:04 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (52731,96323), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(52732,96323)
GPGPU-Sim uArch: cycles simulated: 150323  inst.: 4432718 (ipc=10.6) sim_rate=57567 (inst/sec) elapsed = 0:0:01:17 / Wed May  1 14:45:05 2019
GPGPU-Sim uArch: cycles simulated: 152823  inst.: 4445968 (ipc=10.3) sim_rate=56999 (inst/sec) elapsed = 0:0:01:18 / Wed May  1 14:45:06 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (56644,96323), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(56645,96323)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (56943,96323), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(56944,96323)
GPGPU-Sim uArch: cycles simulated: 154323  inst.: 4457582 (ipc=10.3) sim_rate=56425 (inst/sec) elapsed = 0:0:01:19 / Wed May  1 14:45:07 2019
GPGPU-Sim uArch: cycles simulated: 155323  inst.: 4462793 (ipc=10.2) sim_rate=55784 (inst/sec) elapsed = 0:0:01:20 / Wed May  1 14:45:08 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (59394,96323), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(59395,96323)
GPGPU-Sim uArch: cycles simulated: 156823  inst.: 4471359 (ipc=10.1) sim_rate=55201 (inst/sec) elapsed = 0:0:01:21 / Wed May  1 14:45:09 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60869,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60870,96323)
GPGPU-Sim uArch: cycles simulated: 157823  inst.: 4478268 (ipc=10.0) sim_rate=54613 (inst/sec) elapsed = 0:0:01:22 / Wed May  1 14:45:10 2019
GPGPU-Sim uArch: cycles simulated: 159323  inst.: 4487573 (ipc= 9.9) sim_rate=54067 (inst/sec) elapsed = 0:0:01:23 / Wed May  1 14:45:11 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(41,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (63692,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(63693,96323)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (64154,96323), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(64155,96323)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (64286,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(64287,96323)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (65183,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(65184,96323)
GPGPU-Sim uArch: cycles simulated: 161823  inst.: 4509219 (ipc= 9.9) sim_rate=53681 (inst/sec) elapsed = 0:0:01:24 / Wed May  1 14:45:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (65644,96323), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(65645,96323)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (65695,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(65696,96323)
GPGPU-Sim uArch: cycles simulated: 164323  inst.: 4527819 (ipc= 9.8) sim_rate=53268 (inst/sec) elapsed = 0:0:01:25 / Wed May  1 14:45:13 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69311,96323), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(69312,96323)
GPGPU-Sim uArch: cycles simulated: 166323  inst.: 4539983 (ipc= 9.7) sim_rate=52790 (inst/sec) elapsed = 0:0:01:26 / Wed May  1 14:45:14 2019
GPGPU-Sim uArch: cycles simulated: 168823  inst.: 4554021 (ipc= 9.5) sim_rate=52345 (inst/sec) elapsed = 0:0:01:27 / Wed May  1 14:45:15 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (72909,96323), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(72910,96323)
GPGPU-Sim uArch: cycles simulated: 169823  inst.: 4561432 (ipc= 9.5) sim_rate=51834 (inst/sec) elapsed = 0:0:01:28 / Wed May  1 14:45:16 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (73671,96323), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(73672,96323)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (74214,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(74215,96323)
GPGPU-Sim uArch: cycles simulated: 170823  inst.: 4569849 (ipc= 9.5) sim_rate=51346 (inst/sec) elapsed = 0:0:01:29 / Wed May  1 14:45:17 2019
GPGPU-Sim uArch: cycles simulated: 172323  inst.: 4578610 (ipc= 9.4) sim_rate=50873 (inst/sec) elapsed = 0:0:01:30 / Wed May  1 14:45:18 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(91,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 173323  inst.: 4583952 (ipc= 9.4) sim_rate=50373 (inst/sec) elapsed = 0:0:01:31 / Wed May  1 14:45:19 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (77242,96323), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(77243,96323)
GPGPU-Sim uArch: cycles simulated: 175323  inst.: 4597209 (ipc= 9.3) sim_rate=49969 (inst/sec) elapsed = 0:0:01:32 / Wed May  1 14:45:20 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (80260,96323), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(80261,96323)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (80835,96323), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(80836,96323)
GPGPU-Sim uArch: cycles simulated: 177823  inst.: 4613529 (ipc= 9.2) sim_rate=49607 (inst/sec) elapsed = 0:0:01:33 / Wed May  1 14:45:21 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (81551,96323), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(81552,96323)
GPGPU-Sim uArch: cycles simulated: 180323  inst.: 4628748 (ipc= 9.1) sim_rate=49242 (inst/sec) elapsed = 0:0:01:34 / Wed May  1 14:45:22 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (85672,96323), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(85673,96323)
GPGPU-Sim uArch: cycles simulated: 182823  inst.: 4644805 (ipc= 9.1) sim_rate=48892 (inst/sec) elapsed = 0:0:01:35 / Wed May  1 14:45:23 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (86715,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(86716,96323)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (88260,96323), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(88261,96323)
GPGPU-Sim uArch: cycles simulated: 184823  inst.: 4659477 (ipc= 9.0) sim_rate=48536 (inst/sec) elapsed = 0:0:01:36 / Wed May  1 14:45:24 2019
GPGPU-Sim uArch: cycles simulated: 185823  inst.: 4667630 (ipc= 9.0) sim_rate=48119 (inst/sec) elapsed = 0:0:01:37 / Wed May  1 14:45:25 2019
GPGPU-Sim uArch: cycles simulated: 187323  inst.: 4677326 (ipc= 9.0) sim_rate=47727 (inst/sec) elapsed = 0:0:01:38 / Wed May  1 14:45:26 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(78,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (91572,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(91573,96323)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (91591,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(91592,96323)
GPGPU-Sim uArch: cycles simulated: 188323  inst.: 4686856 (ipc= 9.0) sim_rate=47341 (inst/sec) elapsed = 0:0:01:39 / Wed May  1 14:45:27 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (92198,96323), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(92199,96323)
GPGPU-Sim uArch: cycles simulated: 189823  inst.: 4697494 (ipc= 8.9) sim_rate=46974 (inst/sec) elapsed = 0:0:01:40 / Wed May  1 14:45:28 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (93634,96323), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(93635,96323)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (93913,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(93914,96323)
GPGPU-Sim uArch: cycles simulated: 192323  inst.: 4716779 (ipc= 8.9) sim_rate=46700 (inst/sec) elapsed = 0:0:01:41 / Wed May  1 14:45:29 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (97475,96323), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(97476,96323)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (98116,96323), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(98117,96323)
GPGPU-Sim uArch: cycles simulated: 194823  inst.: 4735000 (ipc= 8.9) sim_rate=46421 (inst/sec) elapsed = 0:0:01:42 / Wed May  1 14:45:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (100571,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(100572,96323)
GPGPU-Sim uArch: cycles simulated: 197323  inst.: 4751469 (ipc= 8.8) sim_rate=46130 (inst/sec) elapsed = 0:0:01:43 / Wed May  1 14:45:31 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (101328,96323), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(101329,96323)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (103051,96323), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(103052,96323)
GPGPU-Sim uArch: cycles simulated: 199823  inst.: 4773425 (ipc= 8.8) sim_rate=45898 (inst/sec) elapsed = 0:0:01:44 / Wed May  1 14:45:32 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(123,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (103545,96323), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(103546,96323)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (103842,96323), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(103843,96323)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (104154,96323), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(104155,96323)
GPGPU-Sim uArch: cycles simulated: 201323  inst.: 4787741 (ipc= 8.8) sim_rate=45597 (inst/sec) elapsed = 0:0:01:45 / Wed May  1 14:45:33 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (105012,96323), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(105013,96323)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (105107,96323), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(105108,96323)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (105324,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(105325,96323)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (105452,96323), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(105453,96323)
GPGPU-Sim uArch: cycles simulated: 202823  inst.: 4806463 (ipc= 8.9) sim_rate=45343 (inst/sec) elapsed = 0:0:01:46 / Wed May  1 14:45:34 2019
GPGPU-Sim uArch: cycles simulated: 203823  inst.: 4814554 (ipc= 8.9) sim_rate=44995 (inst/sec) elapsed = 0:0:01:47 / Wed May  1 14:45:35 2019
GPGPU-Sim uArch: cycles simulated: 204823  inst.: 4819983 (ipc= 8.8) sim_rate=44629 (inst/sec) elapsed = 0:0:01:48 / Wed May  1 14:45:36 2019
GPGPU-Sim uArch: cycles simulated: 206823  inst.: 4833833 (ipc= 8.8) sim_rate=44347 (inst/sec) elapsed = 0:0:01:49 / Wed May  1 14:45:37 2019
GPGPU-Sim uArch: cycles simulated: 209323  inst.: 4848669 (ipc= 8.7) sim_rate=44078 (inst/sec) elapsed = 0:0:01:50 / Wed May  1 14:45:38 2019
GPGPU-Sim uArch: cycles simulated: 211823  inst.: 4863360 (ipc= 8.7) sim_rate=43814 (inst/sec) elapsed = 0:0:01:51 / Wed May  1 14:45:39 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(139,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 214323  inst.: 4878580 (ipc= 8.6) sim_rate=43558 (inst/sec) elapsed = 0:0:01:52 / Wed May  1 14:45:40 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (119948,96323), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(119949,96323)
GPGPU-Sim uArch: cycles simulated: 216323  inst.: 4892812 (ipc= 8.6) sim_rate=43299 (inst/sec) elapsed = 0:0:01:53 / Wed May  1 14:45:41 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (120226,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(120227,96323)
GPGPU-Sim uArch: cycles simulated: 217323  inst.: 4900577 (ipc= 8.6) sim_rate=42987 (inst/sec) elapsed = 0:0:01:54 / Wed May  1 14:45:42 2019
GPGPU-Sim uArch: cycles simulated: 218323  inst.: 4908618 (ipc= 8.6) sim_rate=42683 (inst/sec) elapsed = 0:0:01:55 / Wed May  1 14:45:43 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (122094,96323), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(122095,96323)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (122559,96323), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(122560,96323)
GPGPU-Sim uArch: cycles simulated: 219823  inst.: 4922117 (ipc= 8.6) sim_rate=42432 (inst/sec) elapsed = 0:0:01:56 / Wed May  1 14:45:44 2019
GPGPU-Sim uArch: cycles simulated: 222323  inst.: 4942351 (ipc= 8.6) sim_rate=42242 (inst/sec) elapsed = 0:0:01:57 / Wed May  1 14:45:45 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (127854,96323), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(127855,96323)
GPGPU-Sim uArch: cycles simulated: 224823  inst.: 4960980 (ipc= 8.6) sim_rate=42042 (inst/sec) elapsed = 0:0:01:58 / Wed May  1 14:45:46 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (128714,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(128715,96323)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(65,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (130441,96323), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(130442,96323)
GPGPU-Sim uArch: cycles simulated: 227323  inst.: 4983750 (ipc= 8.6) sim_rate=41880 (inst/sec) elapsed = 0:0:01:59 / Wed May  1 14:45:47 2019
GPGPU-Sim uArch: cycles simulated: 229823  inst.: 4999549 (ipc= 8.5) sim_rate=41662 (inst/sec) elapsed = 0:0:02:00 / Wed May  1 14:45:48 2019
GPGPU-Sim uArch: cycles simulated: 230823  inst.: 5007560 (ipc= 8.5) sim_rate=41384 (inst/sec) elapsed = 0:0:02:01 / Wed May  1 14:45:49 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (135328,96323), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(135329,96323)
GPGPU-Sim uArch: cycles simulated: 232323  inst.: 5018582 (ipc= 8.5) sim_rate=41135 (inst/sec) elapsed = 0:0:02:02 / Wed May  1 14:45:50 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (136145,96323), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(136146,96323)
GPGPU-Sim uArch: cycles simulated: 233323  inst.: 5027095 (ipc= 8.5) sim_rate=40870 (inst/sec) elapsed = 0:0:02:03 / Wed May  1 14:45:51 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (137191,96323), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(137192,96323)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (137491,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(137492,96323)
GPGPU-Sim uArch: cycles simulated: 234823  inst.: 5042584 (ipc= 8.5) sim_rate=40666 (inst/sec) elapsed = 0:0:02:04 / Wed May  1 14:45:52 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (140340,96323), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(140341,96323)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(79,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 237323  inst.: 5058942 (ipc= 8.5) sim_rate=40471 (inst/sec) elapsed = 0:0:02:05 / Wed May  1 14:45:53 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (141143,96323), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(141144,96323)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (141994,96323), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(141995,96323)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (142589,96323), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(142590,96323)
GPGPU-Sim uArch: cycles simulated: 239823  inst.: 5082079 (ipc= 8.5) sim_rate=40333 (inst/sec) elapsed = 0:0:02:06 / Wed May  1 14:45:54 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (144467,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(144468,96323)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (145681,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(145682,96323)
GPGPU-Sim uArch: cycles simulated: 242323  inst.: 5103123 (ipc= 8.5) sim_rate=40182 (inst/sec) elapsed = 0:0:02:07 / Wed May  1 14:45:55 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (146654,96323), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(146655,96323)
GPGPU-Sim uArch: cycles simulated: 244823  inst.: 5122455 (ipc= 8.5) sim_rate=40019 (inst/sec) elapsed = 0:0:02:08 / Wed May  1 14:45:56 2019
GPGPU-Sim uArch: cycles simulated: 245823  inst.: 5127971 (ipc= 8.5) sim_rate=39751 (inst/sec) elapsed = 0:0:02:09 / Wed May  1 14:45:57 2019
GPGPU-Sim uArch: cycles simulated: 246823  inst.: 5135313 (ipc= 8.5) sim_rate=39502 (inst/sec) elapsed = 0:0:02:10 / Wed May  1 14:45:58 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (150987,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(150988,96323)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (151990,96323), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(151991,96323)
GPGPU-Sim uArch: cycles simulated: 248323  inst.: 5146096 (ipc= 8.4) sim_rate=39283 (inst/sec) elapsed = 0:0:02:11 / Wed May  1 14:45:59 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(153,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 250323  inst.: 5162319 (ipc= 8.4) sim_rate=39108 (inst/sec) elapsed = 0:0:02:12 / Wed May  1 14:46:00 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (154472,96323), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(154473,96323)
GPGPU-Sim uArch: cycles simulated: 252823  inst.: 5179917 (ipc= 8.4) sim_rate=38946 (inst/sec) elapsed = 0:0:02:13 / Wed May  1 14:46:01 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (157553,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(157554,96323)
GPGPU-Sim uArch: cycles simulated: 255323  inst.: 5200947 (ipc= 8.4) sim_rate=38813 (inst/sec) elapsed = 0:0:02:14 / Wed May  1 14:46:02 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (161544,96323), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(161545,96323)
GPGPU-Sim uArch: cycles simulated: 258323  inst.: 5220488 (ipc= 8.4) sim_rate=38670 (inst/sec) elapsed = 0:0:02:15 / Wed May  1 14:46:03 2019
GPGPU-Sim uArch: cycles simulated: 260323  inst.: 5235322 (ipc= 8.4) sim_rate=38495 (inst/sec) elapsed = 0:0:02:16 / Wed May  1 14:46:04 2019
GPGPU-Sim uArch: cycles simulated: 261323  inst.: 5241857 (ipc= 8.4) sim_rate=38261 (inst/sec) elapsed = 0:0:02:17 / Wed May  1 14:46:05 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(161,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 262823  inst.: 5251264 (ipc= 8.3) sim_rate=38052 (inst/sec) elapsed = 0:0:02:18 / Wed May  1 14:46:06 2019
GPGPU-Sim uArch: cycles simulated: 263823  inst.: 5258319 (ipc= 8.3) sim_rate=37829 (inst/sec) elapsed = 0:0:02:19 / Wed May  1 14:46:07 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (167654,96323), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(167655,96323)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (168058,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(168059,96323)
GPGPU-Sim uArch: cycles simulated: 265823  inst.: 5277807 (ipc= 8.4) sim_rate=37698 (inst/sec) elapsed = 0:0:02:20 / Wed May  1 14:46:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (169876,96323), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(169877,96323)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (170794,96323), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(170795,96323)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (170856,96323), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(170857,96323)
GPGPU-Sim uArch: cycles simulated: 267823  inst.: 5298434 (ipc= 8.4) sim_rate=37577 (inst/sec) elapsed = 0:0:02:21 / Wed May  1 14:46:09 2019
GPGPU-Sim uArch: cycles simulated: 270323  inst.: 5320400 (ipc= 8.4) sim_rate=37467 (inst/sec) elapsed = 0:0:02:22 / Wed May  1 14:46:10 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (175661,96323), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(175662,96323)
GPGPU-Sim uArch: cycles simulated: 272823  inst.: 5340222 (ipc= 8.4) sim_rate=37344 (inst/sec) elapsed = 0:0:02:23 / Wed May  1 14:46:11 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(166,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 274323  inst.: 5350337 (ipc= 8.4) sim_rate=37155 (inst/sec) elapsed = 0:0:02:24 / Wed May  1 14:46:12 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (179071,96323), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(179072,96323)
GPGPU-Sim uArch: cycles simulated: 275823  inst.: 5362679 (ipc= 8.4) sim_rate=36983 (inst/sec) elapsed = 0:0:02:25 / Wed May  1 14:46:13 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (180452,96323), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(180453,96323)
GPGPU-Sim uArch: cycles simulated: 276823  inst.: 5371957 (ipc= 8.4) sim_rate=36794 (inst/sec) elapsed = 0:0:02:26 / Wed May  1 14:46:14 2019
GPGPU-Sim uArch: cycles simulated: 277823  inst.: 5379611 (ipc= 8.4) sim_rate=36595 (inst/sec) elapsed = 0:0:02:27 / Wed May  1 14:46:15 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (181997,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(181998,96323)
GPGPU-Sim uArch: cycles simulated: 279823  inst.: 5396959 (ipc= 8.4) sim_rate=36465 (inst/sec) elapsed = 0:0:02:28 / Wed May  1 14:46:16 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (184328,96323), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(184329,96323)
GPGPU-Sim uArch: cycles simulated: 282323  inst.: 5418478 (ipc= 8.4) sim_rate=36365 (inst/sec) elapsed = 0:0:02:29 / Wed May  1 14:46:17 2019
GPGPU-Sim uArch: cycles simulated: 284823  inst.: 5435720 (ipc= 8.3) sim_rate=36238 (inst/sec) elapsed = 0:0:02:30 / Wed May  1 14:46:18 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(174,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (189569,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(189570,96323)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (190078,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(190079,96323)
GPGPU-Sim uArch: cycles simulated: 287323  inst.: 5456291 (ipc= 8.3) sim_rate=36134 (inst/sec) elapsed = 0:0:02:31 / Wed May  1 14:46:19 2019
GPGPU-Sim uArch: cycles simulated: 289323  inst.: 5472978 (ipc= 8.3) sim_rate=36006 (inst/sec) elapsed = 0:0:02:32 / Wed May  1 14:46:20 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (193157,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(193158,96323)
GPGPU-Sim uArch: cycles simulated: 290823  inst.: 5486047 (ipc= 8.4) sim_rate=35856 (inst/sec) elapsed = 0:0:02:33 / Wed May  1 14:46:21 2019
GPGPU-Sim uArch: cycles simulated: 291823  inst.: 5492548 (ipc= 8.3) sim_rate=35665 (inst/sec) elapsed = 0:0:02:34 / Wed May  1 14:46:22 2019
GPGPU-Sim uArch: cycles simulated: 292823  inst.: 5499244 (ipc= 8.3) sim_rate=35478 (inst/sec) elapsed = 0:0:02:35 / Wed May  1 14:46:23 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (196779,96323), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(196780,96323)
GPGPU-Sim uArch: cycles simulated: 293823  inst.: 5507862 (ipc= 8.3) sim_rate=35306 (inst/sec) elapsed = 0:0:02:36 / Wed May  1 14:46:24 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (197812,96323), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(197813,96323)
GPGPU-Sim uArch: cycles simulated: 296323  inst.: 5529371 (ipc= 8.3) sim_rate=35218 (inst/sec) elapsed = 0:0:02:37 / Wed May  1 14:46:25 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (200550,96323), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(200551,96323)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(183,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 298823  inst.: 5551561 (ipc= 8.3) sim_rate=35136 (inst/sec) elapsed = 0:0:02:38 / Wed May  1 14:46:26 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (202665,96323), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(202666,96323)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (204913,96323), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(204914,96323)
GPGPU-Sim uArch: cycles simulated: 301323  inst.: 5572680 (ipc= 8.3) sim_rate=35048 (inst/sec) elapsed = 0:0:02:39 / Wed May  1 14:46:27 2019
GPGPU-Sim uArch: cycles simulated: 303823  inst.: 5594720 (ipc= 8.4) sim_rate=34967 (inst/sec) elapsed = 0:0:02:40 / Wed May  1 14:46:28 2019
GPGPU-Sim uArch: cycles simulated: 305323  inst.: 5605000 (ipc= 8.3) sim_rate=34813 (inst/sec) elapsed = 0:0:02:41 / Wed May  1 14:46:29 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (209882,96323), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(209883,96323)
GPGPU-Sim uArch: cycles simulated: 306823  inst.: 5616574 (ipc= 8.3) sim_rate=34670 (inst/sec) elapsed = 0:0:02:42 / Wed May  1 14:46:30 2019
GPGPU-Sim uArch: cycles simulated: 307823  inst.: 5624048 (ipc= 8.3) sim_rate=34503 (inst/sec) elapsed = 0:0:02:43 / Wed May  1 14:46:31 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(136,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 308823  inst.: 5631246 (ipc= 8.3) sim_rate=34336 (inst/sec) elapsed = 0:0:02:44 / Wed May  1 14:46:32 2019
GPGPU-Sim uArch: cycles simulated: 310823  inst.: 5645534 (ipc= 8.3) sim_rate=34215 (inst/sec) elapsed = 0:0:02:45 / Wed May  1 14:46:33 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (216683,96323), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(216684,96323)
GPGPU-Sim uArch: cycles simulated: 313323  inst.: 5665164 (ipc= 8.3) sim_rate=34127 (inst/sec) elapsed = 0:0:02:46 / Wed May  1 14:46:34 2019
GPGPU-Sim uArch: cycles simulated: 315823  inst.: 5684254 (ipc= 8.3) sim_rate=34037 (inst/sec) elapsed = 0:0:02:47 / Wed May  1 14:46:35 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (220911,96323), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(220912,96323)
GPGPU-Sim uArch: cycles simulated: 318323  inst.: 5704020 (ipc= 8.3) sim_rate=33952 (inst/sec) elapsed = 0:0:02:48 / Wed May  1 14:46:36 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (224158,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(224159,96323)
GPGPU-Sim uArch: cycles simulated: 320823  inst.: 5723535 (ipc= 8.3) sim_rate=33867 (inst/sec) elapsed = 0:0:02:49 / Wed May  1 14:46:37 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(189,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 322323  inst.: 5736525 (ipc= 8.3) sim_rate=33744 (inst/sec) elapsed = 0:0:02:50 / Wed May  1 14:46:38 2019
GPGPU-Sim uArch: cycles simulated: 323323  inst.: 5743461 (ipc= 8.3) sim_rate=33587 (inst/sec) elapsed = 0:0:02:51 / Wed May  1 14:46:39 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (227383,96323), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(227384,96323)
GPGPU-Sim uArch: cycles simulated: 324823  inst.: 5756843 (ipc= 8.3) sim_rate=33470 (inst/sec) elapsed = 0:0:02:52 / Wed May  1 14:46:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (229263,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(229264,96323)
GPGPU-Sim uArch: cycles simulated: 325823  inst.: 5766371 (ipc= 8.3) sim_rate=33331 (inst/sec) elapsed = 0:0:02:53 / Wed May  1 14:46:41 2019
GPGPU-Sim uArch: cycles simulated: 327823  inst.: 5782494 (ipc= 8.3) sim_rate=33232 (inst/sec) elapsed = 0:0:02:54 / Wed May  1 14:46:42 2019
GPGPU-Sim uArch: cycles simulated: 330323  inst.: 5803848 (ipc= 8.3) sim_rate=33164 (inst/sec) elapsed = 0:0:02:55 / Wed May  1 14:46:43 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (234951,96323), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(234952,96323)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (235549,96323), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(235550,96323)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(184,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 332823  inst.: 5825280 (ipc= 8.3) sim_rate=33098 (inst/sec) elapsed = 0:0:02:56 / Wed May  1 14:46:44 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (236984,96323), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(236985,96323)
GPGPU-Sim uArch: cycles simulated: 335323  inst.: 5848099 (ipc= 8.3) sim_rate=33040 (inst/sec) elapsed = 0:0:02:57 / Wed May  1 14:46:45 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (240373,96323), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(240374,96323)
GPGPU-Sim uArch: cycles simulated: 337323  inst.: 5866642 (ipc= 8.3) sim_rate=32958 (inst/sec) elapsed = 0:0:02:58 / Wed May  1 14:46:46 2019
GPGPU-Sim uArch: cycles simulated: 338323  inst.: 5874827 (ipc= 8.3) sim_rate=32820 (inst/sec) elapsed = 0:0:02:59 / Wed May  1 14:46:47 2019
GPGPU-Sim uArch: cycles simulated: 339823  inst.: 5884588 (ipc= 8.3) sim_rate=32692 (inst/sec) elapsed = 0:0:03:00 / Wed May  1 14:46:48 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (244474,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(244475,96323)
GPGPU-Sim uArch: cycles simulated: 340823  inst.: 5894458 (ipc= 8.3) sim_rate=32566 (inst/sec) elapsed = 0:0:03:01 / Wed May  1 14:46:49 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (244668,96323), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(244669,96323)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (245233,96323), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(245234,96323)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(197,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 342823  inst.: 5914600 (ipc= 8.3) sim_rate=32497 (inst/sec) elapsed = 0:0:03:02 / Wed May  1 14:46:50 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (247535,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(247536,96323)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (248783,96323), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(248784,96323)
GPGPU-Sim uArch: cycles simulated: 345323  inst.: 5941127 (ipc= 8.4) sim_rate=32465 (inst/sec) elapsed = 0:0:03:03 / Wed May  1 14:46:51 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (250205,96323), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(250206,96323)
GPGPU-Sim uArch: cycles simulated: 347823  inst.: 5962442 (ipc= 8.4) sim_rate=32404 (inst/sec) elapsed = 0:0:03:04 / Wed May  1 14:46:52 2019
GPGPU-Sim uArch: cycles simulated: 350323  inst.: 5981518 (ipc= 8.3) sim_rate=32332 (inst/sec) elapsed = 0:0:03:05 / Wed May  1 14:46:53 2019
GPGPU-Sim uArch: cycles simulated: 351823  inst.: 5993075 (ipc= 8.3) sim_rate=32220 (inst/sec) elapsed = 0:0:03:06 / Wed May  1 14:46:54 2019
GPGPU-Sim uArch: cycles simulated: 352823  inst.: 5998919 (ipc= 8.3) sim_rate=32079 (inst/sec) elapsed = 0:0:03:07 / Wed May  1 14:46:55 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(153,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 354323  inst.: 6010283 (ipc= 8.3) sim_rate=31969 (inst/sec) elapsed = 0:0:03:08 / Wed May  1 14:46:56 2019
GPGPU-Sim uArch: cycles simulated: 355323  inst.: 6018694 (ipc= 8.3) sim_rate=31844 (inst/sec) elapsed = 0:0:03:09 / Wed May  1 14:46:57 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (259161,96323), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(259162,96323)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (260868,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(260869,96323)
GPGPU-Sim uArch: cycles simulated: 357823  inst.: 6040081 (ipc= 8.3) sim_rate=31789 (inst/sec) elapsed = 0:0:03:10 / Wed May  1 14:46:58 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (261859,96323), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(261860,96323)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (262251,96323), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(262252,96323)
GPGPU-Sim uArch: cycles simulated: 359823  inst.: 6059623 (ipc= 8.3) sim_rate=31725 (inst/sec) elapsed = 0:0:03:11 / Wed May  1 14:46:59 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (263796,96323), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(263797,96323)
GPGPU-Sim uArch: cycles simulated: 362323  inst.: 6082696 (ipc= 8.3) sim_rate=31680 (inst/sec) elapsed = 0:0:03:12 / Wed May  1 14:47:00 2019
GPGPU-Sim uArch: cycles simulated: 364823  inst.: 6101646 (ipc= 8.3) sim_rate=31614 (inst/sec) elapsed = 0:0:03:13 / Wed May  1 14:47:01 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(125,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 365823  inst.: 6109455 (ipc= 8.3) sim_rate=31492 (inst/sec) elapsed = 0:0:03:14 / Wed May  1 14:47:02 2019
GPGPU-Sim uArch: cycles simulated: 367323  inst.: 6121449 (ipc= 8.3) sim_rate=31392 (inst/sec) elapsed = 0:0:03:15 / Wed May  1 14:47:03 2019
GPGPU-Sim uArch: cycles simulated: 368323  inst.: 6127881 (ipc= 8.3) sim_rate=31264 (inst/sec) elapsed = 0:0:03:16 / Wed May  1 14:47:04 2019
GPGPU-Sim uArch: cycles simulated: 370323  inst.: 6142541 (ipc= 8.3) sim_rate=31180 (inst/sec) elapsed = 0:0:03:17 / Wed May  1 14:47:05 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (275374,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(275375,96323)
GPGPU-Sim uArch: cycles simulated: 372823  inst.: 6163976 (ipc= 8.3) sim_rate=31131 (inst/sec) elapsed = 0:0:03:18 / Wed May  1 14:47:06 2019
GPGPU-Sim uArch: cycles simulated: 375323  inst.: 6183072 (ipc= 8.3) sim_rate=31070 (inst/sec) elapsed = 0:0:03:19 / Wed May  1 14:47:07 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(134,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 377823  inst.: 6203347 (ipc= 8.3) sim_rate=31016 (inst/sec) elapsed = 0:0:03:20 / Wed May  1 14:47:08 2019
GPGPU-Sim uArch: cycles simulated: 380323  inst.: 6222988 (ipc= 8.3) sim_rate=30960 (inst/sec) elapsed = 0:0:03:21 / Wed May  1 14:47:09 2019
GPGPU-Sim uArch: cycles simulated: 381323  inst.: 6231858 (ipc= 8.3) sim_rate=30850 (inst/sec) elapsed = 0:0:03:22 / Wed May  1 14:47:10 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (285040,96323), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(285041,96323)
GPGPU-Sim uArch: cycles simulated: 382323  inst.: 6240672 (ipc= 8.3) sim_rate=30742 (inst/sec) elapsed = 0:0:03:23 / Wed May  1 14:47:11 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (286346,96323), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(286347,96323)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (286435,96323), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(286436,96323)
GPGPU-Sim uArch: cycles simulated: 383823  inst.: 6256426 (ipc= 8.3) sim_rate=30668 (inst/sec) elapsed = 0:0:03:24 / Wed May  1 14:47:12 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (287776,96323), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(287777,96323)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (287792,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(287793,96323)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (288673,96323), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(288674,96323)
GPGPU-Sim uArch: cycles simulated: 385323  inst.: 6274574 (ipc= 8.3) sim_rate=30607 (inst/sec) elapsed = 0:0:03:25 / Wed May  1 14:47:13 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(155,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 387823  inst.: 6298799 (ipc= 8.4) sim_rate=30576 (inst/sec) elapsed = 0:0:03:26 / Wed May  1 14:47:14 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (292067,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(292068,96323)
GPGPU-Sim uArch: cycles simulated: 390323  inst.: 6322213 (ipc= 8.4) sim_rate=30542 (inst/sec) elapsed = 0:0:03:27 / Wed May  1 14:47:15 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (295415,96323), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(295416,96323)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (296020,96323), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(296021,96323)
GPGPU-Sim uArch: cycles simulated: 392823  inst.: 6344560 (ipc= 8.4) sim_rate=30502 (inst/sec) elapsed = 0:0:03:28 / Wed May  1 14:47:16 2019
GPGPU-Sim uArch: cycles simulated: 394323  inst.: 6360208 (ipc= 8.4) sim_rate=30431 (inst/sec) elapsed = 0:0:03:29 / Wed May  1 14:47:17 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (298309,96323), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(298310,96323)
GPGPU-Sim uArch: cycles simulated: 395323  inst.: 6369424 (ipc= 8.4) sim_rate=30330 (inst/sec) elapsed = 0:0:03:30 / Wed May  1 14:47:18 2019
GPGPU-Sim uArch: cycles simulated: 396823  inst.: 6380579 (ipc= 8.4) sim_rate=30239 (inst/sec) elapsed = 0:0:03:31 / Wed May  1 14:47:19 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(209,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 397823  inst.: 6389925 (ipc= 8.4) sim_rate=30141 (inst/sec) elapsed = 0:0:03:32 / Wed May  1 14:47:20 2019
GPGPU-Sim uArch: cycles simulated: 398823  inst.: 6397639 (ipc= 8.4) sim_rate=30035 (inst/sec) elapsed = 0:0:03:33 / Wed May  1 14:47:21 2019
GPGPU-Sim uArch: cycles simulated: 401323  inst.: 6417915 (ipc= 8.4) sim_rate=29990 (inst/sec) elapsed = 0:0:03:34 / Wed May  1 14:47:22 2019
GPGPU-Sim uArch: cycles simulated: 403823  inst.: 6435404 (ipc= 8.4) sim_rate=29932 (inst/sec) elapsed = 0:0:03:35 / Wed May  1 14:47:23 2019
GPGPU-Sim uArch: cycles simulated: 406323  inst.: 6456484 (ipc= 8.4) sim_rate=29891 (inst/sec) elapsed = 0:0:03:36 / Wed May  1 14:47:24 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (311599,96323), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(311600,96323)
GPGPU-Sim uArch: cycles simulated: 408823  inst.: 6479167 (ipc= 8.4) sim_rate=29857 (inst/sec) elapsed = 0:0:03:37 / Wed May  1 14:47:25 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (312961,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(312962,96323)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(219,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 410823  inst.: 6498593 (ipc= 8.4) sim_rate=29810 (inst/sec) elapsed = 0:0:03:38 / Wed May  1 14:47:26 2019
GPGPU-Sim uArch: cycles simulated: 411823  inst.: 6506769 (ipc= 8.4) sim_rate=29711 (inst/sec) elapsed = 0:0:03:39 / Wed May  1 14:47:27 2019
GPGPU-Sim uArch: cycles simulated: 413323  inst.: 6517004 (ipc= 8.4) sim_rate=29622 (inst/sec) elapsed = 0:0:03:40 / Wed May  1 14:47:28 2019
GPGPU-Sim uArch: cycles simulated: 414323  inst.: 6523304 (ipc= 8.4) sim_rate=29517 (inst/sec) elapsed = 0:0:03:41 / Wed May  1 14:47:29 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (318194,96323), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(318195,96323)
GPGPU-Sim uArch: cycles simulated: 415323  inst.: 6533002 (ipc= 8.4) sim_rate=29427 (inst/sec) elapsed = 0:0:03:42 / Wed May  1 14:47:30 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (320130,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(320131,96323)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (320507,96323), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(320508,96323)
GPGPU-Sim uArch: cycles simulated: 417323  inst.: 6553682 (ipc= 8.4) sim_rate=29388 (inst/sec) elapsed = 0:0:03:43 / Wed May  1 14:47:31 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (321296,96323), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(321297,96323)
GPGPU-Sim uArch: cycles simulated: 419823  inst.: 6576964 (ipc= 8.4) sim_rate=29361 (inst/sec) elapsed = 0:0:03:44 / Wed May  1 14:47:32 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(142,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 422323  inst.: 6593388 (ipc= 8.4) sim_rate=29303 (inst/sec) elapsed = 0:0:03:45 / Wed May  1 14:47:33 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (326341,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(326342,96323)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (326700,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(326701,96323)
GPGPU-Sim uArch: cycles simulated: 424323  inst.: 6615710 (ipc= 8.4) sim_rate=29273 (inst/sec) elapsed = 0:0:03:46 / Wed May  1 14:47:34 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (329163,96323), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(329164,96323)
GPGPU-Sim uArch: cycles simulated: 426823  inst.: 6638667 (ipc= 8.4) sim_rate=29245 (inst/sec) elapsed = 0:0:03:47 / Wed May  1 14:47:35 2019
GPGPU-Sim uArch: cycles simulated: 428323  inst.: 6652042 (ipc= 8.4) sim_rate=29175 (inst/sec) elapsed = 0:0:03:48 / Wed May  1 14:47:36 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (332803,96323), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(332804,96323)
GPGPU-Sim uArch: cycles simulated: 429323  inst.: 6662655 (ipc= 8.4) sim_rate=29094 (inst/sec) elapsed = 0:0:03:49 / Wed May  1 14:47:37 2019
GPGPU-Sim uArch: cycles simulated: 430323  inst.: 6672221 (ipc= 8.4) sim_rate=29009 (inst/sec) elapsed = 0:0:03:50 / Wed May  1 14:47:38 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(226,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 431823  inst.: 6682636 (ipc= 8.4) sim_rate=28929 (inst/sec) elapsed = 0:0:03:51 / Wed May  1 14:47:39 2019
GPGPU-Sim uArch: cycles simulated: 433323  inst.: 6694996 (ipc= 8.4) sim_rate=28857 (inst/sec) elapsed = 0:0:03:52 / Wed May  1 14:47:40 2019
GPGPU-Sim uArch: cycles simulated: 435823  inst.: 6714469 (ipc= 8.4) sim_rate=28817 (inst/sec) elapsed = 0:0:03:53 / Wed May  1 14:47:41 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (341077,96323), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(341078,96323)
GPGPU-Sim uArch: cycles simulated: 437823  inst.: 6731911 (ipc= 8.4) sim_rate=28768 (inst/sec) elapsed = 0:0:03:54 / Wed May  1 14:47:42 2019
GPGPU-Sim uArch: cycles simulated: 440323  inst.: 6752932 (ipc= 8.4) sim_rate=28735 (inst/sec) elapsed = 0:0:03:55 / Wed May  1 14:47:43 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(183,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 442823  inst.: 6772465 (ipc= 8.4) sim_rate=28696 (inst/sec) elapsed = 0:0:03:56 / Wed May  1 14:47:44 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (347270,96323), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(347271,96323)
GPGPU-Sim uArch: cycles simulated: 445323  inst.: 6795330 (ipc= 8.4) sim_rate=28672 (inst/sec) elapsed = 0:0:03:57 / Wed May  1 14:47:45 2019
GPGPU-Sim uArch: cycles simulated: 446823  inst.: 6808996 (ipc= 8.4) sim_rate=28609 (inst/sec) elapsed = 0:0:03:58 / Wed May  1 14:47:46 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (350507,96323), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(350508,96323)
GPGPU-Sim uArch: cycles simulated: 447823  inst.: 6818538 (ipc= 8.4) sim_rate=28529 (inst/sec) elapsed = 0:0:03:59 / Wed May  1 14:47:47 2019
GPGPU-Sim uArch: cycles simulated: 448823  inst.: 6826679 (ipc= 8.4) sim_rate=28444 (inst/sec) elapsed = 0:0:04:00 / Wed May  1 14:47:48 2019
GPGPU-Sim uArch: cycles simulated: 450323  inst.: 6837197 (ipc= 8.4) sim_rate=28370 (inst/sec) elapsed = 0:0:04:01 / Wed May  1 14:47:49 2019
GPGPU-Sim uArch: cycles simulated: 452323  inst.: 6853542 (ipc= 8.4) sim_rate=28320 (inst/sec) elapsed = 0:0:04:02 / Wed May  1 14:47:50 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(221,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (358292,96323), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(358293,96323)
GPGPU-Sim uArch: cycles simulated: 454823  inst.: 6875807 (ipc= 8.4) sim_rate=28295 (inst/sec) elapsed = 0:0:04:03 / Wed May  1 14:47:51 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (358766,96323), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(358767,96323)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (360370,96323), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(360371,96323)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (360697,96323), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(360698,96323)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (360783,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(360784,96323)
GPGPU-Sim uArch: cycles simulated: 457323  inst.: 6905142 (ipc= 8.4) sim_rate=28299 (inst/sec) elapsed = 0:0:04:04 / Wed May  1 14:47:52 2019
GPGPU-Sim uArch: cycles simulated: 459323  inst.: 6924996 (ipc= 8.4) sim_rate=28265 (inst/sec) elapsed = 0:0:04:05 / Wed May  1 14:47:53 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (363891,96323), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(363892,96323)
GPGPU-Sim uArch: cycles simulated: 461823  inst.: 6945767 (ipc= 8.4) sim_rate=28234 (inst/sec) elapsed = 0:0:04:06 / Wed May  1 14:47:54 2019
GPGPU-Sim uArch: cycles simulated: 462823  inst.: 6954301 (ipc= 8.4) sim_rate=28155 (inst/sec) elapsed = 0:0:04:07 / Wed May  1 14:47:55 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(153,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (367709,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(367710,96323)
GPGPU-Sim uArch: cycles simulated: 464323  inst.: 6966370 (ipc= 8.4) sim_rate=28090 (inst/sec) elapsed = 0:0:04:08 / Wed May  1 14:47:56 2019
GPGPU-Sim uArch: cycles simulated: 465323  inst.: 6976818 (ipc= 8.4) sim_rate=28019 (inst/sec) elapsed = 0:0:04:09 / Wed May  1 14:47:57 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (370301,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(370302,96323)
GPGPU-Sim uArch: cycles simulated: 467323  inst.: 6993991 (ipc= 8.4) sim_rate=27975 (inst/sec) elapsed = 0:0:04:10 / Wed May  1 14:47:58 2019
GPGPU-Sim uArch: cycles simulated: 469823  inst.: 7016610 (ipc= 8.4) sim_rate=27954 (inst/sec) elapsed = 0:0:04:11 / Wed May  1 14:47:59 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (375382,96323), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(375383,96323)
GPGPU-Sim uArch: cycles simulated: 472323  inst.: 7037342 (ipc= 8.4) sim_rate=27925 (inst/sec) elapsed = 0:0:04:12 / Wed May  1 14:48:00 2019
GPGPU-Sim uArch: cycles simulated: 474323  inst.: 7053392 (ipc= 8.4) sim_rate=27879 (inst/sec) elapsed = 0:0:04:13 / Wed May  1 14:48:01 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(183,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 476323  inst.: 7071550 (ipc= 8.4) sim_rate=27840 (inst/sec) elapsed = 0:0:04:14 / Wed May  1 14:48:02 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (380854,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(380855,96323)
GPGPU-Sim uArch: cycles simulated: 477323  inst.: 7078610 (ipc= 8.4) sim_rate=27759 (inst/sec) elapsed = 0:0:04:15 / Wed May  1 14:48:03 2019
GPGPU-Sim uArch: cycles simulated: 478823  inst.: 7093504 (ipc= 8.4) sim_rate=27709 (inst/sec) elapsed = 0:0:04:16 / Wed May  1 14:48:04 2019
GPGPU-Sim uArch: cycles simulated: 479823  inst.: 7100226 (ipc= 8.4) sim_rate=27627 (inst/sec) elapsed = 0:0:04:17 / Wed May  1 14:48:05 2019
GPGPU-Sim uArch: cycles simulated: 482323  inst.: 7122624 (ipc= 8.4) sim_rate=27607 (inst/sec) elapsed = 0:0:04:18 / Wed May  1 14:48:06 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (386359,96323), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(386360,96323)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (387899,96323), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(387900,96323)
GPGPU-Sim uArch: cycles simulated: 484323  inst.: 7140004 (ipc= 8.4) sim_rate=27567 (inst/sec) elapsed = 0:0:04:19 / Wed May  1 14:48:07 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(234,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (389502,96323), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(389503,96323)
GPGPU-Sim uArch: cycles simulated: 486823  inst.: 7164260 (ipc= 8.5) sim_rate=27554 (inst/sec) elapsed = 0:0:04:20 / Wed May  1 14:48:08 2019
GPGPU-Sim uArch: cycles simulated: 489323  inst.: 7186131 (ipc= 8.5) sim_rate=27533 (inst/sec) elapsed = 0:0:04:21 / Wed May  1 14:48:09 2019
GPGPU-Sim uArch: cycles simulated: 491323  inst.: 7201019 (ipc= 8.5) sim_rate=27484 (inst/sec) elapsed = 0:0:04:22 / Wed May  1 14:48:10 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (395034,96323), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(395035,96323)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (396289,96323), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(396290,96323)
GPGPU-Sim uArch: cycles simulated: 492823  inst.: 7217653 (ipc= 8.5) sim_rate=27443 (inst/sec) elapsed = 0:0:04:23 / Wed May  1 14:48:11 2019
GPGPU-Sim uArch: cycles simulated: 493823  inst.: 7226347 (ipc= 8.5) sim_rate=27372 (inst/sec) elapsed = 0:0:04:24 / Wed May  1 14:48:12 2019
GPGPU-Sim uArch: cycles simulated: 494823  inst.: 7233634 (ipc= 8.5) sim_rate=27296 (inst/sec) elapsed = 0:0:04:25 / Wed May  1 14:48:13 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(241,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 497323  inst.: 7255230 (ipc= 8.5) sim_rate=27275 (inst/sec) elapsed = 0:0:04:26 / Wed May  1 14:48:14 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (401712,96323), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(401713,96323)
GPGPU-Sim uArch: cycles simulated: 499823  inst.: 7276193 (ipc= 8.5) sim_rate=27251 (inst/sec) elapsed = 0:0:04:27 / Wed May  1 14:48:15 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (404810,96323), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(404811,96323)
GPGPU-Sim uArch: cycles simulated: 502323  inst.: 7299926 (ipc= 8.5) sim_rate=27238 (inst/sec) elapsed = 0:0:04:28 / Wed May  1 14:48:16 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (406366,96323), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(406367,96323)
GPGPU-Sim uArch: cycles simulated: 504823  inst.: 7321604 (ipc= 8.5) sim_rate=27217 (inst/sec) elapsed = 0:0:04:29 / Wed May  1 14:48:17 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (409908,96323), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(409909,96323)
GPGPU-Sim uArch: cycles simulated: 506323  inst.: 7338782 (ipc= 8.5) sim_rate=27180 (inst/sec) elapsed = 0:0:04:30 / Wed May  1 14:48:18 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(242,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 507823  inst.: 7350301 (ipc= 8.5) sim_rate=27122 (inst/sec) elapsed = 0:0:04:31 / Wed May  1 14:48:19 2019
GPGPU-Sim uArch: cycles simulated: 508823  inst.: 7358005 (ipc= 8.5) sim_rate=27051 (inst/sec) elapsed = 0:0:04:32 / Wed May  1 14:48:20 2019
GPGPU-Sim uArch: cycles simulated: 510323  inst.: 7368341 (ipc= 8.5) sim_rate=26990 (inst/sec) elapsed = 0:0:04:33 / Wed May  1 14:48:21 2019
GPGPU-Sim uArch: cycles simulated: 512323  inst.: 7385971 (ipc= 8.5) sim_rate=26956 (inst/sec) elapsed = 0:0:04:34 / Wed May  1 14:48:22 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (417789,96323), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(417790,96323)
GPGPU-Sim uArch: cycles simulated: 514823  inst.: 7407699 (ipc= 8.5) sim_rate=26937 (inst/sec) elapsed = 0:0:04:35 / Wed May  1 14:48:23 2019
GPGPU-Sim uArch: cycles simulated: 517323  inst.: 7430734 (ipc= 8.5) sim_rate=26922 (inst/sec) elapsed = 0:0:04:36 / Wed May  1 14:48:24 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(250,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (421937,96323), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(421938,96323)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (422278,96323), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(422279,96323)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (422612,96323), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(422613,96323)
GPGPU-Sim uArch: cycles simulated: 519323  inst.: 7451347 (ipc= 8.5) sim_rate=26900 (inst/sec) elapsed = 0:0:04:37 / Wed May  1 14:48:25 2019
GPGPU-Sim uArch: cycles simulated: 520323  inst.: 7458070 (ipc= 8.5) sim_rate=26827 (inst/sec) elapsed = 0:0:04:38 / Wed May  1 14:48:26 2019
GPGPU-Sim uArch: cycles simulated: 521323  inst.: 7469293 (ipc= 8.5) sim_rate=26771 (inst/sec) elapsed = 0:0:04:39 / Wed May  1 14:48:27 2019
GPGPU-Sim uArch: cycles simulated: 522823  inst.: 7485475 (ipc= 8.5) sim_rate=26733 (inst/sec) elapsed = 0:0:04:40 / Wed May  1 14:48:28 2019
GPGPU-Sim uArch: cycles simulated: 524323  inst.: 7496647 (ipc= 8.5) sim_rate=26678 (inst/sec) elapsed = 0:0:04:41 / Wed May  1 14:48:29 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (428406,96323), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(428407,96323)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (428875,96323), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(428876,96323)
GPGPU-Sim uArch: cycles simulated: 526823  inst.: 7518711 (ipc= 8.5) sim_rate=26662 (inst/sec) elapsed = 0:0:04:42 / Wed May  1 14:48:30 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(180,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 528823  inst.: 7537728 (ipc= 8.5) sim_rate=26635 (inst/sec) elapsed = 0:0:04:43 / Wed May  1 14:48:31 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (434135,96323), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 531323  inst.: 7556806 (ipc= 8.5) sim_rate=26608 (inst/sec) elapsed = 0:0:04:44 / Wed May  1 14:48:32 2019
GPGPU-Sim uArch: cycles simulated: 533823  inst.: 7577391 (ipc= 8.5) sim_rate=26587 (inst/sec) elapsed = 0:0:04:45 / Wed May  1 14:48:33 2019
GPGPU-Sim uArch: cycles simulated: 535823  inst.: 7594450 (ipc= 8.5) sim_rate=26554 (inst/sec) elapsed = 0:0:04:46 / Wed May  1 14:48:34 2019
GPGPU-Sim uArch: cycles simulated: 536823  inst.: 7601903 (ipc= 8.5) sim_rate=26487 (inst/sec) elapsed = 0:0:04:47 / Wed May  1 14:48:35 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (441425,96323), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 538323  inst.: 7613953 (ipc= 8.5) sim_rate=26437 (inst/sec) elapsed = 0:0:04:48 / Wed May  1 14:48:36 2019
GPGPU-Sim uArch: cycles simulated: 539323  inst.: 7621876 (ipc= 8.5) sim_rate=26373 (inst/sec) elapsed = 0:0:04:49 / Wed May  1 14:48:37 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(196,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 541323  inst.: 7637195 (ipc= 8.5) sim_rate=26335 (inst/sec) elapsed = 0:0:04:50 / Wed May  1 14:48:38 2019
GPGPU-Sim uArch: cycles simulated: 543823  inst.: 7657710 (ipc= 8.5) sim_rate=26315 (inst/sec) elapsed = 0:0:04:51 / Wed May  1 14:48:39 2019
GPGPU-Sim uArch: cycles simulated: 546323  inst.: 7678541 (ipc= 8.5) sim_rate=26296 (inst/sec) elapsed = 0:0:04:52 / Wed May  1 14:48:40 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (450633,96323), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (452209,96323), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 548823  inst.: 7699203 (ipc= 8.5) sim_rate=26277 (inst/sec) elapsed = 0:0:04:53 / Wed May  1 14:48:41 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (453717,96323), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 551323  inst.: 7720332 (ipc= 8.5) sim_rate=26259 (inst/sec) elapsed = 0:0:04:54 / Wed May  1 14:48:42 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (455039,96323), 5 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(190,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 552323  inst.: 7728839 (ipc= 8.5) sim_rate=26199 (inst/sec) elapsed = 0:0:04:55 / Wed May  1 14:48:43 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (457389,96323), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 553823  inst.: 7738640 (ipc= 8.5) sim_rate=26144 (inst/sec) elapsed = 0:0:04:56 / Wed May  1 14:48:44 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (457828,96323), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 554823  inst.: 7747021 (ipc= 8.5) sim_rate=26084 (inst/sec) elapsed = 0:0:04:57 / Wed May  1 14:48:45 2019
GPGPU-Sim uArch: cycles simulated: 556323  inst.: 7761343 (ipc= 8.5) sim_rate=26044 (inst/sec) elapsed = 0:0:04:58 / Wed May  1 14:48:46 2019
GPGPU-Sim uArch: cycles simulated: 558823  inst.: 7781453 (ipc= 8.5) sim_rate=26024 (inst/sec) elapsed = 0:0:04:59 / Wed May  1 14:48:47 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (464897,96323), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 561323  inst.: 7801733 (ipc= 8.5) sim_rate=26005 (inst/sec) elapsed = 0:0:05:00 / Wed May  1 14:48:48 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(210,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 564323  inst.: 7824113 (ipc= 8.5) sim_rate=25993 (inst/sec) elapsed = 0:0:05:01 / Wed May  1 14:48:49 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (469645,96323), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 566823  inst.: 7851318 (ipc= 8.5) sim_rate=25997 (inst/sec) elapsed = 0:0:05:02 / Wed May  1 14:48:50 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (471159,96323), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (471261,96323), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 569323  inst.: 7870319 (ipc= 8.5) sim_rate=25974 (inst/sec) elapsed = 0:0:05:03 / Wed May  1 14:48:51 2019
GPGPU-Sim uArch: cycles simulated: 570823  inst.: 7886311 (ipc= 8.5) sim_rate=25941 (inst/sec) elapsed = 0:0:05:04 / Wed May  1 14:48:52 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (474861,96323), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 571823  inst.: 7894537 (ipc= 8.5) sim_rate=25883 (inst/sec) elapsed = 0:0:05:05 / Wed May  1 14:48:53 2019
GPGPU-Sim uArch: cycles simulated: 573323  inst.: 7908718 (ipc= 8.5) sim_rate=25845 (inst/sec) elapsed = 0:0:05:06 / Wed May  1 14:48:54 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (477099,96323), 5 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(187,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (477563,96323), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 574823  inst.: 7922079 (ipc= 8.5) sim_rate=25804 (inst/sec) elapsed = 0:0:05:07 / Wed May  1 14:48:55 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (478828,96323), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 577323  inst.: 7942276 (ipc= 8.5) sim_rate=25786 (inst/sec) elapsed = 0:0:05:08 / Wed May  1 14:48:56 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (482473,96323), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 580323  inst.: 7969781 (ipc= 8.5) sim_rate=25792 (inst/sec) elapsed = 0:0:05:09 / Wed May  1 14:48:57 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (486373,96323), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 582823  inst.: 7990562 (ipc= 8.5) sim_rate=25776 (inst/sec) elapsed = 0:0:05:10 / Wed May  1 14:48:58 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(203,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (488576,96323), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (489435,96323), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 585823  inst.: 8016491 (ipc= 8.5) sim_rate=25776 (inst/sec) elapsed = 0:0:05:11 / Wed May  1 14:48:59 2019
GPGPU-Sim uArch: cycles simulated: 586823  inst.: 8024612 (ipc= 8.5) sim_rate=25719 (inst/sec) elapsed = 0:0:05:12 / Wed May  1 14:49:00 2019
GPGPU-Sim uArch: cycles simulated: 588323  inst.: 8036371 (ipc= 8.5) sim_rate=25675 (inst/sec) elapsed = 0:0:05:13 / Wed May  1 14:49:01 2019
GPGPU-Sim uArch: cycles simulated: 589823  inst.: 8046789 (ipc= 8.5) sim_rate=25626 (inst/sec) elapsed = 0:0:05:14 / Wed May  1 14:49:02 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (494826,96323), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 591323  inst.: 8058864 (ipc= 8.5) sim_rate=25583 (inst/sec) elapsed = 0:0:05:15 / Wed May  1 14:49:03 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (497322,96323), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (497406,96323), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 594323  inst.: 8086721 (ipc= 8.5) sim_rate=25590 (inst/sec) elapsed = 0:0:05:16 / Wed May  1 14:49:04 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(197,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 596823  inst.: 8105575 (ipc= 8.5) sim_rate=25569 (inst/sec) elapsed = 0:0:05:17 / Wed May  1 14:49:05 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (501014,96323), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (502646,96323), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 599323  inst.: 8129542 (ipc= 8.5) sim_rate=25564 (inst/sec) elapsed = 0:0:05:18 / Wed May  1 14:49:06 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (504863,96323), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 601323  inst.: 8144619 (ipc= 8.5) sim_rate=25531 (inst/sec) elapsed = 0:0:05:19 / Wed May  1 14:49:07 2019
GPGPU-Sim uArch: cycles simulated: 602823  inst.: 8158643 (ipc= 8.5) sim_rate=25495 (inst/sec) elapsed = 0:0:05:20 / Wed May  1 14:49:08 2019
GPGPU-Sim uArch: cycles simulated: 603823  inst.: 8169892 (ipc= 8.5) sim_rate=25451 (inst/sec) elapsed = 0:0:05:21 / Wed May  1 14:49:09 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (507624,96323), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (507778,96323), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 605323  inst.: 8181598 (ipc= 8.5) sim_rate=25408 (inst/sec) elapsed = 0:0:05:22 / Wed May  1 14:49:10 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (509066,96323), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (509492,96323), 4 CTAs running
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(214,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 607823  inst.: 8199714 (ipc= 8.5) sim_rate=25386 (inst/sec) elapsed = 0:0:05:23 / Wed May  1 14:49:11 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (512081,96323), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (512183,96323), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (512436,96323), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 610323  inst.: 8224639 (ipc= 8.5) sim_rate=25384 (inst/sec) elapsed = 0:0:05:24 / Wed May  1 14:49:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (514153,96323), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (515548,96323), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (516652,96323), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 613323  inst.: 8249351 (ipc= 8.5) sim_rate=25382 (inst/sec) elapsed = 0:0:05:25 / Wed May  1 14:49:13 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (517041,96323), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 616323  inst.: 8277902 (ipc= 8.5) sim_rate=25392 (inst/sec) elapsed = 0:0:05:26 / Wed May  1 14:49:14 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(234,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 618323  inst.: 8293931 (ipc= 8.5) sim_rate=25363 (inst/sec) elapsed = 0:0:05:27 / Wed May  1 14:49:15 2019
GPGPU-Sim uArch: cycles simulated: 619823  inst.: 8305283 (ipc= 8.5) sim_rate=25320 (inst/sec) elapsed = 0:0:05:28 / Wed May  1 14:49:16 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (524388,96323), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 621323  inst.: 8317684 (ipc= 8.5) sim_rate=25281 (inst/sec) elapsed = 0:0:05:29 / Wed May  1 14:49:17 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (526165,96323), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 622823  inst.: 8330244 (ipc= 8.5) sim_rate=25243 (inst/sec) elapsed = 0:0:05:30 / Wed May  1 14:49:18 2019
GPGPU-Sim uArch: cycles simulated: 625823  inst.: 8356975 (ipc= 8.5) sim_rate=25247 (inst/sec) elapsed = 0:0:05:31 / Wed May  1 14:49:19 2019
GPGPU-Sim uArch: cycles simulated: 628823  inst.: 8380533 (ipc= 8.5) sim_rate=25242 (inst/sec) elapsed = 0:0:05:32 / Wed May  1 14:49:20 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (532899,96323), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (532999,96323), 3 CTAs running
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(243,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 632323  inst.: 8407330 (ipc= 8.5) sim_rate=25247 (inst/sec) elapsed = 0:0:05:33 / Wed May  1 14:49:21 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (536384,96323), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 635323  inst.: 8432391 (ipc= 8.5) sim_rate=25246 (inst/sec) elapsed = 0:0:05:34 / Wed May  1 14:49:22 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (540289,96323), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 636823  inst.: 8443891 (ipc= 8.5) sim_rate=25205 (inst/sec) elapsed = 0:0:05:35 / Wed May  1 14:49:23 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (540785,96323), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (541233,96323), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 638323  inst.: 8455897 (ipc= 8.5) sim_rate=25166 (inst/sec) elapsed = 0:0:05:36 / Wed May  1 14:49:24 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (542684,96323), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (543217,96323), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 639823  inst.: 8470732 (ipc= 8.5) sim_rate=25135 (inst/sec) elapsed = 0:0:05:37 / Wed May  1 14:49:25 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(236,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (545792,96323), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 642323  inst.: 8488902 (ipc= 8.5) sim_rate=25115 (inst/sec) elapsed = 0:0:05:38 / Wed May  1 14:49:26 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (546251,96323), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (546459,96323), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (548952,96323), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 645323  inst.: 8514668 (ipc= 8.5) sim_rate=25117 (inst/sec) elapsed = 0:0:05:39 / Wed May  1 14:49:27 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (551756,96323), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (551793,96323), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 648823  inst.: 8539531 (ipc= 8.5) sim_rate=25116 (inst/sec) elapsed = 0:0:05:40 / Wed May  1 14:49:28 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (552859,96323), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 652323  inst.: 8566824 (ipc= 8.5) sim_rate=25122 (inst/sec) elapsed = 0:0:05:41 / Wed May  1 14:49:29 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (557243,96323), 1 CTAs running
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(248,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (558492,96323), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 654823  inst.: 8586418 (ipc= 8.5) sim_rate=25106 (inst/sec) elapsed = 0:0:05:42 / Wed May  1 14:49:30 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (559957,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 656823  inst.: 8599496 (ipc= 8.5) sim_rate=25071 (inst/sec) elapsed = 0:0:05:43 / Wed May  1 14:49:31 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (560858,96323), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (561092,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 658323  inst.: 8607868 (ipc= 8.4) sim_rate=25022 (inst/sec) elapsed = 0:0:05:44 / Wed May  1 14:49:32 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (563101,96323), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 660323  inst.: 8620918 (ipc= 8.4) sim_rate=24988 (inst/sec) elapsed = 0:0:05:45 / Wed May  1 14:49:33 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (564807,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (564958,96323), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (566701,96323), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 663323  inst.: 8636985 (ipc= 8.4) sim_rate=24962 (inst/sec) elapsed = 0:0:05:46 / Wed May  1 14:49:34 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (568097,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (569328,96323), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (570485,96323), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (570574,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 667323  inst.: 8656947 (ipc= 8.4) sim_rate=24947 (inst/sec) elapsed = 0:0:05:47 / Wed May  1 14:49:35 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (571112,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (571803,96323), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (573227,96323), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (574282,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(235,0,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 672823  inst.: 8680936 (ipc= 8.4) sim_rate=24945 (inst/sec) elapsed = 0:0:05:48 / Wed May  1 14:49:36 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (579608,96323), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (579786,96323), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (580202,96323), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (580415,96323), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 678323  inst.: 8702065 (ipc= 8.3) sim_rate=24934 (inst/sec) elapsed = 0:0:05:49 / Wed May  1 14:49:37 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (584228,96323), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (587074,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 683823  inst.: 8721504 (ipc= 8.3) sim_rate=24918 (inst/sec) elapsed = 0:0:05:50 / Wed May  1 14:49:38 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (587552,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (588291,96323), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (588933,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (589953,96323), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (590943,96323), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 687823  inst.: 8731838 (ipc= 8.2) sim_rate=24877 (inst/sec) elapsed = 0:0:05:51 / Wed May  1 14:49:39 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (594153,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (594278,96323), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (594643,96323), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 691823  inst.: 8739987 (ipc= 8.2) sim_rate=24829 (inst/sec) elapsed = 0:0:05:52 / Wed May  1 14:49:40 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (598224,96323), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (599430,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (599618,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (599957,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 696823  inst.: 8744853 (ipc= 8.1) sim_rate=24772 (inst/sec) elapsed = 0:0:05:53 / Wed May  1 14:49:41 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (602183,96323), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 602184
gpu_sim_insn = 4883347
gpu_ipc =       8.1094
gpu_tot_sim_cycle = 698507
gpu_tot_sim_insn = 8745142
gpu_tot_ipc =      12.5198
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 402
gpu_stall_icnt2sh    = 524288
gpu_total_sim_rate=24773

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 492800
	L1I_total_cache_misses = 981
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5849
L1D_cache:
	L1D_cache_core[0]: Access = 43183, Miss = 39134, Miss_rate = 0.906, Pending_hits = 2459, Reservation_fails = 578277
	L1D_cache_core[1]: Access = 42102, Miss = 38081, Miss_rate = 0.904, Pending_hits = 2351, Reservation_fails = 569985
	L1D_cache_core[2]: Access = 41139, Miss = 37359, Miss_rate = 0.908, Pending_hits = 2316, Reservation_fails = 555140
	L1D_cache_core[3]: Access = 43888, Miss = 39739, Miss_rate = 0.905, Pending_hits = 2478, Reservation_fails = 596262
	L1D_cache_core[4]: Access = 41498, Miss = 37566, Miss_rate = 0.905, Pending_hits = 2488, Reservation_fails = 558429
	L1D_cache_core[5]: Access = 42679, Miss = 38640, Miss_rate = 0.905, Pending_hits = 2427, Reservation_fails = 574261
	L1D_cache_core[6]: Access = 44089, Miss = 39896, Miss_rate = 0.905, Pending_hits = 2477, Reservation_fails = 596799
	L1D_cache_core[7]: Access = 43610, Miss = 39483, Miss_rate = 0.905, Pending_hits = 2470, Reservation_fails = 592889
	L1D_cache_core[8]: Access = 41560, Miss = 37524, Miss_rate = 0.903, Pending_hits = 2406, Reservation_fails = 564331
	L1D_cache_core[9]: Access = 43863, Miss = 39736, Miss_rate = 0.906, Pending_hits = 2487, Reservation_fails = 587671
	L1D_cache_core[10]: Access = 45534, Miss = 41136, Miss_rate = 0.903, Pending_hits = 2644, Reservation_fails = 616065
	L1D_cache_core[11]: Access = 42121, Miss = 38154, Miss_rate = 0.906, Pending_hits = 2360, Reservation_fails = 571363
	L1D_cache_core[12]: Access = 44564, Miss = 40433, Miss_rate = 0.907, Pending_hits = 2453, Reservation_fails = 608464
	L1D_cache_core[13]: Access = 41621, Miss = 37667, Miss_rate = 0.905, Pending_hits = 2314, Reservation_fails = 568443
	L1D_cache_core[14]: Access = 41348, Miss = 37431, Miss_rate = 0.905, Pending_hits = 2372, Reservation_fails = 556366
	L1D_total_cache_accesses = 642799
	L1D_total_cache_misses = 581979
	L1D_total_cache_miss_rate = 0.9054
	L1D_total_cache_pending_hits = 36502
	L1D_total_cache_reservation_fails = 8694745
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 77702
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 314456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5841334
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 77222
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2853411
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 491819
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 981
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1279, 1245, 1376, 1206, 1116, 1385, 1344, 1105, 1389, 1258, 1361, 1434, 1068, 1174, 1621, 1204, 1006, 1428, 1572, 1551, 1501, 1514, 922, 1360, 1133, 1178, 1426, 1281, 1432, 1448, 1133, 1323, 1105, 1432, 1365, 1432, 1518, 1628, 1387, 1420, 1019, 737, 1103, 815, 709, 1142, 1187, 873, 
gpgpu_n_tot_thrd_icount = 29176288
gpgpu_n_tot_w_icount = 911759
gpgpu_n_stall_shd_mem = 9119861
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 314456
gpgpu_n_mem_write_global = 268616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1071345
gpgpu_n_store_insn = 409613
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 970852
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9116450
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14730146	W0_Idle:2162427	W0_Scoreboard:1613230	W1:242207	W2:107871	W3:66085	W4:45227	W5:32392	W6:27365	W7:23971	W8:22146	W9:21559	W10:19767	W11:17325	W12:17525	W13:17115	W14:14200	W15:12673	W16:11256	W17:9916	W18:7613	W19:5891	W20:5665	W21:4565	W22:5143	W23:4511	W24:4094	W25:4039	W26:2831	W27:2515	W28:1535	W29:818	W30:298	W31:41	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2515648 {8:314456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10756960 {40:268455,72:49,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42766016 {136:314456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2148928 {8:268616,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 60 
maxdqlatency = 0 
maxmflatency = 419 
averagemflatency = 174 
max_icnt2mem_latency = 89 
max_icnt2sh_latency = 698413 
mrq_lat_table:17089 	2160 	256 	1062 	1726 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	563065 	20022 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	269193 	193206 	118329 	2419 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	87160 	134389 	88614 	4307 	1 	0 	0 	2 	6 	37 	532 	3198 	10713 	15483 	50475 	119985 	68185 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1393 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        18        21        17        28        25        22        24        26        28        20        26        27        24        27        29 
dram[1]:        30        31        23        20        22        18        32        32        22        30        20        22        25        23        25        32 
dram[2]:        30        19        18        18        24        26        32        32        29        20        20        22        28        25        32        25 
dram[3]:        18        26        16        22        30        22        32        32        28        18        20        28        27        20        24        22 
dram[4]:        32        20        29        15        20        22        23        20        25        32        22        22        22        23        27        20 
dram[5]:        26        22        16        18        28        30        32        32        16        24        22        22        25        24        32        22 
maximum service time to same row:
dram[0]:    126016    113530    119188    137449     96352    125415    105448     86378    103205    124401     87815     87431    139868    158685    126187    158837 
dram[1]:     80729    119347     53129     79496    103595    123863    108575    102750    149446    189098    185551    187318    112785    114083     85923    105065 
dram[2]:     97190    103287     93172    112770     78954    116623    110370     98420    114375    100864    162206    165578    128560    129441    168349     85517 
dram[3]:     87809    120714    132122     60197    116501    125152    118035     98549    107268    123604    129300    291163    151182    132611    174672    158548 
dram[4]:    107815    120712    112397    129507     69031     93223     71223     40028     78309     89194    164297    163012    141720    132615    170352    139559 
dram[5]:    131778    134831    121864    108121     99684     96964     67522    115750    158891    108685    147111    158086    141722     93318    120075    191024 
average row accesses per activate:
dram[0]:  4.480000  3.538461  3.761905  3.407895  4.215384  4.310345  4.083333  4.058824  3.864865  4.000000  3.442623  3.981482  4.742857  5.733333  6.384615  4.942857 
dram[1]:  4.734694  3.861538  3.319444  3.210526  4.043478  3.852941  4.041096  3.171717  3.810127  3.693333  4.630435  4.260870  4.939394  5.551724  5.906250  7.280000 
dram[2]:  4.016394  3.787879  3.236842  3.630769  4.161290  3.486842  4.126760  4.524590  3.349398  3.658537  4.541667  3.884615  4.810811  4.300000  5.967742  7.863636 
dram[3]:  4.129630  4.680851  3.577465  3.793651  4.686275  4.358490  3.859155  3.586667  4.071429  4.070423  3.500000  4.078432  7.666667  4.857143  6.000000  4.777778 
dram[4]:  4.901961  5.581395  3.585714  4.064516  3.697368  4.062500  4.028169  4.015625  3.920000  4.058824  4.479167  5.216216  4.342105  5.187500  5.393939  5.451613 
dram[5]:  4.396226  4.066667  3.289474  3.626866  4.980000  4.684210  4.741379  4.612903  3.578313  3.888889  3.690909  3.466667  7.208333  5.548387  5.758621  5.058824 
average row locality = 22339/5359 = 4.168501
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       181       181       201       211       222       207       244       228       232       224       188       190       164       170       166       173 
dram[1]:       186       198       194       201       227       216       243       261       245       232       191       182       163       161       189       182 
dram[2]:       201       201       202       191       210       213       237       233       233       243       196       190       178       171       185       173 
dram[3]:       182       180       206       198       189       194       227       223       244       246       196       196       161       170       174       172 
dram[4]:       194       195       199       203       224       212       238       215       242       231       197       181       165       164       178       169 
dram[5]:       195       199       202       195       204       219       229       236       249       242       192       190       173       170       167       172 
total reads: 19309
bank skew: 261/161 = 1.62
chip skew: 3271/3158 = 1.04
number of total write accesses:
dram[0]:        43        49        36        48        52        43        50        48        54        40        22        25         2         2         0         0 
dram[1]:        46        53        45        43        52        46        52        53        56        45        22        14         0         0         0         0 
dram[2]:        44        49        44        45        48        52        56        43        45        57        22        12         0         1         0         0 
dram[3]:        41        40        48        41        50        37        47        46        41        43        14        12         0         0         0         0 
dram[4]:        56        45        52        49        57        48        48        42        52        45        18        12         0         2         0         0 
dram[5]:        38        45        48        48        45        48        46        50        48        38        11        18         0         2         0         0 
total reads: 3030
min_bank_accesses = 0!
chip skew: 527/460 = 1.15
average mf latency per bank:
dram[0]:       2789      2738      2853      2508      2312      2436      2173      2263      2251      2492      6057      6203      9145      8998     11668     11312
dram[1]:       2660      2619      2681      2735      2293      2464      2258      2144      2216      2408      5988      6920      9313      9717     10347     10975
dram[2]:       2620      2550      2568      2659      2369      2331      2166      2271      2423      2252      5778      6618      8630      9042     10393     11225
dram[3]:       2875      2858      2568      2742      2514      2580      2368      2318      2431      2355      6218      6544      9785      9142     11283     11468
dram[4]:       2621      2702      2645      2606      2390      2499      2369      2413      2372      2438     26800      7050      9733      9345     11539     11608
dram[5]:       2810      2675      2645      2674      2532      2357      2371      2225      2268      2464      6725      6486      9023      9195     11950     11475
maximum mf latency per bank:
dram[0]:        362       378       372       372       345       369       365       366       366       389       369       370       361       349       336       365
dram[1]:        352       368       398       419       396       363       414       376       405       403       356       388       370       388       364       350
dram[2]:        386       360       388       416       352       363       373       390       412       386       387       386       356       378       354       358
dram[3]:        374       375       357       375       356       385       394       370       358       343       373       373       352       354       345       385
dram[4]:        377       358       380       354       375       353       410       382       367       361       354       367       363       341       375       360
dram[5]:        389       366       360       387       348       352       380       386       374       354       362       371       353       350       357       368

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922025 n_nop=913284 n_act=898 n_pre=882 n_req=3696 n_rd=6364 n_write=597 bw_util=0.0151
n_activity=67505 dram_eff=0.2062
bk0: 362a 919534i bk1: 362a 919110i bk2: 402a 919200i bk3: 422a 918630i bk4: 444a 918805i bk5: 414a 919142i bk6: 488a 918602i bk7: 456a 918784i bk8: 464a 918486i bk9: 448a 918886i bk10: 376a 919361i bk11: 380a 919396i bk12: 328a 920318i bk13: 340a 920451i bk14: 332a 920619i bk15: 346a 920345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0121613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922025 n_nop=913016 n_act=936 n_pre=920 n_req=3798 n_rd=6542 n_write=611 bw_util=0.01552
n_activity=69420 dram_eff=0.2061
bk0: 372a 919593i bk1: 396a 919101i bk2: 388a 918892i bk3: 402a 918820i bk4: 454a 918729i bk5: 432a 918907i bk6: 486a 918481i bk7: 522a 917754i bk8: 490a 918285i bk9: 464a 918528i bk10: 382a 919613i bk11: 364a 919618i bk12: 326a 920324i bk13: 322a 920470i bk14: 378a 920370i bk15: 364a 920622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0140593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922025 n_nop=913058 n_act=933 n_pre=917 n_req=3775 n_rd=6514 n_write=603 bw_util=0.01544
n_activity=69246 dram_eff=0.2056
bk0: 402a 919189i bk1: 402a 919030i bk2: 404a 918708i bk3: 382a 919131i bk4: 420a 919060i bk5: 426a 918615i bk6: 474a 918381i bk7: 466a 918695i bk8: 466a 918341i bk9: 486a 918170i bk10: 392a 919544i bk11: 380a 919653i bk12: 356a 920218i bk13: 342a 920177i bk14: 370a 920354i bk15: 346a 920759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0135343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922025 n_nop=913493 n_act=858 n_pre=842 n_req=3618 n_rd=6316 n_write=516 bw_util=0.01482
n_activity=65842 dram_eff=0.2075
bk0: 364a 919562i bk1: 360a 919640i bk2: 412a 918843i bk3: 396a 919130i bk4: 378a 919360i bk5: 388a 919359i bk6: 454a 918748i bk7: 446a 918634i bk8: 488a 918648i bk9: 492a 918578i bk10: 392a 919360i bk11: 392a 919466i bk12: 322a 920643i bk13: 340a 920316i bk14: 348a 920493i bk15: 344a 920431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.012491
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922025 n_nop=913288 n_act=863 n_pre=847 n_req=3733 n_rd=6414 n_write=613 bw_util=0.01524
n_activity=66267 dram_eff=0.2121
bk0: 388a 919435i bk1: 390a 919529i bk2: 398a 918851i bk3: 406a 919043i bk4: 448a 918605i bk5: 424a 918950i bk6: 476a 918591i bk7: 430a 918889i bk8: 484a 918425i bk9: 462a 918548i bk10: 394a 919606i bk11: 362a 920034i bk12: 330a 920248i bk13: 328a 920399i bk14: 356a 920392i bk15: 338a 920506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0123012
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922025 n_nop=913278 n_act=871 n_pre=855 n_req=3719 n_rd=6468 n_write=553 bw_util=0.01523
n_activity=66929 dram_eff=0.2098
bk0: 390a 919516i bk1: 398a 919215i bk2: 404a 918671i bk3: 390a 918955i bk4: 408a 919296i bk5: 438a 919005i bk6: 458a 918976i bk7: 472a 918881i bk8: 498a 918408i bk9: 484a 918653i bk10: 384a 919496i bk11: 380a 919370i bk12: 346a 920485i bk13: 340a 920373i bk14: 334a 920534i bk15: 344a 920449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0123934

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45943, Miss = 1598, Miss_rate = 0.035, Pending_hits = 10, Reservation_fails = 227
L2_cache_bank[1]: Access = 46302, Miss = 1584, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 46133, Miss = 1638, Miss_rate = 0.036, Pending_hits = 9, Reservation_fails = 115
L2_cache_bank[3]: Access = 47304, Miss = 1633, Miss_rate = 0.035, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 45820, Miss = 1642, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 46383, Miss = 1615, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 46661, Miss = 1579, Miss_rate = 0.034, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 46599, Miss = 1579, Miss_rate = 0.034, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 71019, Miss = 1637, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 46790, Miss = 1570, Miss_rate = 0.034, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 47183, Miss = 1611, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 47010, Miss = 1623, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 583147
L2_total_cache_misses = 19309
L2_total_cache_miss_rate = 0.0331
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 297678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16766
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 266049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2538
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.174
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1841241
icnt_total_pkts_simt_to_mem=852148
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.1247
	minimum = 6
	maximum = 135
Network latency average = 15.182
	minimum = 6
	maximum = 126
Slowest packet = 672900
Flit latency average = 14.3729
	minimum = 6
	maximum = 123
Slowest flit = 1558015
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.066633
	minimum = 0.0574492 (at node 13)
	maximum = 0.104998 (at node 23)
Accepted packet rate average = 0.066633
	minimum = 0.0574492 (at node 13)
	maximum = 0.104998 (at node 23)
Injected flit rate average = 0.15372
	minimum = 0.0840175 (at node 13)
	maximum = 0.264829 (at node 23)
Accepted flit rate average= 0.15372
	minimum = 0.102376 (at node 19)
	maximum = 0.195357 (at node 10)
Injected packet length average = 2.30697
Accepted packet length average = 2.30697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.923 (5 samples)
	minimum = 6 (5 samples)
	maximum = 63.6 (5 samples)
Network latency average = 10.6537 (5 samples)
	minimum = 6 (5 samples)
	maximum = 57.8 (5 samples)
Flit latency average = 9.43654 (5 samples)
	minimum = 6 (5 samples)
	maximum = 54.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0274082 (5 samples)
	minimum = 0.019138 (5 samples)
	maximum = 0.055083 (5 samples)
Accepted packet rate average = 0.0274082 (5 samples)
	minimum = 0.019138 (5 samples)
	maximum = 0.055083 (5 samples)
Injected flit rate average = 0.0651116 (5 samples)
	minimum = 0.0268025 (5 samples)
	maximum = 0.129366 (5 samples)
Accepted flit rate average = 0.0651116 (5 samples)
	minimum = 0.0368183 (5 samples)
	maximum = 0.108973 (5 samples)
Injected packet size average = 2.37562 (5 samples)
Accepted packet size average = 2.37562 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 53 sec (353 sec)
gpgpu_simulation_rate = 24773 (inst/sec)
gpgpu_simulation_rate = 1978 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,698507)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,698507)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,698507)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,698507)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,698507)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,698507)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,698507)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(65,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(51,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(87,0,0) tid=(184,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(22,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 699007  inst.: 9054042 (ipc=617.8) sim_rate=25576 (inst/sec) elapsed = 0:0:05:54 / Wed May  1 14:49:42 2019
GPGPU-Sim uArch: cycles simulated: 699507  inst.: 9084237 (ipc=339.1) sim_rate=25589 (inst/sec) elapsed = 0:0:05:55 / Wed May  1 14:49:43 2019
GPGPU-Sim uArch: cycles simulated: 701507  inst.: 9126219 (ipc=127.0) sim_rate=25635 (inst/sec) elapsed = 0:0:05:56 / Wed May  1 14:49:44 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(14,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 703507  inst.: 9134779 (ipc=77.9) sim_rate=25587 (inst/sec) elapsed = 0:0:05:57 / Wed May  1 14:49:45 2019
GPGPU-Sim uArch: cycles simulated: 705507  inst.: 9150614 (ipc=57.9) sim_rate=25560 (inst/sec) elapsed = 0:0:05:58 / Wed May  1 14:49:46 2019
GPGPU-Sim uArch: cycles simulated: 707007  inst.: 9164742 (ipc=49.4) sim_rate=25528 (inst/sec) elapsed = 0:0:05:59 / Wed May  1 14:49:47 2019
GPGPU-Sim uArch: cycles simulated: 708007  inst.: 9173459 (ipc=45.1) sim_rate=25481 (inst/sec) elapsed = 0:0:06:00 / Wed May  1 14:49:48 2019
GPGPU-Sim uArch: cycles simulated: 709007  inst.: 9181750 (ipc=41.6) sim_rate=25434 (inst/sec) elapsed = 0:0:06:01 / Wed May  1 14:49:49 2019
GPGPU-Sim uArch: cycles simulated: 710007  inst.: 9188373 (ipc=38.5) sim_rate=25382 (inst/sec) elapsed = 0:0:06:02 / Wed May  1 14:49:50 2019
GPGPU-Sim uArch: cycles simulated: 711507  inst.: 9198048 (ipc=34.8) sim_rate=25338 (inst/sec) elapsed = 0:0:06:03 / Wed May  1 14:49:51 2019
GPGPU-Sim uArch: cycles simulated: 713507  inst.: 9215067 (ipc=31.3) sim_rate=25316 (inst/sec) elapsed = 0:0:06:04 / Wed May  1 14:49:52 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 715507  inst.: 9231433 (ipc=28.6) sim_rate=25291 (inst/sec) elapsed = 0:0:06:05 / Wed May  1 14:49:53 2019
GPGPU-Sim uArch: cycles simulated: 717507  inst.: 9246023 (ipc=26.4) sim_rate=25262 (inst/sec) elapsed = 0:0:06:06 / Wed May  1 14:49:54 2019
GPGPU-Sim uArch: cycles simulated: 719507  inst.: 9263480 (ipc=24.7) sim_rate=25241 (inst/sec) elapsed = 0:0:06:07 / Wed May  1 14:49:55 2019
GPGPU-Sim uArch: cycles simulated: 721007  inst.: 9275672 (ipc=23.6) sim_rate=25205 (inst/sec) elapsed = 0:0:06:08 / Wed May  1 14:49:56 2019
GPGPU-Sim uArch: cycles simulated: 722007  inst.: 9281315 (ipc=22.8) sim_rate=25152 (inst/sec) elapsed = 0:0:06:09 / Wed May  1 14:49:57 2019
GPGPU-Sim uArch: cycles simulated: 723007  inst.: 9289264 (ipc=22.2) sim_rate=25106 (inst/sec) elapsed = 0:0:06:10 / Wed May  1 14:49:58 2019
GPGPU-Sim uArch: cycles simulated: 724007  inst.: 9296508 (ipc=21.6) sim_rate=25057 (inst/sec) elapsed = 0:0:06:11 / Wed May  1 14:49:59 2019
GPGPU-Sim uArch: cycles simulated: 726007  inst.: 9314658 (ipc=20.7) sim_rate=25039 (inst/sec) elapsed = 0:0:06:12 / Wed May  1 14:50:00 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(15,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 728007  inst.: 9328300 (ipc=19.8) sim_rate=25008 (inst/sec) elapsed = 0:0:06:13 / Wed May  1 14:50:01 2019
GPGPU-Sim uArch: cycles simulated: 730007  inst.: 9342282 (ipc=19.0) sim_rate=24979 (inst/sec) elapsed = 0:0:06:14 / Wed May  1 14:50:02 2019
GPGPU-Sim uArch: cycles simulated: 732007  inst.: 9359176 (ipc=18.3) sim_rate=24957 (inst/sec) elapsed = 0:0:06:15 / Wed May  1 14:50:03 2019
GPGPU-Sim uArch: cycles simulated: 733507  inst.: 9369328 (ipc=17.8) sim_rate=24918 (inst/sec) elapsed = 0:0:06:16 / Wed May  1 14:50:04 2019
GPGPU-Sim uArch: cycles simulated: 734507  inst.: 9378386 (ipc=17.6) sim_rate=24876 (inst/sec) elapsed = 0:0:06:17 / Wed May  1 14:50:05 2019
GPGPU-Sim uArch: cycles simulated: 735507  inst.: 9385650 (ipc=17.3) sim_rate=24829 (inst/sec) elapsed = 0:0:06:18 / Wed May  1 14:50:06 2019
GPGPU-Sim uArch: cycles simulated: 736507  inst.: 9393429 (ipc=17.1) sim_rate=24784 (inst/sec) elapsed = 0:0:06:19 / Wed May  1 14:50:07 2019
GPGPU-Sim uArch: cycles simulated: 739007  inst.: 9411376 (ipc=16.5) sim_rate=24766 (inst/sec) elapsed = 0:0:06:20 / Wed May  1 14:50:08 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(13,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 741007  inst.: 9426464 (ipc=16.0) sim_rate=24741 (inst/sec) elapsed = 0:0:06:21 / Wed May  1 14:50:09 2019
GPGPU-Sim uArch: cycles simulated: 743007  inst.: 9438854 (ipc=15.6) sim_rate=24709 (inst/sec) elapsed = 0:0:06:22 / Wed May  1 14:50:10 2019
GPGPU-Sim uArch: cycles simulated: 745007  inst.: 9454477 (ipc=15.3) sim_rate=24685 (inst/sec) elapsed = 0:0:06:23 / Wed May  1 14:50:11 2019
GPGPU-Sim uArch: cycles simulated: 746007  inst.: 9460999 (ipc=15.1) sim_rate=24638 (inst/sec) elapsed = 0:0:06:24 / Wed May  1 14:50:12 2019
GPGPU-Sim uArch: cycles simulated: 747007  inst.: 9466644 (ipc=14.9) sim_rate=24588 (inst/sec) elapsed = 0:0:06:25 / Wed May  1 14:50:13 2019
GPGPU-Sim uArch: cycles simulated: 748007  inst.: 9473836 (ipc=14.7) sim_rate=24543 (inst/sec) elapsed = 0:0:06:26 / Wed May  1 14:50:14 2019
GPGPU-Sim uArch: cycles simulated: 749007  inst.: 9481289 (ipc=14.6) sim_rate=24499 (inst/sec) elapsed = 0:0:06:27 / Wed May  1 14:50:15 2019
GPGPU-Sim uArch: cycles simulated: 751007  inst.: 9495310 (ipc=14.3) sim_rate=24472 (inst/sec) elapsed = 0:0:06:28 / Wed May  1 14:50:16 2019
GPGPU-Sim uArch: cycles simulated: 753007  inst.: 9510817 (ipc=14.0) sim_rate=24449 (inst/sec) elapsed = 0:0:06:29 / Wed May  1 14:50:17 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(7,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 755007  inst.: 9525279 (ipc=13.8) sim_rate=24423 (inst/sec) elapsed = 0:0:06:30 / Wed May  1 14:50:18 2019
GPGPU-Sim uArch: cycles simulated: 756507  inst.: 9536337 (ipc=13.6) sim_rate=24389 (inst/sec) elapsed = 0:0:06:31 / Wed May  1 14:50:19 2019
GPGPU-Sim uArch: cycles simulated: 757507  inst.: 9544829 (ipc=13.6) sim_rate=24349 (inst/sec) elapsed = 0:0:06:32 / Wed May  1 14:50:20 2019
GPGPU-Sim uArch: cycles simulated: 758507  inst.: 9553216 (ipc=13.5) sim_rate=24308 (inst/sec) elapsed = 0:0:06:33 / Wed May  1 14:50:21 2019
GPGPU-Sim uArch: cycles simulated: 759507  inst.: 9560739 (ipc=13.4) sim_rate=24265 (inst/sec) elapsed = 0:0:06:34 / Wed May  1 14:50:22 2019
GPGPU-Sim uArch: cycles simulated: 761507  inst.: 9573958 (ipc=13.2) sim_rate=24237 (inst/sec) elapsed = 0:0:06:35 / Wed May  1 14:50:23 2019
GPGPU-Sim uArch: cycles simulated: 763507  inst.: 9590134 (ipc=13.0) sim_rate=24217 (inst/sec) elapsed = 0:0:06:36 / Wed May  1 14:50:24 2019
GPGPU-Sim uArch: cycles simulated: 765507  inst.: 9605980 (ipc=12.8) sim_rate=24196 (inst/sec) elapsed = 0:0:06:37 / Wed May  1 14:50:25 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(4,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 767507  inst.: 9620414 (ipc=12.7) sim_rate=24171 (inst/sec) elapsed = 0:0:06:38 / Wed May  1 14:50:26 2019
GPGPU-Sim uArch: cycles simulated: 769007  inst.: 9633984 (ipc=12.6) sim_rate=24145 (inst/sec) elapsed = 0:0:06:39 / Wed May  1 14:50:27 2019
GPGPU-Sim uArch: cycles simulated: 770007  inst.: 9642301 (ipc=12.5) sim_rate=24105 (inst/sec) elapsed = 0:0:06:40 / Wed May  1 14:50:28 2019
GPGPU-Sim uArch: cycles simulated: 771007  inst.: 9648277 (ipc=12.5) sim_rate=24060 (inst/sec) elapsed = 0:0:06:41 / Wed May  1 14:50:29 2019
GPGPU-Sim uArch: cycles simulated: 772007  inst.: 9656852 (ipc=12.4) sim_rate=24022 (inst/sec) elapsed = 0:0:06:42 / Wed May  1 14:50:30 2019
GPGPU-Sim uArch: cycles simulated: 774007  inst.: 9671327 (ipc=12.3) sim_rate=23998 (inst/sec) elapsed = 0:0:06:43 / Wed May  1 14:50:31 2019
GPGPU-Sim uArch: cycles simulated: 776007  inst.: 9687099 (ipc=12.2) sim_rate=23977 (inst/sec) elapsed = 0:0:06:44 / Wed May  1 14:50:32 2019
GPGPU-Sim uArch: cycles simulated: 778007  inst.: 9704038 (ipc=12.1) sim_rate=23960 (inst/sec) elapsed = 0:0:06:45 / Wed May  1 14:50:33 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(42,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 780507  inst.: 9721983 (ipc=11.9) sim_rate=23945 (inst/sec) elapsed = 0:0:06:46 / Wed May  1 14:50:34 2019
GPGPU-Sim uArch: cycles simulated: 781507  inst.: 9728451 (ipc=11.8) sim_rate=23902 (inst/sec) elapsed = 0:0:06:47 / Wed May  1 14:50:35 2019
GPGPU-Sim uArch: cycles simulated: 782507  inst.: 9734822 (ipc=11.8) sim_rate=23859 (inst/sec) elapsed = 0:0:06:48 / Wed May  1 14:50:36 2019
GPGPU-Sim uArch: cycles simulated: 783507  inst.: 9743294 (ipc=11.7) sim_rate=23822 (inst/sec) elapsed = 0:0:06:49 / Wed May  1 14:50:37 2019
GPGPU-Sim uArch: cycles simulated: 784507  inst.: 9750441 (ipc=11.7) sim_rate=23781 (inst/sec) elapsed = 0:0:06:50 / Wed May  1 14:50:38 2019
GPGPU-Sim uArch: cycles simulated: 786507  inst.: 9765007 (ipc=11.6) sim_rate=23759 (inst/sec) elapsed = 0:0:06:51 / Wed May  1 14:50:39 2019
GPGPU-Sim uArch: cycles simulated: 788507  inst.: 9778360 (ipc=11.5) sim_rate=23733 (inst/sec) elapsed = 0:0:06:52 / Wed May  1 14:50:40 2019
GPGPU-Sim uArch: cycles simulated: 791007  inst.: 9798543 (ipc=11.4) sim_rate=23725 (inst/sec) elapsed = 0:0:06:53 / Wed May  1 14:50:41 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(53,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 793007  inst.: 9813662 (ipc=11.3) sim_rate=23704 (inst/sec) elapsed = 0:0:06:54 / Wed May  1 14:50:42 2019
GPGPU-Sim uArch: cycles simulated: 795007  inst.: 9827429 (ipc=11.2) sim_rate=23680 (inst/sec) elapsed = 0:0:06:55 / Wed May  1 14:50:43 2019
GPGPU-Sim uArch: cycles simulated: 796007  inst.: 9836597 (ipc=11.2) sim_rate=23645 (inst/sec) elapsed = 0:0:06:56 / Wed May  1 14:50:44 2019
GPGPU-Sim uArch: cycles simulated: 797007  inst.: 9842635 (ipc=11.1) sim_rate=23603 (inst/sec) elapsed = 0:0:06:57 / Wed May  1 14:50:45 2019
GPGPU-Sim uArch: cycles simulated: 798007  inst.: 9850026 (ipc=11.1) sim_rate=23564 (inst/sec) elapsed = 0:0:06:58 / Wed May  1 14:50:46 2019
GPGPU-Sim uArch: cycles simulated: 799007  inst.: 9858728 (ipc=11.1) sim_rate=23529 (inst/sec) elapsed = 0:0:06:59 / Wed May  1 14:50:47 2019
GPGPU-Sim uArch: cycles simulated: 801007  inst.: 9873221 (ipc=11.0) sim_rate=23507 (inst/sec) elapsed = 0:0:07:00 / Wed May  1 14:50:48 2019
GPGPU-Sim uArch: cycles simulated: 803007  inst.: 9888336 (ipc=10.9) sim_rate=23487 (inst/sec) elapsed = 0:0:07:01 / Wed May  1 14:50:49 2019
GPGPU-Sim uArch: cycles simulated: 805007  inst.: 9901723 (ipc=10.9) sim_rate=23463 (inst/sec) elapsed = 0:0:07:02 / Wed May  1 14:50:50 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(34,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 807007  inst.: 9917040 (ipc=10.8) sim_rate=23444 (inst/sec) elapsed = 0:0:07:03 / Wed May  1 14:50:51 2019
GPGPU-Sim uArch: cycles simulated: 808507  inst.: 9929197 (ipc=10.8) sim_rate=23417 (inst/sec) elapsed = 0:0:07:04 / Wed May  1 14:50:52 2019
GPGPU-Sim uArch: cycles simulated: 809507  inst.: 9935183 (ipc=10.7) sim_rate=23376 (inst/sec) elapsed = 0:0:07:05 / Wed May  1 14:50:53 2019
GPGPU-Sim uArch: cycles simulated: 810507  inst.: 9942692 (ipc=10.7) sim_rate=23339 (inst/sec) elapsed = 0:0:07:06 / Wed May  1 14:50:54 2019
GPGPU-Sim uArch: cycles simulated: 811507  inst.: 9949929 (ipc=10.7) sim_rate=23301 (inst/sec) elapsed = 0:0:07:07 / Wed May  1 14:50:55 2019
GPGPU-Sim uArch: cycles simulated: 813507  inst.: 9964139 (ipc=10.6) sim_rate=23280 (inst/sec) elapsed = 0:0:07:08 / Wed May  1 14:50:56 2019
GPGPU-Sim uArch: cycles simulated: 815507  inst.: 9978869 (ipc=10.5) sim_rate=23260 (inst/sec) elapsed = 0:0:07:09 / Wed May  1 14:50:57 2019
GPGPU-Sim uArch: cycles simulated: 817507  inst.: 9996244 (ipc=10.5) sim_rate=23247 (inst/sec) elapsed = 0:0:07:10 / Wed May  1 14:50:58 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(53,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 819507  inst.: 10010064 (ipc=10.5) sim_rate=23225 (inst/sec) elapsed = 0:0:07:11 / Wed May  1 14:50:59 2019
GPGPU-Sim uArch: cycles simulated: 821507  inst.: 10025947 (ipc=10.4) sim_rate=23208 (inst/sec) elapsed = 0:0:07:12 / Wed May  1 14:51:00 2019
GPGPU-Sim uArch: cycles simulated: 823007  inst.: 10035958 (ipc=10.4) sim_rate=23177 (inst/sec) elapsed = 0:0:07:13 / Wed May  1 14:51:01 2019
GPGPU-Sim uArch: cycles simulated: 824007  inst.: 10042708 (ipc=10.3) sim_rate=23139 (inst/sec) elapsed = 0:0:07:14 / Wed May  1 14:51:02 2019
GPGPU-Sim uArch: cycles simulated: 825007  inst.: 10051189 (ipc=10.3) sim_rate=23106 (inst/sec) elapsed = 0:0:07:15 / Wed May  1 14:51:03 2019
GPGPU-Sim uArch: cycles simulated: 826007  inst.: 10059105 (ipc=10.3) sim_rate=23071 (inst/sec) elapsed = 0:0:07:16 / Wed May  1 14:51:04 2019
GPGPU-Sim uArch: cycles simulated: 828007  inst.: 10072507 (ipc=10.2) sim_rate=23049 (inst/sec) elapsed = 0:0:07:17 / Wed May  1 14:51:05 2019
GPGPU-Sim uArch: cycles simulated: 830007  inst.: 10088947 (ipc=10.2) sim_rate=23034 (inst/sec) elapsed = 0:0:07:18 / Wed May  1 14:51:06 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(53,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 832007  inst.: 10102497 (ipc=10.2) sim_rate=23012 (inst/sec) elapsed = 0:0:07:19 / Wed May  1 14:51:07 2019
GPGPU-Sim uArch: cycles simulated: 834507  inst.: 10122027 (ipc=10.1) sim_rate=23004 (inst/sec) elapsed = 0:0:07:20 / Wed May  1 14:51:08 2019
GPGPU-Sim uArch: cycles simulated: 836007  inst.: 10133169 (ipc=10.1) sim_rate=22977 (inst/sec) elapsed = 0:0:07:21 / Wed May  1 14:51:09 2019
GPGPU-Sim uArch: cycles simulated: 837007  inst.: 10139841 (ipc=10.1) sim_rate=22940 (inst/sec) elapsed = 0:0:07:22 / Wed May  1 14:51:10 2019
GPGPU-Sim uArch: cycles simulated: 838007  inst.: 10148359 (ipc=10.1) sim_rate=22908 (inst/sec) elapsed = 0:0:07:23 / Wed May  1 14:51:11 2019
GPGPU-Sim uArch: cycles simulated: 839507  inst.: 10158174 (ipc=10.0) sim_rate=22878 (inst/sec) elapsed = 0:0:07:24 / Wed May  1 14:51:12 2019
GPGPU-Sim uArch: cycles simulated: 841507  inst.: 10174322 (ipc=10.0) sim_rate=22863 (inst/sec) elapsed = 0:0:07:25 / Wed May  1 14:51:13 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(46,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 844007  inst.: 10191536 (ipc= 9.9) sim_rate=22850 (inst/sec) elapsed = 0:0:07:26 / Wed May  1 14:51:14 2019
GPGPU-Sim uArch: cycles simulated: 846007  inst.: 10208423 (ipc= 9.9) sim_rate=22837 (inst/sec) elapsed = 0:0:07:27 / Wed May  1 14:51:15 2019
GPGPU-Sim uArch: cycles simulated: 848007  inst.: 10222553 (ipc= 9.9) sim_rate=22818 (inst/sec) elapsed = 0:0:07:28 / Wed May  1 14:51:16 2019
GPGPU-Sim uArch: cycles simulated: 849007  inst.: 10230643 (ipc= 9.9) sim_rate=22785 (inst/sec) elapsed = 0:0:07:29 / Wed May  1 14:51:17 2019
GPGPU-Sim uArch: cycles simulated: 850507  inst.: 10240776 (ipc= 9.8) sim_rate=22757 (inst/sec) elapsed = 0:0:07:30 / Wed May  1 14:51:18 2019
GPGPU-Sim uArch: cycles simulated: 851507  inst.: 10250425 (ipc= 9.8) sim_rate=22728 (inst/sec) elapsed = 0:0:07:31 / Wed May  1 14:51:19 2019
GPGPU-Sim uArch: cycles simulated: 853007  inst.: 10259935 (ipc= 9.8) sim_rate=22698 (inst/sec) elapsed = 0:0:07:32 / Wed May  1 14:51:20 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (156959,698507), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(156960,698507)
GPGPU-Sim uArch: cycles simulated: 855507  inst.: 10279208 (ipc= 9.8) sim_rate=22691 (inst/sec) elapsed = 0:0:07:33 / Wed May  1 14:51:21 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(0,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 857507  inst.: 10293616 (ipc= 9.7) sim_rate=22673 (inst/sec) elapsed = 0:0:07:34 / Wed May  1 14:51:22 2019
GPGPU-Sim uArch: cycles simulated: 860007  inst.: 10310738 (ipc= 9.7) sim_rate=22660 (inst/sec) elapsed = 0:0:07:35 / Wed May  1 14:51:23 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (162829,698507), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(162830,698507)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (163392,698507), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(163393,698507)
GPGPU-Sim uArch: cycles simulated: 862007  inst.: 10328995 (ipc= 9.7) sim_rate=22651 (inst/sec) elapsed = 0:0:07:36 / Wed May  1 14:51:24 2019
GPGPU-Sim uArch: cycles simulated: 863007  inst.: 10337690 (ipc= 9.7) sim_rate=22620 (inst/sec) elapsed = 0:0:07:37 / Wed May  1 14:51:25 2019
GPGPU-Sim uArch: cycles simulated: 864007  inst.: 10344516 (ipc= 9.7) sim_rate=22586 (inst/sec) elapsed = 0:0:07:38 / Wed May  1 14:51:26 2019
GPGPU-Sim uArch: cycles simulated: 865007  inst.: 10351194 (ipc= 9.6) sim_rate=22551 (inst/sec) elapsed = 0:0:07:39 / Wed May  1 14:51:27 2019
GPGPU-Sim uArch: cycles simulated: 867507  inst.: 10371047 (ipc= 9.6) sim_rate=22545 (inst/sec) elapsed = 0:0:07:40 / Wed May  1 14:51:28 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (169214,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(169215,698507)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(70,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 869507  inst.: 10384006 (ipc= 9.6) sim_rate=22524 (inst/sec) elapsed = 0:0:07:41 / Wed May  1 14:51:29 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (171363,698507), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(171364,698507)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (172960,698507), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(172961,698507)
GPGPU-Sim uArch: cycles simulated: 872007  inst.: 10403521 (ipc= 9.6) sim_rate=22518 (inst/sec) elapsed = 0:0:07:42 / Wed May  1 14:51:30 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (174155,698507), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(174156,698507)
GPGPU-Sim uArch: cycles simulated: 874007  inst.: 10421276 (ipc= 9.6) sim_rate=22508 (inst/sec) elapsed = 0:0:07:43 / Wed May  1 14:51:31 2019
GPGPU-Sim uArch: cycles simulated: 875507  inst.: 10430563 (ipc= 9.5) sim_rate=22479 (inst/sec) elapsed = 0:0:07:44 / Wed May  1 14:51:32 2019
GPGPU-Sim uArch: cycles simulated: 876507  inst.: 10438376 (ipc= 9.5) sim_rate=22448 (inst/sec) elapsed = 0:0:07:45 / Wed May  1 14:51:33 2019
GPGPU-Sim uArch: cycles simulated: 877507  inst.: 10448107 (ipc= 9.5) sim_rate=22420 (inst/sec) elapsed = 0:0:07:46 / Wed May  1 14:51:34 2019
GPGPU-Sim uArch: cycles simulated: 879007  inst.: 10459131 (ipc= 9.5) sim_rate=22396 (inst/sec) elapsed = 0:0:07:47 / Wed May  1 14:51:35 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (181052,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(181053,698507)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (181410,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(181411,698507)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (181953,698507), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(181954,698507)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (182084,698507), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(182085,698507)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(83,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 881507  inst.: 10482594 (ipc= 9.5) sim_rate=22398 (inst/sec) elapsed = 0:0:07:48 / Wed May  1 14:51:36 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (183370,698507), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(183371,698507)
GPGPU-Sim uArch: cycles simulated: 883507  inst.: 10499840 (ipc= 9.5) sim_rate=22387 (inst/sec) elapsed = 0:0:07:49 / Wed May  1 14:51:37 2019
GPGPU-Sim uArch: cycles simulated: 885507  inst.: 10516882 (ipc= 9.5) sim_rate=22376 (inst/sec) elapsed = 0:0:07:50 / Wed May  1 14:51:38 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (187722,698507), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(187723,698507)
GPGPU-Sim uArch: cycles simulated: 887507  inst.: 10532757 (ipc= 9.5) sim_rate=22362 (inst/sec) elapsed = 0:0:07:51 / Wed May  1 14:51:39 2019
GPGPU-Sim uArch: cycles simulated: 888507  inst.: 10541092 (ipc= 9.5) sim_rate=22332 (inst/sec) elapsed = 0:0:07:52 / Wed May  1 14:51:40 2019
GPGPU-Sim uArch: cycles simulated: 889507  inst.: 10549935 (ipc= 9.4) sim_rate=22304 (inst/sec) elapsed = 0:0:07:53 / Wed May  1 14:51:41 2019
GPGPU-Sim uArch: cycles simulated: 891007  inst.: 10562764 (ipc= 9.4) sim_rate=22284 (inst/sec) elapsed = 0:0:07:54 / Wed May  1 14:51:42 2019
GPGPU-Sim uArch: cycles simulated: 892007  inst.: 10569782 (ipc= 9.4) sim_rate=22252 (inst/sec) elapsed = 0:0:07:55 / Wed May  1 14:51:43 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(95,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (194555,698507), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(194556,698507)
GPGPU-Sim uArch: cycles simulated: 894007  inst.: 10586110 (ipc= 9.4) sim_rate=22239 (inst/sec) elapsed = 0:0:07:56 / Wed May  1 14:51:44 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (196457,698507), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(196458,698507)
GPGPU-Sim uArch: cycles simulated: 896507  inst.: 10607792 (ipc= 9.4) sim_rate=22238 (inst/sec) elapsed = 0:0:07:57 / Wed May  1 14:51:45 2019
GPGPU-Sim uArch: cycles simulated: 898507  inst.: 10622001 (ipc= 9.4) sim_rate=22221 (inst/sec) elapsed = 0:0:07:58 / Wed May  1 14:51:46 2019
GPGPU-Sim uArch: cycles simulated: 901007  inst.: 10644726 (ipc= 9.4) sim_rate=22222 (inst/sec) elapsed = 0:0:07:59 / Wed May  1 14:51:47 2019
GPGPU-Sim uArch: cycles simulated: 903007  inst.: 10657843 (ipc= 9.4) sim_rate=22203 (inst/sec) elapsed = 0:0:08:00 / Wed May  1 14:51:48 2019
GPGPU-Sim uArch: cycles simulated: 904007  inst.: 10664533 (ipc= 9.3) sim_rate=22171 (inst/sec) elapsed = 0:0:08:01 / Wed May  1 14:51:49 2019
GPGPU-Sim uArch: cycles simulated: 905007  inst.: 10670859 (ipc= 9.3) sim_rate=22138 (inst/sec) elapsed = 0:0:08:02 / Wed May  1 14:51:50 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(18,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 906007  inst.: 10676239 (ipc= 9.3) sim_rate=22104 (inst/sec) elapsed = 0:0:08:03 / Wed May  1 14:51:51 2019
GPGPU-Sim uArch: cycles simulated: 907507  inst.: 10687262 (ipc= 9.3) sim_rate=22081 (inst/sec) elapsed = 0:0:08:04 / Wed May  1 14:51:52 2019
GPGPU-Sim uArch: cycles simulated: 910007  inst.: 10705858 (ipc= 9.3) sim_rate=22073 (inst/sec) elapsed = 0:0:08:05 / Wed May  1 14:51:53 2019
GPGPU-Sim uArch: cycles simulated: 912007  inst.: 10719738 (ipc= 9.2) sim_rate=22057 (inst/sec) elapsed = 0:0:08:06 / Wed May  1 14:51:54 2019
GPGPU-Sim uArch: cycles simulated: 914507  inst.: 10736015 (ipc= 9.2) sim_rate=22045 (inst/sec) elapsed = 0:0:08:07 / Wed May  1 14:51:55 2019
GPGPU-Sim uArch: cycles simulated: 917007  inst.: 10752907 (ipc= 9.2) sim_rate=22034 (inst/sec) elapsed = 0:0:08:08 / Wed May  1 14:51:56 2019
GPGPU-Sim uArch: cycles simulated: 918007  inst.: 10759731 (ipc= 9.2) sim_rate=22003 (inst/sec) elapsed = 0:0:08:09 / Wed May  1 14:51:57 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(91,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 919507  inst.: 10768897 (ipc= 9.2) sim_rate=21977 (inst/sec) elapsed = 0:0:08:10 / Wed May  1 14:51:58 2019
GPGPU-Sim uArch: cycles simulated: 920507  inst.: 10775539 (ipc= 9.1) sim_rate=21946 (inst/sec) elapsed = 0:0:08:11 / Wed May  1 14:51:59 2019
GPGPU-Sim uArch: cycles simulated: 921507  inst.: 10782579 (ipc= 9.1) sim_rate=21915 (inst/sec) elapsed = 0:0:08:12 / Wed May  1 14:52:00 2019
GPGPU-Sim uArch: cycles simulated: 924007  inst.: 10802509 (ipc= 9.1) sim_rate=21911 (inst/sec) elapsed = 0:0:08:13 / Wed May  1 14:52:01 2019
GPGPU-Sim uArch: cycles simulated: 926007  inst.: 10815823 (ipc= 9.1) sim_rate=21894 (inst/sec) elapsed = 0:0:08:14 / Wed May  1 14:52:02 2019
GPGPU-Sim uArch: cycles simulated: 928507  inst.: 10835272 (ipc= 9.1) sim_rate=21889 (inst/sec) elapsed = 0:0:08:15 / Wed May  1 14:52:03 2019
GPGPU-Sim uArch: cycles simulated: 931007  inst.: 10852449 (ipc= 9.1) sim_rate=21879 (inst/sec) elapsed = 0:0:08:16 / Wed May  1 14:52:04 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(43,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 933507  inst.: 10870785 (ipc= 9.0) sim_rate=21872 (inst/sec) elapsed = 0:0:08:17 / Wed May  1 14:52:05 2019
GPGPU-Sim uArch: cycles simulated: 935007  inst.: 10881343 (ipc= 9.0) sim_rate=21850 (inst/sec) elapsed = 0:0:08:18 / Wed May  1 14:52:06 2019
GPGPU-Sim uArch: cycles simulated: 936007  inst.: 10887544 (ipc= 9.0) sim_rate=21818 (inst/sec) elapsed = 0:0:08:19 / Wed May  1 14:52:07 2019
GPGPU-Sim uArch: cycles simulated: 937507  inst.: 10898510 (ipc= 9.0) sim_rate=21797 (inst/sec) elapsed = 0:0:08:20 / Wed May  1 14:52:08 2019
GPGPU-Sim uArch: cycles simulated: 939007  inst.: 10908998 (ipc= 9.0) sim_rate=21774 (inst/sec) elapsed = 0:0:08:21 / Wed May  1 14:52:09 2019
GPGPU-Sim uArch: cycles simulated: 941507  inst.: 10928358 (ipc= 9.0) sim_rate=21769 (inst/sec) elapsed = 0:0:08:22 / Wed May  1 14:52:10 2019
GPGPU-Sim uArch: cycles simulated: 944007  inst.: 10946067 (ipc= 9.0) sim_rate=21761 (inst/sec) elapsed = 0:0:08:23 / Wed May  1 14:52:11 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(31,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 946507  inst.: 10966530 (ipc= 9.0) sim_rate=21758 (inst/sec) elapsed = 0:0:08:24 / Wed May  1 14:52:12 2019
GPGPU-Sim uArch: cycles simulated: 949007  inst.: 10983762 (ipc= 8.9) sim_rate=21750 (inst/sec) elapsed = 0:0:08:25 / Wed May  1 14:52:13 2019
GPGPU-Sim uArch: cycles simulated: 950507  inst.: 10996630 (ipc= 8.9) sim_rate=21732 (inst/sec) elapsed = 0:0:08:26 / Wed May  1 14:52:14 2019
GPGPU-Sim uArch: cycles simulated: 952007  inst.: 11009455 (ipc= 8.9) sim_rate=21714 (inst/sec) elapsed = 0:0:08:27 / Wed May  1 14:52:15 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (253838,698507), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(253839,698507)
GPGPU-Sim uArch: cycles simulated: 953007  inst.: 11016457 (ipc= 8.9) sim_rate=21685 (inst/sec) elapsed = 0:0:08:28 / Wed May  1 14:52:16 2019
GPGPU-Sim uArch: cycles simulated: 955007  inst.: 11030204 (ipc= 8.9) sim_rate=21670 (inst/sec) elapsed = 0:0:08:29 / Wed May  1 14:52:17 2019
GPGPU-Sim uArch: cycles simulated: 957507  inst.: 11049667 (ipc= 8.9) sim_rate=21666 (inst/sec) elapsed = 0:0:08:30 / Wed May  1 14:52:18 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (259467,698507), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(259468,698507)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(55,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (259939,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(259940,698507)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (260821,698507), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(260822,698507)
GPGPU-Sim uArch: cycles simulated: 960007  inst.: 11074277 (ipc= 8.9) sim_rate=21671 (inst/sec) elapsed = 0:0:08:31 / Wed May  1 14:52:19 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (262579,698507), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(262580,698507)
GPGPU-Sim uArch: cycles simulated: 962507  inst.: 11098217 (ipc= 8.9) sim_rate=21676 (inst/sec) elapsed = 0:0:08:32 / Wed May  1 14:52:20 2019
GPGPU-Sim uArch: cycles simulated: 964007  inst.: 11110396 (ipc= 8.9) sim_rate=21657 (inst/sec) elapsed = 0:0:08:33 / Wed May  1 14:52:21 2019
GPGPU-Sim uArch: cycles simulated: 965507  inst.: 11120128 (ipc= 8.9) sim_rate=21634 (inst/sec) elapsed = 0:0:08:34 / Wed May  1 14:52:22 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (267241,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(267242,698507)
GPGPU-Sim uArch: cycles simulated: 966507  inst.: 11128786 (ipc= 8.9) sim_rate=21609 (inst/sec) elapsed = 0:0:08:35 / Wed May  1 14:52:23 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (268661,698507), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(268662,698507)
GPGPU-Sim uArch: cycles simulated: 967507  inst.: 11137099 (ipc= 8.9) sim_rate=21583 (inst/sec) elapsed = 0:0:08:36 / Wed May  1 14:52:24 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(70,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (270917,698507), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(270918,698507)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (271095,698507), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(271096,698507)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (271253,698507), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(271254,698507)
GPGPU-Sim uArch: cycles simulated: 970007  inst.: 11163611 (ipc= 8.9) sim_rate=21593 (inst/sec) elapsed = 0:0:08:37 / Wed May  1 14:52:25 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (271711,698507), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(271712,698507)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (272117,698507), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(272118,698507)
GPGPU-Sim uArch: cycles simulated: 972007  inst.: 11187118 (ipc= 8.9) sim_rate=21596 (inst/sec) elapsed = 0:0:08:38 / Wed May  1 14:52:26 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (274725,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(274726,698507)
GPGPU-Sim uArch: cycles simulated: 974507  inst.: 11211559 (ipc= 8.9) sim_rate=21602 (inst/sec) elapsed = 0:0:08:39 / Wed May  1 14:52:27 2019
GPGPU-Sim uArch: cycles simulated: 976507  inst.: 11225906 (ipc= 8.9) sim_rate=21588 (inst/sec) elapsed = 0:0:08:40 / Wed May  1 14:52:28 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (278818,698507), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(278819,698507)
GPGPU-Sim uArch: cycles simulated: 978507  inst.: 11240448 (ipc= 8.9) sim_rate=21574 (inst/sec) elapsed = 0:0:08:41 / Wed May  1 14:52:29 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(114,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 979507  inst.: 11249286 (ipc= 8.9) sim_rate=21550 (inst/sec) elapsed = 0:0:08:42 / Wed May  1 14:52:30 2019
GPGPU-Sim uArch: cycles simulated: 980507  inst.: 11256225 (ipc= 8.9) sim_rate=21522 (inst/sec) elapsed = 0:0:08:43 / Wed May  1 14:52:31 2019
GPGPU-Sim uArch: cycles simulated: 982007  inst.: 11265968 (ipc= 8.9) sim_rate=21499 (inst/sec) elapsed = 0:0:08:44 / Wed May  1 14:52:32 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (284459,698507), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(284460,698507)
GPGPU-Sim uArch: cycles simulated: 984007  inst.: 11281537 (ipc= 8.9) sim_rate=21488 (inst/sec) elapsed = 0:0:08:45 / Wed May  1 14:52:33 2019
GPGPU-Sim uArch: cycles simulated: 986507  inst.: 11298768 (ipc= 8.9) sim_rate=21480 (inst/sec) elapsed = 0:0:08:46 / Wed May  1 14:52:34 2019
GPGPU-Sim uArch: cycles simulated: 989007  inst.: 11315786 (ipc= 8.8) sim_rate=21472 (inst/sec) elapsed = 0:0:08:47 / Wed May  1 14:52:35 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (292135,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(292136,698507)
GPGPU-Sim uArch: cycles simulated: 991507  inst.: 11334177 (ipc= 8.8) sim_rate=21466 (inst/sec) elapsed = 0:0:08:48 / Wed May  1 14:52:36 2019
GPGPU-Sim uArch: cycles simulated: 992507  inst.: 11341791 (ipc= 8.8) sim_rate=21440 (inst/sec) elapsed = 0:0:08:49 / Wed May  1 14:52:37 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(61,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 994007  inst.: 11351209 (ipc= 8.8) sim_rate=21417 (inst/sec) elapsed = 0:0:08:50 / Wed May  1 14:52:38 2019
GPGPU-Sim uArch: cycles simulated: 995007  inst.: 11356972 (ipc= 8.8) sim_rate=21387 (inst/sec) elapsed = 0:0:08:51 / Wed May  1 14:52:39 2019
GPGPU-Sim uArch: cycles simulated: 996507  inst.: 11368884 (ipc= 8.8) sim_rate=21370 (inst/sec) elapsed = 0:0:08:52 / Wed May  1 14:52:40 2019
GPGPU-Sim uArch: cycles simulated: 999007  inst.: 11384855 (ipc= 8.8) sim_rate=21359 (inst/sec) elapsed = 0:0:08:53 / Wed May  1 14:52:41 2019
GPGPU-Sim uArch: cycles simulated: 1001507  inst.: 11402517 (ipc= 8.8) sim_rate=21353 (inst/sec) elapsed = 0:0:08:54 / Wed May  1 14:52:42 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (304738,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(304739,698507)
GPGPU-Sim uArch: cycles simulated: 1004007  inst.: 11419968 (ipc= 8.8) sim_rate=21345 (inst/sec) elapsed = 0:0:08:55 / Wed May  1 14:52:43 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (307058,698507), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(307059,698507)
GPGPU-Sim uArch: cycles simulated: 1006007  inst.: 11434642 (ipc= 8.7) sim_rate=21333 (inst/sec) elapsed = 0:0:08:56 / Wed May  1 14:52:44 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (308055,698507), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(308056,698507)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (308140,698507), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(308141,698507)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(51,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (308386,698507), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(308387,698507)
GPGPU-Sim uArch: cycles simulated: 1007007  inst.: 11443894 (ipc= 8.7) sim_rate=21310 (inst/sec) elapsed = 0:0:08:57 / Wed May  1 14:52:45 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (308809,698507), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(308810,698507)
GPGPU-Sim uArch: cycles simulated: 1008007  inst.: 11454162 (ipc= 8.8) sim_rate=21290 (inst/sec) elapsed = 0:0:08:58 / Wed May  1 14:52:46 2019
GPGPU-Sim uArch: cycles simulated: 1009007  inst.: 11465553 (ipc= 8.8) sim_rate=21271 (inst/sec) elapsed = 0:0:08:59 / Wed May  1 14:52:47 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (311741,698507), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(311742,698507)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (312063,698507), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(312064,698507)
GPGPU-Sim uArch: cycles simulated: 1011007  inst.: 11483992 (ipc= 8.8) sim_rate=21266 (inst/sec) elapsed = 0:0:09:00 / Wed May  1 14:52:48 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (313589,698507), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(313590,698507)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (314424,698507), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(314425,698507)
GPGPU-Sim uArch: cycles simulated: 1013007  inst.: 11502127 (ipc= 8.8) sim_rate=21260 (inst/sec) elapsed = 0:0:09:01 / Wed May  1 14:52:49 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (315753,698507), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(315754,698507)
GPGPU-Sim uArch: cycles simulated: 1015507  inst.: 11522016 (ipc= 8.8) sim_rate=21258 (inst/sec) elapsed = 0:0:09:02 / Wed May  1 14:52:50 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (317411,698507), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(317412,698507)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (317435,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(317436,698507)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(125,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 1018007  inst.: 11545956 (ipc= 8.8) sim_rate=21263 (inst/sec) elapsed = 0:0:09:03 / Wed May  1 14:52:51 2019
GPGPU-Sim uArch: cycles simulated: 1019507  inst.: 11557633 (ipc= 8.8) sim_rate=21245 (inst/sec) elapsed = 0:0:09:04 / Wed May  1 14:52:52 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (321340,698507), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(321341,698507)
GPGPU-Sim uArch: cycles simulated: 1020507  inst.: 11564260 (ipc= 8.8) sim_rate=21218 (inst/sec) elapsed = 0:0:09:05 / Wed May  1 14:52:53 2019
GPGPU-Sim uArch: cycles simulated: 1022007  inst.: 11575630 (ipc= 8.7) sim_rate=21200 (inst/sec) elapsed = 0:0:09:06 / Wed May  1 14:52:54 2019
GPGPU-Sim uArch: cycles simulated: 1023007  inst.: 11582161 (ipc= 8.7) sim_rate=21173 (inst/sec) elapsed = 0:0:09:07 / Wed May  1 14:52:55 2019
GPGPU-Sim uArch: cycles simulated: 1024007  inst.: 11591005 (ipc= 8.7) sim_rate=21151 (inst/sec) elapsed = 0:0:09:08 / Wed May  1 14:52:56 2019
GPGPU-Sim uArch: cycles simulated: 1026507  inst.: 11605317 (ipc= 8.7) sim_rate=21139 (inst/sec) elapsed = 0:0:09:09 / Wed May  1 14:52:57 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (328831,698507), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(328832,698507)
GPGPU-Sim uArch: cycles simulated: 1029007  inst.: 11623777 (ipc= 8.7) sim_rate=21134 (inst/sec) elapsed = 0:0:09:10 / Wed May  1 14:52:58 2019
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(121,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 1031007  inst.: 11636925 (ipc= 8.7) sim_rate=21119 (inst/sec) elapsed = 0:0:09:11 / Wed May  1 14:52:59 2019
GPGPU-Sim uArch: cycles simulated: 1033507  inst.: 11653034 (ipc= 8.7) sim_rate=21110 (inst/sec) elapsed = 0:0:09:12 / Wed May  1 14:53:00 2019
GPGPU-Sim uArch: cycles simulated: 1035007  inst.: 11662850 (ipc= 8.7) sim_rate=21090 (inst/sec) elapsed = 0:0:09:13 / Wed May  1 14:53:01 2019
GPGPU-Sim uArch: cycles simulated: 1036507  inst.: 11673716 (ipc= 8.7) sim_rate=21071 (inst/sec) elapsed = 0:0:09:14 / Wed May  1 14:53:02 2019
GPGPU-Sim uArch: cycles simulated: 1037507  inst.: 11680283 (ipc= 8.7) sim_rate=21045 (inst/sec) elapsed = 0:0:09:15 / Wed May  1 14:53:03 2019
GPGPU-Sim uArch: cycles simulated: 1038507  inst.: 11686360 (ipc= 8.7) sim_rate=21018 (inst/sec) elapsed = 0:0:09:16 / Wed May  1 14:53:04 2019
GPGPU-Sim uArch: cycles simulated: 1040507  inst.: 11699661 (ipc= 8.6) sim_rate=21004 (inst/sec) elapsed = 0:0:09:17 / Wed May  1 14:53:05 2019
GPGPU-Sim uArch: cycles simulated: 1043007  inst.: 11715409 (ipc= 8.6) sim_rate=20995 (inst/sec) elapsed = 0:0:09:18 / Wed May  1 14:53:06 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(68,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 1045507  inst.: 11731353 (ipc= 8.6) sim_rate=20986 (inst/sec) elapsed = 0:0:09:19 / Wed May  1 14:53:07 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (348402,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(348403,698507)
GPGPU-Sim uArch: cycles simulated: 1048007  inst.: 11748841 (ipc= 8.6) sim_rate=20980 (inst/sec) elapsed = 0:0:09:20 / Wed May  1 14:53:08 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (350246,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(350247,698507)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (351392,698507), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(351393,698507)
GPGPU-Sim uArch: cycles simulated: 1050507  inst.: 11770806 (ipc= 8.6) sim_rate=20981 (inst/sec) elapsed = 0:0:09:21 / Wed May  1 14:53:09 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (352826,698507), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(352827,698507)
GPGPU-Sim uArch: cycles simulated: 1051507  inst.: 11779390 (ipc= 8.6) sim_rate=20959 (inst/sec) elapsed = 0:0:09:22 / Wed May  1 14:53:10 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (353820,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(353821,698507)
GPGPU-Sim uArch: cycles simulated: 1052507  inst.: 11788446 (ipc= 8.6) sim_rate=20938 (inst/sec) elapsed = 0:0:09:23 / Wed May  1 14:53:11 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (354892,698507), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(354893,698507)
GPGPU-Sim uArch: cycles simulated: 1054007  inst.: 11805348 (ipc= 8.6) sim_rate=20931 (inst/sec) elapsed = 0:0:09:24 / Wed May  1 14:53:12 2019
GPGPU-Sim uArch: cycles simulated: 1055507  inst.: 11817144 (ipc= 8.6) sim_rate=20915 (inst/sec) elapsed = 0:0:09:25 / Wed May  1 14:53:13 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (357647,698507), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(357648,698507)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(66,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 1057507  inst.: 11834478 (ipc= 8.6) sim_rate=20908 (inst/sec) elapsed = 0:0:09:26 / Wed May  1 14:53:14 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (359403,698507), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(359404,698507)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (361150,698507), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(361151,698507)
GPGPU-Sim uArch: cycles simulated: 1060007  inst.: 11854817 (ipc= 8.6) sim_rate=20907 (inst/sec) elapsed = 0:0:09:27 / Wed May  1 14:53:15 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (361770,698507), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(361771,698507)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (362237,698507), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(362238,698507)
GPGPU-Sim uArch: cycles simulated: 1062507  inst.: 11878431 (ipc= 8.6) sim_rate=20912 (inst/sec) elapsed = 0:0:09:28 / Wed May  1 14:53:16 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (364206,698507), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(364207,698507)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (366499,698507), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(366500,698507)
GPGPU-Sim uArch: cycles simulated: 1065007  inst.: 11900676 (ipc= 8.6) sim_rate=20915 (inst/sec) elapsed = 0:0:09:29 / Wed May  1 14:53:17 2019
GPGPU-Sim uArch: cycles simulated: 1066007  inst.: 11909887 (ipc= 8.6) sim_rate=20894 (inst/sec) elapsed = 0:0:09:30 / Wed May  1 14:53:18 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(77,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 1067507  inst.: 11920982 (ipc= 8.6) sim_rate=20877 (inst/sec) elapsed = 0:0:09:31 / Wed May  1 14:53:19 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (369498,698507), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(369499,698507)
GPGPU-Sim uArch: cycles simulated: 1068507  inst.: 11928102 (ipc= 8.6) sim_rate=20853 (inst/sec) elapsed = 0:0:09:32 / Wed May  1 14:53:20 2019
GPGPU-Sim uArch: cycles simulated: 1070007  inst.: 11939235 (ipc= 8.6) sim_rate=20836 (inst/sec) elapsed = 0:0:09:33 / Wed May  1 14:53:21 2019
GPGPU-Sim uArch: cycles simulated: 1072507  inst.: 11958771 (ipc= 8.6) sim_rate=20834 (inst/sec) elapsed = 0:0:09:34 / Wed May  1 14:53:22 2019
GPGPU-Sim uArch: cycles simulated: 1075007  inst.: 11975518 (ipc= 8.6) sim_rate=20826 (inst/sec) elapsed = 0:0:09:35 / Wed May  1 14:53:23 2019
GPGPU-Sim uArch: cycles simulated: 1077507  inst.: 11991102 (ipc= 8.6) sim_rate=20817 (inst/sec) elapsed = 0:0:09:36 / Wed May  1 14:53:24 2019
GPGPU-Sim uArch: cycles simulated: 1079507  inst.: 12004539 (ipc= 8.6) sim_rate=20805 (inst/sec) elapsed = 0:0:09:37 / Wed May  1 14:53:25 2019
GPGPU-Sim uArch: cycles simulated: 1080507  inst.: 12010185 (ipc= 8.5) sim_rate=20778 (inst/sec) elapsed = 0:0:09:38 / Wed May  1 14:53:26 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(76,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 1082007  inst.: 12019805 (ipc= 8.5) sim_rate=20759 (inst/sec) elapsed = 0:0:09:39 / Wed May  1 14:53:27 2019
GPGPU-Sim uArch: cycles simulated: 1083007  inst.: 12026386 (ipc= 8.5) sim_rate=20735 (inst/sec) elapsed = 0:0:09:40 / Wed May  1 14:53:28 2019
GPGPU-Sim uArch: cycles simulated: 1085507  inst.: 12041449 (ipc= 8.5) sim_rate=20725 (inst/sec) elapsed = 0:0:09:41 / Wed May  1 14:53:29 2019
GPGPU-Sim uArch: cycles simulated: 1088007  inst.: 12057423 (ipc= 8.5) sim_rate=20717 (inst/sec) elapsed = 0:0:09:42 / Wed May  1 14:53:30 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (389535,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(389536,698507)
GPGPU-Sim uArch: cycles simulated: 1090507  inst.: 12076806 (ipc= 8.5) sim_rate=20714 (inst/sec) elapsed = 0:0:09:43 / Wed May  1 14:53:31 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (393908,698507), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(393909,698507)
GPGPU-Sim uArch: cycles simulated: 1093007  inst.: 12097290 (ipc= 8.5) sim_rate=20714 (inst/sec) elapsed = 0:0:09:44 / Wed May  1 14:53:32 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (394735,698507), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(394736,698507)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (394851,698507), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(394852,698507)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(65,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 1094507  inst.: 12111775 (ipc= 8.5) sim_rate=20703 (inst/sec) elapsed = 0:0:09:45 / Wed May  1 14:53:33 2019
GPGPU-Sim uArch: cycles simulated: 1095507  inst.: 12119638 (ipc= 8.5) sim_rate=20681 (inst/sec) elapsed = 0:0:09:46 / Wed May  1 14:53:34 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (397804,698507), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(397805,698507)
GPGPU-Sim uArch: cycles simulated: 1097007  inst.: 12136375 (ipc= 8.5) sim_rate=20675 (inst/sec) elapsed = 0:0:09:47 / Wed May  1 14:53:35 2019
GPGPU-Sim uArch: cycles simulated: 1098507  inst.: 12148115 (ipc= 8.5) sim_rate=20660 (inst/sec) elapsed = 0:0:09:48 / Wed May  1 14:53:36 2019
GPGPU-Sim uArch: cycles simulated: 1101007  inst.: 12165811 (ipc= 8.5) sim_rate=20655 (inst/sec) elapsed = 0:0:09:49 / Wed May  1 14:53:37 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (403579,698507), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(403580,698507)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (403712,698507), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(403713,698507)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (404288,698507), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(404289,698507)
GPGPU-Sim uArch: cycles simulated: 1103007  inst.: 12183518 (ipc= 8.5) sim_rate=20650 (inst/sec) elapsed = 0:0:09:50 / Wed May  1 14:53:38 2019
GPGPU-Sim uArch: cycles simulated: 1105507  inst.: 12204837 (ipc= 8.5) sim_rate=20651 (inst/sec) elapsed = 0:0:09:51 / Wed May  1 14:53:39 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (407072,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(407073,698507)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(158,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (407138,698507), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(407139,698507)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (408591,698507), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(408592,698507)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (408911,698507), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(408912,698507)
GPGPU-Sim uArch: cycles simulated: 1108007  inst.: 12232100 (ipc= 8.5) sim_rate=20662 (inst/sec) elapsed = 0:0:09:52 / Wed May  1 14:53:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (410312,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(410313,698507)
GPGPU-Sim uArch: cycles simulated: 1109507  inst.: 12244763 (ipc= 8.5) sim_rate=20648 (inst/sec) elapsed = 0:0:09:53 / Wed May  1 14:53:41 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (411492,698507), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(411493,698507)
GPGPU-Sim uArch: cycles simulated: 1110507  inst.: 12255476 (ipc= 8.5) sim_rate=20632 (inst/sec) elapsed = 0:0:09:54 / Wed May  1 14:53:42 2019
GPGPU-Sim uArch: cycles simulated: 1111507  inst.: 12263081 (ipc= 8.5) sim_rate=20610 (inst/sec) elapsed = 0:0:09:55 / Wed May  1 14:53:43 2019
GPGPU-Sim uArch: cycles simulated: 1113507  inst.: 12276721 (ipc= 8.5) sim_rate=20598 (inst/sec) elapsed = 0:0:09:56 / Wed May  1 14:53:44 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (415180,698507), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(415181,698507)
GPGPU-Sim uArch: cycles simulated: 1115507  inst.: 12289447 (ipc= 8.5) sim_rate=20585 (inst/sec) elapsed = 0:0:09:57 / Wed May  1 14:53:45 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(155,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1118007  inst.: 12306357 (ipc= 8.5) sim_rate=20579 (inst/sec) elapsed = 0:0:09:58 / Wed May  1 14:53:46 2019
GPGPU-Sim uArch: cycles simulated: 1120507  inst.: 12321381 (ipc= 8.5) sim_rate=20569 (inst/sec) elapsed = 0:0:09:59 / Wed May  1 14:53:47 2019
GPGPU-Sim uArch: cycles simulated: 1122507  inst.: 12334129 (ipc= 8.5) sim_rate=20556 (inst/sec) elapsed = 0:0:10:00 / Wed May  1 14:53:48 2019
GPGPU-Sim uArch: cycles simulated: 1123507  inst.: 12341044 (ipc= 8.5) sim_rate=20534 (inst/sec) elapsed = 0:0:10:01 / Wed May  1 14:53:49 2019
GPGPU-Sim uArch: cycles simulated: 1125007  inst.: 12348303 (ipc= 8.4) sim_rate=20512 (inst/sec) elapsed = 0:0:10:02 / Wed May  1 14:53:50 2019
GPGPU-Sim uArch: cycles simulated: 1126007  inst.: 12354771 (ipc= 8.4) sim_rate=20488 (inst/sec) elapsed = 0:0:10:03 / Wed May  1 14:53:51 2019
GPGPU-Sim uArch: cycles simulated: 1128007  inst.: 12368380 (ipc= 8.4) sim_rate=20477 (inst/sec) elapsed = 0:0:10:04 / Wed May  1 14:53:52 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (430976,698507), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(430977,698507)
GPGPU-Sim uArch: cycles simulated: 1130007  inst.: 12380010 (ipc= 8.4) sim_rate=20462 (inst/sec) elapsed = 0:0:10:05 / Wed May  1 14:53:53 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (431509,698507), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(431510,698507)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (431573,698507), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(431574,698507)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (432189,698507), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(432190,698507)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (432829,698507), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(432830,698507)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(162,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 1132507  inst.: 12405853 (ipc= 8.4) sim_rate=20471 (inst/sec) elapsed = 0:0:10:06 / Wed May  1 14:53:54 2019
GPGPU-Sim uArch: cycles simulated: 1135007  inst.: 12422347 (ipc= 8.4) sim_rate=20465 (inst/sec) elapsed = 0:0:10:07 / Wed May  1 14:53:55 2019
GPGPU-Sim uArch: cycles simulated: 1137507  inst.: 12438347 (ipc= 8.4) sim_rate=20457 (inst/sec) elapsed = 0:0:10:08 / Wed May  1 14:53:56 2019
GPGPU-Sim uArch: cycles simulated: 1138507  inst.: 12445144 (ipc= 8.4) sim_rate=20435 (inst/sec) elapsed = 0:0:10:09 / Wed May  1 14:53:57 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (440159,698507), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(440160,698507)
GPGPU-Sim uArch: cycles simulated: 1139507  inst.: 12451069 (ipc= 8.4) sim_rate=20411 (inst/sec) elapsed = 0:0:10:10 / Wed May  1 14:53:58 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (441109,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(441110,698507)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (441180,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(441181,698507)
GPGPU-Sim uArch: cycles simulated: 1140507  inst.: 12461328 (ipc= 8.4) sim_rate=20394 (inst/sec) elapsed = 0:0:10:11 / Wed May  1 14:53:59 2019
GPGPU-Sim uArch: cycles simulated: 1142007  inst.: 12472697 (ipc= 8.4) sim_rate=20380 (inst/sec) elapsed = 0:0:10:12 / Wed May  1 14:54:00 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (444006,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(444007,698507)
GPGPU-Sim uArch: cycles simulated: 1144007  inst.: 12486868 (ipc= 8.4) sim_rate=20370 (inst/sec) elapsed = 0:0:10:13 / Wed May  1 14:54:01 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (445941,698507), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(445942,698507)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(169,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 1146007  inst.: 12502896 (ipc= 8.4) sim_rate=20363 (inst/sec) elapsed = 0:0:10:14 / Wed May  1 14:54:02 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (448364,698507), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(448365,698507)
GPGPU-Sim uArch: cycles simulated: 1148507  inst.: 12523204 (ipc= 8.4) sim_rate=20362 (inst/sec) elapsed = 0:0:10:15 / Wed May  1 14:54:03 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (451468,698507), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(451469,698507)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (451951,698507), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(451952,698507)
GPGPU-Sim uArch: cycles simulated: 1151007  inst.: 12545027 (ipc= 8.4) sim_rate=20365 (inst/sec) elapsed = 0:0:10:16 / Wed May  1 14:54:04 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (453274,698507), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(453275,698507)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (453377,698507), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(453378,698507)
GPGPU-Sim uArch: cycles simulated: 1152507  inst.: 12556332 (ipc= 8.4) sim_rate=20350 (inst/sec) elapsed = 0:0:10:17 / Wed May  1 14:54:05 2019
GPGPU-Sim uArch: cycles simulated: 1154007  inst.: 12568609 (ipc= 8.4) sim_rate=20337 (inst/sec) elapsed = 0:0:10:18 / Wed May  1 14:54:06 2019
GPGPU-Sim uArch: cycles simulated: 1155007  inst.: 12575479 (ipc= 8.4) sim_rate=20315 (inst/sec) elapsed = 0:0:10:19 / Wed May  1 14:54:07 2019
GPGPU-Sim uArch: cycles simulated: 1156007  inst.: 12580960 (ipc= 8.4) sim_rate=20291 (inst/sec) elapsed = 0:0:10:20 / Wed May  1 14:54:08 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(173,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1158007  inst.: 12592173 (ipc= 8.4) sim_rate=20277 (inst/sec) elapsed = 0:0:10:21 / Wed May  1 14:54:09 2019
GPGPU-Sim uArch: cycles simulated: 1160007  inst.: 12606090 (ipc= 8.4) sim_rate=20267 (inst/sec) elapsed = 0:0:10:22 / Wed May  1 14:54:10 2019
GPGPU-Sim uArch: cycles simulated: 1162507  inst.: 12620221 (ipc= 8.4) sim_rate=20257 (inst/sec) elapsed = 0:0:10:23 / Wed May  1 14:54:11 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (466261,698507), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(466262,698507)
GPGPU-Sim uArch: cycles simulated: 1165007  inst.: 12638379 (ipc= 8.3) sim_rate=20253 (inst/sec) elapsed = 0:0:10:24 / Wed May  1 14:54:12 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (468746,698507), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(468747,698507)
GPGPU-Sim uArch: cycles simulated: 1167507  inst.: 12656873 (ipc= 8.3) sim_rate=20250 (inst/sec) elapsed = 0:0:10:25 / Wed May  1 14:54:13 2019
GPGPU-Sim uArch: cycles simulated: 1169507  inst.: 12672445 (ipc= 8.3) sim_rate=20243 (inst/sec) elapsed = 0:0:10:26 / Wed May  1 14:54:14 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (471531,698507), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(471532,698507)
GPGPU-Sim uArch: cycles simulated: 1170507  inst.: 12680140 (ipc= 8.3) sim_rate=20223 (inst/sec) elapsed = 0:0:10:27 / Wed May  1 14:54:15 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(119,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 1171507  inst.: 12688076 (ipc= 8.3) sim_rate=20203 (inst/sec) elapsed = 0:0:10:28 / Wed May  1 14:54:16 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (473436,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(473437,698507)
GPGPU-Sim uArch: cycles simulated: 1173007  inst.: 12699397 (ipc= 8.3) sim_rate=20189 (inst/sec) elapsed = 0:0:10:29 / Wed May  1 14:54:17 2019
GPGPU-Sim uArch: cycles simulated: 1175007  inst.: 12711705 (ipc= 8.3) sim_rate=20177 (inst/sec) elapsed = 0:0:10:30 / Wed May  1 14:54:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (477113,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(477114,698507)
GPGPU-Sim uArch: cycles simulated: 1177507  inst.: 12730270 (ipc= 8.3) sim_rate=20174 (inst/sec) elapsed = 0:0:10:31 / Wed May  1 14:54:19 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (479870,698507), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(479871,698507)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (479897,698507), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(479898,698507)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (480071,698507), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(480072,698507)
GPGPU-Sim uArch: cycles simulated: 1180007  inst.: 12753922 (ipc= 8.3) sim_rate=20180 (inst/sec) elapsed = 0:0:10:32 / Wed May  1 14:54:20 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (481545,698507), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(481546,698507)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (483805,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(483806,698507)
GPGPU-Sim uArch: cycles simulated: 1182507  inst.: 12774808 (ipc= 8.3) sim_rate=20181 (inst/sec) elapsed = 0:0:10:33 / Wed May  1 14:54:21 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(186,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1184507  inst.: 12787563 (ipc= 8.3) sim_rate=20169 (inst/sec) elapsed = 0:0:10:34 / Wed May  1 14:54:22 2019
GPGPU-Sim uArch: cycles simulated: 1185507  inst.: 12793832 (ipc= 8.3) sim_rate=20147 (inst/sec) elapsed = 0:0:10:35 / Wed May  1 14:54:23 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (487483,698507), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(487484,698507)
GPGPU-Sim uArch: cycles simulated: 1186507  inst.: 12802289 (ipc= 8.3) sim_rate=20129 (inst/sec) elapsed = 0:0:10:36 / Wed May  1 14:54:24 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (488523,698507), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(488524,698507)
GPGPU-Sim uArch: cycles simulated: 1187507  inst.: 12812795 (ipc= 8.3) sim_rate=20114 (inst/sec) elapsed = 0:0:10:37 / Wed May  1 14:54:25 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (491101,698507), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(491102,698507)
GPGPU-Sim uArch: cycles simulated: 1190007  inst.: 12831822 (ipc= 8.3) sim_rate=20112 (inst/sec) elapsed = 0:0:10:38 / Wed May  1 14:54:26 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (492203,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(492204,698507)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (492737,698507), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(492738,698507)
GPGPU-Sim uArch: cycles simulated: 1192507  inst.: 12852245 (ipc= 8.3) sim_rate=20113 (inst/sec) elapsed = 0:0:10:39 / Wed May  1 14:54:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (495474,698507), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(495475,698507)
GPGPU-Sim uArch: cycles simulated: 1195007  inst.: 12869450 (ipc= 8.3) sim_rate=20108 (inst/sec) elapsed = 0:0:10:40 / Wed May  1 14:54:28 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(187,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 1197507  inst.: 12886045 (ipc= 8.3) sim_rate=20103 (inst/sec) elapsed = 0:0:10:41 / Wed May  1 14:54:29 2019
GPGPU-Sim uArch: cycles simulated: 1199007  inst.: 12893679 (ipc= 8.3) sim_rate=20083 (inst/sec) elapsed = 0:0:10:42 / Wed May  1 14:54:30 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (500681,698507), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(500682,698507)
GPGPU-Sim uArch: cycles simulated: 1200007  inst.: 12899140 (ipc= 8.3) sim_rate=20060 (inst/sec) elapsed = 0:0:10:43 / Wed May  1 14:54:31 2019
GPGPU-Sim uArch: cycles simulated: 1201507  inst.: 12908674 (ipc= 8.3) sim_rate=20044 (inst/sec) elapsed = 0:0:10:44 / Wed May  1 14:54:32 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (503316,698507), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(503317,698507)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (503859,698507), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(503860,698507)
GPGPU-Sim uArch: cycles simulated: 1202507  inst.: 12916593 (ipc= 8.3) sim_rate=20025 (inst/sec) elapsed = 0:0:10:45 / Wed May  1 14:54:33 2019
GPGPU-Sim uArch: cycles simulated: 1205007  inst.: 12935057 (ipc= 8.3) sim_rate=20023 (inst/sec) elapsed = 0:0:10:46 / Wed May  1 14:54:34 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (506506,698507), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(506507,698507)
GPGPU-Sim uArch: cycles simulated: 1207007  inst.: 12950264 (ipc= 8.3) sim_rate=20015 (inst/sec) elapsed = 0:0:10:47 / Wed May  1 14:54:35 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (509607,698507), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(509608,698507)
GPGPU-Sim uArch: cycles simulated: 1209507  inst.: 12966876 (ipc= 8.3) sim_rate=20010 (inst/sec) elapsed = 0:0:10:48 / Wed May  1 14:54:36 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (511189,698507), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(511190,698507)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(148,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (511787,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(511788,698507)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (512780,698507), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(512781,698507)
GPGPU-Sim uArch: cycles simulated: 1212007  inst.: 12992176 (ipc= 8.3) sim_rate=20018 (inst/sec) elapsed = 0:0:10:49 / Wed May  1 14:54:37 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (514915,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(514916,698507)
GPGPU-Sim uArch: cycles simulated: 1213507  inst.: 13003322 (ipc= 8.3) sim_rate=20005 (inst/sec) elapsed = 0:0:10:50 / Wed May  1 14:54:38 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (515420,698507), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(515421,698507)
GPGPU-Sim uArch: cycles simulated: 1214507  inst.: 13011616 (ipc= 8.3) sim_rate=19987 (inst/sec) elapsed = 0:0:10:51 / Wed May  1 14:54:39 2019
GPGPU-Sim uArch: cycles simulated: 1215507  inst.: 13018115 (ipc= 8.3) sim_rate=19966 (inst/sec) elapsed = 0:0:10:52 / Wed May  1 14:54:40 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (517215,698507), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(517216,698507)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (518089,698507), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(518090,698507)
GPGPU-Sim uArch: cycles simulated: 1217007  inst.: 13030798 (ipc= 8.3) sim_rate=19955 (inst/sec) elapsed = 0:0:10:53 / Wed May  1 14:54:41 2019
GPGPU-Sim uArch: cycles simulated: 1219507  inst.: 13047924 (ipc= 8.3) sim_rate=19950 (inst/sec) elapsed = 0:0:10:54 / Wed May  1 14:54:42 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (521074,698507), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(521075,698507)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(136,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 1222007  inst.: 13065460 (ipc= 8.3) sim_rate=19947 (inst/sec) elapsed = 0:0:10:55 / Wed May  1 14:54:43 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (525233,698507), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(525234,698507)
GPGPU-Sim uArch: cycles simulated: 1224007  inst.: 13079947 (ipc= 8.2) sim_rate=19938 (inst/sec) elapsed = 0:0:10:56 / Wed May  1 14:54:44 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (526536,698507), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(526537,698507)
GPGPU-Sim uArch: cycles simulated: 1226507  inst.: 13097046 (ipc= 8.2) sim_rate=19934 (inst/sec) elapsed = 0:0:10:57 / Wed May  1 14:54:45 2019
GPGPU-Sim uArch: cycles simulated: 1227507  inst.: 13102582 (ipc= 8.2) sim_rate=19912 (inst/sec) elapsed = 0:0:10:58 / Wed May  1 14:54:46 2019
GPGPU-Sim uArch: cycles simulated: 1229007  inst.: 13113200 (ipc= 8.2) sim_rate=19898 (inst/sec) elapsed = 0:0:10:59 / Wed May  1 14:54:47 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (530701,698507), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(530702,698507)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (530735,698507), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(530736,698507)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (530756,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(530757,698507)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (531310,698507), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(531311,698507)
GPGPU-Sim uArch: cycles simulated: 1230007  inst.: 13124200 (ipc= 8.2) sim_rate=19885 (inst/sec) elapsed = 0:0:11:00 / Wed May  1 14:54:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (532782,698507), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(532783,698507)
GPGPU-Sim uArch: cycles simulated: 1232007  inst.: 13141130 (ipc= 8.2) sim_rate=19880 (inst/sec) elapsed = 0:0:11:01 / Wed May  1 14:54:49 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (534831,698507), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(534832,698507)
GPGPU-Sim uArch: cycles simulated: 1234507  inst.: 13159357 (ipc= 8.2) sim_rate=19878 (inst/sec) elapsed = 0:0:11:02 / Wed May  1 14:54:50 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(145,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (536540,698507), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(536541,698507)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (536771,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(536772,698507)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (537687,698507), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(537688,698507)
GPGPU-Sim uArch: cycles simulated: 1237007  inst.: 13178625 (ipc= 8.2) sim_rate=19877 (inst/sec) elapsed = 0:0:11:03 / Wed May  1 14:54:51 2019
GPGPU-Sim uArch: cycles simulated: 1239507  inst.: 13193857 (ipc= 8.2) sim_rate=19870 (inst/sec) elapsed = 0:0:11:04 / Wed May  1 14:54:52 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (541498,698507), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(541499,698507)
GPGPU-Sim uArch: cycles simulated: 1240507  inst.: 13202742 (ipc= 8.2) sim_rate=19853 (inst/sec) elapsed = 0:0:11:05 / Wed May  1 14:54:53 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (543077,698507), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(543078,698507)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (543180,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(543181,698507)
GPGPU-Sim uArch: cycles simulated: 1242007  inst.: 13215174 (ipc= 8.2) sim_rate=19842 (inst/sec) elapsed = 0:0:11:06 / Wed May  1 14:54:54 2019
GPGPU-Sim uArch: cycles simulated: 1243007  inst.: 13222709 (ipc= 8.2) sim_rate=19824 (inst/sec) elapsed = 0:0:11:07 / Wed May  1 14:54:55 2019
GPGPU-Sim uArch: cycles simulated: 1244007  inst.: 13227998 (ipc= 8.2) sim_rate=19802 (inst/sec) elapsed = 0:0:11:08 / Wed May  1 14:54:56 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (545827,698507), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(545828,698507)
GPGPU-Sim uArch: cycles simulated: 1246007  inst.: 13242248 (ipc= 8.2) sim_rate=19794 (inst/sec) elapsed = 0:0:11:09 / Wed May  1 14:54:57 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (548501,698507), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(548502,698507)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (548698,698507), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(548699,698507)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(163,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 1248507  inst.: 13262227 (ipc= 8.2) sim_rate=19794 (inst/sec) elapsed = 0:0:11:10 / Wed May  1 14:54:58 2019
GPGPU-Sim uArch: cycles simulated: 1251007  inst.: 13275379 (ipc= 8.2) sim_rate=19784 (inst/sec) elapsed = 0:0:11:11 / Wed May  1 14:54:59 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (553241,698507), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(553242,698507)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (553372,698507), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(553373,698507)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (553934,698507), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(553935,698507)
GPGPU-Sim uArch: cycles simulated: 1253007  inst.: 13292842 (ipc= 8.2) sim_rate=19781 (inst/sec) elapsed = 0:0:11:12 / Wed May  1 14:55:00 2019
GPGPU-Sim uArch: cycles simulated: 1255007  inst.: 13308750 (ipc= 8.2) sim_rate=19775 (inst/sec) elapsed = 0:0:11:13 / Wed May  1 14:55:01 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (556527,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(556528,698507)
GPGPU-Sim uArch: cycles simulated: 1256507  inst.: 13319574 (ipc= 8.2) sim_rate=19761 (inst/sec) elapsed = 0:0:11:14 / Wed May  1 14:55:02 2019
GPGPU-Sim uArch: cycles simulated: 1257507  inst.: 13326935 (ipc= 8.2) sim_rate=19743 (inst/sec) elapsed = 0:0:11:15 / Wed May  1 14:55:03 2019
GPGPU-Sim uArch: cycles simulated: 1258507  inst.: 13332248 (ipc= 8.2) sim_rate=19722 (inst/sec) elapsed = 0:0:11:16 / Wed May  1 14:55:04 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (560128,698507), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(560129,698507)
GPGPU-Sim uArch: cycles simulated: 1260007  inst.: 13344574 (ipc= 8.2) sim_rate=19711 (inst/sec) elapsed = 0:0:11:17 / Wed May  1 14:55:05 2019
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(226,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (562909,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(562910,698507)
GPGPU-Sim uArch: cycles simulated: 1262007  inst.: 13358750 (ipc= 8.2) sim_rate=19703 (inst/sec) elapsed = 0:0:11:18 / Wed May  1 14:55:06 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (564243,698507), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(564244,698507)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (565252,698507), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(565253,698507)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (565264,698507), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(565265,698507)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (565369,698507), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(565370,698507)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (565738,698507), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(565739,698507)
GPGPU-Sim uArch: cycles simulated: 1264507  inst.: 13384978 (ipc= 8.2) sim_rate=19712 (inst/sec) elapsed = 0:0:11:19 / Wed May  1 14:55:07 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (568493,698507), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(568494,698507)
GPGPU-Sim uArch: cycles simulated: 1267007  inst.: 13401875 (ipc= 8.2) sim_rate=19708 (inst/sec) elapsed = 0:0:11:20 / Wed May  1 14:55:08 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (568534,698507), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(568535,698507)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (569013,698507), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(569014,698507)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (570867,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(570868,698507)
GPGPU-Sim uArch: cycles simulated: 1269507  inst.: 13425018 (ipc= 8.2) sim_rate=19713 (inst/sec) elapsed = 0:0:11:21 / Wed May  1 14:55:09 2019
GPGPU-Sim uArch: cycles simulated: 1271007  inst.: 13436699 (ipc= 8.2) sim_rate=19701 (inst/sec) elapsed = 0:0:11:22 / Wed May  1 14:55:10 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (572781,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(572782,698507)
GPGPU-Sim uArch: cycles simulated: 1272007  inst.: 13444361 (ipc= 8.2) sim_rate=19684 (inst/sec) elapsed = 0:0:11:23 / Wed May  1 14:55:11 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(170,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (573848,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(573849,698507)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (574891,698507), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(574892,698507)
GPGPU-Sim uArch: cycles simulated: 1273507  inst.: 13454692 (ipc= 8.2) sim_rate=19670 (inst/sec) elapsed = 0:0:11:24 / Wed May  1 14:55:12 2019
GPGPU-Sim uArch: cycles simulated: 1274507  inst.: 13461044 (ipc= 8.2) sim_rate=19651 (inst/sec) elapsed = 0:0:11:25 / Wed May  1 14:55:13 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (576560,698507), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(576561,698507)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (577076,698507), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(577077,698507)
GPGPU-Sim uArch: cycles simulated: 1276507  inst.: 13477786 (ipc= 8.2) sim_rate=19646 (inst/sec) elapsed = 0:0:11:26 / Wed May  1 14:55:14 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (580112,698507), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(580113,698507)
GPGPU-Sim uArch: cycles simulated: 1279007  inst.: 13493361 (ipc= 8.2) sim_rate=19640 (inst/sec) elapsed = 0:0:11:27 / Wed May  1 14:55:15 2019
GPGPU-Sim uArch: cycles simulated: 1281007  inst.: 13505490 (ipc= 8.2) sim_rate=19630 (inst/sec) elapsed = 0:0:11:28 / Wed May  1 14:55:16 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (582903,698507), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(582904,698507)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (583461,698507), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(583462,698507)
GPGPU-Sim uArch: cycles simulated: 1283507  inst.: 13523949 (ipc= 8.2) sim_rate=19628 (inst/sec) elapsed = 0:0:11:29 / Wed May  1 14:55:17 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (585922,698507), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(585923,698507)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (586202,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(586203,698507)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (586384,698507), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(586385,698507)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(249,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 1286007  inst.: 13546401 (ipc= 8.2) sim_rate=19632 (inst/sec) elapsed = 0:0:11:30 / Wed May  1 14:55:18 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588407,698507), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(588408,698507)
GPGPU-Sim uArch: cycles simulated: 1287507  inst.: 13558351 (ipc= 8.2) sim_rate=19621 (inst/sec) elapsed = 0:0:11:31 / Wed May  1 14:55:19 2019
GPGPU-Sim uArch: cycles simulated: 1289007  inst.: 13569454 (ipc= 8.2) sim_rate=19609 (inst/sec) elapsed = 0:0:11:32 / Wed May  1 14:55:20 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (590625,698507), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(590626,698507)
GPGPU-Sim uArch: cycles simulated: 1290007  inst.: 13578943 (ipc= 8.2) sim_rate=19594 (inst/sec) elapsed = 0:0:11:33 / Wed May  1 14:55:21 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (592226,698507), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592227,698507)
GPGPU-Sim uArch: cycles simulated: 1291007  inst.: 13586253 (ipc= 8.2) sim_rate=19576 (inst/sec) elapsed = 0:0:11:34 / Wed May  1 14:55:22 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (592648,698507), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592649,698507)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (593431,698507), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (594084,698507), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (594228,698507), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1293507  inst.: 13606269 (ipc= 8.2) sim_rate=19577 (inst/sec) elapsed = 0:0:11:35 / Wed May  1 14:55:23 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (595562,698507), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (597192,698507), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1296007  inst.: 13623331 (ipc= 8.2) sim_rate=19573 (inst/sec) elapsed = 0:0:11:36 / Wed May  1 14:55:24 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (597919,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (598211,698507), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (598232,698507), 4 CTAs running
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(249,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (599564,698507), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1298507  inst.: 13640420 (ipc= 8.2) sim_rate=19570 (inst/sec) elapsed = 0:0:11:37 / Wed May  1 14:55:25 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (601272,698507), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (602149,698507), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1301007  inst.: 13657565 (ipc= 8.2) sim_rate=19566 (inst/sec) elapsed = 0:0:11:38 / Wed May  1 14:55:26 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (602962,698507), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (603902,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (604118,698507), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1303007  inst.: 13672458 (ipc= 8.2) sim_rate=19560 (inst/sec) elapsed = 0:0:11:39 / Wed May  1 14:55:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (604757,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (605004,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (605498,698507), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1304507  inst.: 13683399 (ipc= 8.1) sim_rate=19547 (inst/sec) elapsed = 0:0:11:40 / Wed May  1 14:55:28 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (606872,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (606940,698507), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1306007  inst.: 13695189 (ipc= 8.1) sim_rate=19536 (inst/sec) elapsed = 0:0:11:41 / Wed May  1 14:55:29 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (607531,698507), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (607544,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (607600,698507), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (607779,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (607822,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (608503,698507), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1307507  inst.: 13705704 (ipc= 8.1) sim_rate=19523 (inst/sec) elapsed = 0:0:11:42 / Wed May  1 14:55:30 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (611078,698507), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1310007  inst.: 13722653 (ipc= 8.1) sim_rate=19520 (inst/sec) elapsed = 0:0:11:43 / Wed May  1 14:55:31 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (611901,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (612416,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (612535,698507), 4 CTAs running
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(242,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (613167,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (613204,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (613421,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (614134,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (614199,698507), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1313007  inst.: 13741929 (ipc= 8.1) sim_rate=19519 (inst/sec) elapsed = 0:0:11:44 / Wed May  1 14:55:32 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (614827,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (614892,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (615064,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (615364,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (615454,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (616345,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (616378,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (616489,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (616511,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (616553,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (616829,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 1316007  inst.: 13758493 (ipc= 8.1) sim_rate=19515 (inst/sec) elapsed = 0:0:11:45 / Wed May  1 14:55:33 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (617560,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (618436,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (618500,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (618567,698507), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (619359,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (619509,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (620366,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (620376,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (620501,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (620505,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (620904,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (621423,698507), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1320007  inst.: 13778598 (ipc= 8.1) sim_rate=19516 (inst/sec) elapsed = 0:0:11:46 / Wed May  1 14:55:34 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (621885,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (622885,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (622976,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 1322007  inst.: 13785941 (ipc= 8.1) sim_rate=19499 (inst/sec) elapsed = 0:0:11:47 / Wed May  1 14:55:35 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (623515,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (623571,698507), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (623993,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (624309,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (625233,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (625377,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (625950,698507), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1324507  inst.: 13793785 (ipc= 8.1) sim_rate=19482 (inst/sec) elapsed = 0:0:11:48 / Wed May  1 14:55:36 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (626058,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (626158,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (626204,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (626401,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (626914,698507), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (627130,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (627380,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (627681,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (627948,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (628378,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (628540,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (628830,698507), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1327507  inst.: 13800284 (ipc= 8.0) sim_rate=19464 (inst/sec) elapsed = 0:0:11:49 / Wed May  1 14:55:37 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (629794,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (630311,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (631157,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (631457,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (631745,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (632063,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (632974,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (633272,698507), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (634059,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 1333507  inst.: 13805253 (ipc= 8.0) sim_rate=19444 (inst/sec) elapsed = 0:0:11:50 / Wed May  1 14:55:38 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (635950,698507), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (637185,698507), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 637186
gpu_sim_insn = 5060568
gpu_ipc =       7.9421
gpu_tot_sim_cycle = 1335693
gpu_tot_sim_insn = 13805710
gpu_tot_ipc =      10.3360
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 570
gpu_stall_icnt2sh    = 1193812
gpu_total_sim_rate=19444

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 783961
	L1I_total_cache_misses = 981
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5849
L1D_cache:
	L1D_cache_core[0]: Access = 78757, Miss = 72373, Miss_rate = 0.919, Pending_hits = 3794, Reservation_fails = 1151154
	L1D_cache_core[1]: Access = 78240, Miss = 71765, Miss_rate = 0.917, Pending_hits = 3714, Reservation_fails = 1159554
	L1D_cache_core[2]: Access = 77057, Miss = 70884, Miss_rate = 0.920, Pending_hits = 3682, Reservation_fails = 1140281
	L1D_cache_core[3]: Access = 79799, Miss = 73308, Miss_rate = 0.919, Pending_hits = 3818, Reservation_fails = 1189368
	L1D_cache_core[4]: Access = 77626, Miss = 71254, Miss_rate = 0.918, Pending_hits = 3858, Reservation_fails = 1149716
	L1D_cache_core[5]: Access = 79097, Miss = 72616, Miss_rate = 0.918, Pending_hits = 3796, Reservation_fails = 1170064
	L1D_cache_core[6]: Access = 79869, Miss = 73261, Miss_rate = 0.917, Pending_hits = 3821, Reservation_fails = 1181875
	L1D_cache_core[7]: Access = 79090, Miss = 72649, Miss_rate = 0.919, Pending_hits = 3755, Reservation_fails = 1182796
	L1D_cache_core[8]: Access = 77582, Miss = 71176, Miss_rate = 0.917, Pending_hits = 3773, Reservation_fails = 1148241
	L1D_cache_core[9]: Access = 78805, Miss = 72409, Miss_rate = 0.919, Pending_hits = 3797, Reservation_fails = 1165000
	L1D_cache_core[10]: Access = 81471, Miss = 74618, Miss_rate = 0.916, Pending_hits = 3986, Reservation_fails = 1202732
	L1D_cache_core[11]: Access = 77469, Miss = 71152, Miss_rate = 0.918, Pending_hits = 3690, Reservation_fails = 1148673
	L1D_cache_core[12]: Access = 80225, Miss = 73740, Miss_rate = 0.919, Pending_hits = 3811, Reservation_fails = 1188503
	L1D_cache_core[13]: Access = 77333, Miss = 71002, Miss_rate = 0.918, Pending_hits = 3613, Reservation_fails = 1155380
	L1D_cache_core[14]: Access = 77065, Miss = 70772, Miss_rate = 0.918, Pending_hits = 3709, Reservation_fails = 1138235
	L1D_total_cache_accesses = 1179485
	L1D_total_cache_misses = 1082979
	L1D_total_cache_miss_rate = 0.9182
	L1D_total_cache_pending_hits = 56617
	L1D_total_cache_reservation_fails = 17471572
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 115649
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 664857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12743371
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 115169
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4728201
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 782980
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 981
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2235, 2034, 2255, 2045, 2001, 2134, 2274, 1855, 2279, 2126, 2223, 2167, 2104, 1929, 2382, 2037, 1930, 1993, 2283, 2188, 2397, 2151, 1639, 2081, 1928, 1836, 2260, 2014, 2266, 2220, 1860, 2033, 1911, 2064, 2254, 2097, 2312, 2238, 2159, 2108, 1579, 1268, 1646, 1341, 1319, 1750, 1708, 1309, 
gpgpu_n_tot_thrd_icount = 46343936
gpgpu_n_tot_w_icount = 1448248
gpgpu_n_stall_shd_mem = 18297946
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 664857
gpgpu_n_mem_write_global = 419771
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1861141
gpgpu_n_store_insn = 687137
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1351280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18294535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31119126	W0_Idle:2825186	W0_Scoreboard:2807482	W1:340661	W2:161383	W3:104912	W4:77695	W5:60318	W6:49809	W7:45667	W8:41061	W9:39982	W10:36087	W11:32196	W12:30480	W13:28850	W14:24362	W15:21112	W16:19068	W17:16498	W18:14130	W19:12004	W20:11550	W21:11197	W22:12535	W23:11419	W24:11983	W25:13387	W26:11434	W27:9890	W28:7475	W29:4029	W30:2385	W31:369	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5318856 {8:664857,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16811768 {40:419495,72:87,136:189,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90420552 {136:664857,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3358168 {8:419771,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 155 
maxdqlatency = 0 
maxmflatency = 425 
averagemflatency = 174 
max_icnt2mem_latency = 89 
max_icnt2sh_latency = 1333782 
mrq_lat_table:32902 	4728 	458 	1856 	4206 	172 	10 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1045536 	39107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	557620 	346015 	177738 	3330 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	172958 	285300 	196920 	9693 	1 	0 	0 	2 	6 	37 	532 	3198 	10713 	15483 	50475 	119985 	180680 	38660 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2667 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        33        21        23        29        30        30        30        33        29        29        26        32        32        33        32 
dram[1]:        38        31        34        28        22        20        32        32        41        30        24        29        33        33        40        39 
dram[2]:        30        19        36        32        24        27        32        32        36        20        20        22        32        32        34        37 
dram[3]:        30        32        31        28        30        23        32        32        28        28        20        28        34        32        32        32 
dram[4]:        32        32        31        31        24        32        28        28        32        33        22        22        35        32        32        32 
dram[5]:        27        28        32        30        32        30        32        32        24        29        30        22        32        32        32        32 
maximum service time to same row:
dram[0]:    132812    120771    122806    139385    195235    148919    122425    113709    151737    126099     87815    103762    147774    158685    157226    158837 
dram[1]:    151173    130245    123950    133502    195130    146915    116111    102750    149446    189098    185551    187318    212589    127876    165097    157709 
dram[2]:    117288    103287    127694    122985    191029    142663    144468    138307    130028    126649    162206    165578    148406    133530    200607    255250 
dram[3]:    146188    157427    161747    185345    116501    184478    164079    178256    110460    123604    129300    291163    226169    193317    174672    187284 
dram[4]:    125899    120712    132377    169700    147554    212966    148812    152700    137765    105504    164297    163012    192365    147658    170352    157225 
dram[5]:    137416    138127    181454    185350    203238    154381    123750    141029    158891    147616    147111    158086    208180    209255    215085    203601 
average row accesses per activate:
dram[0]:  4.201681  3.562914  3.333333  3.553191  4.273504  3.704918  4.037594  4.298387  4.102941  4.045113  3.206107  3.800000  5.842105  6.017544  7.533333  6.105263 
dram[1]:  4.459016  4.248062  3.577465  3.691729  3.772727  3.597015  3.689189  3.315476  3.363636  3.341615  4.760870  3.961905  5.627119  6.166667  7.395833  8.414634 
dram[2]:  3.556291  3.254545  3.531469  4.172414  3.806201  3.543478  4.256000  4.899083  3.224138  3.726667  3.823529  3.452381  5.430769  4.788733  7.166667  9.054054 
dram[3]:  3.787879  4.211864  4.112903  4.163793  4.268518  4.160714  4.303279  4.316239  4.089552  3.866197  3.066225  3.231884  6.607843  5.365079  6.000000  5.762712 
dram[4]:  4.403509  4.959184  4.047619  4.391304  3.576642  4.076271  4.254098  3.960630  3.835616  4.037037  3.818965  3.990654  5.059701  5.467742  6.245283  7.311111 
dram[5]:  4.235294  3.723077  3.404255  3.721805  4.509434  4.360360  4.980583  5.170000  3.681818  3.806667  3.867257  3.267606  6.105263  6.214286  6.734694  7.020833 
average row locality = 44334/10632 = 4.169865
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       386       398       385       399       402       375       448       437       444       441       376       373       325       335       339       348 
dram[1]:       398       405       389       385       405       396       452       472       472       441       379       364       328       329       355       345 
dram[2]:       413       406       397       384       396       399       444       445       451       458       393       386       351       334       344       335 
dram[3]:       383       374       395       388       372       383       437       426       445       453       396       388       328       336       348       340 
dram[4]:       380       378       388       391       396       394       433       422       453       445       389       372       329       331       331       329 
dram[5]:       390       379       376       385       383       398       423       427       460       460       387       403       337       340       330       337 
total reads: 37430
bank skew: 472/325 = 1.45
chip skew: 6336/6161 = 1.03
number of total write accesses:
dram[0]:       114       140        95       102        98        77        89        96       114        97        44        45         8         8         0         0 
dram[1]:       146       143       119       106        93        86        94        85       120        97        59        52         4         4         0         0 
dram[2]:       124       131       108       100        95        90        88        89       110       101        62        49         2         6         0         0 
dram[3]:       117       123       115        95        89        83        88        79       103        96        67        58         9         2         0         0 
dram[4]:       122       108       122       114        94        87        86        81       107       100        54        55        10         8         0         0 
dram[5]:       114       105       104       110        95        86        90        90       107       111        50        61        11         8         0         0 
total reads: 6904
min_bank_accesses = 0!
chip skew: 1208/1124 = 1.07
average mf latency per bank:
dram[0]:       2078      1950      2358      2268      2272      2406      2114      2127      1856      1981      4880      5106      9089      8865     13099     12901
dram[1]:       1806      1912      2196      2322      2284      2350      2152      2147      1843      1983      4623      5153      8919      9057     12512     13038
dram[2]:       1974      1930      2203      2343      2280      2311      2139      2108      1889      1945      4416      4986      8462      9226     12753     13288
dram[3]:       2076      1989      2189      2356      2383      2367      2203      2237      1965      1939      4461      4826      8917      9125     12834     13162
dram[4]:       2039      2163      2234      2272      2416      2430      2309      2240      2033      1969     20311      5062      9229      9252     13904     13651
dram[5]:       2043      2177      2290      2244      2329      2301      2206      2172      1905      1910      4832      4677      8754      9040     13519     13270
maximum mf latency per bank:
dram[0]:        362       387       372       372       358       369       368       425       366       389       369       412       373       391       362       365
dram[1]:        364       382       415       419       396       363       414       376       405       403       356       389       370       388       364       369
dram[2]:        386       384       388       416       355       363       385       416       412       386       387       386       374       378       354       358
dram[3]:        374       375       357       375       385       394       394       375       358       375       373       375       369       358       371       385
dram[4]:        377       376       380       359       389       408       417       405       380       386       369       370       377       407       401       362
dram[5]:        389       394       372       387       397       392       380       398       374       421       370       382       403       374       397       390

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763110 n_nop=1745570 n_act=1777 n_pre=1761 n_req=7338 n_rd=12422 n_write=1580 bw_util=0.01588
n_activity=131539 dram_eff=0.2129
bk0: 772a 1757330i bk1: 796a 1756153i bk2: 770a 1756604i bk3: 798a 1756595i bk4: 804a 1757214i bk5: 750a 1757536i bk6: 896a 1756791i bk7: 874a 1756789i bk8: 888a 1756328i bk9: 882a 1756578i bk10: 752a 1757518i bk11: 746a 1757918i bk12: 650a 1759882i bk13: 670a 1759905i bk14: 678a 1760375i bk15: 696a 1760092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.014982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763110 n_nop=1745107 n_act=1844 n_pre=1828 n_req=7523 n_rd=12630 n_write=1701 bw_util=0.01626
n_activity=134120 dram_eff=0.2137
bk0: 796a 1756823i bk1: 810a 1756754i bk2: 778a 1756552i bk3: 770a 1756989i bk4: 810a 1757005i bk5: 792a 1757122i bk6: 904a 1756176i bk7: 944a 1755676i bk8: 944a 1755278i bk9: 882a 1755857i bk10: 758a 1758095i bk11: 728a 1757948i bk12: 656a 1759708i bk13: 658a 1759901i bk14: 710a 1760217i bk15: 690a 1760597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0166773
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763110 n_nop=1745105 n_act=1866 n_pre=1850 n_req=7491 n_rd=12672 n_write=1617 bw_util=0.01621
n_activity=134750 dram_eff=0.2121
bk0: 826a 1756329i bk1: 812a 1755897i bk2: 794a 1756468i bk3: 768a 1757491i bk4: 792a 1757112i bk5: 798a 1756879i bk6: 888a 1756704i bk7: 890a 1756953i bk8: 902a 1755417i bk9: 916a 1755813i bk10: 786a 1757417i bk11: 772a 1757523i bk12: 702a 1759616i bk13: 668a 1759540i bk14: 688a 1760227i bk15: 670a 1760787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0163648
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763110 n_nop=1745668 n_act=1745 n_pre=1729 n_req=7316 n_rd=12384 n_write=1584 bw_util=0.01584
n_activity=130185 dram_eff=0.2146
bk0: 766a 1756988i bk1: 748a 1757064i bk2: 790a 1756903i bk3: 776a 1757359i bk4: 744a 1757741i bk5: 766a 1757507i bk6: 874a 1757038i bk7: 852a 1757359i bk8: 890a 1756452i bk9: 906a 1756343i bk10: 792a 1756662i bk11: 776a 1756880i bk12: 656a 1759895i bk13: 672a 1759681i bk14: 696a 1759955i bk15: 680a 1760172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0147563
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763110 n_nop=1745816 n_act=1688 n_pre=1672 n_req=7309 n_rd=12322 n_write=1612 bw_util=0.01581
n_activity=127058 dram_eff=0.2193
bk0: 760a 1757358i bk1: 756a 1757703i bk2: 776a 1756994i bk3: 782a 1757126i bk4: 792a 1757017i bk5: 788a 1757498i bk6: 866a 1756854i bk7: 844a 1756941i bk8: 906a 1756149i bk9: 890a 1756379i bk10: 778a 1757764i bk11: 744a 1757935i bk12: 658a 1759500i bk13: 662a 1759642i bk14: 662a 1760061i bk15: 658a 1760416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0151221
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1763110 n_nop=1745656 n_act=1712 n_pre=1696 n_req=7357 n_rd=12430 n_write=1616 bw_util=0.01593
n_activity=129033 dram_eff=0.2177
bk0: 780a 1757292i bk1: 758a 1757215i bk2: 752a 1756697i bk3: 770a 1756774i bk4: 766a 1757509i bk5: 796a 1757311i bk6: 846a 1757438i bk7: 854a 1757521i bk8: 920a 1755855i bk9: 920a 1755630i bk10: 774a 1757713i bk11: 806a 1756846i bk12: 674a 1759598i bk13: 680a 1759649i bk14: 660a 1760168i bk15: 674a 1760387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0148232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 86571, Miss = 3105, Miss_rate = 0.036, Pending_hits = 11, Reservation_fails = 227
L2_cache_bank[1]: Access = 87291, Miss = 3106, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 86227, Miss = 3178, Miss_rate = 0.037, Pending_hits = 9, Reservation_fails = 115
L2_cache_bank[3]: Access = 87755, Miss = 3137, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 85930, Miss = 3189, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 88005, Miss = 3147, Miss_rate = 0.036, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 86871, Miss = 3104, Miss_rate = 0.036, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 87417, Miss = 3088, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 125172, Miss = 3099, Miss_rate = 0.025, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 88316, Miss = 3062, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 87042, Miss = 3086, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 88106, Miss = 3129, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1084703
L2_total_cache_misses = 37430
L2_total_cache_miss_rate = 0.0345
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 631483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33362
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 415673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4063
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.184
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3744401
icnt_total_pkts_simt_to_mem=1505128
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.572
	minimum = 6
	maximum = 123
Network latency average = 15.3451
	minimum = 6
	maximum = 111
Slowest packet = 1169173
Flit latency average = 14.6081
	minimum = 6
	maximum = 107
Slowest flit = 2931509
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0583068
	minimum = 0.0513288 (at node 9)
	maximum = 0.0849877 (at node 23)
Accepted packet rate average = 0.0583068
	minimum = 0.0513288 (at node 9)
	maximum = 0.0849877 (at node 23)
Injected flit rate average = 0.148578
	minimum = 0.0668219 (at node 9)
	maximum = 0.265105 (at node 23)
Accepted flit rate average= 0.148578
	minimum = 0.0803674 (at node 25)
	maximum = 0.203485 (at node 5)
Injected packet length average = 2.54821
Accepted packet length average = 2.54821
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.0312 (6 samples)
	minimum = 6 (6 samples)
	maximum = 73.5 (6 samples)
Network latency average = 11.4356 (6 samples)
	minimum = 6 (6 samples)
	maximum = 66.6667 (6 samples)
Flit latency average = 10.2985 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.032558 (6 samples)
	minimum = 0.0245031 (6 samples)
	maximum = 0.0600671 (6 samples)
Accepted packet rate average = 0.032558 (6 samples)
	minimum = 0.0245031 (6 samples)
	maximum = 0.0600671 (6 samples)
Injected flit rate average = 0.0790227 (6 samples)
	minimum = 0.0334724 (6 samples)
	maximum = 0.151989 (6 samples)
Accepted flit rate average = 0.0790227 (6 samples)
	minimum = 0.0440765 (6 samples)
	maximum = 0.124725 (6 samples)
Injected packet size average = 2.42713 (6 samples)
Accepted packet size average = 2.42713 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 50 sec (710 sec)
gpgpu_simulation_rate = 19444 (inst/sec)
gpgpu_simulation_rate = 1881 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1335693)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1335693)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1335693)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1335693)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,1335693)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,1335693)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,1335693)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(40,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(43,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(66,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 1336193  inst.: 14090501 (ipc=569.6) sim_rate=19817 (inst/sec) elapsed = 0:0:11:51 / Wed May  1 14:55:39 2019
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(40,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1337693  inst.: 14105830 (ipc=150.1) sim_rate=19811 (inst/sec) elapsed = 0:0:11:52 / Wed May  1 14:55:40 2019
GPGPU-Sim uArch: cycles simulated: 1339693  inst.: 14113913 (ipc=77.1) sim_rate=19795 (inst/sec) elapsed = 0:0:11:53 / Wed May  1 14:55:41 2019
GPGPU-Sim uArch: cycles simulated: 1341693  inst.: 14122633 (ipc=52.8) sim_rate=19779 (inst/sec) elapsed = 0:0:11:54 / Wed May  1 14:55:42 2019
GPGPU-Sim uArch: cycles simulated: 1342693  inst.: 14127624 (ipc=46.0) sim_rate=19758 (inst/sec) elapsed = 0:0:11:55 / Wed May  1 14:55:43 2019
GPGPU-Sim uArch: cycles simulated: 1343693  inst.: 14132630 (ipc=40.9) sim_rate=19738 (inst/sec) elapsed = 0:0:11:56 / Wed May  1 14:55:44 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8563,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8564,1335693)
GPGPU-Sim uArch: cycles simulated: 1344693  inst.: 14139661 (ipc=37.1) sim_rate=19720 (inst/sec) elapsed = 0:0:11:57 / Wed May  1 14:55:45 2019
GPGPU-Sim uArch: cycles simulated: 1346693  inst.: 14151632 (ipc=31.4) sim_rate=19709 (inst/sec) elapsed = 0:0:11:58 / Wed May  1 14:55:46 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12002,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12003,1335693)
GPGPU-Sim uArch: cycles simulated: 1348693  inst.: 14162970 (ipc=27.5) sim_rate=19698 (inst/sec) elapsed = 0:0:11:59 / Wed May  1 14:55:47 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14048,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14049,1335693)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14553,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14554,1335693)
GPGPU-Sim uArch: cycles simulated: 1350693  inst.: 14175308 (ipc=24.6) sim_rate=19687 (inst/sec) elapsed = 0:0:12:00 / Wed May  1 14:55:48 2019
GPGPU-Sim uArch: cycles simulated: 1352693  inst.: 14186432 (ipc=22.4) sim_rate=19676 (inst/sec) elapsed = 0:0:12:01 / Wed May  1 14:55:49 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17077,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17078,1335693)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17985,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17986,1335693)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18074,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18075,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18198,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18199,1335693)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(64,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1354193  inst.: 14198641 (ipc=21.2) sim_rate=19665 (inst/sec) elapsed = 0:0:12:02 / Wed May  1 14:55:50 2019
GPGPU-Sim uArch: cycles simulated: 1355193  inst.: 14203820 (ipc=20.4) sim_rate=19645 (inst/sec) elapsed = 0:0:12:03 / Wed May  1 14:55:51 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19524,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19525,1335693)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20282,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20283,1335693)
GPGPU-Sim uArch: cycles simulated: 1356193  inst.: 14212277 (ipc=19.8) sim_rate=19630 (inst/sec) elapsed = 0:0:12:04 / Wed May  1 14:55:52 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21214,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21215,1335693)
GPGPU-Sim uArch: cycles simulated: 1357193  inst.: 14218668 (ipc=19.2) sim_rate=19611 (inst/sec) elapsed = 0:0:12:05 / Wed May  1 14:55:53 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22870,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22871,1335693)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22951,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22952,1335693)
GPGPU-Sim uArch: cycles simulated: 1359193  inst.: 14233243 (ipc=18.2) sim_rate=19605 (inst/sec) elapsed = 0:0:12:06 / Wed May  1 14:55:54 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24650,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24651,1335693)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25135,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25136,1335693)
GPGPU-Sim uArch: cycles simulated: 1361193  inst.: 14247067 (ipc=17.3) sim_rate=19597 (inst/sec) elapsed = 0:0:12:07 / Wed May  1 14:55:55 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (27714,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(27715,1335693)
GPGPU-Sim uArch: cycles simulated: 1363693  inst.: 14263623 (ipc=16.4) sim_rate=19592 (inst/sec) elapsed = 0:0:12:08 / Wed May  1 14:55:56 2019
GPGPU-Sim uArch: cycles simulated: 1365693  inst.: 14278579 (ipc=15.8) sim_rate=19586 (inst/sec) elapsed = 0:0:12:09 / Wed May  1 14:55:57 2019
GPGPU-Sim uArch: cycles simulated: 1366693  inst.: 14286235 (ipc=15.5) sim_rate=19570 (inst/sec) elapsed = 0:0:12:10 / Wed May  1 14:55:58 2019
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(42,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 1368193  inst.: 14295416 (ipc=15.1) sim_rate=19555 (inst/sec) elapsed = 0:0:12:11 / Wed May  1 14:55:59 2019
GPGPU-Sim uArch: cycles simulated: 1369193  inst.: 14301937 (ipc=14.8) sim_rate=19538 (inst/sec) elapsed = 0:0:12:12 / Wed May  1 14:56:00 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34101,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34102,1335693)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34108,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34109,1335693)
GPGPU-Sim uArch: cycles simulated: 1370193  inst.: 14310009 (ipc=14.6) sim_rate=19522 (inst/sec) elapsed = 0:0:12:13 / Wed May  1 14:56:01 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35153,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35154,1335693)
GPGPU-Sim uArch: cycles simulated: 1372693  inst.: 14327206 (ipc=14.1) sim_rate=19519 (inst/sec) elapsed = 0:0:12:14 / Wed May  1 14:56:02 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39372,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(39373,1335693)
GPGPU-Sim uArch: cycles simulated: 1375193  inst.: 14341684 (ipc=13.6) sim_rate=19512 (inst/sec) elapsed = 0:0:12:15 / Wed May  1 14:56:03 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40003,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(40004,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40868,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40869,1335693)
GPGPU-Sim uArch: cycles simulated: 1377193  inst.: 14355169 (ipc=13.2) sim_rate=19504 (inst/sec) elapsed = 0:0:12:16 / Wed May  1 14:56:04 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41792,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(41793,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42221,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42222,1335693)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42321,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(42322,1335693)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43594,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(43595,1335693)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43850,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43851,1335693)
GPGPU-Sim uArch: cycles simulated: 1379693  inst.: 14380273 (ipc=13.1) sim_rate=19511 (inst/sec) elapsed = 0:0:12:17 / Wed May  1 14:56:05 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45372,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45373,1335693)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(54,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45751,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(45752,1335693)
GPGPU-Sim uArch: cycles simulated: 1381693  inst.: 14396483 (ipc=12.8) sim_rate=19507 (inst/sec) elapsed = 0:0:12:18 / Wed May  1 14:56:06 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (46103,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(46104,1335693)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46655,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(46656,1335693)
GPGPU-Sim uArch: cycles simulated: 1382693  inst.: 14407946 (ipc=12.8) sim_rate=19496 (inst/sec) elapsed = 0:0:12:19 / Wed May  1 14:56:07 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (47127,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(47128,1335693)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (47598,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(47599,1335693)
GPGPU-Sim uArch: cycles simulated: 1383693  inst.: 14419294 (ipc=12.8) sim_rate=19485 (inst/sec) elapsed = 0:0:12:20 / Wed May  1 14:56:08 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (48246,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(48247,1335693)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (48819,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(48820,1335693)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49130,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(49131,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (49247,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(49248,1335693)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (49283,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(49284,1335693)
GPGPU-Sim uArch: cycles simulated: 1385193  inst.: 14440319 (ipc=12.8) sim_rate=19487 (inst/sec) elapsed = 0:0:12:21 / Wed May  1 14:56:09 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (50809,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(50810,1335693)
GPGPU-Sim uArch: cycles simulated: 1386693  inst.: 14454839 (ipc=12.7) sim_rate=19480 (inst/sec) elapsed = 0:0:12:22 / Wed May  1 14:56:10 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (51088,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(51089,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (51578,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(51579,1335693)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (51813,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(51814,1335693)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (52183,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(52184,1335693)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (53210,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(53211,1335693)
GPGPU-Sim uArch: cycles simulated: 1389193  inst.: 14484317 (ipc=12.7) sim_rate=19494 (inst/sec) elapsed = 0:0:12:23 / Wed May  1 14:56:11 2019
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(82,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (53812,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(53813,1335693)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (54367,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(54368,1335693)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (54541,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(54542,1335693)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (55094,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(55095,1335693)
GPGPU-Sim uArch: cycles simulated: 1391693  inst.: 14514379 (ipc=12.7) sim_rate=19508 (inst/sec) elapsed = 0:0:12:24 / Wed May  1 14:56:12 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (56425,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(56426,1335693)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (56457,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(56458,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (56603,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(56604,1335693)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (56898,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(56899,1335693)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (57052,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(57053,1335693)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (57194,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(57195,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57445,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(57446,1335693)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (57879,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(57880,1335693)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (57978,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(57979,1335693)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (58001,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(58002,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (58013,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(58014,1335693)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (58032,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(58033,1335693)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (58155,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(58156,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (58224,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(58225,1335693)
GPGPU-Sim uArch: cycles simulated: 1394193  inst.: 14560827 (ipc=12.9) sim_rate=19544 (inst/sec) elapsed = 0:0:12:25 / Wed May  1 14:56:13 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (58969,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(58970,1335693)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (59242,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(59243,1335693)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(56,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (60373,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(60374,1335693)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (60461,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(60462,1335693)
GPGPU-Sim uArch: cycles simulated: 1396193  inst.: 14592910 (ipc=13.0) sim_rate=19561 (inst/sec) elapsed = 0:0:12:26 / Wed May  1 14:56:14 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (60847,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(60848,1335693)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60976,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(60977,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (61024,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(61025,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (61049,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(61050,1335693)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (61468,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(61469,1335693)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (61902,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(61903,1335693)
GPGPU-Sim uArch: cycles simulated: 1397693  inst.: 14621791 (ipc=13.2) sim_rate=19574 (inst/sec) elapsed = 0:0:12:27 / Wed May  1 14:56:15 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (62292,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(62293,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (62621,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(62622,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (62699,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(62700,1335693)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (62801,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(62802,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (62961,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(62962,1335693)
GPGPU-Sim uArch: cycles simulated: 1398693  inst.: 14641366 (ipc=13.3) sim_rate=19574 (inst/sec) elapsed = 0:0:12:28 / Wed May  1 14:56:16 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (63072,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(63073,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (63115,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(63116,1335693)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (63257,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(63258,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (63654,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(63655,1335693)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (63951,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(63952,1335693)
GPGPU-Sim uArch: cycles simulated: 1399693  inst.: 14667288 (ipc=13.5) sim_rate=19582 (inst/sec) elapsed = 0:0:12:29 / Wed May  1 14:56:17 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (64324,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(64325,1335693)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (64362,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(64363,1335693)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(173,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (64455,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(64456,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (64537,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(64538,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (64655,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(64656,1335693)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (64800,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(64801,1335693)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (65243,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(65244,1335693)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (65306,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(65307,1335693)
GPGPU-Sim uArch: cycles simulated: 1401193  inst.: 14700161 (ipc=13.7) sim_rate=19600 (inst/sec) elapsed = 0:0:12:30 / Wed May  1 14:56:18 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (65509,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(65510,1335693)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (65607,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(65608,1335693)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (65760,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(65761,1335693)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (65955,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(65956,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (66041,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(66042,1335693)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (66105,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(66106,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (66231,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(66232,1335693)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (66266,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(66267,1335693)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (66753,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(66754,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (66837,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(66838,1335693)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (66852,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(66853,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (67271,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(67272,1335693)
GPGPU-Sim uArch: cycles simulated: 1403193  inst.: 14759844 (ipc=14.1) sim_rate=19653 (inst/sec) elapsed = 0:0:12:31 / Wed May  1 14:56:19 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (67728,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(67729,1335693)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(75,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (67811,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(67812,1335693)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (67832,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(67833,1335693)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (67873,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(67874,1335693)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (67947,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(67948,1335693)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (68029,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(68030,1335693)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (68184,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(68185,1335693)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (68197,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(68198,1335693)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (68368,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(68369,1335693)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (68813,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(68814,1335693)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (68824,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(68825,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (68883,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(68884,1335693)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (68935,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(68936,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (68943,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(68944,1335693)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (69280,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(69281,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (69599,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(69600,1335693)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (69641,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(69642,1335693)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (69654,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(69655,1335693)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (69902,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(69903,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (69963,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(69964,1335693)
GPGPU-Sim uArch: cycles simulated: 1405693  inst.: 14842926 (ipc=14.8) sim_rate=19737 (inst/sec) elapsed = 0:0:12:32 / Wed May  1 14:56:20 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (70012,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(70013,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (70025,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(70026,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (70052,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(70053,1335693)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (70065,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(70066,1335693)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (70171,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(70172,1335693)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (70189,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(70190,1335693)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(207,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (70302,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(70303,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (70487,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(70488,1335693)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (70610,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(70611,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (70830,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(70831,1335693)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (70995,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(70996,1335693)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (71005,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(71006,1335693)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (71042,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(71043,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (71226,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(71227,1335693)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (71311,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(71312,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (71406,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(71407,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (71430,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(71431,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (71689,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(71690,1335693)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (71708,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(71709,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (71793,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(71794,1335693)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (71900,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(71901,1335693)
GPGPU-Sim uArch: cycles simulated: 1407693  inst.: 14923924 (ipc=15.5) sim_rate=19819 (inst/sec) elapsed = 0:0:12:33 / Wed May  1 14:56:21 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (72236,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(72237,1335693)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (72379,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(72380,1335693)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (72411,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(72412,1335693)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (72413,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(72414,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (72435,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(72436,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (72459,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(72460,1335693)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (72572,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(72573,1335693)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (72613,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(72614,1335693)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(240,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (72647,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(72648,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (72651,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(72652,1335693)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (72675,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(72676,1335693)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (72701,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(72702,1335693)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (72719,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(72720,1335693)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (73017,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(73018,1335693)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (73039,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(73040,1335693)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (73082,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(73083,1335693)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (73098,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(73099,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (73136,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(73137,1335693)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (73162,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(73163,1335693)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (73169,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(73170,1335693)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (73171,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(73172,1335693)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (73197,1335693), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(73198,1335693)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (73224,1335693), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(73225,1335693)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (73418,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (73427,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (73432,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (73458,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (73490,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (73530,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (73560,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (73657,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (73673,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (73730,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (73761,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (73779,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (73802,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (73832,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (73836,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (73855,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (74010,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (74032,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (74166,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (74242,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (74254,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (74347,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (74376,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (74403,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (74421,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (74444,1335693), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1410193  inst.: 15040240 (ipc=16.6) sim_rate=19947 (inst/sec) elapsed = 0:0:12:34 / Wed May  1 14:56:22 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (74553,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (74680,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (74688,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (74750,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (74790,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (74804,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (74855,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (74886,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (74905,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (74938,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (74945,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (74956,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (74998,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (74999,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (75072,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (75142,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (75195,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (75238,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (75344,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (75375,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (75411,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (75417,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (75474,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (75530,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (75555,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (75564,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (75575,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (75624,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (75670,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (75673,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (75691,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (75768,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (75829,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (75859,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (75907,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (76011,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (76159,1335693), 2 CTAs running
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(254,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (76233,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (76304,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (76333,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (76836,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (76846,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (76937,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (77003,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (77053,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (77089,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (77321,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (77443,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (77563,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (77611,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (78016,1335693), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (78561,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (78917,1335693), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (79037,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (79060,1335693), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (79096,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (79242,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (79269,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (79361,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (79715,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (80132,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (81128,1335693), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (81184,1335693), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (81334,1335693), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 81335
gpu_sim_insn = 1250634
gpu_ipc =      15.3763
gpu_tot_sim_cycle = 1417028
gpu_tot_sim_insn = 15056344
gpu_tot_ipc =      10.6253
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 570
gpu_stall_icnt2sh    = 1238655
gpu_total_sim_rate=19968

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 873109
	L1I_total_cache_misses = 981
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5849
L1D_cache:
	L1D_cache_core[0]: Access = 82246, Miss = 75381, Miss_rate = 0.917, Pending_hits = 3919, Reservation_fails = 1221552
	L1D_cache_core[1]: Access = 81794, Miss = 74880, Miss_rate = 0.915, Pending_hits = 3795, Reservation_fails = 1233587
	L1D_cache_core[2]: Access = 80442, Miss = 73775, Miss_rate = 0.917, Pending_hits = 3793, Reservation_fails = 1210518
	L1D_cache_core[3]: Access = 83420, Miss = 76488, Miss_rate = 0.917, Pending_hits = 3890, Reservation_fails = 1264773
	L1D_cache_core[4]: Access = 80992, Miss = 74106, Miss_rate = 0.915, Pending_hits = 3937, Reservation_fails = 1221083
	L1D_cache_core[5]: Access = 82475, Miss = 75479, Miss_rate = 0.915, Pending_hits = 3896, Reservation_fails = 1239269
	L1D_cache_core[6]: Access = 83178, Miss = 76180, Miss_rate = 0.916, Pending_hits = 3902, Reservation_fails = 1252588
	L1D_cache_core[7]: Access = 82557, Miss = 75652, Miss_rate = 0.916, Pending_hits = 3829, Reservation_fails = 1256918
	L1D_cache_core[8]: Access = 80921, Miss = 74093, Miss_rate = 0.916, Pending_hits = 3873, Reservation_fails = 1217648
	L1D_cache_core[9]: Access = 82210, Miss = 75209, Miss_rate = 0.915, Pending_hits = 3894, Reservation_fails = 1235126
	L1D_cache_core[10]: Access = 84907, Miss = 77463, Miss_rate = 0.912, Pending_hits = 4114, Reservation_fails = 1270914
	L1D_cache_core[11]: Access = 80812, Miss = 74003, Miss_rate = 0.916, Pending_hits = 3770, Reservation_fails = 1218562
	L1D_cache_core[12]: Access = 83455, Miss = 76483, Miss_rate = 0.916, Pending_hits = 3893, Reservation_fails = 1258784
	L1D_cache_core[13]: Access = 80701, Miss = 73901, Miss_rate = 0.916, Pending_hits = 3684, Reservation_fails = 1224740
	L1D_cache_core[14]: Access = 80312, Miss = 73574, Miss_rate = 0.916, Pending_hits = 3807, Reservation_fails = 1206871
	L1D_total_cache_accesses = 1230422
	L1D_total_cache_misses = 1126667
	L1D_total_cache_miss_rate = 0.9157
	L1D_total_cache_pending_hits = 57996
	L1D_total_cache_reservation_fails = 18532933
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 123938
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13734173
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 123458
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 420944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4798760
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 872128
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 981
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2583, 2229, 2642, 2316, 2368, 2320, 2582, 1978, 2391, 2464, 2431, 2395, 2313, 2181, 2664, 2260, 2173, 2175, 2441, 2447, 2623, 2358, 1917, 2291, 2169, 2108, 2449, 2170, 2614, 2354, 2060, 2359, 2108, 2264, 2526, 2360, 2372, 2339, 2315, 2327, 1772, 1313, 1859, 1515, 1512, 1924, 1753, 1417, 
gpgpu_n_tot_thrd_icount = 51174752
gpgpu_n_tot_w_icount = 1599211
gpgpu_n_stall_shd_mem = 19384912
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 705723
gpgpu_n_mem_write_global = 423008
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1983241
gpgpu_n_store_insn = 696793
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1496176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19381501
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33008135	W0_Idle:2849340	W0_Scoreboard:3054084	W1:397292	W2:182642	W3:118087	W4:86358	W5:65591	W6:53594	W7:48647	W8:43072	W9:41341	W10:37120	W11:32826	W12:30987	W13:29395	W14:24732	W15:21230	W16:19241	W17:16715	W18:14617	W19:12248	W20:11654	W21:11331	W22:12705	W23:11504	W24:12158	W25:13387	W26:11497	W27:9901	W28:7516	W29:4029	W30:2385	W31:369	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5645784 {8:705723,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16941248 {40:422732,72:87,136:189,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95978328 {136:705723,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3384064 {8:423008,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 155 
maxdqlatency = 0 
maxmflatency = 443 
averagemflatency = 174 
max_icnt2mem_latency = 89 
max_icnt2sh_latency = 1412988 
mrq_lat_table:38192 	5176 	550 	2017 	4881 	221 	28 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1084005 	44741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	595514 	351939 	177976 	3377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	185960 	303576 	206239 	9962 	1 	0 	0 	2 	6 	37 	532 	3198 	10713 	15483 	50475 	119985 	180680 	41897 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2830 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        33        21        23        29        30        30        30        33        29        29        26        32        32        33        32 
dram[1]:        38        31        34        28        22        20        32        32        41        30        24        29        33        33        40        39 
dram[2]:        30        19        36        32        24        27        32        32        36        20        20        22        32        32        34        37 
dram[3]:        30        32        31        28        30        23        32        32        28        28        20        28        34        32        32        32 
dram[4]:        32        32        31        31        24        32        28        28        32        33        22        22        35        32        32        32 
dram[5]:        27        28        32        30        32        30        32        32        24        29        30        22        32        32        32        32 
maximum service time to same row:
dram[0]:    132812    120771    122806    139385    195235    148919    122425    113709    151737    126099     87815    103762    147774    158685    157226    158837 
dram[1]:    151173    130245    123950    133502    195130    146915    116111    102750    149446    189098    185551    187318    212589    127876    165097    157709 
dram[2]:    117288    103287    127694    122985    191029    142663    144468    138307    130028    126649    162206    165578    148406    133530    200607    255250 
dram[3]:    146188    157427    161747    185345    116501    184478    164079    178256    110460    123604    129300    291163    226169    193317    174672    187284 
dram[4]:    125899    120712    132377    169700    147554    212966    148812    152700    137765    105504    164297    163012    192365    147658    170352    157225 
dram[5]:    137416    138127    181454    185350    203238    154381    123750    141029    158891    147616    147111    158086    208180    209255    215085    203601 
average row accesses per activate:
dram[0]:  3.710526  3.417143  3.265432  3.337278  4.021739  3.647887  3.856250  3.934640  3.945455  3.651163  3.000000  3.211539  4.576087  4.415842  7.107143  5.898551 
dram[1]:  3.954545  3.993464  3.308140  3.509434  3.660000  3.438710  3.598802  3.192894  3.265701  3.210526  4.045802  3.686131  4.326530  4.275510  6.164179  7.214286 
dram[2]:  3.303867  3.108808  3.268571  3.820690  3.788732  3.361446  3.898734  4.570370  3.037915  3.272727  3.411392  3.133333  4.238095  4.186275  6.564516  8.148936 
dram[3]:  3.481250  3.690789  3.754967  3.857143  4.000000  3.962406  4.006849  3.871622  4.065790  3.614035  2.945355  3.000000  5.047059  4.133333  5.549296  5.153846 
dram[4]:  4.428571  4.444445  3.807947  3.835616  3.605263  3.811594  4.112676  3.846667  3.589888  3.556818  3.590278  3.707143  4.271845  5.060241  6.193548  7.074074 
dram[5]:  3.930556  3.503226  3.203593  3.335294  4.242188  4.173228  4.603175  4.443609  3.402116  3.616667  3.346154  3.061453  4.698925  4.775281  6.295082  6.655172 
average row locality = 51067/13273 = 3.847435
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       436       447       428       452       450       435       514       493       511       506       450       438       401       421       398       407 
dram[1]:       454       458       440       438       454       444       498       532       535       495       455       439       404       401       413       404 
dram[2]:       460       459       451       440       440       461       508       513       512       523       463       450       430       408       407       383 
dram[3]:       431       426       444       433       423       438       488       485       498       505       463       457       405       416       394       402 
dram[4]:       419       434       440       435       452       432       487       480       512       505       451       451       417       400       384       382 
dram[5]:       440       428       421       442       443       440       479       486       520       522       459       473       412       403       384       386 
total reads: 43086
bank skew: 535/382 = 1.40
chip skew: 7308/7081 = 1.03
number of total write accesses:
dram[0]:       128       151       101       112       105        83       103       109       140       122        60        63        20        25         0         0 
dram[1]:       155       153       129       120        95        89       103        97       141       115        75        66        20        18         0         0 
dram[2]:       138       141       121       114        98        97       108       104       129       125        76        67        15        19         0         0 
dram[3]:       126       135       123       107        97        89        97        88       120       113        76        71        24        18         0         0 
dram[4]:       139       126       135       125        96        94        97        97       127       121        66        68        23        20         0         0 
dram[5]:       126       115       114       125       100        90       101       105       123       129        63        75        25        22         0         0 
total reads: 7981
min_bank_accesses = 0!
chip skew: 1376/1284 = 1.07
average mf latency per bank:
dram[0]:       1904      1812      2204      2079      2096      2175      1888      1939      1649      1761      4147      4373      7539      7153     11808     11670
dram[1]:       1690      1777      2020      2109      2138      2189      1999      1954      1675      1804      3941      4372      7332      7534     11385     11765
dram[2]:       1844      1793      2013      2114      2140      2103      1900      1883      1712      1739      3845      4307      7039      7704     11467     12279
dram[3]:       1933      1816      2028      2168      2185      2164      2029      2029      1795      1775      3938      4194      7351      7495     12000     11809
dram[4]:       1879      1936      2045      2100      2234      2271      2101      2000      1839      1778     17597      4283      7458      7839     12652     12417
dram[5]:       1878      1997      2111      2030      2122      2150      2006      1952      1739      1733      4162      4070      7293      7759     12251     12253
maximum mf latency per bank:
dram[0]:        362       387       372       372       358       369       368       425       366       389       391       412       373       391       362       365
dram[1]:        364       382       415       419       396       363       414       376       405       403       356       389       370       388       364       369
dram[2]:        386       384       388       416       355       363       416       416       412       386       387       386       374       378       354       358
dram[3]:        374       375       357       375       385       394       394       375       358       375       373       375       369       358       371       385
dram[4]:        377       376       380       359       389       443       417       405       380       386       369       370       377       407       401       362
dram[5]:        389       394       372       387       397       392       380       398       374       421       374       382       403       374       397       390

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870471 n_nop=1849698 n_act=2232 n_pre=2216 n_req=8509 n_rd=14374 n_write=1951 bw_util=0.01746
n_activity=156089 dram_eff=0.2092
bk0: 872a 1863486i bk1: 894a 1862541i bk2: 856a 1863274i bk3: 904a 1862959i bk4: 900a 1863781i bk5: 870a 1864073i bk6: 1028a 1863011i bk7: 986a 1862967i bk8: 1022a 1862394i bk9: 1012a 1862399i bk10: 900a 1863389i bk11: 876a 1863730i bk12: 802a 1865827i bk13: 842a 1865506i bk14: 796a 1867082i bk15: 814a 1866853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0162237
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870471 n_nop=1849365 n_act=2291 n_pre=2275 n_req=8640 n_rd=14528 n_write=2012 bw_util=0.01769
n_activity=158714 dram_eff=0.2084
bk0: 908a 1862983i bk1: 916a 1863128i bk2: 880a 1862794i bk3: 876a 1863297i bk4: 908a 1863643i bk5: 888a 1863678i bk6: 996a 1862794i bk7: 1064a 1861853i bk8: 1070a 1861325i bk9: 990a 1862022i bk10: 910a 1864033i bk11: 878a 1864013i bk12: 808a 1865531i bk13: 802a 1865632i bk14: 826a 1866732i bk15: 808a 1867268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0178399
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870471 n_nop=1849187 n_act=2343 n_pre=2327 n_req=8660 n_rd=14616 n_write=1998 bw_util=0.01776
n_activity=158783 dram_eff=0.2093
bk0: 920a 1862584i bk1: 918a 1862148i bk2: 902a 1862613i bk3: 880a 1863699i bk4: 880a 1863854i bk5: 922a 1863195i bk6: 1016a 1862569i bk7: 1026a 1863005i bk8: 1024a 1861299i bk9: 1046a 1861356i bk10: 926a 1863355i bk11: 900a 1863410i bk12: 860a 1865419i bk13: 816a 1865507i bk14: 814a 1866831i bk15: 766a 1867669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0185616
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870471 n_nop=1850026 n_act=2181 n_pre=2165 n_req=8392 n_rd=14216 n_write=1883 bw_util=0.01721
n_activity=153521 dram_eff=0.2097
bk0: 862a 1863363i bk1: 852a 1863193i bk2: 888a 1863251i bk3: 866a 1863717i bk4: 846a 1864231i bk5: 876a 1864070i bk6: 976a 1863448i bk7: 970a 1863556i bk8: 996a 1862898i bk9: 1010a 1862519i bk10: 926a 1862817i bk11: 914a 1862831i bk12: 810a 1865909i bk13: 832a 1865437i bk14: 788a 1866687i bk15: 804a 1866747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0159623
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870471 n_nop=1850223 n_act=2071 n_pre=2055 n_req=8415 n_rd=14162 n_write=1960 bw_util=0.01724
n_activity=148667 dram_eff=0.2169
bk0: 838a 1863990i bk1: 868a 1863998i bk2: 880a 1863326i bk3: 870a 1863428i bk4: 904a 1863717i bk5: 864a 1863982i bk6: 974a 1863119i bk7: 960a 1863172i bk8: 1024a 1862160i bk9: 1010a 1862026i bk10: 902a 1863942i bk11: 902a 1863943i bk12: 834a 1865340i bk13: 800a 1865897i bk14: 768a 1866878i bk15: 764a 1867268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.01683
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1870471 n_nop=1849975 n_act=2155 n_pre=2139 n_req=8451 n_rd=14276 n_write=1926 bw_util=0.01732
n_activity=152330 dram_eff=0.2127
bk0: 880a 1863630i bk1: 856a 1863565i bk2: 842a 1863105i bk3: 884a 1862816i bk4: 886a 1863957i bk5: 880a 1863957i bk6: 958a 1863794i bk7: 972a 1863554i bk8: 1040a 1861922i bk9: 1044a 1861699i bk10: 918a 1863473i bk11: 946a 1862672i bk12: 824a 1865491i bk13: 806a 1865654i bk14: 768a 1866938i bk15: 772a 1867221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0162264

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90186, Miss = 3588, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 227
L2_cache_bank[1]: Access = 90976, Miss = 3599, Miss_rate = 0.040, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 89948, Miss = 3653, Miss_rate = 0.041, Pending_hits = 9, Reservation_fails = 115
L2_cache_bank[3]: Access = 91378, Miss = 3611, Miss_rate = 0.040, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 89724, Miss = 3671, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 91728, Miss = 3637, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 90521, Miss = 3546, Miss_rate = 0.039, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 91215, Miss = 3562, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 129004, Miss = 3562, Miss_rate = 0.028, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 91860, Miss = 3519, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 90528, Miss = 3558, Miss_rate = 0.039, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 91738, Miss = 3580, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1128806
L2_total_cache_misses = 43086
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38884
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 418776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4197
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.182
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3951968
icnt_total_pkts_simt_to_mem=1552468
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.321
	minimum = 6
	maximum = 97
Network latency average = 13.9724
	minimum = 6
	maximum = 90
Slowest packet = 2234027
Flit latency average = 13.2947
	minimum = 6
	maximum = 86
Slowest flit = 5435979
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0401658
	minimum = 0.0340444 (at node 12)
	maximum = 0.0471138 (at node 23)
Accepted packet rate average = 0.0401658
	minimum = 0.0340444 (at node 12)
	maximum = 0.0471138 (at node 23)
Injected flit rate average = 0.116075
	minimum = 0.0367124 (at node 12)
	maximum = 0.221971 (at node 19)
Accepted flit rate average= 0.116075
	minimum = 0.0459089 (at node 25)
	maximum = 0.187484 (at node 3)
Injected packet length average = 2.88991
Accepted packet length average = 2.88991
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3583 (7 samples)
	minimum = 6 (7 samples)
	maximum = 76.8571 (7 samples)
Network latency average = 11.798 (7 samples)
	minimum = 6 (7 samples)
	maximum = 70 (7 samples)
Flit latency average = 10.7265 (7 samples)
	minimum = 6 (7 samples)
	maximum = 66.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0336448 (7 samples)
	minimum = 0.0258662 (7 samples)
	maximum = 0.0582166 (7 samples)
Accepted packet rate average = 0.0336448 (7 samples)
	minimum = 0.0258662 (7 samples)
	maximum = 0.0582166 (7 samples)
Injected flit rate average = 0.0843159 (7 samples)
	minimum = 0.0339352 (7 samples)
	maximum = 0.161987 (7 samples)
Accepted flit rate average = 0.0843159 (7 samples)
	minimum = 0.0443383 (7 samples)
	maximum = 0.133691 (7 samples)
Injected packet size average = 2.50606 (7 samples)
Accepted packet size average = 2.50606 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 34 sec (754 sec)
gpgpu_simulation_rate = 19968 (inst/sec)
gpgpu_simulation_rate = 1879 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1417028)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1417028)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1417028)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1417028)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,1417028)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,1417028)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,1417028)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(45,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(52,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (380,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(381,1417028)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (389,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(390,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (392,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(393,1417028)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (399,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(400,1417028)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(50,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (403,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(404,1417028)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (408,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(409,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (409,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(410,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (420,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (420,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(421,1417028)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(421,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (424,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (424,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(425,1417028)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(425,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (429,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(430,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (445,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(446,1417028)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (476,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(477,1417028)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (489,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (489,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (489,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(490,1417028)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(490,1417028)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(490,1417028)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (491,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (491,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(492,1417028)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(492,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (497,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(498,1417028)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (499,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(500,1417028)
GPGPU-Sim uArch: cycles simulated: 1417528  inst.: 15365254 (ipc=617.8) sim_rate=20324 (inst/sec) elapsed = 0:0:12:36 / Wed May  1 14:56:24 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (506,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(507,1417028)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (509,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(510,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (515,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(516,1417028)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (524,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (524,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(525,1417028)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(525,1417028)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (527,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(528,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (530,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(531,1417028)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (536,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(537,1417028)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (537,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (537,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(538,1417028)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(538,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (541,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (541,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(542,1417028)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(542,1417028)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (543,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (543,1417028), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(544,1417028)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(545,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (545,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(546,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (546,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(547,1417028)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (551,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (551,1417028), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(552,1417028)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(553,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (556,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(557,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (559,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(560,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (560,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(561,1417028)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (569,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(570,1417028)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(70,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (573,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(574,1417028)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (575,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(576,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (576,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(577,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (579,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(580,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (585,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(586,1417028)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (603,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(604,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (610,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(611,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (616,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(617,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (639,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(640,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (643,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(644,1417028)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (659,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(660,1417028)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (673,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(674,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (705,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(706,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (714,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(715,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (722,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(723,1417028)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (732,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(733,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (742,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(743,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (743,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(744,1417028)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(150,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (779,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(780,1417028)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (781,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(782,1417028)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (783,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(784,1417028)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (787,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(788,1417028)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (790,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(791,1417028)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (795,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(796,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (806,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(807,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (817,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(818,1417028)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (820,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(821,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (859,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(860,1417028)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (888,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(889,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (899,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(900,1417028)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (909,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(910,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (923,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(924,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (926,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(927,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (928,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(929,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (938,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(939,1417028)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (947,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(948,1417028)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (951,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(952,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (957,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(958,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (965,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(966,1417028)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (971,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(972,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (979,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(980,1417028)
GPGPU-Sim uArch: cycles simulated: 1418028  inst.: 15587299 (ipc=531.0) sim_rate=20563 (inst/sec) elapsed = 0:0:12:38 / Wed May  1 14:56:26 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1005,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1006,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1019,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1020,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1021,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1022,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1027,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1028,1417028)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(113,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1061,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1062,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1083,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1084,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1092,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1093,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1094,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1095,1417028)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1095,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1096,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1125,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1126,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1135,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1136,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1140,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1141,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1145,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1146,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1162,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1163,1417028)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1174,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1175,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1175,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1176,1417028)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1188,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1189,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1189,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1190,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1191,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1192,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1198,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1199,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1224,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1225,1417028)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1225,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1226,1417028)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1229,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1230,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1257,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1258,1417028)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1269,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1270,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1272,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1273,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1277,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1278,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1280,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1281,1417028)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(177,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1289,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1290,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1303,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1304,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1309,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1310,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1316,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1317,1417028)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1318,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1319,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1347,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1348,1417028)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1349,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1350,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1358,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1359,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1361,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1362,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1367,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1368,1417028)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1368,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1369,1417028)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1371,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1372,1417028)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1395,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1396,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1410,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1411,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1422,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1423,1417028)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1425,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1426,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1441,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1442,1417028)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1443,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1444,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1456,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1457,1417028)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1483,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1483,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1484,1417028)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1484,1417028)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1484,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1485,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1493,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1493,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1494,1417028)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1494,1417028)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(215,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 1418528  inst.: 15788965 (ipc=488.4) sim_rate=20802 (inst/sec) elapsed = 0:0:12:39 / Wed May  1 14:56:27 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1500,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1501,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1501,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1502,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1502,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1503,1417028)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1511,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1512,1417028)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1512,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1512,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1513,1417028)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1513,1417028)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1515,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1516,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1534,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1535,1417028)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1552,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1553,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1559,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1559,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1560,1417028)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1560,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1562,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1563,1417028)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1566,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1567,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1572,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1572,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1573,1417028)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1573,1417028)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1574,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1575,1417028)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1582,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1583,1417028)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1583,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1584,1417028)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1608,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1609,1417028)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1617,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1618,1417028)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1618,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1619,1417028)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1637,1417028), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1638,1417028)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1640,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1641,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1645,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1646,1417028)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1648,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1649,1417028)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1664,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1665,1417028)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1668,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1669,1417028)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(237,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1677,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1678,1417028)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1684,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1685,1417028)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1686,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1686,1417028), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1687,1417028)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1690,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1700,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1700,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1706,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1709,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1711,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1721,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1729,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1749,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1754,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1758,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1762,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1768,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1772,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1774,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1779,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1792,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1794,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1794,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1820,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1822,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1822,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1834,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1854,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1858,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1866,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1866,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1877,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1883,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1889,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1896,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1901,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1909,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1909,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1919,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1925,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1941,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1949,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1951,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1956,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1970,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1990,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1994,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1998,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2017,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2023,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2037,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2048,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2076,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2080,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2083,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2117,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2120,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2133,1417028), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2141,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2147,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2154,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2165,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2177,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2181,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2214,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2220,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2226,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2278,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2295,1417028), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2310,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2339,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2450,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2451,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2462,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2551,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2568,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2590,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2596,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2653,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2678,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2734,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2771,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2862,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2935,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2969,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3357,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3476,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3491,1417028), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3719,1417028), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3857,1417028), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4000,1417028), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4001
gpu_sim_insn = 920344
gpu_ipc =     230.0285
gpu_tot_sim_cycle = 1421029
gpu_tot_sim_insn = 15976688
gpu_tot_ipc =      11.2430
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 570
gpu_stall_icnt2sh    = 1238750
gpu_total_sim_rate=21049

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 893142
	L1I_total_cache_misses = 981
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5849
L1D_cache:
	L1D_cache_core[0]: Access = 82458, Miss = 75445, Miss_rate = 0.915, Pending_hits = 4057, Reservation_fails = 1221908
	L1D_cache_core[1]: Access = 81932, Miss = 74934, Miss_rate = 0.915, Pending_hits = 3860, Reservation_fails = 1234989
	L1D_cache_core[2]: Access = 80636, Miss = 73838, Miss_rate = 0.916, Pending_hits = 3913, Reservation_fails = 1211036
	L1D_cache_core[3]: Access = 83606, Miss = 76561, Miss_rate = 0.916, Pending_hits = 3969, Reservation_fails = 1265851
	L1D_cache_core[4]: Access = 81150, Miss = 74157, Miss_rate = 0.914, Pending_hits = 4040, Reservation_fails = 1222109
	L1D_cache_core[5]: Access = 82689, Miss = 75545, Miss_rate = 0.914, Pending_hits = 4034, Reservation_fails = 1239492
	L1D_cache_core[6]: Access = 83356, Miss = 76239, Miss_rate = 0.915, Pending_hits = 3995, Reservation_fails = 1253521
	L1D_cache_core[7]: Access = 82703, Miss = 75714, Miss_rate = 0.915, Pending_hits = 3891, Reservation_fails = 1258008
	L1D_cache_core[8]: Access = 81093, Miss = 74154, Miss_rate = 0.914, Pending_hits = 3970, Reservation_fails = 1218213
	L1D_cache_core[9]: Access = 82418, Miss = 75276, Miss_rate = 0.913, Pending_hits = 4020, Reservation_fails = 1235723
	L1D_cache_core[10]: Access = 85115, Miss = 77521, Miss_rate = 0.911, Pending_hits = 4258, Reservation_fails = 1271039
	L1D_cache_core[11]: Access = 80988, Miss = 74060, Miss_rate = 0.914, Pending_hits = 3873, Reservation_fails = 1219212
	L1D_cache_core[12]: Access = 83609, Miss = 76574, Miss_rate = 0.916, Pending_hits = 3928, Reservation_fails = 1261113
	L1D_cache_core[13]: Access = 80841, Miss = 73948, Miss_rate = 0.915, Pending_hits = 3766, Reservation_fails = 1225462
	L1D_cache_core[14]: Access = 80432, Miss = 73623, Miss_rate = 0.915, Pending_hits = 3859, Reservation_fails = 1208081
	L1D_total_cache_accesses = 1233026
	L1D_total_cache_misses = 1127589
	L1D_total_cache_miss_rate = 0.9145
	L1D_total_cache_pending_hits = 59433
	L1D_total_cache_reservation_fails = 18545757
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 128175
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 706589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13746078
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 127695
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 421000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4799679
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 892161
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 981
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2613, 2259, 2672, 2346, 2461, 2350, 2612, 2008, 2466, 2539, 2506, 2470, 2388, 2256, 2739, 2335, 2248, 2250, 2516, 2522, 2698, 2433, 1992, 2366, 2244, 2183, 2524, 2245, 2689, 2429, 2135, 2434, 2123, 2364, 2541, 2375, 2387, 2354, 2330, 2342, 1847, 1388, 1934, 1590, 1587, 1999, 1828, 1492, 
gpgpu_n_tot_thrd_icount = 52247968
gpgpu_n_tot_w_icount = 1632749
gpgpu_n_stall_shd_mem = 19397754
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 706589
gpgpu_n_mem_write_global = 423102
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2049247
gpgpu_n_store_insn = 696895
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1627401
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19394343
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33026313	W0_Idle:2859269	W0_Scoreboard:3076615	W1:399935	W2:182817	W3:118087	W4:86358	W5:65591	W6:53594	W7:48647	W8:43072	W9:41341	W10:37120	W11:32826	W12:30987	W13:29395	W14:24732	W15:21230	W16:19241	W17:16715	W18:14617	W19:12248	W20:11654	W21:11331	W22:12705	W23:11504	W24:12158	W25:13387	W26:11497	W27:9901	W28:7516	W29:4029	W30:2385	W31:369	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5652712 {8:706589,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16945008 {40:422826,72:87,136:189,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96096104 {136:706589,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3384816 {8:423102,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 155 
maxdqlatency = 0 
maxmflatency = 443 
averagemflatency = 174 
max_icnt2mem_latency = 89 
max_icnt2sh_latency = 1419126 
mrq_lat_table:38231 	5179 	551 	2019 	4902 	223 	28 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1084899 	44807 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	596473 	351940 	177976 	3377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	186627 	303767 	206247 	9962 	1 	0 	0 	2 	6 	37 	532 	3198 	10713 	15483 	50475 	119985 	180680 	41991 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2839 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        33        21        23        29        30        30        30        33        29        29        26        32        32        33        32 
dram[1]:        38        31        34        28        22        20        32        32        41        30        24        29        33        33        40        39 
dram[2]:        30        19        36        32        24        27        32        32        36        20        20        22        32        32        34        37 
dram[3]:        30        32        31        28        30        23        32        32        28        28        20        28        34        32        32        32 
dram[4]:        32        32        31        31        24        32        28        28        32        33        22        22        35        32        32        32 
dram[5]:        27        28        32        30        32        30        32        32        24        29        30        22        32        32        32        32 
maximum service time to same row:
dram[0]:    132812    120771    122806    139385    195235    148919    122425    113709    151737    126099     87815    103762    147774    158685    157226    158837 
dram[1]:    151173    130245    123950    133502    195130    146915    116111    102750    149446    189098    185551    187318    212589    127876    165097    157709 
dram[2]:    117288    103287    127694    122985    191029    142663    144468    138307    130028    126649    162206    165578    148406    133530    200607    255250 
dram[3]:    146188    157427    161747    185345    116501    184478    164079    178256    110460    123604    129300    291163    226169    193317    174672    187284 
dram[4]:    125899    120712    132377    169700    147554    212966    148812    152700    137765    105504    164297    163012    192365    147658    170352    157225 
dram[5]:    137416    138127    181454    185350    203238    154381    123750    141029    158891    147616    147111    158086    208180    209255    215085    203601 
average row accesses per activate:
dram[0]:  3.710526  3.417143  3.265432  3.337278  4.021739  3.629371  3.856250  3.934640  3.945455  3.651163  3.005848  3.222930  4.576087  4.415842  7.107143  5.898551 
dram[1]:  3.954545  3.993464  3.308140  3.509434  3.660000  3.438710  3.598802  3.192894  3.265701  3.210526  4.045455  3.695652  4.326530  4.275510  6.164179  7.214286 
dram[2]:  3.303867  3.108808  3.255682  3.820690  3.788732  3.361446  3.880503  4.570370  3.028302  3.272727  3.427673  3.131737  4.238095  4.186275  6.564516  8.148936 
dram[3]:  3.481250  3.690789  3.754967  3.836879  4.000000  3.962406  3.986395  3.871622  4.065790  3.614035  2.940217  3.028249  5.047059  4.133333  5.549296  5.153846 
dram[4]:  4.428571  4.444445  3.807947  3.816327  3.605263  3.811594  4.112676  3.846667  3.589888  3.556818  3.593103  3.702128  4.271845  5.060241  6.193548  7.074074 
dram[5]:  3.930556  3.503226  3.203593  3.335294  4.242188  4.173228  4.554688  4.417911  3.402116  3.616667  3.356688  3.072222  4.698925  4.775281  6.295082  6.655172 
average row locality = 51135/13296 = 3.845893
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       436       447       428       452       450       436       514       493       511       506       454       443       401       421       398       407 
dram[1]:       454       458       440       438       454       444       498       532       535       495       459       444       404       401       413       404 
dram[2]:       460       459       451       440       440       461       509       513       513       523       469       456       430       408       407       383 
dram[3]:       431       426       444       433       423       438       489       485       498       505       465       465       405       416       394       402 
dram[4]:       419       434       440       436       452       432       487       480       512       505       455       454       417       400       384       382 
dram[5]:       440       428       421       442       443       440       482       487       520       522       464       478       412       403       384       386 
total reads: 43152
bank skew: 535/382 = 1.40
chip skew: 7322/7089 = 1.03
number of total write accesses:
dram[0]:       128       151       101       112       105        83       103       109       140       122        60        63        20        25         0         0 
dram[1]:       155       153       129       120        95        89       103        97       141       115        75        66        20        18         0         0 
dram[2]:       138       141       122       114        98        97       108       104       129       125        76        67        15        19         0         0 
dram[3]:       126       135       123       108        97        89        97        88       120       113        76        71        24        18         0         0 
dram[4]:       139       126       135       125        96        94        97        97       127       121        66        68        23        20         0         0 
dram[5]:       126       115       114       125       100        90       101       105       123       129        63        75        25        22         0         0 
total reads: 7983
min_bank_accesses = 0!
chip skew: 1376/1285 = 1.07
average mf latency per bank:
dram[0]:       1904      1812      2204      2079      2097      2172      1888      1939      1649      1762      4123      4339      7550      7165     11814     11671
dram[1]:       1690      1777      2021      2110      2138      2189      2000      1954      1677      1805      3921      4338      7344      7545     11389     11767
dram[2]:       1845      1793      2010      2114      2140      2104      1898      1883      1710      1740      3811      4268      7052      7715     11469     12282
dram[3]:       1934      1816      2028      2164      2185      2165      2026      2030      1796      1776      3931      4142      7362      7506     12004     11812
dram[4]:       1879      1936      2045      2098      2235      2271      2102      2000      1839      1779     17471      4267      7470      7849     12656     12422
dram[5]:       1878      1997      2113      2030      2122      2150      1997      1950      1740      1734      4134      4042      7304      7770     12255     12257
maximum mf latency per bank:
dram[0]:        362       387       372       372       358       369       368       425       366       389       391       412       373       391       362       365
dram[1]:        364       382       415       419       396       363       414       376       405       403       356       389       370       388       364       369
dram[2]:        386       384       388       416       355       363       416       416       412       386       387       386       374       378       354       358
dram[3]:        374       375       357       375       385       394       394       375       358       375       373       375       369       358       371       385
dram[4]:        377       376       380       359       389       443       417       405       380       386       369       370       377       407       401       362
dram[5]:        389       394       372       387       397       392       380       398       374       421       374       382       403       374       397       390

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1875751 n_nop=1854952 n_act=2235 n_pre=2219 n_req=8519 n_rd=14394 n_write=1951 bw_util=0.01743
n_activity=156228 dram_eff=0.2092
bk0: 872a 1868766i bk1: 894a 1867821i bk2: 856a 1868554i bk3: 904a 1868240i bk4: 900a 1869062i bk5: 872a 1869325i bk6: 1028a 1868290i bk7: 986a 1868246i bk8: 1022a 1867673i bk9: 1012a 1867681i bk10: 908a 1868622i bk11: 886a 1868934i bk12: 802a 1871104i bk13: 842a 1870785i bk14: 796a 1872361i bk15: 814a 1872133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0162959
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1875751 n_nop=1854623 n_act=2293 n_pre=2277 n_req=8649 n_rd=14546 n_write=2012 bw_util=0.01765
n_activity=158809 dram_eff=0.2085
bk0: 908a 1868263i bk1: 916a 1868408i bk2: 880a 1868074i bk3: 876a 1868577i bk4: 908a 1868923i bk5: 888a 1868958i bk6: 996a 1868074i bk7: 1064a 1867133i bk8: 1070a 1866605i bk9: 990a 1867303i bk10: 918a 1869269i bk11: 888a 1869228i bk12: 808a 1870809i bk13: 802a 1870912i bk14: 826a 1872012i bk15: 808a 1872548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0178947
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1875751 n_nop=1854425 n_act=2349 n_pre=2333 n_req=8675 n_rd=14644 n_write=2000 bw_util=0.01775
n_activity=159085 dram_eff=0.2092
bk0: 920a 1867863i bk1: 918a 1867428i bk2: 902a 1867826i bk3: 880a 1868977i bk4: 880a 1869135i bk5: 922a 1868477i bk6: 1018a 1867822i bk7: 1026a 1868285i bk8: 1026a 1866551i bk9: 1046a 1866636i bk10: 938a 1868579i bk11: 912a 1868609i bk12: 860a 1870696i bk13: 816a 1870786i bk14: 814a 1872110i bk15: 766a 1872948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0185472
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1875751 n_nop=1855274 n_act=2185 n_pre=2169 n_req=8404 n_rd=14238 n_write=1885 bw_util=0.01719
n_activity=153704 dram_eff=0.2098
bk0: 862a 1868644i bk1: 852a 1868474i bk2: 888a 1868533i bk3: 866a 1868944i bk4: 846a 1869509i bk5: 876a 1869348i bk6: 978a 1868700i bk7: 970a 1868835i bk8: 996a 1868180i bk9: 1010a 1867801i bk10: 930a 1868062i bk11: 930a 1868029i bk12: 810a 1871187i bk13: 832a 1870715i bk14: 788a 1871966i bk15: 804a 1872026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0159419
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1875751 n_nop=1855481 n_act=2074 n_pre=2058 n_req=8423 n_rd=14178 n_write=1960 bw_util=0.01721
n_activity=148830 dram_eff=0.2169
bk0: 838a 1869270i bk1: 868a 1869279i bk2: 880a 1868607i bk3: 872a 1868680i bk4: 904a 1868996i bk5: 864a 1869261i bk6: 974a 1868398i bk7: 960a 1868452i bk8: 1024a 1867441i bk9: 1010a 1867307i bk10: 910a 1869174i bk11: 908a 1869185i bk12: 834a 1870618i bk13: 800a 1871176i bk14: 768a 1872158i bk15: 764a 1872548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0168226
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1875751 n_nop=1855217 n_act=2160 n_pre=2144 n_req=8465 n_rd=14304 n_write=1926 bw_util=0.01731
n_activity=152626 dram_eff=0.2127
bk0: 880a 1868910i bk1: 856a 1868845i bk2: 842a 1868386i bk3: 884a 1868098i bk4: 886a 1869239i bk5: 880a 1869239i bk6: 964a 1869014i bk7: 974a 1868804i bk8: 1040a 1867201i bk9: 1044a 1866978i bk10: 928a 1868705i bk11: 956a 1867897i bk12: 824a 1870769i bk13: 806a 1870933i bk14: 768a 1872217i bk15: 772a 1872500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0162372

========= L2 cache stats =========
L2_cache_bank[0]: Access = 90261, Miss = 3592, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 227
L2_cache_bank[1]: Access = 91046, Miss = 3605, Miss_rate = 0.040, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 90039, Miss = 3657, Miss_rate = 0.041, Pending_hits = 9, Reservation_fails = 115
L2_cache_bank[3]: Access = 91453, Miss = 3616, Miss_rate = 0.040, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 89801, Miss = 3679, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 91806, Miss = 3643, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 90595, Miss = 3549, Miss_rate = 0.039, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 91293, Miss = 3570, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 129090, Miss = 3566, Miss_rate = 0.028, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 91938, Miss = 3523, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 90627, Miss = 3566, Miss_rate = 0.039, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 91817, Miss = 3586, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 1129766
L2_total_cache_misses = 43152
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 667627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38950
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 418870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4197
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.182
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3956392
icnt_total_pkts_simt_to_mem=1553522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.1099
	minimum = 6
	maximum = 33
Network latency average = 8.8474
	minimum = 6
	maximum = 33
Slowest packet = 2259306
Flit latency average = 7.41183
	minimum = 6
	maximum = 29
Slowest flit = 5509176
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0177733
	minimum = 0.0124969 (at node 13)
	maximum = 0.0247438 (at node 25)
Accepted packet rate average = 0.0177733
	minimum = 0.0124969 (at node 13)
	maximum = 0.0247438 (at node 25)
Injected flit rate average = 0.0507095
	minimum = 0.0132467 (at node 4)
	maximum = 0.112722 (at node 25)
Accepted flit rate average= 0.0507095
	minimum = 0.0187453 (at node 16)
	maximum = 0.106723 (at node 12)
Injected packet length average = 2.85312
Accepted packet length average = 2.85312
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8273 (8 samples)
	minimum = 6 (8 samples)
	maximum = 71.375 (8 samples)
Network latency average = 11.4292 (8 samples)
	minimum = 6 (8 samples)
	maximum = 65.375 (8 samples)
Flit latency average = 10.3122 (8 samples)
	minimum = 6 (8 samples)
	maximum = 62 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0316609 (8 samples)
	minimum = 0.024195 (8 samples)
	maximum = 0.0540325 (8 samples)
Accepted packet rate average = 0.0316609 (8 samples)
	minimum = 0.024195 (8 samples)
	maximum = 0.0540325 (8 samples)
Injected flit rate average = 0.0801151 (8 samples)
	minimum = 0.0313492 (8 samples)
	maximum = 0.155829 (8 samples)
Accepted flit rate average = 0.0801151 (8 samples)
	minimum = 0.0411392 (8 samples)
	maximum = 0.13032 (8 samples)
Injected packet size average = 2.53041 (8 samples)
Accepted packet size average = 2.53041 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 39 sec (759 sec)
gpgpu_simulation_rate = 21049 (inst/sec)
gpgpu_simulation_rate = 1872 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 758599.500000 (ms)
Result stored in result.txt
