
---------- Begin Simulation Statistics ----------
final_tick                                14574006500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197446                       # Simulator instruction rate (inst/s)
host_mem_usage                                4426476                       # Number of bytes of host memory used
host_op_rate                                   346041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    72.48                       # Real time elapsed on the host
host_tick_rate                              201063087                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14311839                       # Number of instructions simulated
sim_ops                                      25082706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014574                       # Number of seconds simulated
sim_ticks                                 14574006500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               87                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     87                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.914801                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872084                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157427                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2423                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003160                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1711                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        6215209                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.343077                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443073                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          189                       # TLB misses on write requests
system.cpu0.numCycles                        29148013                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22932804                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               35                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               76                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     76                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4311839                       # Number of instructions committed
system.cpu1.committedOps                      8154775                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.759996                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1520660                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1093386                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        15329                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     791227                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          570                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       15047844                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.147929                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1460530                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          209                       # TLB misses on write requests
system.cpu1.numCycles                        29148013                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              17846      0.22%      0.22% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                6386949     78.32%     78.54% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 15963      0.20%     78.74% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.02%     78.75% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                10881      0.13%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     78.91% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 12634      0.15%     79.07% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                49426      0.61%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.01%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::MemRead                893151     10.95%     90.63% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               717531      8.80%     99.43% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            29152      0.36%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           17286      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 8154775                       # Class of committed instruction
system.cpu1.tickCycles                       14100169                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        47466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         95956                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1226958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6329                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2453981                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6329                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              24087                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26387                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21079                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24403                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24403                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24087                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       144446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       144446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 144446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4792128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4792128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4792128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48490                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48490    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48490                       # Request fanout histogram
system.membus.reqLayer4.occupancy           213403000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          258007500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429303                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429303                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429303                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429303                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13723                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13723                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13723                       # number of overall misses
system.cpu0.icache.overall_misses::total        13723                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    516063000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    516063000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    516063000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    516063000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443026                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443026                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443026                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443026                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005617                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005617                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005617                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005617                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 37605.698462                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 37605.698462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 37605.698462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 37605.698462                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13707                       # number of writebacks
system.cpu0.icache.writebacks::total            13707                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13723                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13723                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13723                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13723                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    502340000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    502340000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    502340000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    502340000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005617                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005617                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005617                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005617                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 36605.698462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36605.698462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 36605.698462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36605.698462                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13707                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429303                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429303                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    516063000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    516063000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443026                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443026                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005617                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005617                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 37605.698462                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 37605.698462                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13723                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13723                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    502340000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    502340000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005617                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005617                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 36605.698462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36605.698462                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999070                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443026                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13723                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           178.024193                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999070                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19557931                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19557931                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861515                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861515                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5863263                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5863263                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226412                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226412                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       232055                       # number of overall misses
system.cpu0.dcache.overall_misses::total       232055                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4606068995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4606068995                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4606068995                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4606068995                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087927                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087927                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095318                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095318                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037190                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037190                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038071                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038071                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20343.749426                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20343.749426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19849.040077                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19849.040077                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1646                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.583333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        59429                       # number of writebacks
system.cpu0.dcache.writebacks::total            59429                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8801                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8801                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8801                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8801                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221354                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221354                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4060635000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4060635000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4370287500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4370287500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035745                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035745                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036315                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036315                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18660.063140                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18660.063140                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19743.431336                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19743.431336                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221338                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983206                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983206                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163032                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163032                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2782245000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2782245000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146238                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146238                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039320                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039320                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17065.637421                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17065.637421                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          427                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          427                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2596146500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2596146500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039217                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039217                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15965.969681                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15965.969681                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878309                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878309                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63380                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63380                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1823823995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1823823995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032642                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032642                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28776.017592                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28776.017592                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8374                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8374                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55006                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55006                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1464488500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1464488500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26624.159183                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26624.159183                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data         1748                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1748                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         5643                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         5643                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.763496                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.763496                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    309652500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    309652500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 82728.426396                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 82728.426396                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998989                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6084617                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221354                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.488173                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998989                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999937                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983898                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983898                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       749449                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          749449                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       749449                       # number of overall hits
system.cpu1.icache.overall_hits::total         749449                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       711028                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        711028                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       711028                       # number of overall misses
system.cpu1.icache.overall_misses::total       711028                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9401324500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9401324500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9401324500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9401324500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1460477                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1460477                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1460477                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1460477                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.486846                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.486846                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.486846                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.486846                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13222.157918                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13222.157918                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13222.157918                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13222.157918                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       711011                       # number of writebacks
system.cpu1.icache.writebacks::total           711011                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       711028                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       711028                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       711028                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       711028                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8690297500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8690297500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8690297500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8690297500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.486846                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.486846                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.486846                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.486846                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12222.159324                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12222.159324                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12222.159324                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12222.159324                       # average overall mshr miss latency
system.cpu1.icache.replacements                711011                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       749449                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         749449                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       711028                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       711028                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9401324500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9401324500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1460477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1460477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.486846                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.486846                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13222.157918                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13222.157918                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       711028                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       711028                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8690297500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8690297500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.486846                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.486846                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12222.159324                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12222.159324                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999035                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1460476                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           711027                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.054037                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999035                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999940                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12394843                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12394843                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1476895                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1476895                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1476895                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1476895                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       318718                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        318718                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       318718                       # number of overall misses
system.cpu1.dcache.overall_misses::total       318718                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   6204498000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6204498000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   6204498000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6204498000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1795613                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1795613                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1795613                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1795613                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177498                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177498                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177498                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177498                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19467.046103                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19467.046103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19467.046103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19467.046103                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       190123                       # number of writebacks
system.cpu1.dcache.writebacks::total           190123                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        37800                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        37800                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        37800                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        37800                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280918                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280918                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4904301500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4904301500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4904301500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4904301500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156447                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156447                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156447                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156447                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17458.124791                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17458.124791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17458.124791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17458.124791                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280902                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       855125                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         855125                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       205939                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       205939                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3153481000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3153481000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1061064                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061064                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.194087                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.194087                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15312.694536                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15312.694536                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         7983                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7983                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       197956                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       197956                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2838920000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2838920000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14341.166724                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14341.166724                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       621770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        621770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       112779                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       112779                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   3051017000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3051017000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       734549                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       734549                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.153535                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.153535                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27053.059523                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27053.059523                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        29817                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        29817                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        82962                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        82962                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2065381500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2065381500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.112943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 24895.512403                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24895.512403                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999096                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1757813                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280918                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.257388                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999096                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14645822                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14645822                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8963                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              199558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              709153                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              260859                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1178533                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8963                       # number of overall hits
system.l2.overall_hits::.cpu0.data             199558                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             709153                       # number of overall hits
system.l2.overall_hits::.cpu1.data             260859                       # number of overall hits
system.l2.overall_hits::total                 1178533                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4760                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             21796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             20059                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48490                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4760                       # number of overall misses
system.l2.overall_misses::.cpu0.data            21796                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1875                       # number of overall misses
system.l2.overall_misses::.cpu1.data            20059                       # number of overall misses
system.l2.overall_misses::total                 48490                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    380431000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1781997000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    153913500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1613129000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3929470500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    380431000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1781997000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    153913500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1613129000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3929470500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13723                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221354                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          711028                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1227023                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13723                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221354                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         711028                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1227023                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.346863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.002637                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.071405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039518                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.346863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.002637                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.071405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039518                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79922.478992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81757.983116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82087.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80419.213321                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81036.718911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79922.478992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81757.983116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82087.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80419.213321                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81036.718911                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26387                       # number of writebacks
system.l2.writebacks::total                     26387                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         4760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        21796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        20059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        21796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        20059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48490                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    332831000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1564037000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    135163500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1412539000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3444570500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    332831000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1564037000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    135163500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1412539000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3444570500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.346863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.002637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.071405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039518                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.346863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.002637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.071405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039518                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69922.478992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71757.983116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72087.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70419.213321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71036.718911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69922.478992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71757.983116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72087.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70419.213321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71036.718911                       # average overall mshr miss latency
system.l2.replacements                          51263                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       249552                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           249552                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       249552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       249552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       724718                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           724718                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       724718                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       724718                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2532                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2532                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            45813                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            67752                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                113565                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           9193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24403                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    751137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1220239000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1971376000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        82962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.167127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.183337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.176874                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81707.494833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80226.101249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80784.165881                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         9193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    659207000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1068139000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1727346000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.167127                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.183337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.176874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71707.494833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70226.101249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70784.165881                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        709153                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             718116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    380431000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    153913500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    534344500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13723                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       711028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         724751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.346863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.002637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79922.478992                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82087.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80534.212509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1875                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    332831000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    135163500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    467994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.346863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.002637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69922.478992                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72087.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70534.212509                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       153745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       193107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            346852                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        12603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1030860000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    392890000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1423750000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       197956                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        364304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.075763                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.024495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81794.810759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81024.953599                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81580.907632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        12603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4849                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    904830000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    344400000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1249230000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.075763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.024495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71794.810759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71024.953599                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71580.907632                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.880067                       # Cycle average of tags in use
system.l2.tags.total_refs                     2451448                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     52287                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.884465                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      83.833833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       20.898486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      197.537946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      172.025073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      547.584729                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.192908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.167993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.534751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997930                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19684127                       # Number of tag accesses
system.l2.tags.data_accesses                 19684127                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        304640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1394944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        120000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1283776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3103360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       304640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       120000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        424640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1688768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1688768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          21796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          20059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               48490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26387                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26387                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20902969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         95714517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8233837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88086691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             212938014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20902969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8233837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29136806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115875343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115875343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115875343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20902969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        95714517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8233837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88086691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            328813357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     21481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     20042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000254201250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1588                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1588                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              123400                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24737                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       48490                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26387                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26387                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    332                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    66                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1528                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    550125500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  240790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1453088000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11423.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30173.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    35372                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22209                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48490                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26387                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.462086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.620005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.523415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4287     25.42%     25.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5287     31.35%     56.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2409     14.28%     71.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1758     10.42%     81.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1335      7.91%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          531      3.15%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          348      2.06%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          246      1.46%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          666      3.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16867                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.316751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.552653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.838466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1340     84.38%     84.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           184     11.59%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            13      0.82%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           10      0.63%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.57%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            8      0.50%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.44%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.25%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.06%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.13%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.13%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1588                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.556675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.531465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.935170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1148     72.29%     72.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      2.52%     74.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              362     22.80%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      2.20%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1588                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3082112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1682688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3103360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1688768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       211.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    212.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14572894000                       # Total gap between requests
system.mem_ctrls.avgGap                     194624.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       304640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1374784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       120000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1282688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1682688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20902968.583141498268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94331232.801357671618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8233837.414577796124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88012037.046916365623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115458161.762175694108                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        21796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        20059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26387                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    137687750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    669818500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     58205250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    587376500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 351570200500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28926.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30731.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31042.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29282.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13323613.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             60597180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             32208165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           166733280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           75606480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1149991440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4889823660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1478672640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7853632845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.879466                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3799647750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    486460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10287898750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             59847480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             31802100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           177114840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           61637760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1149991440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4857365010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1506006240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7843764870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.202372                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3871139750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    486460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10216406750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1089054                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       275939                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       724718                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          277564                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           137968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          137968                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        724751                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       364304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2133066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       842738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3681003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1755520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     17970112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     91010432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     30146624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              140882688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           51263                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1688768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1278286                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004952                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070196                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1271956     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6330      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1278286                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2201260500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         421493766                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1066651777                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332526507                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20642882                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14574006500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
