VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk_i input std_input
rst_ni input std_input
randomise_en_i input std_input
en_i input std_input
input_binary_i[9:0] input std_input
