TimeQuest Timing Analyzer report for nes
Thu Dec 08 15:08:21 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'main_clk_50'
 14. Slow 1200mV 85C Model Hold: 'main_clk_50'
 15. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 16. Slow 1200mV 85C Model Removal: 'main_clk_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'main_clk_50'
 28. Slow 1200mV 0C Model Hold: 'main_clk_50'
 29. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 30. Slow 1200mV 0C Model Removal: 'main_clk_50'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Summary
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'main_clk_50'
 41. Fast 1200mV 0C Model Hold: 'main_clk_50'
 42. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 43. Fast 1200mV 0C Model Removal: 'main_clk_50'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1200mV 0C Model Metastability Summary
 48. Multicorner Timing Analysis Summary
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; nes                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C8                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  40.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; timing.sdc    ; OK     ; Thu Dec 08 15:08:16 2016 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+-------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name  ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+-------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; main_clk_50 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+-------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+-----------+-----------------+-------------+------+
; Fmax      ; Restricted Fmax ; Clock Name  ; Note ;
+-----------+-----------------+-------------+------+
; 63.24 MHz ; 63.24 MHz       ; main_clk_50 ;      ;
+-----------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; main_clk_50 ; 3.045 ; 0.000         ;
+-------------+-------+---------------+


+-------------------------------------+
; Slow 1200mV 85C Model Hold Summary  ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; main_clk_50 ; 1.870 ; 0.000         ;
+-------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; main_clk_50 ; 13.129 ; 0.000           ;
+-------------+--------+-----------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------------+-------+-----------------+
; Clock       ; Slack ; End Point TNS   ;
+-------------+-------+-----------------+
; main_clk_50 ; 4.438 ; 0.000           ;
+-------------+-------+-----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------+-------+-----------------------------+
; Clock       ; Slack ; End Point TNS               ;
+-------------+-------+-----------------------------+
; main_clk_50 ; 9.639 ; 0.000                       ;
+-------------+-------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.045 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; SystemPalette:Systempalette|altsyncram:mem_rtl_0|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 10.000       ; -0.203     ; 6.820      ;
; 4.188 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 15.764     ;
; 4.248 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 15.696     ;
; 4.249 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 15.688     ;
; 4.359 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 15.616     ;
; 4.419 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 15.548     ;
; 4.420 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 15.540     ;
; 4.421 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 15.534     ;
; 4.462 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 15.528     ;
; 4.478 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.140     ; 15.450     ;
; 4.485 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 15.446     ;
; 4.522 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 15.460     ;
; 4.523 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 15.452     ;
; 4.539 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.125     ; 15.404     ;
; 4.572 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 15.383     ;
; 4.582 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 15.373     ;
; 4.592 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 15.386     ;
; 4.599 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 15.336     ;
; 4.600 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.140     ; 15.328     ;
; 4.627 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 15.325     ;
; 4.632 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 15.358     ;
; 4.632 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 15.315     ;
; 4.633 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 15.307     ;
; 4.642 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 15.305     ;
; 4.643 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.128     ; 15.297     ;
; 4.649 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 15.302     ;
; 4.655 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 15.312     ;
; 4.656 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 15.298     ;
; 4.661 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 15.301     ;
; 4.667 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 15.298     ;
; 4.687 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 15.257     ;
; 4.688 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 15.249     ;
; 4.692 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 15.290     ;
; 4.693 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 15.282     ;
; 4.695 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 15.298     ;
; 4.715 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 15.258     ;
; 4.715 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 15.244     ;
; 4.716 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 15.236     ;
; 4.717 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 15.257     ;
; 4.721 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 15.233     ;
; 4.722 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 15.225     ;
; 4.752 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 15.214     ;
; 4.759 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 15.210     ;
; 4.772 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 15.174     ;
; 4.775 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 15.190     ;
; 4.776 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 15.182     ;
; 4.777 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 15.189     ;
; 4.778 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 15.181     ;
; 4.784 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 15.150     ;
; 4.789 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 15.183     ;
; 4.798 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.125     ; 15.145     ;
; 4.803 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 15.171     ;
; 4.805 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 15.153     ;
; 4.810 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 15.156     ;
; 4.815 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 15.143     ;
; 4.820 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 15.126     ;
; 4.829 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.149     ; 15.090     ;
; 4.829 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 15.106     ;
; 4.836 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.146     ; 15.086     ;
; 4.849 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 15.115     ;
; 4.850 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.142     ; 15.076     ;
; 4.850 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 15.107     ;
; 4.860 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 15.095     ;
; 4.862 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 15.069     ;
; 4.863 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 15.088     ;
; 4.863 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 15.103     ;
; 4.864 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 15.095     ;
; 4.865 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 15.128     ;
; 4.869 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 15.065     ;
; 4.870 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 15.088     ;
; 4.871 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 15.080     ;
; 4.872 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 15.059     ;
; 4.874 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 15.106     ;
; 4.879 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 15.055     ;
; 4.884 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 15.105     ;
; 4.887 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 15.062     ;
; 4.888 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 15.082     ;
; 4.894 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 15.071     ;
; 4.917 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.140     ; 15.011     ;
; 4.922 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 15.044     ;
; 4.924 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.137     ; 15.007     ;
; 4.929 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 15.040     ;
; 4.932 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 15.016     ;
; 4.934 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 15.038     ;
; 4.935 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 15.030     ;
; 4.944 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 15.037     ;
; 4.945 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.125     ; 14.998     ;
; 4.945 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 15.029     ;
; 4.948 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 15.028     ;
; 4.950 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 15.027     ;
; 4.951 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 14.987     ;
; 4.952 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 14.994     ;
; 4.958 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 14.983     ;
; 4.969 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 14.997     ;
; 4.973 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 14.962     ;
; 4.979 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 14.956     ;
; 4.984 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 14.994     ;
; 4.991 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 14.978     ;
; 4.991 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 14.938     ;
; 4.998 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 14.947     ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.870 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 2.172      ;
; 1.871 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 2.173      ;
; 2.024 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 2.326      ;
; 2.025 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 2.327      ;
; 2.437 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.490      ; 3.181      ;
; 2.447 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.526      ; 3.227      ;
; 2.522 ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                                          ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.147      ; 2.881      ;
; 2.593 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.490      ; 3.337      ;
; 2.603 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.526      ; 3.383      ;
; 2.683 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.537      ; 3.474      ;
; 2.683 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.535      ; 3.472      ;
; 2.689 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.533      ; 3.476      ;
; 2.727 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.517      ; 3.498      ;
; 2.730 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.521      ; 3.505      ;
; 2.839 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.537      ; 3.630      ;
; 2.839 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.535      ; 3.628      ;
; 2.845 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.533      ; 3.632      ;
; 2.870 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.498      ; 3.622      ;
; 2.883 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.517      ; 3.654      ;
; 2.886 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.521      ; 3.661      ;
; 2.941 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.496      ; 3.691      ;
; 2.956 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.541      ; 3.751      ;
; 2.990 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a18~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.504      ; 3.748      ;
; 3.026 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.498      ; 3.778      ;
; 3.097 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.496      ; 3.847      ;
; 3.112 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.541      ; 3.907      ;
; 3.123 ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                                          ; clockdiv:ClockDivider|PPUtick                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.286      ; 3.530      ;
; 3.139 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.543      ; 3.936      ;
; 3.146 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a18~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.504      ; 3.904      ;
; 3.157 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.501      ; 3.912      ;
; 3.171 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a19~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.507      ; 3.932      ;
; 3.246 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a8~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.543      ; 4.043      ;
; 3.295 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.543      ; 4.092      ;
; 3.313 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.501      ; 4.068      ;
; 3.316 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.544      ; 4.114      ;
; 3.316 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a14~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.545      ; 4.115      ;
; 3.327 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a19~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.507      ; 4.088      ;
; 3.402 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a8~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.543      ; 4.199      ;
; 3.441 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 4.241      ;
; 3.472 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.544      ; 4.270      ;
; 3.472 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a14~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.545      ; 4.271      ;
; 3.520 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.508      ; 4.282      ;
; 3.524 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.534      ; 4.312      ;
; 3.527 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.534      ; 4.315      ;
; 3.530 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.509      ; 4.293      ;
; 3.531 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 4.331      ;
; 3.586 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.510      ; 4.350      ;
; 3.597 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 4.397      ;
; 3.676 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.508      ; 4.438      ;
; 3.680 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.534      ; 4.468      ;
; 3.683 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.534      ; 4.471      ;
; 3.686 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.509      ; 4.449      ;
; 3.687 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 4.487      ;
; 3.742 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.510      ; 4.506      ;
; 3.847 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.526      ; 4.627      ;
; 3.911 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.510      ; 4.675      ;
; 3.927 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.525      ; 4.706      ;
; 4.003 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.526      ; 4.783      ;
; 4.067 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.510      ; 4.831      ;
; 4.083 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.525      ; 4.862      ;
; 4.146 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.527      ; 4.927      ;
; 4.206 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.528      ; 4.988      ;
; 4.221 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.529      ; 5.004      ;
; 4.226 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.520      ; 5.000      ;
; 4.248 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.529      ; 5.031      ;
; 4.302 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.527      ; 5.083      ;
; 4.362 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.528      ; 5.144      ;
; 4.377 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.529      ; 5.160      ;
; 4.382 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.520      ; 5.156      ;
; 4.404 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.529      ; 5.187      ;
; 4.523 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.529      ; 5.306      ;
; 4.544 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.524      ; 5.322      ;
; 4.679 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.529      ; 5.462      ;
; 4.700 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.524      ; 5.478      ;
; 4.861 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.279     ; 4.794      ;
; 4.862 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.279     ; 4.795      ;
; 5.020 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.275     ; 4.957      ;
; 5.021 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.275     ; 4.958      ;
; 5.428 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.121      ; 5.803      ;
; 5.466 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.308     ; 5.370      ;
; 5.467 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.308     ; 5.371      ;
; 5.533 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 5.849      ;
; 5.587 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.125      ; 5.966      ;
; 5.624 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.134      ; 6.012      ;
; 5.652 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.316     ; 5.548      ;
; 5.653 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.316     ; 5.549      ;
; 5.728 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 6.096      ;
; 5.728 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.112      ; 6.094      ;
; 5.734 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 6.098      ;
; 5.772 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 6.120      ;
; 5.775 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.127      ;
; 5.860 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.145      ; 6.259      ;
; 5.860 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.143      ; 6.257      ;
; 5.861 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 6.244      ;
; 5.866 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.141      ; 6.261      ;
; 5.896 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.317     ; 5.791      ;
; 5.897 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.317     ; 5.792      ;
; 5.904 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.125      ; 6.283      ;
; 5.907 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.129      ; 6.290      ;
; 5.932 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.127      ; 6.313      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                         ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.129 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick~_Duplicate_1 ; main_clk_50  ; main_clk_50 ; 20.000       ; 3.809      ; 7.701      ;
; 13.586 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick              ; main_clk_50  ; main_clk_50 ; 20.000       ; 3.965      ; 7.267      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                         ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.438 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick              ; main_clk_50  ; main_clk_50 ; 0.000        ; 4.097      ; 6.656      ;
; 4.891 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick~_Duplicate_1 ; main_clk_50  ; main_clk_50 ; 0.000        ; 3.958      ; 7.061      ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 9.639 ; 9.874        ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Rise       ; SystemPalette:Systempalette|altsyncram:mem_rtl_0|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0           ;
; 9.665 ; 9.900        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a2~porta_address_reg0         ;
; 9.666 ; 9.901        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_address_reg0         ;
; 9.666 ; 9.901        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_we_reg               ;
; 9.666 ; 9.901        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0           ;
; 9.666 ; 9.901        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_we_reg                 ;
; 9.666 ; 9.901        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a3~porta_address_reg0         ;
; 9.666 ; 9.901        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a4~porta_address_reg0         ;
; 9.666 ; 9.901        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a19~porta_address_reg0                       ;
; 9.666 ; 9.901        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0                       ;
; 9.666 ; 9.901        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0                       ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_address_reg0           ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_we_reg                 ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a0~porta_address_reg0         ;
; 9.667 ; 9.825        ; 0.158          ; Low Pulse Width  ; main_clk_50 ; Rise       ; clockdiv:ClockDivider|PPUtick                                                                                             ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                       ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0                       ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a18~porta_address_reg0                       ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                       ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a8~porta_address_reg0                        ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a9~porta_address_reg0                        ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_datain_reg0            ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a5~porta_address_reg0         ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_we_reg                              ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0                       ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0                       ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0                        ;
; 9.668 ; 9.903        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0                        ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a1~porta_address_reg0         ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a6~porta_address_reg0         ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a7~porta_address_reg0         ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_datain_reg0                         ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0                       ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0                       ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0                       ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                       ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0                        ;
; 9.669 ; 9.904        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0                        ;
; 9.670 ; 9.905        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0                       ;
; 9.670 ; 9.905        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                       ;
; 9.670 ; 9.905        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                       ;
; 9.670 ; 9.905        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                       ;
; 9.670 ; 9.905        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0                        ;
; 9.670 ; 9.905        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                        ;
; 9.671 ; 9.906        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0                        ;
; 9.671 ; 9.906        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                              ;
; 9.671 ; 9.906        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a14~porta_address_reg0                       ;
; 9.671 ; 9.906        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0                       ;
; 9.671 ; 9.906        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0                       ;
; 9.671 ; 9.906        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                       ;
; 9.671 ; 9.906        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0                       ;
; 9.672 ; 9.907        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_datain_reg0                         ;
; 9.672 ; 9.907        ; 0.235          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0                        ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width  ; main_clk_50 ; Rise       ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                                                ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                       ;
; 9.823 ; 9.823        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; ClockDivider|PPUtick|clk                                                                                                  ;
; 9.828 ; 9.828        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; ClockDivider|PPUtick~_Duplicate_1|clk                                                                                     ;
; 9.847 ; 10.082       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0                        ;
; 9.847 ; 10.082       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_datain_reg0                         ;
; 9.847 ; 10.082       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                              ;
; 9.847 ; 10.082       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0                       ;
; 9.847 ; 10.082       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0                        ;
; 9.848 ; 10.083       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a14~porta_address_reg0                       ;
; 9.848 ; 10.083       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0                       ;
; 9.848 ; 10.083       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0                       ;
; 9.848 ; 10.083       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                       ;
; 9.848 ; 10.083       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0                       ;
; 9.848 ; 10.083       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                       ;
; 9.848 ; 10.083       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                       ;
; 9.848 ; 10.083       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0                        ;
; 9.848 ; 10.083       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                        ;
; 9.849 ; 10.084       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a1~porta_address_reg0         ;
; 9.849 ; 10.084       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0                       ;
; 9.849 ; 10.084       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                       ;
; 9.849 ; 10.084       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0                        ;
; 9.850 ; 10.085       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a5~porta_address_reg0         ;
; 9.850 ; 10.085       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a6~porta_address_reg0         ;
; 9.850 ; 10.085       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a7~porta_address_reg0         ;
; 9.850 ; 10.085       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0                       ;
; 9.850 ; 10.085       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0                       ;
; 9.850 ; 10.085       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0                       ;
; 9.850 ; 10.085       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                       ;
; 9.850 ; 10.085       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0                        ;
; 9.851 ; 10.086       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.851 ; 10.086       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.851 ; 10.086       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.851 ; 10.086       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.851 ; 10.086       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.851 ; 10.086       ; 0.235          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg       ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; VGA_B[*]  ; main_clk_50 ; 12.399 ; 12.048 ; Rise       ; main_clk_50     ;
;  VGA_B[0] ; main_clk_50 ; 11.396 ; 11.161 ; Rise       ; main_clk_50     ;
;  VGA_B[1] ; main_clk_50 ; 11.413 ; 11.177 ; Rise       ; main_clk_50     ;
;  VGA_B[2] ; main_clk_50 ; 11.945 ; 11.757 ; Rise       ; main_clk_50     ;
;  VGA_B[3] ; main_clk_50 ; 11.691 ; 11.407 ; Rise       ; main_clk_50     ;
;  VGA_B[4] ; main_clk_50 ; 11.719 ; 11.434 ; Rise       ; main_clk_50     ;
;  VGA_B[5] ; main_clk_50 ; 12.314 ; 11.946 ; Rise       ; main_clk_50     ;
;  VGA_B[6] ; main_clk_50 ; 12.399 ; 12.048 ; Rise       ; main_clk_50     ;
;  VGA_B[7] ; main_clk_50 ; 12.141 ; 11.893 ; Rise       ; main_clk_50     ;
; VGA_CLK   ; main_clk_50 ; 7.277  ; 7.166  ; Rise       ; main_clk_50     ;
; VGA_G[*]  ; main_clk_50 ; 13.187 ; 12.728 ; Rise       ; main_clk_50     ;
;  VGA_G[0] ; main_clk_50 ; 13.187 ; 12.728 ; Rise       ; main_clk_50     ;
;  VGA_G[1] ; main_clk_50 ; 11.922 ; 11.608 ; Rise       ; main_clk_50     ;
;  VGA_G[2] ; main_clk_50 ; 12.976 ; 12.602 ; Rise       ; main_clk_50     ;
;  VGA_G[3] ; main_clk_50 ; 11.912 ; 11.609 ; Rise       ; main_clk_50     ;
;  VGA_G[4] ; main_clk_50 ; 12.201 ; 11.944 ; Rise       ; main_clk_50     ;
;  VGA_G[5] ; main_clk_50 ; 12.475 ; 12.176 ; Rise       ; main_clk_50     ;
;  VGA_G[6] ; main_clk_50 ; 12.213 ; 11.873 ; Rise       ; main_clk_50     ;
;  VGA_G[7] ; main_clk_50 ; 12.264 ; 11.901 ; Rise       ; main_clk_50     ;
; VGA_R[*]  ; main_clk_50 ; 12.426 ; 12.136 ; Rise       ; main_clk_50     ;
;  VGA_R[0] ; main_clk_50 ; 11.478 ; 11.254 ; Rise       ; main_clk_50     ;
;  VGA_R[1] ; main_clk_50 ; 11.876 ; 11.559 ; Rise       ; main_clk_50     ;
;  VGA_R[2] ; main_clk_50 ; 11.372 ; 11.141 ; Rise       ; main_clk_50     ;
;  VGA_R[3] ; main_clk_50 ; 11.403 ; 11.156 ; Rise       ; main_clk_50     ;
;  VGA_R[4] ; main_clk_50 ; 12.255 ; 11.905 ; Rise       ; main_clk_50     ;
;  VGA_R[5] ; main_clk_50 ; 11.746 ; 11.478 ; Rise       ; main_clk_50     ;
;  VGA_R[6] ; main_clk_50 ; 12.426 ; 12.136 ; Rise       ; main_clk_50     ;
;  VGA_R[7] ; main_clk_50 ; 12.297 ; 11.940 ; Rise       ; main_clk_50     ;
+-----------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; VGA_B[*]  ; main_clk_50 ; 10.987 ; 10.757 ; Rise       ; main_clk_50     ;
;  VGA_B[0] ; main_clk_50 ; 10.987 ; 10.757 ; Rise       ; main_clk_50     ;
;  VGA_B[1] ; main_clk_50 ; 11.004 ; 10.773 ; Rise       ; main_clk_50     ;
;  VGA_B[2] ; main_clk_50 ; 11.513 ; 11.328 ; Rise       ; main_clk_50     ;
;  VGA_B[3] ; main_clk_50 ; 11.271 ; 10.994 ; Rise       ; main_clk_50     ;
;  VGA_B[4] ; main_clk_50 ; 11.298 ; 11.019 ; Rise       ; main_clk_50     ;
;  VGA_B[5] ; main_clk_50 ; 11.868 ; 11.509 ; Rise       ; main_clk_50     ;
;  VGA_B[6] ; main_clk_50 ; 11.948 ; 11.607 ; Rise       ; main_clk_50     ;
;  VGA_B[7] ; main_clk_50 ; 11.702 ; 11.459 ; Rise       ; main_clk_50     ;
; VGA_CLK   ; main_clk_50 ; 7.125  ; 7.013  ; Rise       ; main_clk_50     ;
; VGA_G[*]  ; main_clk_50 ; 11.481 ; 11.184 ; Rise       ; main_clk_50     ;
;  VGA_G[0] ; main_clk_50 ; 12.705 ; 12.260 ; Rise       ; main_clk_50     ;
;  VGA_G[1] ; main_clk_50 ; 11.490 ; 11.184 ; Rise       ; main_clk_50     ;
;  VGA_G[2] ; main_clk_50 ; 12.503 ; 12.139 ; Rise       ; main_clk_50     ;
;  VGA_G[3] ; main_clk_50 ; 11.481 ; 11.185 ; Rise       ; main_clk_50     ;
;  VGA_G[4] ; main_clk_50 ; 11.760 ; 11.509 ; Rise       ; main_clk_50     ;
;  VGA_G[5] ; main_clk_50 ; 12.023 ; 11.732 ; Rise       ; main_clk_50     ;
;  VGA_G[6] ; main_clk_50 ; 11.770 ; 11.439 ; Rise       ; main_clk_50     ;
;  VGA_G[7] ; main_clk_50 ; 11.821 ; 11.467 ; Rise       ; main_clk_50     ;
; VGA_R[*]  ; main_clk_50 ; 10.963 ; 10.737 ; Rise       ; main_clk_50     ;
;  VGA_R[0] ; main_clk_50 ; 11.064 ; 10.844 ; Rise       ; main_clk_50     ;
;  VGA_R[1] ; main_clk_50 ; 11.447 ; 11.137 ; Rise       ; main_clk_50     ;
;  VGA_R[2] ; main_clk_50 ; 10.963 ; 10.737 ; Rise       ; main_clk_50     ;
;  VGA_R[3] ; main_clk_50 ; 10.992 ; 10.751 ; Rise       ; main_clk_50     ;
;  VGA_R[4] ; main_clk_50 ; 11.810 ; 11.469 ; Rise       ; main_clk_50     ;
;  VGA_R[5] ; main_clk_50 ; 11.321 ; 11.060 ; Rise       ; main_clk_50     ;
;  VGA_R[6] ; main_clk_50 ; 11.974 ; 11.691 ; Rise       ; main_clk_50     ;
;  VGA_R[7] ; main_clk_50 ; 11.851 ; 11.502 ; Rise       ; main_clk_50     ;
+-----------+-------------+--------+--------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+-----------+-----------------+-------------+------+
; Fmax      ; Restricted Fmax ; Clock Name  ; Note ;
+-----------+-----------------+-------------+------+
; 67.25 MHz ; 67.25 MHz       ; main_clk_50 ;      ;
+-----------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 0C Model Setup Summary  ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; main_clk_50 ; 3.490 ; 0.000         ;
+-------------+-------+---------------+


+-------------------------------------+
; Slow 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; main_clk_50 ; 1.704 ; 0.000         ;
+-------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------------+--------+----------------+
; Clock       ; Slack  ; End Point TNS  ;
+-------------+--------+----------------+
; main_clk_50 ; 13.700 ; 0.000          ;
+-------------+--------+----------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; main_clk_50 ; 4.244 ; 0.000          ;
+-------------+-------+----------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+-------+----------------------------+
; Clock       ; Slack ; End Point TNS              ;
+-------------+-------+----------------------------+
; main_clk_50 ; 9.493 ; 0.000                      ;
+-------------+-------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.490 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; SystemPalette:Systempalette|altsyncram:mem_rtl_0|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 10.000       ; -0.188     ; 6.381      ;
; 5.131 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 14.830     ;
; 5.210 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 14.737     ;
; 5.250 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 14.702     ;
; 5.307 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 14.675     ;
; 5.331 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 14.633     ;
; 5.386 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 14.582     ;
; 5.406 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 14.592     ;
; 5.422 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 14.520     ;
; 5.426 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 14.547     ;
; 5.449 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 14.486     ;
; 5.457 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 14.495     ;
; 5.485 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 14.499     ;
; 5.492 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 14.474     ;
; 5.502 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 14.464     ;
; 5.507 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 14.478     ;
; 5.525 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 14.464     ;
; 5.531 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.079     ; 14.449     ;
; 5.534 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 14.447     ;
; 5.536 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 14.402     ;
; 5.555 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 14.406     ;
; 5.562 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 14.436     ;
; 5.571 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 14.381     ;
; 5.574 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 14.397     ;
; 5.576 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 14.367     ;
; 5.581 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 14.371     ;
; 5.598 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 14.365     ;
; 5.606 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 14.395     ;
; 5.610 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 14.356     ;
; 5.611 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 14.346     ;
; 5.613 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 14.354     ;
; 5.620 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 14.362     ;
; 5.621 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 14.336     ;
; 5.625 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 14.331     ;
; 5.634 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 14.313     ;
; 5.641 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 14.343     ;
; 5.650 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 14.321     ;
; 5.653 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 14.319     ;
; 5.657 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 14.298     ;
; 5.672 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 14.302     ;
; 5.674 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 14.278     ;
; 5.681 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 14.308     ;
; 5.683 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 14.286     ;
; 5.692 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 14.277     ;
; 5.697 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 14.282     ;
; 5.699 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 14.269     ;
; 5.702 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 14.267     ;
; 5.704 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 14.242     ;
; 5.716 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 14.240     ;
; 5.718 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 14.261     ;
; 5.724 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 14.248     ;
; 5.729 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 14.243     ;
; 5.731 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 14.252     ;
; 5.734 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 14.250     ;
; 5.739 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 14.234     ;
; 5.744 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 14.201     ;
; 5.748 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 14.185     ;
; 5.751 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 14.209     ;
; 5.755 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 14.196     ;
; 5.755 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 14.209     ;
; 5.762 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 14.239     ;
; 5.762 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 14.193     ;
; 5.775 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 14.151     ;
; 5.779 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 14.180     ;
; 5.783 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 14.164     ;
; 5.791 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 14.174     ;
; 5.793 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 14.154     ;
; 5.797 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 14.189     ;
; 5.797 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 14.168     ;
; 5.802 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 14.158     ;
; 5.803 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.125     ; 14.131     ;
; 5.803 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 14.159     ;
; 5.807 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 14.189     ;
; 5.808 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 14.150     ;
; 5.810 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 14.130     ;
; 5.820 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 14.120     ;
; 5.820 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 14.165     ;
; 5.822 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 14.139     ;
; 5.825 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 14.137     ;
; 5.837 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 14.133     ;
; 5.843 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 14.115     ;
; 5.846 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 14.096     ;
; 5.848 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 14.115     ;
; 5.849 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 14.105     ;
; 5.852 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 14.103     ;
; 5.853 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 14.126     ;
; 5.872 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 14.105     ;
; 5.873 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 14.062     ;
; 5.876 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 14.096     ;
; 5.877 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 14.062     ;
; 5.880 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 14.092     ;
; 5.883 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.087     ; 14.089     ;
; 5.886 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 14.096     ;
; 5.892 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 14.085     ;
; 5.898 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a19~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 14.063     ;
; 5.911 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 14.052     ;
; 5.912 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 14.041     ;
; 5.916 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 14.061     ;
; 5.918 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 14.064     ;
; 5.920 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 14.046     ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.704 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 1.978      ;
; 1.705 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 1.979      ;
; 1.837 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 2.111      ;
; 1.838 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 2.112      ;
; 2.203 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.445      ; 2.878      ;
; 2.214 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.478      ; 2.922      ;
; 2.336 ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                                          ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.131      ; 2.662      ;
; 2.336 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.445      ; 3.011      ;
; 2.347 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.478      ; 3.055      ;
; 2.420 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 3.137      ;
; 2.422 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.485      ; 3.137      ;
; 2.430 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.481      ; 3.141      ;
; 2.464 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.473      ; 3.167      ;
; 2.468 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.468      ; 3.166      ;
; 2.553 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 3.270      ;
; 2.555 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.485      ; 3.270      ;
; 2.563 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.481      ; 3.274      ;
; 2.585 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.453      ; 3.268      ;
; 2.597 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.473      ; 3.300      ;
; 2.601 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.468      ; 3.299      ;
; 2.662 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.449      ; 3.341      ;
; 2.682 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.490      ; 3.402      ;
; 2.712 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a18~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.458      ; 3.400      ;
; 2.718 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.453      ; 3.401      ;
; 2.795 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.449      ; 3.474      ;
; 2.805 ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                                          ; clockdiv:ClockDivider|PPUtick                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.245      ; 3.158      ;
; 2.815 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.490      ; 3.535      ;
; 2.822 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.495      ; 3.547      ;
; 2.833 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.455      ; 3.518      ;
; 2.845 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a18~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.458      ; 3.533      ;
; 2.854 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a19~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.461      ; 3.545      ;
; 2.922 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a8~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.493      ; 3.645      ;
; 2.955 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.495      ; 3.680      ;
; 2.966 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.455      ; 3.651      ;
; 2.987 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a19~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.461      ; 3.678      ;
; 3.002 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.497      ; 3.729      ;
; 3.003 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a14~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.497      ; 3.730      ;
; 3.055 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a8~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.493      ; 3.778      ;
; 3.096 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.498      ; 3.824      ;
; 3.135 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.497      ; 3.862      ;
; 3.136 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a14~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.497      ; 3.863      ;
; 3.167 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.464      ; 3.861      ;
; 3.175 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.465      ; 3.870      ;
; 3.190 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.498      ; 3.918      ;
; 3.192 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.484      ; 3.906      ;
; 3.193 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.484      ; 3.907      ;
; 3.229 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.498      ; 3.957      ;
; 3.230 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.466      ; 3.926      ;
; 3.300 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.464      ; 3.994      ;
; 3.308 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.465      ; 4.003      ;
; 3.323 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.498      ; 4.051      ;
; 3.325 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.484      ; 4.039      ;
; 3.326 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.484      ; 4.040      ;
; 3.363 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.466      ; 4.059      ;
; 3.503 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.476      ; 4.209      ;
; 3.514 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.466      ; 4.210      ;
; 3.542 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.474      ; 4.246      ;
; 3.636 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.476      ; 4.342      ;
; 3.647 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.466      ; 4.343      ;
; 3.675 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.474      ; 4.379      ;
; 3.725 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.478      ; 4.433      ;
; 3.824 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.480      ; 4.534      ;
; 3.839 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.481      ; 4.550      ;
; 3.844 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.471      ; 4.545      ;
; 3.858 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.478      ; 4.566      ;
; 3.864 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.481      ; 4.575      ;
; 3.957 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.480      ; 4.667      ;
; 3.972 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.481      ; 4.683      ;
; 3.977 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.471      ; 4.678      ;
; 3.997 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.481      ; 4.708      ;
; 4.066 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.482      ; 4.778      ;
; 4.130 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.474      ; 4.834      ;
; 4.199 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.482      ; 4.911      ;
; 4.263 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.474      ; 4.967      ;
; 4.417 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.265     ; 4.347      ;
; 4.418 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.265     ; 4.348      ;
; 4.557 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.261     ; 4.491      ;
; 4.558 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.261     ; 4.492      ;
; 4.916 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 5.247      ;
; 4.954 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.289     ; 4.860      ;
; 4.955 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.289     ; 4.861      ;
; 5.010 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.051      ; 5.291      ;
; 5.056 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.391      ;
; 5.090 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.115      ; 5.435      ;
; 5.131 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.298     ; 5.028      ;
; 5.132 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.298     ; 5.029      ;
; 5.179 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 5.506      ;
; 5.181 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.506      ;
; 5.189 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 5.510      ;
; 5.223 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 5.536      ;
; 5.227 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 5.535      ;
; 5.296 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.124      ; 5.650      ;
; 5.298 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.109      ; 5.637      ;
; 5.298 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.122      ; 5.650      ;
; 5.306 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.118      ; 5.654      ;
; 5.340 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.680      ;
; 5.344 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.679      ;
; 5.348 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.299     ; 5.244      ;
; 5.349 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.299     ; 5.245      ;
; 5.375 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.710      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                          ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.700 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick~_Duplicate_1 ; main_clk_50  ; main_clk_50 ; 20.000       ; 3.490      ; 6.812      ;
; 14.070 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick              ; main_clk_50  ; main_clk_50 ; 20.000       ; 3.619      ; 6.444      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                          ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.244 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick              ; main_clk_50  ; main_clk_50 ; 0.000        ; 3.737      ; 6.089      ;
; 4.666 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick~_Duplicate_1 ; main_clk_50  ; main_clk_50 ; 0.000        ; 3.623      ; 6.484      ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 9.493 ; 9.648        ; 0.155          ; Low Pulse Width  ; main_clk_50 ; Rise       ; clockdiv:ClockDivider|PPUtick                                                                                             ;
; 9.538 ; 9.722        ; 0.184          ; Low Pulse Width  ; main_clk_50 ; Rise       ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                                                ;
; 9.637 ; 9.867        ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Rise       ; SystemPalette:Systempalette|altsyncram:mem_rtl_0|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0           ;
; 9.640 ; 9.640        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; ClockDivider|PPUtick|clk                                                                                                  ;
; 9.668 ; 9.668        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; ClockDivider|PPUtick~_Duplicate_1|clk                                                                                     ;
; 9.681 ; 9.911        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a4~porta_address_reg0         ;
; 9.681 ; 9.911        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a7~porta_address_reg0         ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0           ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_we_reg                 ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a0~porta_address_reg0         ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a1~porta_address_reg0         ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a3~porta_address_reg0         ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a5~porta_address_reg0         ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a6~porta_address_reg0         ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0                       ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0                       ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                       ;
; 9.682 ; 9.912        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0                        ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_address_reg0           ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_we_reg                 ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a2~porta_address_reg0         ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_we_reg                              ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a14~porta_address_reg0                       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0                       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0                       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a19~porta_address_reg0                       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0                       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0                       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0                       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0                       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                       ;
; 9.683 ; 9.913        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0                        ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_address_reg0         ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_we_reg               ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_datain_reg0            ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_datain_reg0                         ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0                        ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                              ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0                       ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0                       ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a18~porta_address_reg0                       ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                       ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                       ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0                        ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0                        ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a8~porta_address_reg0                        ;
; 9.684 ; 9.914        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a9~porta_address_reg0                        ;
; 9.685 ; 9.915        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 9.685 ; 9.915        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_datain_reg0                         ;
; 9.685 ; 9.915        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                       ;
; 9.685 ; 9.915        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0                       ;
; 9.685 ; 9.915        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0                        ;
; 9.685 ; 9.915        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0                       ;
; 9.685 ; 9.915        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0                        ;
; 9.685 ; 9.915        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                        ;
; 9.744 ; 9.960        ; 0.216          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                       ;
; 9.744 ; 9.960        ; 0.216          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                       ;
; 9.847 ; 10.077       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                        ;
; 9.848 ; 10.078       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0                        ;
; 9.848 ; 10.078       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                              ;
; 9.848 ; 10.078       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0                       ;
; 9.848 ; 10.078       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a18~porta_address_reg0                       ;
; 9.848 ; 10.078       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0                        ;
; 9.848 ; 10.078       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0                        ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_address_reg0         ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_we_reg               ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_datain_reg0                         ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                       ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0                       ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0                       ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                       ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0                       ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0                       ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                       ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                       ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                       ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0                        ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0                        ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a8~porta_address_reg0                        ;
; 9.849 ; 10.079       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a9~porta_address_reg0                        ;
; 9.850 ; 10.080       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 9.850 ; 10.080       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.850 ; 10.080       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.850 ; 10.080       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.850 ; 10.080       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.850 ; 10.080       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_address_reg0           ;
; 9.850 ; 10.080       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_we_reg                 ;
; 9.850 ; 10.080       ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a2~porta_address_reg0         ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; VGA_B[*]  ; main_clk_50 ; 11.384 ; 10.876 ; Rise       ; main_clk_50     ;
;  VGA_B[0] ; main_clk_50 ; 10.375 ; 10.085 ; Rise       ; main_clk_50     ;
;  VGA_B[1] ; main_clk_50 ; 10.395 ; 10.098 ; Rise       ; main_clk_50     ;
;  VGA_B[2] ; main_clk_50 ; 10.898 ; 10.612 ; Rise       ; main_clk_50     ;
;  VGA_B[3] ; main_clk_50 ; 10.662 ; 10.301 ; Rise       ; main_clk_50     ;
;  VGA_B[4] ; main_clk_50 ; 10.690 ; 10.325 ; Rise       ; main_clk_50     ;
;  VGA_B[5] ; main_clk_50 ; 11.261 ; 10.781 ; Rise       ; main_clk_50     ;
;  VGA_B[6] ; main_clk_50 ; 11.384 ; 10.876 ; Rise       ; main_clk_50     ;
;  VGA_B[7] ; main_clk_50 ; 11.086 ; 10.740 ; Rise       ; main_clk_50     ;
; VGA_CLK   ; main_clk_50 ; 6.578  ; 6.483  ; Rise       ; main_clk_50     ;
; VGA_G[*]  ; main_clk_50 ; 12.161 ; 11.471 ; Rise       ; main_clk_50     ;
;  VGA_G[0] ; main_clk_50 ; 12.161 ; 11.471 ; Rise       ; main_clk_50     ;
;  VGA_G[1] ; main_clk_50 ; 10.913 ; 10.473 ; Rise       ; main_clk_50     ;
;  VGA_G[2] ; main_clk_50 ; 11.936 ; 11.353 ; Rise       ; main_clk_50     ;
;  VGA_G[3] ; main_clk_50 ; 10.893 ; 10.469 ; Rise       ; main_clk_50     ;
;  VGA_G[4] ; main_clk_50 ; 11.167 ; 10.781 ; Rise       ; main_clk_50     ;
;  VGA_G[5] ; main_clk_50 ; 11.447 ; 10.985 ; Rise       ; main_clk_50     ;
;  VGA_G[6] ; main_clk_50 ; 11.189 ; 10.704 ; Rise       ; main_clk_50     ;
;  VGA_G[7] ; main_clk_50 ; 11.244 ; 10.729 ; Rise       ; main_clk_50     ;
; VGA_R[*]  ; main_clk_50 ; 11.391 ; 10.944 ; Rise       ; main_clk_50     ;
;  VGA_R[0] ; main_clk_50 ; 10.453 ; 10.166 ; Rise       ; main_clk_50     ;
;  VGA_R[1] ; main_clk_50 ; 10.861 ; 10.423 ; Rise       ; main_clk_50     ;
;  VGA_R[2] ; main_clk_50 ; 10.365 ; 10.057 ; Rise       ; main_clk_50     ;
;  VGA_R[3] ; main_clk_50 ; 10.386 ; 10.074 ; Rise       ; main_clk_50     ;
;  VGA_R[4] ; main_clk_50 ; 11.236 ; 10.736 ; Rise       ; main_clk_50     ;
;  VGA_R[5] ; main_clk_50 ; 10.702 ; 10.368 ; Rise       ; main_clk_50     ;
;  VGA_R[6] ; main_clk_50 ; 11.391 ; 10.944 ; Rise       ; main_clk_50     ;
;  VGA_R[7] ; main_clk_50 ; 11.275 ; 10.769 ; Rise       ; main_clk_50     ;
+-----------+-------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; VGA_B[*]  ; main_clk_50 ; 9.986  ; 9.703  ; Rise       ; main_clk_50     ;
;  VGA_B[0] ; main_clk_50 ; 9.986  ; 9.703  ; Rise       ; main_clk_50     ;
;  VGA_B[1] ; main_clk_50 ; 10.006 ; 9.716  ; Rise       ; main_clk_50     ;
;  VGA_B[2] ; main_clk_50 ; 10.487 ; 10.208 ; Rise       ; main_clk_50     ;
;  VGA_B[3] ; main_clk_50 ; 10.262 ; 9.910  ; Rise       ; main_clk_50     ;
;  VGA_B[4] ; main_clk_50 ; 10.288 ; 9.934  ; Rise       ; main_clk_50     ;
;  VGA_B[5] ; main_clk_50 ; 10.836 ; 10.371 ; Rise       ; main_clk_50     ;
;  VGA_B[6] ; main_clk_50 ; 10.953 ; 10.461 ; Rise       ; main_clk_50     ;
;  VGA_B[7] ; main_clk_50 ; 10.668 ; 10.331 ; Rise       ; main_clk_50     ;
; VGA_CLK   ; main_clk_50 ; 6.442  ; 6.347  ; Rise       ; main_clk_50     ;
; VGA_G[*]  ; main_clk_50 ; 10.481 ; 10.069 ; Rise       ; main_clk_50     ;
;  VGA_G[0] ; main_clk_50 ; 11.699 ; 11.032 ; Rise       ; main_clk_50     ;
;  VGA_G[1] ; main_clk_50 ; 10.501 ; 10.074 ; Rise       ; main_clk_50     ;
;  VGA_G[2] ; main_clk_50 ; 11.483 ; 10.919 ; Rise       ; main_clk_50     ;
;  VGA_G[3] ; main_clk_50 ; 10.481 ; 10.069 ; Rise       ; main_clk_50     ;
;  VGA_G[4] ; main_clk_50 ; 10.746 ; 10.371 ; Rise       ; main_clk_50     ;
;  VGA_G[5] ; main_clk_50 ; 11.015 ; 10.567 ; Rise       ; main_clk_50     ;
;  VGA_G[6] ; main_clk_50 ; 10.766 ; 10.296 ; Rise       ; main_clk_50     ;
;  VGA_G[7] ; main_clk_50 ; 10.820 ; 10.321 ; Rise       ; main_clk_50     ;
; VGA_R[*]  ; main_clk_50 ; 9.976  ; 9.676  ; Rise       ; main_clk_50     ;
;  VGA_R[0] ; main_clk_50 ; 10.059 ; 9.779  ; Rise       ; main_clk_50     ;
;  VGA_R[1] ; main_clk_50 ; 10.451 ; 10.026 ; Rise       ; main_clk_50     ;
;  VGA_R[2] ; main_clk_50 ; 9.976  ; 9.676  ; Rise       ; main_clk_50     ;
;  VGA_R[3] ; main_clk_50 ; 9.994  ; 9.690  ; Rise       ; main_clk_50     ;
;  VGA_R[4] ; main_clk_50 ; 10.810 ; 10.326 ; Rise       ; main_clk_50     ;
;  VGA_R[5] ; main_clk_50 ; 10.298 ; 9.973  ; Rise       ; main_clk_50     ;
;  VGA_R[6] ; main_clk_50 ; 10.960 ; 10.526 ; Rise       ; main_clk_50     ;
;  VGA_R[7] ; main_clk_50 ; 10.848 ; 10.358 ; Rise       ; main_clk_50     ;
+-----------+-------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; main_clk_50 ; 6.518 ; 0.000         ;
+-------------+-------+---------------+


+-------------------------------------+
; Fast 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; main_clk_50 ; 0.765 ; 0.000         ;
+-------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------------+--------+----------------+
; Clock       ; Slack  ; End Point TNS  ;
+-------------+--------+----------------+
; main_clk_50 ; 14.626 ; 0.000          ;
+-------------+--------+----------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; main_clk_50 ; 3.110 ; 0.000          ;
+-------------+-------+----------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+-------+----------------------------+
; Clock       ; Slack ; End Point TNS              ;
+-------------+-------+----------------------------+
; main_clk_50 ; 9.201 ; 0.000                      ;
+-------------+-------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.518  ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; SystemPalette:Systempalette|altsyncram:mem_rtl_0|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 10.000       ; -0.631     ; 2.880      ;
; 13.361 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 6.618      ;
; 13.372 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 6.614      ;
; 13.386 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 6.598      ;
; 13.397 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 6.594      ;
; 13.409 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.562      ;
; 13.434 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.542      ;
; 13.473 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 6.528      ;
; 13.484 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.021     ; 6.524      ;
; 13.507 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.466      ;
; 13.515 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.472      ;
; 13.518 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.464      ;
; 13.518 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 6.462      ;
; 13.521 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 6.472      ;
; 13.522 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 6.461      ;
; 13.527 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.454      ;
; 13.529 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 6.460      ;
; 13.531 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.430      ;
; 13.533 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 6.457      ;
; 13.538 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 6.450      ;
; 13.540 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 6.452      ;
; 13.548 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.433      ;
; 13.553 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 6.412      ;
; 13.555 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 6.410      ;
; 13.556 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 6.410      ;
; 13.558 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 6.421      ;
; 13.559 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 6.429      ;
; 13.566 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.408      ;
; 13.569 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 6.417      ;
; 13.570 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.405      ;
; 13.571 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 6.413      ;
; 13.571 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.027     ; 6.431      ;
; 13.575 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.398      ;
; 13.578 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 6.392      ;
; 13.582 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 6.409      ;
; 13.582 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.020     ; 6.427      ;
; 13.596 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.377      ;
; 13.598 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.384      ;
; 13.600 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 6.379      ;
; 13.606 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 6.365      ;
; 13.609 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 6.380      ;
; 13.616 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.360      ;
; 13.619 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.357      ;
; 13.619 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.035     ; 6.375      ;
; 13.623 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 6.352      ;
; 13.625 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 6.359      ;
; 13.627 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.020     ; 6.382      ;
; 13.627 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 6.356      ;
; 13.632 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.349      ;
; 13.634 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.348      ;
; 13.643 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 6.340      ;
; 13.643 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 6.345      ;
; 13.646 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 6.328      ;
; 13.661 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.320      ;
; 13.661 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 6.297      ;
; 13.664 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 6.304      ;
; 13.665 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.322      ;
; 13.666 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.316      ;
; 13.666 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 6.317      ;
; 13.667 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 6.324      ;
; 13.671 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.296      ;
; 13.672 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.029     ; 6.328      ;
; 13.672 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 6.318      ;
; 13.672 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.309      ;
; 13.676 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 6.315      ;
; 13.677 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 6.278      ;
; 13.678 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.031     ; 6.320      ;
; 13.680 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.293      ;
; 13.681 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 6.308      ;
; 13.683 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 6.324      ;
; 13.688 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 6.276      ;
; 13.690 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 6.278      ;
; 13.691 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.296      ;
; 13.692 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 6.273      ;
; 13.695 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 6.289      ;
; 13.697 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.266      ;
; 13.697 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.043     ; 6.289      ;
; 13.699 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 6.260      ;
; 13.702 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 6.287      ;
; 13.705 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.049     ; 6.275      ;
; 13.710 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 6.258      ;
; 13.712 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.028     ; 6.289      ;
; 13.712 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 6.247      ;
; 13.712 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.275      ;
; 13.714 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 6.255      ;
; 13.715 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.046     ; 6.268      ;
; 13.715 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.258      ;
; 13.718 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 6.245      ;
; 13.719 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.248      ;
; 13.720 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 6.269      ;
; 13.720 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 6.272      ;
; 13.725 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.037     ; 6.267      ;
; 13.725 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.019     ; 6.285      ;
; 13.728 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 6.233      ;
; 13.730 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 6.255      ;
; 13.737 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 6.227      ;
; 13.740 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 6.227      ;
; 13.741 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 6.225      ;
; 13.741 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 6.243      ;
; 13.746 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 6.227      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.765 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 0.894      ;
; 0.767 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 0.896      ;
; 0.806 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 0.935      ;
; 0.808 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.045      ; 0.937      ;
; 1.026 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.209      ; 1.339      ;
; 1.033 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.230      ; 1.367      ;
; 1.067 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.209      ; 1.380      ;
; 1.074 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.230      ; 1.408      ;
; 1.088 ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                                          ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 1.244      ;
; 1.134 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.238      ; 1.476      ;
; 1.134 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.235      ; 1.473      ;
; 1.138 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.232      ; 1.474      ;
; 1.156 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.225      ; 1.485      ;
; 1.172 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.219      ; 1.495      ;
; 1.175 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.238      ; 1.517      ;
; 1.175 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.235      ; 1.514      ;
; 1.179 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.232      ; 1.515      ;
; 1.197 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.225      ; 1.526      ;
; 1.213 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.214      ; 1.531      ;
; 1.213 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.219      ; 1.536      ;
; 1.254 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.214      ; 1.572      ;
; 1.259 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.211      ; 1.574      ;
; 1.276 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.241      ; 1.621      ;
; 1.294 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a18~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.220      ; 1.618      ;
; 1.300 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.211      ; 1.615      ;
; 1.317 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.241      ; 1.662      ;
; 1.335 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a18~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.220      ; 1.659      ;
; 1.339 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.244      ; 1.687      ;
; 1.346 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.217      ; 1.667      ;
; 1.352 ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                                          ; clockdiv:ClockDivider|PPUtick                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.122      ; 1.530      ;
; 1.359 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a19~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 1.685      ;
; 1.380 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.244      ; 1.728      ;
; 1.384 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a8~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.243      ; 1.731      ;
; 1.387 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.217      ; 1.708      ;
; 1.400 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a19~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 1.726      ;
; 1.425 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a8~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.243      ; 1.772      ;
; 1.435 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.245      ; 1.784      ;
; 1.435 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a14~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.246      ; 1.785      ;
; 1.476 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.245      ; 1.825      ;
; 1.476 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a14~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.246      ; 1.826      ;
; 1.484 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.246      ; 1.834      ;
; 1.521 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.224      ; 1.849      ;
; 1.525 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.246      ; 1.875      ;
; 1.529 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.225      ; 1.858      ;
; 1.535 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.247      ; 1.886      ;
; 1.539 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 1.882      ;
; 1.540 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.226      ; 1.870      ;
; 1.541 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.238      ; 1.883      ;
; 1.562 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.224      ; 1.890      ;
; 1.570 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.225      ; 1.899      ;
; 1.576 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.247      ; 1.927      ;
; 1.580 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.239      ; 1.923      ;
; 1.581 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.226      ; 1.911      ;
; 1.582 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.238      ; 1.924      ;
; 1.694 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.225      ; 2.023      ;
; 1.697 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.232      ; 2.033      ;
; 1.701 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.224      ; 2.029      ;
; 1.735 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.225      ; 2.064      ;
; 1.738 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.232      ; 2.074      ;
; 1.742 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.224      ; 2.070      ;
; 1.811 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.108     ; 1.787      ;
; 1.813 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.108     ; 1.789      ;
; 1.820 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.226      ; 2.150      ;
; 1.861 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.226      ; 2.191      ;
; 1.864 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.227      ; 2.195      ;
; 1.871 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.110     ; 1.845      ;
; 1.871 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.227      ; 2.202      ;
; 1.873 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.110     ; 1.847      ;
; 1.874 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.220      ; 2.198      ;
; 1.882 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.228      ; 2.214      ;
; 1.905 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.227      ; 2.236      ;
; 1.912 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.227      ; 2.243      ;
; 1.915 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.220      ; 2.239      ;
; 1.923 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.228      ; 2.255      ;
; 1.969 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.228      ; 2.301      ;
; 2.001 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 2.327      ;
; 2.010 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.228      ; 2.342      ;
; 2.042 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.222      ; 2.368      ;
; 2.072 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 2.232      ;
; 2.081 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.126     ; 2.039      ;
; 2.083 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.126     ; 2.041      ;
; 2.130 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.026      ; 2.260      ;
; 2.132 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.290      ;
; 2.135 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.133     ; 2.086      ;
; 2.137 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.133     ; 2.088      ;
; 2.154 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.318      ;
; 2.210 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 2.369      ;
; 2.210 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 2.366      ;
; 2.214 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.367      ;
; 2.232 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.378      ;
; 2.246 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.134     ; 2.196      ;
; 2.248 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.036      ; 2.388      ;
; 2.248 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0                 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.134     ; 2.198      ;
; 2.255 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.068      ; 2.427      ;
; 2.255 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.424      ;
; 2.259 ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                        ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.424      ;
; 2.259 ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.425      ;
; 2.267 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.132     ; 2.219      ;
; 2.269 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.132     ; 2.221      ;
; 2.270 ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a8~porta_address_reg0                  ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.121     ; 2.233      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                          ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.626 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick~_Duplicate_1 ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.777      ; 4.158      ;
; 14.899 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick              ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.835      ; 3.895      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                          ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.110 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick              ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.900      ; 3.066      ;
; 3.292 ; KEY[1]    ; clockdiv:ClockDivider|PPUtick~_Duplicate_1 ; main_clk_50  ; main_clk_50 ; 0.000        ; 1.850      ; 3.226      ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width  ; main_clk_50 ; Rise       ; SystemPalette:Systempalette|altsyncram:mem_rtl_0|altsyncram_6671:auto_generated|ram_block1a0~porta_address_reg0           ;
; 9.211 ; 9.441        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.211 ; 9.441        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|SecondaryOAM:OAMBuffer|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.211 ; 9.441        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a5~porta_address_reg0                        ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_address_reg0         ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|OAM:PrimaryOAM|altsyncram:mem_rtl_0|altsyncram_ec81:auto_generated|ram_block1a0~porta_we_reg               ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|PaletteRAM:Palette_RAM|altsyncram:mem_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_address_reg0           ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_datain_reg0            ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a1~porta_we_reg                 ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a0~porta_address_reg0         ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a3~porta_address_reg0         ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a4~porta_address_reg0         ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_datain_reg0                         ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a0~porta_we_reg                              ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_address_reg0                        ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_datain_reg0                         ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; cpu_ram:CPURAM|altsyncram:mem_rtl_0|altsyncram_1mc1:auto_generated|ram_block1a2~porta_we_reg                              ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a10~porta_address_reg0                       ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a11~porta_address_reg0                       ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a13~porta_address_reg0                       ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a16~porta_address_reg0                       ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a18~porta_address_reg0                       ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a19~porta_address_reg0                       ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a1~porta_address_reg0                        ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a22~porta_address_reg0                       ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a23~porta_address_reg0                       ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a27~porta_address_reg0                       ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a2~porta_address_reg0                        ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a30~porta_address_reg0                       ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a3~porta_address_reg0                        ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a6~porta_address_reg0                        ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a8~porta_address_reg0                        ;
; 9.212 ; 9.442        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a9~porta_address_reg0                        ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0           ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|VRAM:PPUVRAM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_we_reg                 ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a2~porta_address_reg0         ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a6~porta_address_reg0         ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a7~porta_address_reg0         ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a14~porta_address_reg0                       ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a15~porta_address_reg0                       ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a17~porta_address_reg0                       ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a20~porta_address_reg0                       ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a21~porta_address_reg0                       ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a26~porta_address_reg0                       ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a28~porta_address_reg0                       ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a29~porta_address_reg0                       ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a31~porta_address_reg0                       ;
; 9.213 ; 9.443        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a7~porta_address_reg0                        ;
; 9.214 ; 9.444        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a1~porta_address_reg0         ;
; 9.214 ; 9.444        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; PPU:Ricoh_2C02|chr_rom:CHRROM|altsyncram:mem_rtl_0|altsyncram_hn61:auto_generated|ram_block1a5~porta_address_reg0         ;
; 9.214 ; 9.444        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a12~porta_address_reg0                       ;
; 9.214 ; 9.444        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a24~porta_address_reg0                       ;
; 9.214 ; 9.444        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a25~porta_address_reg0                       ;
; 9.214 ; 9.444        ; 0.230          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|ram_block1a4~porta_address_reg0                        ;
; 9.224 ; 9.440        ; 0.216          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[0]                                       ;
; 9.224 ; 9.440        ; 0.216          ; High Pulse Width ; main_clk_50 ; Fall       ; prg_rom:PRGROM|altsyncram:mem_rtl_0|altsyncram_dj61:auto_generated|address_reg_a[1]                                       ;
; 9.430 ; 9.614        ; 0.184          ; Low Pulse Width  ; main_clk_50 ; Rise       ; clockdiv:ClockDivider|PPUtick~_Duplicate_1                                                                                ;
; 9.436 ; 9.591        ; 0.155          ; Low Pulse Width  ; main_clk_50 ; Rise       ; clockdiv:ClockDivider|PPUtick                                                                                             ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; CPURAM|mem_rtl_0|auto_generated|ram_block1a2|clk0                                                                         ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a5|clk0                                                                         ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; Ricoh_2C02|OAMBuffer|mem_rtl_0|auto_generated|ram_block1a0|clk0                                                           ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; Systempalette|mem_rtl_0|auto_generated|ram_block1a0|clk0                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; CPURAM|mem_rtl_0|auto_generated|ram_block1a0|clk0                                                                         ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|address_reg_a[0]|clk                                                                      ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|address_reg_a[1]|clk                                                                      ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a0|clk0                                                                         ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a10|clk0                                                                        ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a11|clk0                                                                        ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a13|clk0                                                                        ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a16|clk0                                                                        ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a18|clk0                                                                        ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a19|clk0                                                                        ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a1|clk0                                                                         ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a22|clk0                                                                        ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a23|clk0                                                                        ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a27|clk0                                                                        ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a2|clk0                                                                         ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a30|clk0                                                                        ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a3|clk0                                                                         ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a6|clk0                                                                         ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a8|clk0                                                                         ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a9|clk0                                                                         ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; Ricoh_2C02|CHRROM|mem_rtl_0|auto_generated|ram_block1a0|clk0                                                              ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; Ricoh_2C02|CHRROM|mem_rtl_0|auto_generated|ram_block1a3|clk0                                                              ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; Ricoh_2C02|CHRROM|mem_rtl_0|auto_generated|ram_block1a4|clk0                                                              ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; Ricoh_2C02|PPUVRAM|mem_rtl_0|auto_generated|ram_block1a0|clk0                                                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; Ricoh_2C02|PPUVRAM|mem_rtl_0|auto_generated|ram_block1a1|clk0                                                             ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; Ricoh_2C02|Palette_RAM|mem_rtl_0|auto_generated|ram_block1a0|clk0                                                         ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; Ricoh_2C02|PrimaryOAM|mem_rtl_0|auto_generated|ram_block1a0|clk0                                                          ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a14|clk0                                                                        ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a15|clk0                                                                        ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width  ; main_clk_50 ; Rise       ; PRGROM|mem_rtl_0|auto_generated|ram_block1a17|clk0                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; VGA_B[*]  ; main_clk_50 ; 5.459 ; 5.508 ; Rise       ; main_clk_50     ;
;  VGA_B[0] ; main_clk_50 ; 5.082 ; 5.071 ; Rise       ; main_clk_50     ;
;  VGA_B[1] ; main_clk_50 ; 5.093 ; 5.081 ; Rise       ; main_clk_50     ;
;  VGA_B[2] ; main_clk_50 ; 5.315 ; 5.362 ; Rise       ; main_clk_50     ;
;  VGA_B[3] ; main_clk_50 ; 5.196 ; 5.191 ; Rise       ; main_clk_50     ;
;  VGA_B[4] ; main_clk_50 ; 5.209 ; 5.207 ; Rise       ; main_clk_50     ;
;  VGA_B[5] ; main_clk_50 ; 5.441 ; 5.460 ; Rise       ; main_clk_50     ;
;  VGA_B[6] ; main_clk_50 ; 5.459 ; 5.508 ; Rise       ; main_clk_50     ;
;  VGA_B[7] ; main_clk_50 ; 5.394 ; 5.439 ; Rise       ; main_clk_50     ;
; VGA_CLK   ; main_clk_50 ; 3.623 ; 3.568 ; Rise       ; main_clk_50     ;
; VGA_G[*]  ; main_clk_50 ; 5.774 ; 5.854 ; Rise       ; main_clk_50     ;
;  VGA_G[0] ; main_clk_50 ; 5.774 ; 5.854 ; Rise       ; main_clk_50     ;
;  VGA_G[1] ; main_clk_50 ; 5.258 ; 5.275 ; Rise       ; main_clk_50     ;
;  VGA_G[2] ; main_clk_50 ; 5.707 ; 5.779 ; Rise       ; main_clk_50     ;
;  VGA_G[3] ; main_clk_50 ; 5.255 ; 5.274 ; Rise       ; main_clk_50     ;
;  VGA_G[4] ; main_clk_50 ; 5.415 ; 5.463 ; Rise       ; main_clk_50     ;
;  VGA_G[5] ; main_clk_50 ; 5.522 ; 5.584 ; Rise       ; main_clk_50     ;
;  VGA_G[6] ; main_clk_50 ; 5.383 ; 5.411 ; Rise       ; main_clk_50     ;
;  VGA_G[7] ; main_clk_50 ; 5.412 ; 5.435 ; Rise       ; main_clk_50     ;
; VGA_R[*]  ; main_clk_50 ; 5.488 ; 5.548 ; Rise       ; main_clk_50     ;
;  VGA_R[0] ; main_clk_50 ; 5.102 ; 5.109 ; Rise       ; main_clk_50     ;
;  VGA_R[1] ; main_clk_50 ; 5.239 ; 5.243 ; Rise       ; main_clk_50     ;
;  VGA_R[2] ; main_clk_50 ; 5.061 ; 5.050 ; Rise       ; main_clk_50     ;
;  VGA_R[3] ; main_clk_50 ; 5.053 ; 5.048 ; Rise       ; main_clk_50     ;
;  VGA_R[4] ; main_clk_50 ; 5.393 ; 5.424 ; Rise       ; main_clk_50     ;
;  VGA_R[5] ; main_clk_50 ; 5.211 ; 5.218 ; Rise       ; main_clk_50     ;
;  VGA_R[6] ; main_clk_50 ; 5.488 ; 5.548 ; Rise       ; main_clk_50     ;
;  VGA_R[7] ; main_clk_50 ; 5.412 ; 5.446 ; Rise       ; main_clk_50     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; VGA_B[*]  ; main_clk_50 ; 4.863 ; 4.850 ; Rise       ; main_clk_50     ;
;  VGA_B[0] ; main_clk_50 ; 4.863 ; 4.850 ; Rise       ; main_clk_50     ;
;  VGA_B[1] ; main_clk_50 ; 4.874 ; 4.861 ; Rise       ; main_clk_50     ;
;  VGA_B[2] ; main_clk_50 ; 5.086 ; 5.128 ; Rise       ; main_clk_50     ;
;  VGA_B[3] ; main_clk_50 ; 4.972 ; 4.966 ; Rise       ; main_clk_50     ;
;  VGA_B[4] ; main_clk_50 ; 4.985 ; 4.981 ; Rise       ; main_clk_50     ;
;  VGA_B[5] ; main_clk_50 ; 5.207 ; 5.222 ; Rise       ; main_clk_50     ;
;  VGA_B[6] ; main_clk_50 ; 5.223 ; 5.268 ; Rise       ; main_clk_50     ;
;  VGA_B[7] ; main_clk_50 ; 5.162 ; 5.203 ; Rise       ; main_clk_50     ;
; VGA_CLK   ; main_clk_50 ; 3.549 ; 3.494 ; Rise       ; main_clk_50     ;
; VGA_G[*]  ; main_clk_50 ; 5.027 ; 5.042 ; Rise       ; main_clk_50     ;
;  VGA_G[0] ; main_clk_50 ; 5.526 ; 5.600 ; Rise       ; main_clk_50     ;
;  VGA_G[1] ; main_clk_50 ; 5.030 ; 5.044 ; Rise       ; main_clk_50     ;
;  VGA_G[2] ; main_clk_50 ; 5.462 ; 5.528 ; Rise       ; main_clk_50     ;
;  VGA_G[3] ; main_clk_50 ; 5.027 ; 5.042 ; Rise       ; main_clk_50     ;
;  VGA_G[4] ; main_clk_50 ; 5.182 ; 5.226 ; Rise       ; main_clk_50     ;
;  VGA_G[5] ; main_clk_50 ; 5.285 ; 5.343 ; Rise       ; main_clk_50     ;
;  VGA_G[6] ; main_clk_50 ; 5.150 ; 5.175 ; Rise       ; main_clk_50     ;
;  VGA_G[7] ; main_clk_50 ; 5.180 ; 5.200 ; Rise       ; main_clk_50     ;
; VGA_R[*]  ; main_clk_50 ; 4.834 ; 4.826 ; Rise       ; main_clk_50     ;
;  VGA_R[0] ; main_clk_50 ; 4.881 ; 4.885 ; Rise       ; main_clk_50     ;
;  VGA_R[1] ; main_clk_50 ; 5.012 ; 5.013 ; Rise       ; main_clk_50     ;
;  VGA_R[2] ; main_clk_50 ; 4.842 ; 4.830 ; Rise       ; main_clk_50     ;
;  VGA_R[3] ; main_clk_50 ; 4.834 ; 4.826 ; Rise       ; main_clk_50     ;
;  VGA_R[4] ; main_clk_50 ; 5.160 ; 5.187 ; Rise       ; main_clk_50     ;
;  VGA_R[5] ; main_clk_50 ; 4.985 ; 4.990 ; Rise       ; main_clk_50     ;
;  VGA_R[6] ; main_clk_50 ; 5.251 ; 5.306 ; Rise       ; main_clk_50     ;
;  VGA_R[7] ; main_clk_50 ; 5.178 ; 5.208 ; Rise       ; main_clk_50     ;
+-----------+-------------+-------+-------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 3.045 ; 0.765 ; 13.129   ; 3.110   ; 9.201               ;
;  main_clk_50     ; 3.045 ; 0.765 ; 13.129   ; 3.110   ; 9.201               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  main_clk_50     ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-----------+-------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+-------------+--------+--------+------------+-----------------+
; VGA_B[*]  ; main_clk_50 ; 12.399 ; 12.048 ; Rise       ; main_clk_50     ;
;  VGA_B[0] ; main_clk_50 ; 11.396 ; 11.161 ; Rise       ; main_clk_50     ;
;  VGA_B[1] ; main_clk_50 ; 11.413 ; 11.177 ; Rise       ; main_clk_50     ;
;  VGA_B[2] ; main_clk_50 ; 11.945 ; 11.757 ; Rise       ; main_clk_50     ;
;  VGA_B[3] ; main_clk_50 ; 11.691 ; 11.407 ; Rise       ; main_clk_50     ;
;  VGA_B[4] ; main_clk_50 ; 11.719 ; 11.434 ; Rise       ; main_clk_50     ;
;  VGA_B[5] ; main_clk_50 ; 12.314 ; 11.946 ; Rise       ; main_clk_50     ;
;  VGA_B[6] ; main_clk_50 ; 12.399 ; 12.048 ; Rise       ; main_clk_50     ;
;  VGA_B[7] ; main_clk_50 ; 12.141 ; 11.893 ; Rise       ; main_clk_50     ;
; VGA_CLK   ; main_clk_50 ; 7.277  ; 7.166  ; Rise       ; main_clk_50     ;
; VGA_G[*]  ; main_clk_50 ; 13.187 ; 12.728 ; Rise       ; main_clk_50     ;
;  VGA_G[0] ; main_clk_50 ; 13.187 ; 12.728 ; Rise       ; main_clk_50     ;
;  VGA_G[1] ; main_clk_50 ; 11.922 ; 11.608 ; Rise       ; main_clk_50     ;
;  VGA_G[2] ; main_clk_50 ; 12.976 ; 12.602 ; Rise       ; main_clk_50     ;
;  VGA_G[3] ; main_clk_50 ; 11.912 ; 11.609 ; Rise       ; main_clk_50     ;
;  VGA_G[4] ; main_clk_50 ; 12.201 ; 11.944 ; Rise       ; main_clk_50     ;
;  VGA_G[5] ; main_clk_50 ; 12.475 ; 12.176 ; Rise       ; main_clk_50     ;
;  VGA_G[6] ; main_clk_50 ; 12.213 ; 11.873 ; Rise       ; main_clk_50     ;
;  VGA_G[7] ; main_clk_50 ; 12.264 ; 11.901 ; Rise       ; main_clk_50     ;
; VGA_R[*]  ; main_clk_50 ; 12.426 ; 12.136 ; Rise       ; main_clk_50     ;
;  VGA_R[0] ; main_clk_50 ; 11.478 ; 11.254 ; Rise       ; main_clk_50     ;
;  VGA_R[1] ; main_clk_50 ; 11.876 ; 11.559 ; Rise       ; main_clk_50     ;
;  VGA_R[2] ; main_clk_50 ; 11.372 ; 11.141 ; Rise       ; main_clk_50     ;
;  VGA_R[3] ; main_clk_50 ; 11.403 ; 11.156 ; Rise       ; main_clk_50     ;
;  VGA_R[4] ; main_clk_50 ; 12.255 ; 11.905 ; Rise       ; main_clk_50     ;
;  VGA_R[5] ; main_clk_50 ; 11.746 ; 11.478 ; Rise       ; main_clk_50     ;
;  VGA_R[6] ; main_clk_50 ; 12.426 ; 12.136 ; Rise       ; main_clk_50     ;
;  VGA_R[7] ; main_clk_50 ; 12.297 ; 11.940 ; Rise       ; main_clk_50     ;
+-----------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; VGA_B[*]  ; main_clk_50 ; 4.863 ; 4.850 ; Rise       ; main_clk_50     ;
;  VGA_B[0] ; main_clk_50 ; 4.863 ; 4.850 ; Rise       ; main_clk_50     ;
;  VGA_B[1] ; main_clk_50 ; 4.874 ; 4.861 ; Rise       ; main_clk_50     ;
;  VGA_B[2] ; main_clk_50 ; 5.086 ; 5.128 ; Rise       ; main_clk_50     ;
;  VGA_B[3] ; main_clk_50 ; 4.972 ; 4.966 ; Rise       ; main_clk_50     ;
;  VGA_B[4] ; main_clk_50 ; 4.985 ; 4.981 ; Rise       ; main_clk_50     ;
;  VGA_B[5] ; main_clk_50 ; 5.207 ; 5.222 ; Rise       ; main_clk_50     ;
;  VGA_B[6] ; main_clk_50 ; 5.223 ; 5.268 ; Rise       ; main_clk_50     ;
;  VGA_B[7] ; main_clk_50 ; 5.162 ; 5.203 ; Rise       ; main_clk_50     ;
; VGA_CLK   ; main_clk_50 ; 3.549 ; 3.494 ; Rise       ; main_clk_50     ;
; VGA_G[*]  ; main_clk_50 ; 5.027 ; 5.042 ; Rise       ; main_clk_50     ;
;  VGA_G[0] ; main_clk_50 ; 5.526 ; 5.600 ; Rise       ; main_clk_50     ;
;  VGA_G[1] ; main_clk_50 ; 5.030 ; 5.044 ; Rise       ; main_clk_50     ;
;  VGA_G[2] ; main_clk_50 ; 5.462 ; 5.528 ; Rise       ; main_clk_50     ;
;  VGA_G[3] ; main_clk_50 ; 5.027 ; 5.042 ; Rise       ; main_clk_50     ;
;  VGA_G[4] ; main_clk_50 ; 5.182 ; 5.226 ; Rise       ; main_clk_50     ;
;  VGA_G[5] ; main_clk_50 ; 5.285 ; 5.343 ; Rise       ; main_clk_50     ;
;  VGA_G[6] ; main_clk_50 ; 5.150 ; 5.175 ; Rise       ; main_clk_50     ;
;  VGA_G[7] ; main_clk_50 ; 5.180 ; 5.200 ; Rise       ; main_clk_50     ;
; VGA_R[*]  ; main_clk_50 ; 4.834 ; 4.826 ; Rise       ; main_clk_50     ;
;  VGA_R[0] ; main_clk_50 ; 4.881 ; 4.885 ; Rise       ; main_clk_50     ;
;  VGA_R[1] ; main_clk_50 ; 5.012 ; 5.013 ; Rise       ; main_clk_50     ;
;  VGA_R[2] ; main_clk_50 ; 4.842 ; 4.830 ; Rise       ; main_clk_50     ;
;  VGA_R[3] ; main_clk_50 ; 4.834 ; 4.826 ; Rise       ; main_clk_50     ;
;  VGA_R[4] ; main_clk_50 ; 5.160 ; 5.187 ; Rise       ; main_clk_50     ;
;  VGA_R[5] ; main_clk_50 ; 4.985 ; 4.990 ; Rise       ; main_clk_50     ;
;  VGA_R[6] ; main_clk_50 ; 5.251 ; 5.306 ; Rise       ; main_clk_50     ;
;  VGA_R[7] ; main_clk_50 ; 5.178 ; 5.208 ; Rise       ; main_clk_50     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; main_clk_50 ; main_clk_50 ; 2        ; 6        ; 0        ; 39052    ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; main_clk_50 ; main_clk_50 ; 2        ; 6        ; 0        ; 39052    ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Recovery Transfers                                                    ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; main_clk_50 ; main_clk_50 ; 2        ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Removal Transfers                                                     ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; main_clk_50 ; main_clk_50 ; 2        ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu Dec 08 15:08:14 2016
Info: Command: quartus_sta nes -c nes
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'timing.sdc'
Warning (332174): Ignored filter at timing.sdc(81): LEDG[0] could not be matched with a port
Warning (332049): Ignored set_output_delay at timing.sdc(81): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[0]}]
Warning (332174): Ignored filter at timing.sdc(82): LEDG[1] could not be matched with a port
Warning (332049): Ignored set_output_delay at timing.sdc(82): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[1]}]
Warning (332174): Ignored filter at timing.sdc(83): LEDG[2] could not be matched with a port
Warning (332049): Ignored set_output_delay at timing.sdc(83): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[2]}]
Warning (332174): Ignored filter at timing.sdc(84): LEDG[3] could not be matched with a port
Warning (332049): Ignored set_output_delay at timing.sdc(84): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[3]}]
Warning (332174): Ignored filter at timing.sdc(85): LEDG[4] could not be matched with a port
Warning (332049): Ignored set_output_delay at timing.sdc(85): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[4]}]
Warning (332174): Ignored filter at timing.sdc(86): LEDG[5] could not be matched with a port
Warning (332049): Ignored set_output_delay at timing.sdc(86): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[5]}]
Warning (332174): Ignored filter at timing.sdc(87): LEDG[6] could not be matched with a port
Warning (332049): Ignored set_output_delay at timing.sdc(87): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[6]}]
Warning (332174): Ignored filter at timing.sdc(88): LEDG[7] could not be matched with a port
Warning (332049): Ignored set_output_delay at timing.sdc(88): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[7]}]
Warning (332174): Ignored filter at timing.sdc(100): *altera_std_synchronizer:*|din_s1 could not be matched with a keeper
Warning (332049): Ignored set_false_path at timing.sdc(100): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Warning (332125): Found combinational loop of 546 nodes
    Warning (332126): Node "IOreg|PPUDecoder|Dout3~0|combout"
    Warning (332126): Node "IOreg|LessThan0~6|datac"
    Warning (332126): Node "IOreg|LessThan0~6|combout"
    Warning (332126): Node "BUSMUX|Mux6~14|dataa"
    Warning (332126): Node "BUSMUX|Mux6~14|combout"
    Warning (332126): Node "BUSMUX|Mux1~2|datab"
    Warning (332126): Node "BUSMUX|Mux1~2|combout"
    Warning (332126): Node "BUSMUX|Mux1~3|datab"
    Warning (332126): Node "BUSMUX|Mux1~3|combout"
    Warning (332126): Node "BUSMUX|Mux1~4|dataa"
    Warning (332126): Node "BUSMUX|Mux1~4|combout"
    Warning (332126): Node "BUSMUX|Mux1~7|datab"
    Warning (332126): Node "BUSMUX|Mux1~7|combout"
    Warning (332126): Node "Ricoh_2A03|Y|Data_Out[6]~6|datab"
    Warning (332126): Node "Ricoh_2A03|Y|Data_Out[6]~6|combout"
    Warning (332126): Node "Ricoh_2A03|Add10~12|datab"
    Warning (332126): Node "Ricoh_2A03|Add10~12|cout"
    Warning (332126): Node "Ricoh_2A03|Add10~14|cin"
    Warning (332126): Node "Ricoh_2A03|Add10~14|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux8~4|dataa"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux8~4|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux8~9|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux8~9|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[7]~15|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[7]~15|combout"
    Warning (332126): Node "IOreg|Equal0~1|datab"
    Warning (332126): Node "IOreg|Equal0~1|combout"
    Warning (332126): Node "IOreg|Equal0~2|dataa"
    Warning (332126): Node "IOreg|Equal0~2|combout"
    Warning (332126): Node "IOreg|LessThan0~5|dataa"
    Warning (332126): Node "IOreg|LessThan0~5|combout"
    Warning (332126): Node "IOreg|Equal0~4|datab"
    Warning (332126): Node "IOreg|Equal0~4|combout"
    Warning (332126): Node "IOreg|PPUDecoder|Dout4~0|datac"
    Warning (332126): Node "IOreg|PPUDecoder|Dout4~0|combout"
    Warning (332126): Node "IOreg|load_buffer~0|datab"
    Warning (332126): Node "IOreg|load_buffer~0|combout"
    Warning (332126): Node "BUSMUX|Mux6~15|datad"
    Warning (332126): Node "BUSMUX|Mux6~15|combout"
    Warning (332126): Node "BUSMUX|Mux1~2|datad"
    Warning (332126): Node "BUSMUX|Mux7~2|dataa"
    Warning (332126): Node "BUSMUX|Mux7~2|combout"
    Warning (332126): Node "BUSMUX|Mux7~3|datad"
    Warning (332126): Node "BUSMUX|Mux7~3|combout"
    Warning (332126): Node "BUSMUX|Mux7~4|dataa"
    Warning (332126): Node "BUSMUX|Mux7~4|combout"
    Warning (332126): Node "BUSMUX|Mux7~7|dataa"
    Warning (332126): Node "BUSMUX|Mux7~7|combout"
    Warning (332126): Node "Ricoh_2A03|Y|Data_Out[0]~0|datad"
    Warning (332126): Node "Ricoh_2A03|Y|Data_Out[0]~0|combout"
    Warning (332126): Node "Ricoh_2A03|Add11~0|dataa"
    Warning (332126): Node "Ricoh_2A03|Add11~0|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux15~6|dataa"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux15~6|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux15~7|dataa"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux15~7|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux15~8|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux15~8|combout"
    Warning (332126): Node "BUSMUX|Mux1~5|datab"
    Warning (332126): Node "BUSMUX|Mux1~5|combout"
    Warning (332126): Node "BUSMUX|Mux1~6|dataa"
    Warning (332126): Node "BUSMUX|Mux1~6|combout"
    Warning (332126): Node "BUSMUX|Mux1~7|dataa"
    Warning (332126): Node "BUSMUX|Mux1~6|datad"
    Warning (332126): Node "BUSMUX|Mux1~0|datad"
    Warning (332126): Node "BUSMUX|Mux1~0|combout"
    Warning (332126): Node "BUSMUX|Mux1~1|datab"
    Warning (332126): Node "BUSMUX|Mux1~1|combout"
    Warning (332126): Node "BUSMUX|Mux1~2|dataa"
    Warning (332126): Node "BUSMUX|Mux7~0|dataa"
    Warning (332126): Node "BUSMUX|Mux7~0|combout"
    Warning (332126): Node "BUSMUX|Mux7~1|datad"
    Warning (332126): Node "BUSMUX|Mux7~1|combout"
    Warning (332126): Node "BUSMUX|Mux7~2|datab"
    Warning (332126): Node "BUSMUX|Mux7~6|dataa"
    Warning (332126): Node "BUSMUX|Mux7~6|combout"
    Warning (332126): Node "BUSMUX|Mux7~7|datab"
    Warning (332126): Node "BUSMUX|Mux7~5|datac"
    Warning (332126): Node "BUSMUX|Mux7~5|combout"
    Warning (332126): Node "BUSMUX|Mux7~6|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~4|dataa"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~4|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~5|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~5|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|reg_file_load~1|dataa"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|reg_file_load~1|combout"
    Warning (332126): Node "IOreg|PPUDecoder|Dout4~0|dataa"
    Warning (332126): Node "BUSMUX|Mux6~9|datac"
    Warning (332126): Node "BUSMUX|Mux6~9|combout"
    Warning (332126): Node "BUSMUX|Mux1~4|datac"
    Warning (332126): Node "BUSMUX|Mux1~7|datac"
    Warning (332126): Node "BUSMUX|Mux7~4|datab"
    Warning (332126): Node "BUSMUX|Mux7~7|datac"
    Warning (332126): Node "BUSMUX|Mux6~10|datab"
    Warning (332126): Node "BUSMUX|Mux6~10|combout"
    Warning (332126): Node "BUSMUX|Mux6~13|datad"
    Warning (332126): Node "BUSMUX|Mux6~13|combout"
    Warning (332126): Node "Ricoh_2A03|A|Data_Out[1]~0|datab"
    Warning (332126): Node "Ricoh_2A03|A|Data_Out[1]~0|combout"
    Warning (332126): Node "Ricoh_2A03|Add11~2|datab"
    Warning (332126): Node "Ricoh_2A03|Add11~2|cout"
    Warning (332126): Node "Ricoh_2A03|Add11~4|cin"
    Warning (332126): Node "Ricoh_2A03|Add11~4|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux13~6|datac"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux13~6|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux13~7|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux13~7|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux13~8|dataa"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux13~8|combout"
    Warning (332126): Node "IOreg|PPUDecoder|Dout4~0|datab"
    Warning (332126): Node "IOreg|LessThan0~6|datab"
    Warning (332126): Node "IOreg|Equal0~3|datac"
    Warning (332126): Node "IOreg|Equal0~3|combout"
    Warning (332126): Node "IOreg|Equal0~4|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~4|datad"
    Warning (332126): Node "IOreg|Equal1~4|datad"
    Warning (332126): Node "IOreg|Equal1~4|combout"
    Warning (332126): Node "IOreg|Equal1~5|datab"
    Warning (332126): Node "IOreg|Equal1~5|combout"
    Warning (332126): Node "BUSMUX|Mux6~14|datad"
    Warning (332126): Node "BUSMUX|Mux6~9|dataa"
    Warning (332126): Node "Ricoh_2A03|Add11~4|cout"
    Warning (332126): Node "Ricoh_2A03|Add11~6|cin"
    Warning (332126): Node "Ricoh_2A03|Add11~6|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux12~6|datac"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux12~6|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux12~7|datac"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux12~7|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux12~8|datad"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux12~8|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~5|datac"
    Warning (332126): Node "IOreg|Equal0~2|datac"
    Warning (332126): Node "Ricoh_2A03|Add11~6|cout"
    Warning (332126): Node "Ricoh_2A03|Add11~8|cin"
    Warning (332126): Node "Ricoh_2A03|Add11~8|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux11~6|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux11~6|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux11~7|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux11~7|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux11~8|dataa"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux11~8|combout"
    Warning (332126): Node "IOreg|LessThan0~5|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~4|datac"
    Warning (332126): Node "IOreg|Equal1~4|datac"
    Warning (332126): Node "Ricoh_2A03|Add11~8|cout"
    Warning (332126): Node "Ricoh_2A03|Add11~10|cin"
    Warning (332126): Node "Ricoh_2A03|Add11~10|cout"
    Warning (332126): Node "Ricoh_2A03|Add11~12|cin"
    Warning (332126): Node "Ricoh_2A03|Add11~12|cout"
    Warning (332126): Node "Ricoh_2A03|Add11~14|cin"
    Warning (332126): Node "Ricoh_2A03|Add11~14|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux8~7|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux8~7|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux8~8|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux8~8|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux8~9|datad"
    Warning (332126): Node "Ricoh_2A03|Add11~12|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux9~7|datac"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux9~7|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux9~8|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux9~8|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux9~9|datad"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux9~9|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~1|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~1|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~2|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~2|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|always0~1|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|always0~1|combout"
    Warning (332126): Node "BUSMUX|Mux6~9|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[13]~7|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[13]~7|combout"
    Warning (332126): Node "IOreg|LessThan0~4|dataa"
    Warning (332126): Node "IOreg|LessThan0~4|combout"
    Warning (332126): Node "IOreg|LessThan0~6|dataa"
    Warning (332126): Node "IOreg|Equal0~4|datac"
    Warning (332126): Node "IOreg|Equal1~5|dataa"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[14]~5|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[14]~5|combout"
    Warning (332126): Node "IOreg|LessThan0~4|datac"
    Warning (332126): Node "IOreg|Equal1~5|datac"
    Warning (332126): Node "IOreg|LessThan0~5|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~5|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[13]~2|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[13]~2|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[15]~3|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[15]~3|combout"
    Warning (332126): Node "IOreg|LessThan0~4|datab"
    Warning (332126): Node "IOreg|Equal0~2|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[14]~4|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[14]~4|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[14]~5|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[5]~8|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[5]~8|combout"
    Warning (332126): Node "IOreg|Equal0~0|datad"
    Warning (332126): Node "IOreg|Equal0~0|combout"
    Warning (332126): Node "IOreg|Equal0~2|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[6]~14|dataa"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[6]~14|combout"
    Warning (332126): Node "IOreg|Equal0~1|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[7]~15|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[8]~9|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[8]~9|combout"
    Warning (332126): Node "IOreg|Equal0~0|dataa"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[9]~13|dataa"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[9]~13|combout"
    Warning (332126): Node "IOreg|Equal0~1|dataa"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[10]~12|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[10]~12|combout"
    Warning (332126): Node "IOreg|Equal0~1|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[11]~11|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[11]~11|combout"
    Warning (332126): Node "IOreg|Equal0~0|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[12]~10|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[12]~10|combout"
    Warning (332126): Node "IOreg|Equal0~0|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[13]~6|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[13]~6|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[13]~7|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|reg_file_load~0|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|reg_file_load~0|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|reg_file_load~1|datab"
    Warning (332126): Node "BUSMUX|Mux6~8|datab"
    Warning (332126): Node "BUSMUX|Mux6~8|combout"
    Warning (332126): Node "BUSMUX|Mux1~4|datab"
    Warning (332126): Node "BUSMUX|Mux7~4|datac"
    Warning (332126): Node "BUSMUX|Mux6~13|datac"
    Warning (332126): Node "BUSMUX|Mux6~10|datac"
    Warning (332126): Node "BUSMUX|Mux5~11|datac"
    Warning (332126): Node "BUSMUX|Mux5~11|combout"
    Warning (332126): Node "BUSMUX|Mux5~10|datad"
    Warning (332126): Node "BUSMUX|Mux5~10|combout"
    Warning (332126): Node "Ricoh_2A03|Y|Data_Out[2]~2|datad"
    Warning (332126): Node "Ricoh_2A03|Y|Data_Out[2]~2|combout"
    Warning (332126): Node "Ricoh_2A03|Add10~4|dataa"
    Warning (332126): Node "Ricoh_2A03|Add10~4|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux13~3|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux13~3|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux13~8|datad"
    Warning (332126): Node "Ricoh_2A03|Add10~4|cout"
    Warning (332126): Node "Ricoh_2A03|Add10~6|cin"
    Warning (332126): Node "Ricoh_2A03|Add10~6|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux12~3|dataa"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux12~3|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux12~8|datac"
    Warning (332126): Node "Ricoh_2A03|Add10~6|cout"
    Warning (332126): Node "Ricoh_2A03|Add10~8|cin"
    Warning (332126): Node "Ricoh_2A03|Add10~8|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux11~3|datac"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux11~3|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux11~8|datad"
    Warning (332126): Node "Ricoh_2A03|Add10~8|cout"
    Warning (332126): Node "Ricoh_2A03|Add10~10|cin"
    Warning (332126): Node "Ricoh_2A03|Add10~10|cout"
    Warning (332126): Node "Ricoh_2A03|Add10~12|cin"
    Warning (332126): Node "Ricoh_2A03|Add10~12|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux9~4|datad"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux9~4|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux9~9|datab"
    Warning (332126): Node "Ricoh_2A03|Add10~10|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux10~8|datac"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux10~8|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux10~9|datac"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux10~9|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~0|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~0|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|reg_file_load~0|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[13]~2|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~2|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[5]~8|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~0|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~0|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[5]~8|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~0|cout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~2|cin"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~2|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[6]~14|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~2|cout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~4|cin"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~4|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[7]~15|dataa"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~4|cout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~6|cin"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~6|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[8]~9|dataa"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~6|cout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~8|cin"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~8|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[9]~13|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~8|cout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~10|cin"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~10|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[10]~12|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~10|cout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~12|cin"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~12|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[11]~11|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~12|cout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~14|cin"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~14|cout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~16|cin"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~16|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[13]~6|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~16|cout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~18|cin"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~18|cout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~20|cin"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~20|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[15]~3|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~18|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[14]~4|datac"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~14|combout"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[12]~10|dataa"
    Warning (332126): Node "Ricoh_2A03|Add11~4|dataa"
    Warning (332126): Node "BUSMUX|Mux2~4|datab"
    Warning (332126): Node "BUSMUX|Mux2~4|combout"
    Warning (332126): Node "BUSMUX|Mux2~7|dataa"
    Warning (332126): Node "BUSMUX|Mux2~7|combout"
    Warning (332126): Node "Ricoh_2A03|A|Data_Out[5]~4|datac"
    Warning (332126): Node "Ricoh_2A03|A|Data_Out[5]~4|combout"
    Warning (332126): Node "Ricoh_2A03|Add10~10|datab"
    Warning (332126): Node "Ricoh_2A03|Add11~10|datab"
    Warning (332126): Node "Ricoh_2A03|Add11~10|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux10~5|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux10~5|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux10~6|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux10~6|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux10~9|datad"
    Warning (332126): Node "BUSMUX|Mux2~7|datad"
    Warning (332126): Node "BUSMUX|Mux4~4|datad"
    Warning (332126): Node "BUSMUX|Mux4~4|combout"
    Warning (332126): Node "BUSMUX|Mux4~7|datac"
    Warning (332126): Node "BUSMUX|Mux4~7|combout"
    Warning (332126): Node "Ricoh_2A03|A|Data_Out[3]~2|datad"
    Warning (332126): Node "Ricoh_2A03|A|Data_Out[3]~2|combout"
    Warning (332126): Node "Ricoh_2A03|Add10~6|dataa"
    Warning (332126): Node "Ricoh_2A03|Add11~6|dataa"
    Warning (332126): Node "BUSMUX|Mux0~5|datac"
    Warning (332126): Node "BUSMUX|Mux0~5|combout"
    Warning (332126): Node "BUSMUX|Mux0~8|dataa"
    Warning (332126): Node "BUSMUX|Mux0~8|combout"
    Warning (332126): Node "Ricoh_2A03|A|Data_Out[7]~6|datab"
    Warning (332126): Node "Ricoh_2A03|A|Data_Out[7]~6|combout"
    Warning (332126): Node "Ricoh_2A03|Add11~14|datab"
    Warning (332126): Node "Ricoh_2A03|Add10~14|dataa"
    Warning (332126): Node "BUSMUX|Mux3~11|datad"
    Warning (332126): Node "BUSMUX|Mux3~11|combout"
    Warning (332126): Node "BUSMUX|Mux3~10|datab"
    Warning (332126): Node "BUSMUX|Mux3~10|combout"
    Warning (332126): Node "Ricoh_2A03|Y|Data_Out[4]~4|datab"
    Warning (332126): Node "Ricoh_2A03|Y|Data_Out[4]~4|combout"
    Warning (332126): Node "Ricoh_2A03|Add10~8|dataa"
    Warning (332126): Node "Ricoh_2A03|Add11~8|dataa"
    Warning (332126): Node "BUSMUX|Mux0~8|datad"
    Warning (332126): Node "BUSMUX|Mux4~7|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|address_out[6]~14|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~2|datab"
    Warning (332126): Node "Ricoh_2A03|Add11~2|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux14~6|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux14~6|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux14~7|datab"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux14~7|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux14~8|datac"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux14~8|combout"
    Warning (332126): Node "BUSMUX|Mux1~5|dataa"
    Warning (332126): Node "BUSMUX|Mux1~1|dataa"
    Warning (332126): Node "BUSMUX|Mux1~0|datab"
    Warning (332126): Node "IOreg|Equal0~4|dataa"
    Warning (332126): Node "BUSMUX|Mux7~1|datab"
    Warning (332126): Node "BUSMUX|Mux7~0|datab"
    Warning (332126): Node "BUSMUX|Mux7~5|datab"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~4|datab"
    Warning (332126): Node "BUSMUX|Mux6~5|dataa"
    Warning (332126): Node "BUSMUX|Mux6~5|combout"
    Warning (332126): Node "BUSMUX|Mux6~6|dataa"
    Warning (332126): Node "BUSMUX|Mux6~6|combout"
    Warning (332126): Node "BUSMUX|Mux6~7|datad"
    Warning (332126): Node "BUSMUX|Mux6~7|combout"
    Warning (332126): Node "BUSMUX|Mux6~13|dataa"
    Warning (332126): Node "BUSMUX|Mux6~4|datab"
    Warning (332126): Node "BUSMUX|Mux6~4|combout"
    Warning (332126): Node "BUSMUX|Mux6~5|datad"
    Warning (332126): Node "BUSMUX|Mux6~11|datab"
    Warning (332126): Node "BUSMUX|Mux6~11|combout"
    Warning (332126): Node "BUSMUX|Mux6~12|datab"
    Warning (332126): Node "BUSMUX|Mux6~12|combout"
    Warning (332126): Node "BUSMUX|Mux6~13|datab"
    Warning (332126): Node "IOreg|Equal1~4|datab"
    Warning (332126): Node "BUSMUX|Mux5~8|datab"
    Warning (332126): Node "BUSMUX|Mux5~8|combout"
    Warning (332126): Node "BUSMUX|Mux5~9|datad"
    Warning (332126): Node "BUSMUX|Mux5~9|combout"
    Warning (332126): Node "BUSMUX|Mux5~10|datab"
    Warning (332126): Node "BUSMUX|Mux5~3|dataa"
    Warning (332126): Node "BUSMUX|Mux5~3|combout"
    Warning (332126): Node "BUSMUX|Mux5~4|datab"
    Warning (332126): Node "BUSMUX|Mux5~4|combout"
    Warning (332126): Node "BUSMUX|Mux5~5|dataa"
    Warning (332126): Node "BUSMUX|Mux5~5|combout"
    Warning (332126): Node "BUSMUX|Mux5~11|datab"
    Warning (332126): Node "BUSMUX|Mux5~2|dataa"
    Warning (332126): Node "BUSMUX|Mux5~2|combout"
    Warning (332126): Node "BUSMUX|Mux5~3|datad"
    Warning (332126): Node "BUSMUX|Mux2~5|datab"
    Warning (332126): Node "BUSMUX|Mux2~5|combout"
    Warning (332126): Node "BUSMUX|Mux2~6|datad"
    Warning (332126): Node "BUSMUX|Mux2~6|combout"
    Warning (332126): Node "BUSMUX|Mux2~7|datab"
    Warning (332126): Node "BUSMUX|Mux2~1|dataa"
    Warning (332126): Node "BUSMUX|Mux2~1|combout"
    Warning (332126): Node "BUSMUX|Mux2~2|datad"
    Warning (332126): Node "BUSMUX|Mux2~2|combout"
    Warning (332126): Node "BUSMUX|Mux2~3|datad"
    Warning (332126): Node "BUSMUX|Mux2~3|combout"
    Warning (332126): Node "BUSMUX|Mux2~7|datac"
    Warning (332126): Node "BUSMUX|Mux2~0|datad"
    Warning (332126): Node "BUSMUX|Mux2~0|combout"
    Warning (332126): Node "BUSMUX|Mux2~1|datab"
    Warning (332126): Node "BUSMUX|Mux4~5|datab"
    Warning (332126): Node "BUSMUX|Mux4~5|combout"
    Warning (332126): Node "BUSMUX|Mux4~6|datab"
    Warning (332126): Node "BUSMUX|Mux4~6|combout"
    Warning (332126): Node "BUSMUX|Mux4~7|dataa"
    Warning (332126): Node "BUSMUX|Mux4~1|dataa"
    Warning (332126): Node "BUSMUX|Mux4~1|combout"
    Warning (332126): Node "BUSMUX|Mux4~2|datad"
    Warning (332126): Node "BUSMUX|Mux4~2|combout"
    Warning (332126): Node "BUSMUX|Mux4~3|datad"
    Warning (332126): Node "BUSMUX|Mux4~3|combout"
    Warning (332126): Node "BUSMUX|Mux4~7|datab"
    Warning (332126): Node "BUSMUX|Mux4~0|datac"
    Warning (332126): Node "BUSMUX|Mux4~0|combout"
    Warning (332126): Node "BUSMUX|Mux4~1|datad"
    Warning (332126): Node "BUSMUX|Mux0~2|datab"
    Warning (332126): Node "BUSMUX|Mux0~2|combout"
    Warning (332126): Node "BUSMUX|Mux0~3|datab"
    Warning (332126): Node "BUSMUX|Mux0~3|combout"
    Warning (332126): Node "BUSMUX|Mux0~4|datab"
    Warning (332126): Node "BUSMUX|Mux0~4|combout"
    Warning (332126): Node "BUSMUX|Mux0~8|datab"
    Warning (332126): Node "BUSMUX|Mux0~1|datad"
    Warning (332126): Node "BUSMUX|Mux0~1|combout"
    Warning (332126): Node "BUSMUX|Mux0~2|datac"
    Warning (332126): Node "BUSMUX|Mux3~3|dataa"
    Warning (332126): Node "BUSMUX|Mux3~3|combout"
    Warning (332126): Node "BUSMUX|Mux3~4|dataa"
    Warning (332126): Node "BUSMUX|Mux3~4|combout"
    Warning (332126): Node "BUSMUX|Mux3~5|datad"
    Warning (332126): Node "BUSMUX|Mux3~5|combout"
    Warning (332126): Node "BUSMUX|Mux3~11|datab"
    Warning (332126): Node "BUSMUX|Mux3~2|dataa"
    Warning (332126): Node "BUSMUX|Mux3~2|combout"
    Warning (332126): Node "BUSMUX|Mux3~3|datad"
    Warning (332126): Node "IOreg|PPUDecoder|Dout3~0|datac"
    Warning (332126): Node "BUSMUX|Mux3~8|datab"
    Warning (332126): Node "BUSMUX|Mux3~8|combout"
    Warning (332126): Node "BUSMUX|Mux3~9|datab"
    Warning (332126): Node "BUSMUX|Mux3~9|combout"
    Warning (332126): Node "BUSMUX|Mux3~10|datac"
    Warning (332126): Node "BUSMUX|Mux0~6|datab"
    Warning (332126): Node "BUSMUX|Mux0~6|combout"
    Warning (332126): Node "BUSMUX|Mux0~7|datad"
    Warning (332126): Node "BUSMUX|Mux0~7|combout"
    Warning (332126): Node "BUSMUX|Mux0~8|datac"
    Warning (332126): Node "Ricoh_2A03|Add10~2|datab"
    Warning (332126): Node "Ricoh_2A03|Add10~2|cout"
    Warning (332126): Node "Ricoh_2A03|Add10~4|cin"
    Warning (332126): Node "Ricoh_2A03|Add10~2|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux14~3|datac"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux14~3|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux14~8|datad"
    Warning (332126): Node "BUSMUX|Mux5~10|dataa"
    Warning (332126): Node "BUSMUX|Mux5~11|dataa"
    Warning (332126): Node "BUSMUX|Mux2~4|datac"
    Warning (332126): Node "BUSMUX|Mux4~4|dataa"
    Warning (332126): Node "BUSMUX|Mux0~5|datab"
    Warning (332126): Node "BUSMUX|Mux3~11|dataa"
    Warning (332126): Node "BUSMUX|Mux3~10|datad"
    Warning (332126): Node "BUSMUX|Mux6~8|datac"
    Warning (332126): Node "BUSMUX|Mux6~4|dataa"
    Warning (332126): Node "BUSMUX|Mux6~12|dataa"
    Warning (332126): Node "BUSMUX|Mux6~11|datac"
    Warning (332126): Node "IOreg|Equal1~4|dataa"
    Warning (332126): Node "BUSMUX|Mux5~9|dataa"
    Warning (332126): Node "BUSMUX|Mux5~8|datac"
    Warning (332126): Node "BUSMUX|Mux5~2|datab"
    Warning (332126): Node "BUSMUX|Mux2~6|dataa"
    Warning (332126): Node "BUSMUX|Mux2~5|dataa"
    Warning (332126): Node "BUSMUX|Mux2~0|dataa"
    Warning (332126): Node "BUSMUX|Mux4~6|dataa"
    Warning (332126): Node "BUSMUX|Mux4~5|datac"
    Warning (332126): Node "BUSMUX|Mux4~0|datab"
    Warning (332126): Node "BUSMUX|Mux0~1|datab"
    Warning (332126): Node "BUSMUX|Mux0~7|datab"
    Warning (332126): Node "BUSMUX|Mux3~2|datab"
    Warning (332126): Node "BUSMUX|Mux3~9|dataa"
    Warning (332126): Node "BUSMUX|Mux3~8|dataa"
    Warning (332126): Node "BUSMUX|Mux0~6|dataa"
    Warning (332126): Node "IOreg|Equal0~3|datad"
    Warning (332126): Node "IOreg|PPUDecoder|Dout3~0|datab"
    Warning (332126): Node "Ricoh_2A03|Add11~0|cout"
    Warning (332126): Node "Ricoh_2A03|Add11~2|cin"
    Warning (332126): Node "Ricoh_2A03|Add10~0|dataa"
    Warning (332126): Node "Ricoh_2A03|Add10~0|combout"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux15~3|datac"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux15~3|combout"
    Warning (332126): Node "IOreg|PPUDecoder|Dout3~0|dataa"
    Warning (332126): Node "Ricoh_2A03|MUX_ADDR|Mux15~8|datad"
    Warning (332126): Node "Ricoh_2A03|Add10~0|cout"
    Warning (332126): Node "Ricoh_2A03|Add10~2|cin"
    Warning (332126): Node "BUSMUX|Mux6~6|datad"
    Warning (332126): Node "BUSMUX|Mux5~4|dataa"
    Warning (332126): Node "BUSMUX|Mux2~2|dataa"
    Warning (332126): Node "BUSMUX|Mux4~2|dataa"
    Warning (332126): Node "BUSMUX|Mux0~3|dataa"
    Warning (332126): Node "BUSMUX|Mux3~4|datad"
    Warning (332126): Node "BUSMUX|Mux6~14|datab"
    Warning (332126): Node "BUSMUX|Mux6~15|datab"
    Warning (332126): Node "IOreg|v_inc~0|datad"
    Warning (332126): Node "IOreg|v_inc~0|combout"
    Warning (332126): Node "BUSMUX|Mux1~3|datad"
    Warning (332126): Node "BUSMUX|Mux7~3|datab"
    Warning (332126): Node "BUSMUX|Mux6~7|datab"
    Warning (332126): Node "BUSMUX|Mux5~5|datad"
    Warning (332126): Node "BUSMUX|Mux2~3|datab"
    Warning (332126): Node "BUSMUX|Mux4~3|datab"
    Warning (332126): Node "BUSMUX|Mux0~4|datad"
    Warning (332126): Node "BUSMUX|Mux3~5|datab"
    Warning (332126): Node "IOreg|load_buffer~0|dataa"
    Warning (332126): Node "IOreg|LessThan0~6|datad"
    Warning (332126): Node "IOreg|Equal1~5|datad"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Add0~4|dataa"
    Warning (332126): Node "Ricoh_2A03|ADDRESS_DECODE|Equal0~1|datad"
    Warning (332126): Node "Ricoh_2A03|Add11~12|datab"
    Warning (332126): Node "BUSMUX|Mux7~2|datad"
    Warning (332126): Node "BUSMUX|Mux6~6|datab"
    Warning (332126): Node "BUSMUX|Mux5~4|datad"
    Warning (332126): Node "BUSMUX|Mux2~2|datab"
    Warning (332126): Node "BUSMUX|Mux4~2|datab"
    Warning (332126): Node "BUSMUX|Mux0~3|datad"
    Warning (332126): Node "BUSMUX|Mux3~4|datab"
    Warning (332126): Node "BUSMUX|Mux6~15|dataa"
    Warning (332126): Node "IOreg|v_inc~0|dataa"
    Warning (332126): Node "BUSMUX|Mux6~9|datab"
    Warning (332126): Node "IOreg|PPUDecoder|Dout4~0|datad"
    Warning (332126): Node "IOreg|load_buffer~0|datac"
Critical Warning (332081): Design contains combinational loop of 546 nodes. Estimating the delays through the loop.
Warning (332060): Node: clockdiv:ClockDivider|PPUtick~_Duplicate_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register IO_register_file:IOreg|reg8:PPUDATA|Data_Out[7] is being clocked by clockdiv:ClockDivider|PPUtick~_Duplicate_1
Warning (332060): Node: clockdiv:ClockDivider|cpuclk:cpuclock|flipflop:ppuff2|q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU:Ricoh_2A03|State[3] is being clocked by clockdiv:ClockDivider|cpuclk:cpuclock|flipflop:ppuff2|q
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.045               0.000 main_clk_50 
Info (332146): Worst-case hold slack is 1.870
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.870               0.000 main_clk_50 
Info (332146): Worst-case recovery slack is 13.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.129               0.000 main_clk_50 
Info (332146): Worst-case removal slack is 4.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.438               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.639
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.639               0.000 main_clk_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clockdiv:ClockDivider|PPUtick~_Duplicate_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register IO_register_file:IOreg|reg8:PPUDATA|Data_Out[7] is being clocked by clockdiv:ClockDivider|PPUtick~_Duplicate_1
Warning (332060): Node: clockdiv:ClockDivider|cpuclk:cpuclock|flipflop:ppuff2|q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU:Ricoh_2A03|State[3] is being clocked by clockdiv:ClockDivider|cpuclk:cpuclock|flipflop:ppuff2|q
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 3.490
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.490               0.000 main_clk_50 
Info (332146): Worst-case hold slack is 1.704
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.704               0.000 main_clk_50 
Info (332146): Worst-case recovery slack is 13.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.700               0.000 main_clk_50 
Info (332146): Worst-case removal slack is 4.244
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.244               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.493               0.000 main_clk_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clockdiv:ClockDivider|PPUtick~_Duplicate_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register IO_register_file:IOreg|reg8:PPUDATA|Data_Out[7] is being clocked by clockdiv:ClockDivider|PPUtick~_Duplicate_1
Warning (332060): Node: clockdiv:ClockDivider|cpuclk:cpuclock|flipflop:ppuff2|q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU:Ricoh_2A03|State[3] is being clocked by clockdiv:ClockDivider|cpuclk:cpuclock|flipflop:ppuff2|q
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Fall) to main_clk_50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 6.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.518               0.000 main_clk_50 
Info (332146): Worst-case hold slack is 0.765
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.765               0.000 main_clk_50 
Info (332146): Worst-case recovery slack is 14.626
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.626               0.000 main_clk_50 
Info (332146): Worst-case removal slack is 3.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.110               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.201               0.000 main_clk_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 584 warnings
    Info: Peak virtual memory: 816 megabytes
    Info: Processing ended: Thu Dec 08 15:08:21 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


