/* $MidnightBSD$ */
/*-
 * Copyright (c) 2013 Ian Lepore <ian@freebsd.org>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * $FreeBSD: stable/10/sys/arm/freescale/imx/imx6_ccmreg.h 283501 2015-05-24 19:00:46Z ian $
 */

#ifndef	IMX6_CCMREG_H
#define	IMX6_CCMREG_H

#define	CCM_CACCR			0x010
#define	CCM_CSCMR1			0x01C
#define	  SSI1_CLK_SEL_S		  10
#define	  SSI2_CLK_SEL_S		  12
#define	  SSI3_CLK_SEL_S		  14
#define	  SSI_CLK_SEL_M			  0x3
#define	  SSI_CLK_SEL_508_PFD		  0
#define	  SSI_CLK_SEL_454_PFD		  1
#define	  SSI_CLK_SEL_PLL4		  2
#define	CCM_CSCMR2			0x020
#define	CCM_CS1CDR			0x028
#define	  SSI1_CLK_PODF_SHIFT		  0
#define	  SSI1_CLK_PRED_SHIFT		  6
#define	  SSI3_CLK_PODF_SHIFT		  16
#define	  SSI3_CLK_PRED_SHIFT		  22
#define	  SSI_CLK_PODF_MASK		  0x3f
#define	  SSI_CLK_PRED_MASK		  0x7
#define	CCM_CS2CDR			0x02C
#define	  SSI2_CLK_PODF_SHIFT		  0
#define	  SSI2_CLK_PRED_SHIFT		  6
#define	CCM_CSCDR2			0x038
#define	CCM_CLPCR			0x054
#define	  CCM_CLPCR_LPM_MASK		  0x03
#define	  CCM_CLPCR_LPM_RUN		  0x00
#define	  CCM_CLPCR_LPM_WAIT		  0x01
#define	  CCM_CLPCR_LPM_STOP		  0x02
#define	CCM_CGPR			0x064
#define	  CCM_CGPR_INT_MEM_CLK_LPM	  (1 << 17)
#define	CCM_CCGR0			0x068
#define	CCM_CCGR1			0x06C
#define	CCM_CCGR2			0x070
#define	CCM_CCGR3			0x074
#define	CCM_CCGR4			0x078
#define	CCM_CCGR5			0x07C
#define	CCM_CCGR6			0x080
#define	CCM_CMEOR			0x088

#endif
