INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab05/Lab05.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module Mux_4_1
INFO: [VRFC 10-311] analyzing module LightSW_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab05/Lab05.srcs/sim_1/new/tb_Mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brandonwynne/Documents/IU/b441-submissions/Lab05/Lab05.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
