//
//  vm.cpp
//  Pseudo ASM
//
//  Created by Indi Kernick on 1/3/18.
//  Copyright Â© 2018 Indi Kernick. All rights reserved.
//

#include "vm.hpp"

static_assert(sizeof(Register) == sizeof(Word));
static_assert(sizeof(Registers) == 9 * sizeof(Register));

Register &getReg(Registers &regs, const RegCode code) {
  return *(&regs.first + static_cast<size_t>(code));
}

namespace {
  Byte &getByte(Registers &regs, const RegByte reg) {
    return *(&regs.first.l + static_cast<size_t>(reg));
  }
  Word &getWord(Registers &regs, const RegByte reg) {
    return *(&regs.first.w + static_cast<size_t>(reg >> 1));
  }
  Byte getSrcByte(Registers &regs, const OpByte op, const SplitWord src) {
    if ((op & 0b10000) == 0) {
      return getByte(regs, src.l);
    } else {
      return src.l;
    }
  }
  Word getSrcWord(Registers &regs, const OpByte op, const SplitWord src) {
    if ((op & 0b10000) == 0) {
      return getWord(regs, src.l);
    } else {
      return src.w;
    }
  }
  
  void movb(VM &vm, const Instruction instr) {
    getByte(vm.regs, instr.dst.l) = getSrcByte(vm.regs, instr.op, instr.src);
  }
  void movw(VM &vm, const Instruction instr) {
    getWord(vm.regs, instr.dst.l) = getSrcWord(vm.regs, instr.op, instr.src);
  }
  
  Byte *bytePtr(VM &vm, const Register reg) {
    return vm.mem.get() + reg.w;
  }
  Word *wordPtr(VM &vm, const Register reg) {
    return reinterpret_cast<Word *>(vm.mem.get() + reg.w);
  }
  
  void loadb(VM &vm, const Instruction instr) {
    getByte(vm.regs, instr.dst.l) = *bytePtr(vm, vm.regs.si);
  }
  void loadw(VM &vm, const Instruction instr) {
    getWord(vm.regs, instr.dst.l) = *wordPtr(vm, vm.regs.si);
  }
  
  void storeb(VM &vm, const Instruction instr) {
    *bytePtr(vm, vm.regs.di) = getByte(vm.regs, instr.dst.l);
  }
  void storew(VM &vm, const Instruction instr) {
    *wordPtr(vm, vm.regs.di) = getWord(vm.regs, instr.dst.l);
  }
  
  void addb(VM &vm, const Instruction instr) {
    getByte(vm.regs, instr.dst.l) += getByte(vm.regs, instr.src.l);
  }
  void addw(VM &vm, const Instruction instr) {
    getWord(vm.regs, instr.dst.l) += getWord(vm.regs, instr.src.l);
  }
}

VM::VM(const InteruptHandler intHandler)
  : mem(std::make_unique<Byte []>(MEM_SIZE + INSURANCE)),
    intHandler(intHandler),
    regs(),
    halt(false) {}

bool VM::loadProgram(const Byte *prog, const size_t size) {
  if (size < MEM_SIZE - MAPPED_IO_SIZE - MIN_STACK_SIZE) {
    std::memcpy(mem.get(), prog, size);
    std::memset(mem.get() + size, 0, MEM_SIZE - size + INSURANCE);
    regs = {};
    regs.sp.w = MEM_SIZE - MAPPED_IO_SIZE;
    regs.bp = regs.sp;
    halt = false;
    return true;
  } else {
    return false;
  }
}

void VM::execOneInstr() {
  const Instruction instr = *reinterpret_cast<Instruction *>(mem.get() + regs.ip.w);
  const OpCode op = getOpCode(instr.op);
  switch (op) {
    
    #define INSTR(ENUM_NAME, FUNC_NAME)                                         \
    case OpCode::ENUM_NAME:                                                     \
      if ((instr.op & 0b10000000) == 0) {                                       \
        return FUNC_NAME##b(*this, instr);                                      \
      } else {                                                                  \
        return FUNC_NAME##w(*this, instr);                                      \
      }
  
    INSTR(MOV, mov)
    INSTR(LOAD, load)
    INSTR(STORE, store)
    INSTR(ADD, add)
    case OpCode::SUB:
      <#code#>
      break;
    case OpCode::MUL:
      <#code#>
      break;
    case OpCode::DIV:
      <#code#>
      break;
    case OpCode::MOD:
      <#code#>
      break;
    case OpCode::NEG:
      <#code#>
      break;
    case OpCode::INC:
    case OpCode::DEC:
    case OpCode::AND:
      <#code#>
      break;
    case OpCode::OR:
      <#code#>
      break;
    case OpCode::XOR:
      <#code#>
      break;
    case OpCode::SHR:
      <#code#>
      break;
    case OpCode::SHL:
      <#code#>
      break;
    case OpCode::NOT:
      <#code#>
      break;
    case OpCode::CMP:
      <#code#>
      break;
    case OpCode::JE:
      <#code#>
      break;
    case OpCode::JNE:
      <#code#>
      break;
    case OpCode::JL:
      <#code#>
      break;
    case OpCode::JLE:
      <#code#>
      break;
    case OpCode::JG:
      <#code#>
      break;
    case OpCode::JGE:
      <#code#>
      break;
    case OpCode::JMP:
      <#code#>
      break;
    case OpCode::CALL:
      <#code#>
      break;
    case OpCode::RET:
      <#code#>
      break;
    case OpCode::INT:
      <#code#>
      break;
    case OpCode::PUSH:
      <#code#>
      break;
    case OpCode::POP:
      <#code#>
      break;
  }
}
