Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:45:35 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : mcml
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.100ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon3/o_uz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon30/o_uz_reg[12]_srl27___u_calc_boundaryChecker_r_sleftz__57_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.569%)  route 0.159ns (61.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.645     2.038    u_calc/dropSpin/photon3/clk_IBUF_BUFG
    SLICE_X52Y50                                                      r  u_calc/dropSpin/photon3/o_uz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.100     2.138 r  u_calc/dropSpin/photon3/o_uz_reg[12]/Q
                         net (fo=3, estimated)        0.159     2.297    u_calc/dropSpin/photon30/Q[12]
    SLICE_X54Y48         SRLC32E                                      r  u_calc/dropSpin/photon30/o_uz_reg[12]_srl27___u_calc_boundaryChecker_r_sleftz__57_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.958     2.585    u_calc/dropSpin/photon30/clk_IBUF_BUFG
    SLICE_X54Y48                                                      r  u_calc/dropSpin/photon30/o_uz_reg[12]_srl27___u_calc_boundaryChecker_r_sleftz__57_reg_r/CLK
                         clock pessimism             -0.283     2.303    
    SLICE_X54Y48         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     2.397    u_calc/dropSpin/photon30/o_uz_reg[12]_srl27___u_calc_boundaryChecker_r_sleftz__57_reg_r
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.088ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[0]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.438%)  route 0.174ns (63.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.599     1.992    u_calc/dropSpin/photon2/clk_IBUF_BUFG
    SLICE_X67Y100                                                     r  u_calc/dropSpin/photon2/o_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.100     2.092 r  u_calc/dropSpin/photon2/o_y_reg[0]/Q
                         net (fo=5, estimated)        0.174     2.266    u_calc/dropSpin/photon34/O70[0]
    SLICE_X66Y96         SRLC32E                                      r  u_calc/dropSpin/photon34/o_y_reg[0]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.890     2.517    u_calc/dropSpin/photon34/clk_IBUF_BUFG
    SLICE_X66Y96                                                      r  u_calc/dropSpin/photon34/o_y_reg[0]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/CLK
                         clock pessimism             -0.263     2.255    
    SLICE_X66Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.354    u_calc/dropSpin/photon34/o_y_reg[0]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.079ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[3]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.095%)  route 0.185ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.599     1.992    u_calc/dropSpin/photon2/clk_IBUF_BUFG
    SLICE_X67Y100                                                     r  u_calc/dropSpin/photon2/o_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.100     2.092 r  u_calc/dropSpin/photon2/o_y_reg[3]/Q
                         net (fo=5, estimated)        0.185     2.277    u_calc/dropSpin/photon34/O70[3]
    SLICE_X68Y96         SRLC32E                                      r  u_calc/dropSpin/photon34/o_y_reg[3]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.892     2.519    u_calc/dropSpin/photon34/clk_IBUF_BUFG
    SLICE_X68Y96                                                      r  u_calc/dropSpin/photon34/o_y_reg[3]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/CLK
                         clock pessimism             -0.263     2.257    
    SLICE_X68Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.356    u_calc/dropSpin/photon34/o_y_reg[3]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon3/o_ux_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon31/o_ux_reg[16]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.229%)  route 0.169ns (62.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.640     2.033    u_calc/dropSpin/photon3/clk_IBUF_BUFG
    SLICE_X59Y83                                                      r  u_calc/dropSpin/photon3/o_ux_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.100     2.133 r  u_calc/dropSpin/photon3/o_ux_reg[16]/Q
                         net (fo=3, estimated)        0.169     2.301    u_calc/dropSpin/photon31/ux__3[16]
    SLICE_X54Y83         SRLC32E                                      r  u_calc/dropSpin/photon31/o_ux_reg[16]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.878     2.505    u_calc/dropSpin/photon31/clk_IBUF_BUFG
    SLICE_X54Y83                                                      r  u_calc/dropSpin/photon31/o_ux_reg[16]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/CLK
                         clock pessimism             -0.283     2.223    
    SLICE_X54Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.377    u_calc/dropSpin/photon31/o_ux_reg[16]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[21]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.781%)  route 0.196ns (66.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.600     1.993    u_calc/dropSpin/photon2/clk_IBUF_BUFG
    SLICE_X69Y101                                                     r  u_calc/dropSpin/photon2/o_y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDRE (Prop_fdre_C_Q)         0.100     2.093 r  u_calc/dropSpin/photon2/o_y_reg[21]/Q
                         net (fo=5, estimated)        0.196     2.289    u_calc/dropSpin/photon34/O70[21]
    SLICE_X68Y95         SRLC32E                                      r  u_calc/dropSpin/photon34/o_y_reg[21]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.892     2.519    u_calc/dropSpin/photon34/clk_IBUF_BUFG
    SLICE_X68Y95                                                      r  u_calc/dropSpin/photon34/o_y_reg[21]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/CLK
                         clock pessimism             -0.263     2.257    
    SLICE_X68Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.356    u_calc/dropSpin/photon34/o_y_reg[21]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[10]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.118ns (39.561%)  route 0.180ns (60.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.601     1.994    u_calc/dropSpin/photon2/clk_IBUF_BUFG
    SLICE_X70Y100                                                     r  u_calc/dropSpin/photon2/o_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        FDRE (Prop_fdre_C_Q)         0.118     2.112 r  u_calc/dropSpin/photon2/o_y_reg[10]/Q
                         net (fo=5, estimated)        0.180     2.292    u_calc/dropSpin/photon34/O70[10]
    SLICE_X70Y98         SRLC32E                                      r  u_calc/dropSpin/photon34/o_y_reg[10]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.893     2.520    u_calc/dropSpin/photon34/clk_IBUF_BUFG
    SLICE_X70Y98                                                      r  u_calc/dropSpin/photon34/o_y_reg[10]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/CLK
                         clock pessimism             -0.263     2.258    
    SLICE_X70Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.357    u_calc/dropSpin/photon34/o_y_reg[10]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_x_reg[13]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.438%)  route 0.208ns (67.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.601     1.994    u_calc/dropSpin/photon2/clk_IBUF_BUFG
    SLICE_X77Y100                                                     r  u_calc/dropSpin/photon2/o_x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.100     2.094 r  u_calc/dropSpin/photon2/o_x_reg[13]/Q
                         net (fo=5, estimated)        0.208     2.302    u_calc/dropSpin/photon34/Q[13]
    SLICE_X74Y98         SRLC32E                                      r  u_calc/dropSpin/photon34/o_x_reg[13]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.895     2.522    u_calc/dropSpin/photon34/clk_IBUF_BUFG
    SLICE_X74Y98                                                      r  u_calc/dropSpin/photon34/o_x_reg[13]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/CLK
                         clock pessimism             -0.263     2.260    
    SLICE_X74Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.359    u_calc/dropSpin/photon34/o_x_reg[13]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[25]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.834%)  route 0.195ns (68.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.601     1.994    u_calc/dropSpin/photon2/clk_IBUF_BUFG
    SLICE_X71Y102                                                     r  u_calc/dropSpin/photon2/o_y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.091     2.085 r  u_calc/dropSpin/photon2/o_y_reg[25]/Q
                         net (fo=5, estimated)        0.195     2.280    u_calc/dropSpin/photon34/O70[25]
    SLICE_X70Y97         SRLC32E                                      r  u_calc/dropSpin/photon34/o_y_reg[25]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.893     2.520    u_calc/dropSpin/photon34/clk_IBUF_BUFG
    SLICE_X70Y97                                                      r  u_calc/dropSpin/photon34/o_y_reg[25]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/CLK
                         clock pessimism             -0.263     2.258    
    SLICE_X70Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.063     2.321    u_calc/dropSpin/photon34/o_y_reg[25]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.040ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[24]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.769%)  route 0.195ns (68.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.601     1.994    u_calc/dropSpin/photon2/clk_IBUF_BUFG
    SLICE_X71Y101                                                     r  u_calc/dropSpin/photon2/o_y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.091     2.085 r  u_calc/dropSpin/photon2/o_y_reg[24]/Q
                         net (fo=5, estimated)        0.195     2.280    u_calc/dropSpin/photon34/O70[24]
    SLICE_X72Y96         SRLC32E                                      r  u_calc/dropSpin/photon34/o_y_reg[24]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.892     2.519    u_calc/dropSpin/photon34/clk_IBUF_BUFG
    SLICE_X72Y96                                                      r  u_calc/dropSpin/photon34/o_y_reg[24]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/CLK
                         clock pessimism             -0.263     2.257    
    SLICE_X72Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.063     2.320    u_calc/dropSpin/photon34/o_y_reg[24]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.038ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_uy__59_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon30/o_uy_reg[24]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.100ns (26.476%)  route 0.278ns (73.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.601     1.994    u_calc/boundaryChecker/clk_IBUF_BUFG
    SLICE_X71Y100                                                     r  u_calc/boundaryChecker/r_uy__59_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.100     2.094 r  u_calc/boundaryChecker/r_uy__59_reg[24]/Q
                         net (fo=3, estimated)        0.278     2.371    u_calc/dropSpin/photon30/uy_boundaryChecker[24]
    SLICE_X70Y91         SRLC32E                                      r  u_calc/dropSpin/photon30/o_uy_reg[24]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.891     2.518    u_calc/dropSpin/photon30/clk_IBUF_BUFG
    SLICE_X70Y91                                                      r  u_calc/dropSpin/photon30/o_uy_reg[24]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r/CLK
                         clock pessimism             -0.263     2.256    
    SLICE_X70Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.410    u_calc/dropSpin/photon30/o_uy_reg[24]_srl31___u_calc_dropSpin_photon1_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u5/r_s2_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.118ns (8.839%)  route 1.217ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.714     2.107    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.225 f  reset_calculator_reg/Q
                         net (fo=4551, estimated)     1.217     3.442    u_calc/rand_u5/reset_calculator
    SLICE_X76Y132        FDCE                                         f  u_calc/rand_u5/r_s2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.814     2.441    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X76Y132                                                     r  u_calc/rand_u5/r_s2_reg[11]/C
                         clock pessimism             -0.263     2.179    
    SLICE_X76Y132        FDCE (Remov_fdce_C_CLR)     -0.050     2.129    u_calc/rand_u5/r_s2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u5/r_s2_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.118ns (8.839%)  route 1.217ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.714     2.107    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.225 f  reset_calculator_reg/Q
                         net (fo=4551, estimated)     1.217     3.442    u_calc/rand_u5/reset_calculator
    SLICE_X76Y132        FDCE                                         f  u_calc/rand_u5/r_s2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.814     2.441    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X76Y132                                                     r  u_calc/rand_u5/r_s2_reg[13]/C
                         clock pessimism             -0.263     2.179    
    SLICE_X76Y132        FDCE (Remov_fdce_C_CLR)     -0.050     2.129    u_calc/rand_u5/r_s2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u5/r_s3_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.118ns (8.839%)  route 1.217ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.714     2.107    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.225 f  reset_calculator_reg/Q
                         net (fo=4551, estimated)     1.217     3.442    u_calc/rand_u5/reset_calculator
    SLICE_X76Y132        FDCE                                         f  u_calc/rand_u5/r_s3_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.814     2.441    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X76Y132                                                     r  u_calc/rand_u5/r_s3_reg[15]/C
                         clock pessimism             -0.263     2.179    
    SLICE_X76Y132        FDCE (Remov_fdce_C_CLR)     -0.050     2.129    u_calc/rand_u5/r_s3_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u5/r_s3_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.118ns (8.839%)  route 1.217ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.714     2.107    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.225 f  reset_calculator_reg/Q
                         net (fo=4551, estimated)     1.217     3.442    u_calc/rand_u5/reset_calculator
    SLICE_X76Y132        FDCE                                         f  u_calc/rand_u5/r_s3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.814     2.441    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X76Y132                                                     r  u_calc/rand_u5/r_s3_reg[4]/C
                         clock pessimism             -0.263     2.179    
    SLICE_X76Y132        FDCE (Remov_fdce_C_CLR)     -0.050     2.129    u_calc/rand_u5/r_s3_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u5/r_s1_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.118ns (8.839%)  route 1.217ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.714     2.107    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.225 f  reset_calculator_reg/Q
                         net (fo=4551, estimated)     1.217     3.442    u_calc/rand_u5/reset_calculator
    SLICE_X77Y132        FDCE                                         f  u_calc/rand_u5/r_s1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.814     2.441    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X77Y132                                                     r  u_calc/rand_u5/r_s1_reg[10]/C
                         clock pessimism             -0.263     2.179    
    SLICE_X77Y132        FDCE (Remov_fdce_C_CLR)     -0.069     2.110    u_calc/rand_u5/r_s1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u5/r_s1_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.118ns (8.839%)  route 1.217ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.714     2.107    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.225 f  reset_calculator_reg/Q
                         net (fo=4551, estimated)     1.217     3.442    u_calc/rand_u5/reset_calculator
    SLICE_X77Y132        FDCE                                         f  u_calc/rand_u5/r_s1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.814     2.441    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X77Y132                                                     r  u_calc/rand_u5/r_s1_reg[11]/C
                         clock pessimism             -0.263     2.179    
    SLICE_X77Y132        FDCE (Remov_fdce_C_CLR)     -0.069     2.110    u_calc/rand_u5/r_s1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u5/r_s1_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.118ns (8.839%)  route 1.217ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.714     2.107    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.225 f  reset_calculator_reg/Q
                         net (fo=4551, estimated)     1.217     3.442    u_calc/rand_u5/reset_calculator
    SLICE_X77Y132        FDCE                                         f  u_calc/rand_u5/r_s1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.814     2.441    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X77Y132                                                     r  u_calc/rand_u5/r_s1_reg[12]/C
                         clock pessimism             -0.263     2.179    
    SLICE_X77Y132        FDCE (Remov_fdce_C_CLR)     -0.069     2.110    u_calc/rand_u5/r_s1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u5/r_s1_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.118ns (8.839%)  route 1.217ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.714     2.107    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.225 f  reset_calculator_reg/Q
                         net (fo=4551, estimated)     1.217     3.442    u_calc/rand_u5/reset_calculator
    SLICE_X77Y132        FDCE                                         f  u_calc/rand_u5/r_s1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.814     2.441    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X77Y132                                                     r  u_calc/rand_u5/r_s1_reg[28]/C
                         clock pessimism             -0.263     2.179    
    SLICE_X77Y132        FDCE (Remov_fdce_C_CLR)     -0.069     2.110    u_calc/rand_u5/r_s1_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u5/r_s1_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.118ns (8.839%)  route 1.217ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.714     2.107    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.225 f  reset_calculator_reg/Q
                         net (fo=4551, estimated)     1.217     3.442    u_calc/rand_u5/reset_calculator
    SLICE_X77Y132        FDCE                                         f  u_calc/rand_u5/r_s1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.814     2.441    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X77Y132                                                     r  u_calc/rand_u5/r_s1_reg[29]/C
                         clock pessimism             -0.263     2.179    
    SLICE_X77Y132        FDCE (Remov_fdce_C_CLR)     -0.069     2.110    u_calc/rand_u5/r_s1_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u5/r_s1_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.118ns (8.839%)  route 1.217ns (91.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.714     2.107    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.225 f  reset_calculator_reg/Q
                         net (fo=4551, estimated)     1.217     3.442    u_calc/rand_u5/reset_calculator
    SLICE_X77Y132        FDCE                                         f  u_calc/rand_u5/r_s1_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, estimated)    0.814     2.441    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X77Y132                                                     r  u_calc/rand_u5/r_s1_reg[30]/C
                         clock pessimism             -0.263     2.179    
    SLICE_X77Y132        FDCE (Remov_fdce_C_CLR)     -0.069     2.110    u_calc/rand_u5/r_s1_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  1.332    




