============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     32863
   Run Date =   Wed Jul 10 02:41:59 2024

   Run on =     SUPERIOR-LEGION
============================================================
RUN-1002 : start command "open_project led_4s.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(78)
HDL-1007 : analyze verilog file ../../al_ip/hasyncfifo_ahead12to12.v
HDL-1007 : analyze verilog file ../../../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../../../src/rtl/FPGA/fpga_eg4s.sv(75)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../../../src/rtl/FPGA/fpga_eg4s.sv(76)
HDL-1007 : analyze verilog file ../../../../src/rtl/LED_CTRL_top/led_ctrl_top.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/cdc_sbit_handshake.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/fifo_fsm.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/hasyncfifo_ahead12to12.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1003 : finish command "open_project led_4s.prj" in  1.345170s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (4.6%)

RUN-1004 : used memory is 53 MB, reserved memory is 20 MB, peak memory is 53 MB
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net u_ctrl_top/u_LED_send/n_state[3]
SYN-5055 WARNING: The kept net u_ctrl_top/u_LED_send/n_state[3] will be merged to another kept net u_ctrl_top/u_LED_send/n_state[2]
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 635/2 useful/useless nets, 507/2 useful/useless insts
SYN-4016 : Net clk_150m driven by BUFG (59 clock/control pins, 1 other pins).
SYN-4027 : Net u_ctrl_top/u_LED_send/clk is clkc1 of pll u_PLL_150M/pll_inst.
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ctrl_top/u_LED_send/clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 507 instances
RUN-0007 : 219 luts, 193 seqs, 56 mslices, 30 lslices, 3 pads, 1 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 454 nets have 2 pins
RUN-1001 : 140 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     113     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     26      
RUN-1001 :   Yes  |  No   |  Yes  |     54      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   4   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 6
PHY-3001 : Initial placement ...
PHY-3001 : design contains 505 instances, 219 luts, 193 seqs, 86 slices, 16 macros(86 instances: 56 mslices 30 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191911
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 505.
PHY-3001 : End clustering;  0.000495s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 111195, overlap = 2.25
PHY-3002 : Step(2): len = 82495.1, overlap = 2.25
PHY-3002 : Step(3): len = 53261.4, overlap = 2.25
PHY-3002 : Step(4): len = 42272.5, overlap = 0
PHY-3002 : Step(5): len = 32828.7, overlap = 0
PHY-3002 : Step(6): len = 26825.5, overlap = 2.25
PHY-3002 : Step(7): len = 24717.1, overlap = 2.25
PHY-3002 : Step(8): len = 17540.6, overlap = 0
PHY-3002 : Step(9): len = 16504.6, overlap = 0
PHY-3002 : Step(10): len = 14322.1, overlap = 2.25
PHY-3002 : Step(11): len = 13371.6, overlap = 2.25
PHY-3002 : Step(12): len = 12947.8, overlap = 2.25
PHY-3002 : Step(13): len = 11243.5, overlap = 2.25
PHY-3002 : Step(14): len = 11084.2, overlap = 0
PHY-3002 : Step(15): len = 10782.8, overlap = 0
PHY-3002 : Step(16): len = 11211.3, overlap = 2.25
PHY-3002 : Step(17): len = 9888.4, overlap = 2.25
PHY-3002 : Step(18): len = 9888.4, overlap = 2.25
PHY-3002 : Step(19): len = 9482.4, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(20): len = 9760.4, overlap = 0
PHY-3002 : Step(21): len = 9802.7, overlap = 0.25
PHY-3002 : Step(22): len = 9218.5, overlap = 1.875
PHY-3002 : Step(23): len = 9358.2, overlap = 2.5
PHY-3002 : Step(24): len = 9261.3, overlap = 2.8125
PHY-3002 : Step(25): len = 8894, overlap = 3.34375
PHY-3002 : Step(26): len = 7776.9, overlap = 2.375
PHY-3002 : Step(27): len = 7828.9, overlap = 2.4375
PHY-3002 : Step(28): len = 7836.2, overlap = 3.5
PHY-3002 : Step(29): len = 7970.4, overlap = 3
PHY-3002 : Step(30): len = 7645, overlap = 2.5625
PHY-3002 : Step(31): len = 7654.6, overlap = 2.4375
PHY-3002 : Step(32): len = 7166.6, overlap = 1.8125
PHY-3002 : Step(33): len = 7184.9, overlap = 0.5
PHY-3002 : Step(34): len = 7205.9, overlap = 0.4375
PHY-3002 : Step(35): len = 6911.9, overlap = 2.1875
PHY-3002 : Step(36): len = 6958.1, overlap = 2.25
PHY-3002 : Step(37): len = 6555.7, overlap = 4.15625
PHY-3002 : Step(38): len = 6665.9, overlap = 5.15625
PHY-3002 : Step(39): len = 6330.2, overlap = 5.5
PHY-3002 : Step(40): len = 6291.4, overlap = 5.1875
PHY-3002 : Step(41): len = 6072.8, overlap = 5
PHY-3002 : Step(42): len = 6072.8, overlap = 5
PHY-3002 : Step(43): len = 5881.7, overlap = 5.1875
PHY-3002 : Step(44): len = 5968.2, overlap = 5.375
PHY-3002 : Step(45): len = 5968.2, overlap = 5.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.71065e-05
PHY-3002 : Step(46): len = 6623.7, overlap = 14.7812
PHY-3002 : Step(47): len = 6623.7, overlap = 14.7812
PHY-3002 : Step(48): len = 6259.2, overlap = 14.0625
PHY-3002 : Step(49): len = 6329.1, overlap = 14.0625
PHY-3002 : Step(50): len = 6439.3, overlap = 13.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.42131e-05
PHY-3002 : Step(51): len = 6893.6, overlap = 11.625
PHY-3002 : Step(52): len = 7015.7, overlap = 11.625
PHY-3002 : Step(53): len = 7177.1, overlap = 9.9375
PHY-3002 : Step(54): len = 6867.9, overlap = 9.875
PHY-3002 : Step(55): len = 6564.1, overlap = 10.4688
PHY-3002 : Step(56): len = 6567.1, overlap = 10.7812
PHY-3002 : Step(57): len = 6491.8, overlap = 10.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000188426
PHY-3002 : Step(58): len = 6355.9, overlap = 8.9375
PHY-3002 : Step(59): len = 6355.9, overlap = 8.9375
PHY-3002 : Step(60): len = 6320, overlap = 10.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 30.22 peak overflow 3.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/635.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7216, over cnt = 29(0%), over = 95, worst = 8
PHY-1001 : End global iterations;  0.024139s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (64.7%)

PHY-1001 : Congestion index: top1 = 14.74, top5 = 4.87, top10 = 2.45, top15 = 1.63.
PHY-1001 : End incremental global routing;  0.103673s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (15.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 2303, tnet num: 633, tinst num: 505, tnode num: 2957, tedge num: 3748.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.089403s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (35.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.203151s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (23.1%)

OPT-1001 : Current memory(MB): used = 152, reserve = 120, peak = 152.
OPT-1001 : End physical optimization;  0.212991s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (29.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 219 LUT to BLE ...
SYN-4008 : Packed 219 LUT and 126 SEQ to BLE.
SYN-4003 : Packing 67 remaining SEQ's ...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 72 single LUT's are left
SYN-4006 : 44 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 263/404 primitive instances ...
PHY-3001 : End packing;  0.019378s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 235 instances
RUN-1001 : 113 mslices, 113 lslices, 3 pads, 1 brams, 0 dsps
RUN-1001 : There are total 510 nets
RUN-1001 : 325 nets have 2 pins
RUN-1001 : 144 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 233 instances, 226 slices, 16 macros(86 instances: 56 mslices 30 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 6322.4, Over = 15.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.63571e-05
PHY-3002 : Step(61): len = 6194.1, overlap = 15.25
PHY-3002 : Step(62): len = 6221.5, overlap = 15.25
PHY-3002 : Step(63): len = 6245.6, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.27142e-05
PHY-3002 : Step(64): len = 6208, overlap = 15
PHY-3002 : Step(65): len = 6235.6, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000105428
PHY-3002 : Step(66): len = 6365.1, overlap = 13
PHY-3002 : Step(67): len = 6365.1, overlap = 13
PHY-3002 : Step(68): len = 6293.9, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.065106s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (24.0%)

PHY-3001 : Trial Legalized: Len = 12451.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(69): len = 8376.4, overlap = 2
PHY-3002 : Step(70): len = 7069.8, overlap = 7
PHY-3002 : Step(71): len = 6768.3, overlap = 8.25
PHY-3002 : Step(72): len = 6714.1, overlap = 8.25
PHY-3002 : Step(73): len = 6675.1, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000240066
PHY-3002 : Step(74): len = 6585.8, overlap = 8
PHY-3002 : Step(75): len = 6589.4, overlap = 8.25
PHY-3002 : Step(76): len = 6586.7, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000480131
PHY-3002 : Step(77): len = 6616.1, overlap = 8.25
PHY-3002 : Step(78): len = 6616.1, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005524s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9747.4, Over = 0
PHY-3001 : End spreading;  0.002606s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9747.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 26/510.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 11592, over cnt = 36(0%), over = 43, worst = 3
PHY-1002 : len = 11768, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 11872, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 11920, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 11920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053113s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.70, top5 = 8.39, top10 = 4.43, top15 = 2.96.
PHY-1001 : End incremental global routing;  0.109036s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1875, tnet num: 508, tinst num: 233, tnode num: 2348, tedge num: 3222.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.049006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.166421s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.4%)

OPT-1001 : Current memory(MB): used = 154, reserve = 122, peak = 154.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000638s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 420/510.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 11920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003108s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.70, top5 = 8.39, top10 = 4.43, top15 = 2.96.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000765s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 16.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.235036s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (13.3%)

RUN-1003 : finish command "place" in  2.944176s wall, 0.265625s user + 1.078125s system = 1.343750s CPU (45.6%)

RUN-1004 : used memory is 138 MB, reserved memory is 106 MB, peak memory is 154 MB
RUN-1002 : start command "export_db led_4s_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 113 mslices, 113 lslices, 3 pads, 1 brams, 0 dsps
RUN-1001 : There are total 510 nets
RUN-1001 : 325 nets have 2 pins
RUN-1001 : 144 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1875, tnet num: 508, tinst num: 233, tnode num: 2348, tedge num: 3222.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 113 mslices, 113 lslices, 3 pads, 1 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 508 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 242 clock pins, and constraint 473 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 11440, over cnt = 38(0%), over = 45, worst = 3
PHY-1002 : len = 11640, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 11792, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 11792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.058228s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.64, top5 = 8.28, top10 = 4.37, top15 = 2.92.
PHY-1001 : End global routing;  0.113956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 178, reserve = 146, peak = 192.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : net u_ctrl_top/u_LED_send/clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 447, reserve = 420, peak = 447.
PHY-1001 : End build detailed router design. 3.008997s wall, 1.343750s user + 0.125000s system = 1.468750s CPU (48.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 11424, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.700428s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (20.1%)

PHY-1001 : Current memory(MB): used = 479, reserve = 455, peak = 479.
PHY-1001 : End phase 1; 0.705227s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (19.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 67216, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 479, reserve = 455, peak = 479.
PHY-1001 : End initial routed; 0.386030s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (36.4%)

PHY-1001 : Current memory(MB): used = 479, reserve = 455, peak = 479.
PHY-1001 : End phase 2; 0.387569s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (36.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 67160, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.011810s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 67160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.016116s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.049076s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.8%)

PHY-1001 : Current memory(MB): used = 489, reserve = 463, peak = 489.
PHY-1001 : End phase 3; 0.215882s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (29.0%)

PHY-1003 : Routed, final wirelength = 67160
PHY-1001 : Current memory(MB): used = 490, reserve = 463, peak = 490.
PHY-1001 : End export database. 0.030520s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (51.2%)

PHY-1001 : End detail routing;  4.600535s wall, 1.703125s user + 0.203125s system = 1.906250s CPU (41.4%)

RUN-1003 : finish command "route" in  4.875351s wall, 1.765625s user + 0.203125s system = 1.968750s CPU (40.4%)

RUN-1004 : used memory is 431 MB, reserved memory is 404 MB, peak memory is 490 MB
RUN-1002 : start command "report_area -io_info -file led_4s_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4S20BG256***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      392   out of  19600    2.00%
#reg                      196   out of  19600    1.00%
#le                       436
  #lut only               240   out of    436   55.05%
  #reg only                44   out of    436   10.09%
  #lut&reg                152   out of    436   34.86%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   0
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    188    1.60%
  #ireg                     0
  #oreg                     1
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                     Type               DriverType         Driver                       Fanout
#1        sysclk_i_dup_1               GCLK               io                 sysclk_i_syn_2.di            44
#2        u_ctrl_top/u_LED_send/clk    GCLK               pll                u_PLL_150M/pll_inst.clkc1    40
#3        u_PLL_150M/clk0_buf          GCLK               pll                u_PLL_150M/pll_inst.clkc0    38


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    cko        OUTPUT        F15        LVCMOS33           8           PULLUP      NONE    
    sdo        OUTPUT        D16        LVCMOS33           8           PULLUP      OREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                     |Module                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                          |fpga_ed4g              |436    |306     |86      |197     |1       |0       |
|  u_PLL_150M                 |PLL_150M               |1      |1       |0       |0       |0       |0       |
|  u_ctrl_top                 |led_ctrl_top           |222    |180     |40      |75      |1       |0       |
|    u_LED_send               |LED_send               |103    |91      |12      |49      |0       |0       |
|    u_cdc_sbit_handshake     |cdc_sbit_handshake     |4      |2       |0       |4       |0       |0       |
|    u_fifo_fsm               |fifo_fsm               |104    |76      |28      |20      |0       |0       |
|    u_hasyncfifo_ahead12to12 |hasyncfifo_ahead12to12 |11     |11      |0       |2       |1       |0       |
|      u_hasyncfifo_12to12    |hasyncfifo_12to12      |1      |1       |0       |0       |1       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       322   
    #2          2        81   
    #3          3        29   
    #4          4        34   
    #5        5-10       19   
    #6        11-50      16   
    #7       101-500     1    
  Average     2.47            

RUN-1002 : start command "export_db led_4s_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid led_4s_inst.bid"
RUN-1002 : start command "bitgen -bit led_4s.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 233
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 510, pip num: 4425
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 755 valid insts, and 12998 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file led_4s.bit.
RUN-1003 : finish command "bitgen -bit led_4s.bit" in  1.173639s wall, 2.984375s user + 0.109375s system = 3.093750s CPU (263.6%)

RUN-1004 : used memory is 436 MB, reserved memory is 408 MB, peak memory is 628 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240710_024159.log"
