vhdl xil_defaultlib  \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_axi_vdma_0_0/sim/ZYNQ_CORE_axi_vdma_0_0.vhd" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_v_tc_0_0/sim/ZYNQ_CORE_v_tc_0_0.vhd" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_1/sim/ZYNQ_CORE_rst_ps7_0_50M_1.vhd" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_150M_1/sim/ZYNQ_CORE_rst_ps7_0_150M_1.vhd" \
"../../../../VDMA_OV5640_HDMI.gen/sources_1/bd/ZYNQ_CORE/ipshared/75f1/src/ClockGen.vhd" \
"../../../../VDMA_OV5640_HDMI.gen/sources_1/bd/ZYNQ_CORE/ipshared/75f1/src/SyncAsync.vhd" \
"../../../../VDMA_OV5640_HDMI.gen/sources_1/bd/ZYNQ_CORE/ipshared/75f1/src/SyncAsyncReset.vhd" \
"../../../../VDMA_OV5640_HDMI.gen/sources_1/bd/ZYNQ_CORE/ipshared/75f1/src/DVI_Constants.vhd" \
"../../../../VDMA_OV5640_HDMI.gen/sources_1/bd/ZYNQ_CORE/ipshared/75f1/src/OutputSERDES.vhd" \
"../../../../VDMA_OV5640_HDMI.gen/sources_1/bd/ZYNQ_CORE/ipshared/75f1/src/TMDS_Encoder.vhd" \
"../../../../VDMA_OV5640_HDMI.gen/sources_1/bd/ZYNQ_CORE/ipshared/75f1/src/rgb2dvi.vhd" \
"../../../bd/ZYNQ_CORE/ip/ZYNQ_CORE_rgb2dvi_0_0/sim/ZYNQ_CORE_rgb2dvi_0_0.vhd" \

# Do not sort compile order
nosort
