// Seed: 367828936
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_12 = (id_1 && 1);
  wire id_17;
  wire id_18 = 1;
  wire id_19, id_20;
  wire id_21;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    input wire id_4,
    input wand id_5,
    input wor id_6,
    output tri1 id_7,
    output wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output wor id_12,
    output wire id_13,
    input tri1 id_14,
    input tri id_15,
    input supply0 id_16,
    output wand id_17
);
  wire id_19;
  wire id_20;
  assign id_7 = 1;
  wire id_21;
  module_0(
      id_21,
      id_19,
      id_19,
      id_19,
      id_20,
      id_19,
      id_21,
      id_19,
      id_19,
      id_20,
      id_19,
      id_21,
      id_19,
      id_20,
      id_20,
      id_20
  );
  wire id_22;
  id_23(
      .id_0(id_8), .id_1(), .id_2(id_9), .id_3(id_15)
  );
endmodule
