#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jun 12 12:27:19 2025
# Process ID: 9604
# Current directory: C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/seg_display_Daan_bin14_to_bcd_0_0_synth_1
# Command line: vivado.exe -log seg_display_Daan_bin14_to_bcd_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seg_display_Daan_bin14_to_bcd_0_0.tcl
# Log file: C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/seg_display_Daan_bin14_to_bcd_0_0_synth_1/seg_display_Daan_bin14_to_bcd_0_0.vds
# Journal file: C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/seg_display_Daan_bin14_to_bcd_0_0_synth_1\vivado.jou
# Running On: Asus_Daan, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16859 MB
#-----------------------------------------------------------
source seg_display_Daan_bin14_to_bcd_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1459.992 ; gain = 158.891
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: seg_display_Daan_bin14_to_bcd_0_0
Command: synth_design -top seg_display_Daan_bin14_to_bcd_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2322.375 ; gain = 411.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seg_display_Daan_bin14_to_bcd_0_0' [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/ip/seg_display_Daan_bin14_to_bcd_0_0/synth/seg_display_Daan_bin14_to_bcd_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bin14_to_bcd' [C:/Users/daanv/Documents/GitHub/MO5_Speed/Extra/bin14_to_bcd.vhd:15]
WARNING: [Synth 8-614] signal 'shift_reg' is read in the process but is not in the sensitivity list [C:/Users/daanv/Documents/GitHub/MO5_Speed/Extra/bin14_to_bcd.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'bin14_to_bcd' (0#1) [C:/Users/daanv/Documents/GitHub/MO5_Speed/Extra/bin14_to_bcd.vhd:15]
INFO: [Synth 8-6155] done synthesizing module 'seg_display_Daan_bin14_to_bcd_0_0' (0#1) [c:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.gen/sources_1/bd/seg_display_Daan/ip/seg_display_Daan_bin14_to_bcd_0_0/synth/seg_display_Daan_bin14_to_bcd_0_0.v:53]
WARNING: [Synth 8-7129] Port bin_input[13] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[12] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[11] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[10] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[9] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[8] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[7] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[6] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[5] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[4] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[3] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[2] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[1] in module bin14_to_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[0] in module bin14_to_bcd is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 2413.051 ; gain = 502.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 2430.961 ; gain = 520.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 2430.961 ; gain = 520.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2430.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2453.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 2453.797 ; gain = 0.031
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design seg_display_Daan_bin14_to_bcd_0_0 has an empty top module
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_thousandth[3] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_thousandth[2] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_thousandth[1] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_thousandth[0] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_hundredth[3] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_hundredth[2] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_hundredth[1] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_hundredth[0] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_tenth[3] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_tenth[2] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_tenth[1] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_tenth[0] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_one[3] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_one[2] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_one[1] driven by constant 0
INFO: [Synth 8-3917] design seg_display_Daan_bin14_to_bcd_0_0 has port bcd_one[0] driven by constant 0
WARNING: [Synth 8-7129] Port bin_input[13] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[12] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[11] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[10] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[9] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[8] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[7] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[6] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[5] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[4] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[3] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[2] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[1] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bin_input[0] in module seg_display_Daan_bin14_to_bcd_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:26 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:58 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:58 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:58 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2453.797 ; gain = 542.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:02:16 . Memory (MB): peak = 2453.797 ; gain = 520.109
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:02:24 . Memory (MB): peak = 2453.797 ; gain = 542.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7bf3b487
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:46 . Memory (MB): peak = 2453.797 ; gain = 948.230
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/seg_display_Daan_bin14_to_bcd_0_0_synth_1/seg_display_Daan_bin14_to_bcd_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP seg_display_Daan_bin14_to_bcd_0_0, cache-ID = bcfc1ad368d17575
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Documents/GitHub/MO5_MO6/MO5/Self_driving_car/Self_driving_car.runs/seg_display_Daan_bin14_to_bcd_0_0_synth_1/seg_display_Daan_bin14_to_bcd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seg_display_Daan_bin14_to_bcd_0_0_utilization_synth.rpt -pb seg_display_Daan_bin14_to_bcd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 12 12:31:01 2025...
