# Schedule

because why not?

- finish the Verilog book before November
