$date
  Tue Jun 29 12:10:02 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! a_in $end
$var reg 1 " b_in $end
$var reg 1 # c_in $end
$var reg 1 $ d_in $end
$var reg 1 % s0_in $end
$var reg 1 & s1_in $end
$var reg 1 ' q_out $end
$scope module test $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * c $end
$var reg 1 + d $end
$var reg 1 , s0 $end
$var reg 1 - s1 $end
$var reg 1 . y $end
$var reg 1 / out1 $end
$var reg 1 0 out2 $end
$scope module mux1 $end
$var reg 1 1 x $end
$var reg 1 2 y $end
$var reg 1 3 s $end
$var reg 1 4 o $end
$upscope $end
$scope module mux2 $end
$var reg 1 5 x $end
$var reg 1 6 y $end
$var reg 1 7 s $end
$var reg 1 8 o $end
$upscope $end
$scope module mux3 $end
$var reg 1 9 x $end
$var reg 1 : y $end
$var reg 1 ; s $end
$var reg 1 < o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
0$
0%
0&
1'
1(
0)
1*
0+
0,
0-
1.
1/
10
11
02
03
14
15
06
07
18
19
1:
0;
1<
#5000000
1%
0'
1,
0.
0/
00
13
04
17
08
09
0:
0<
#10000000
0%
1&
1'
0,
1-
1.
1/
10
03
14
07
18
19
1:
1;
1<
#15000000
1%
0'
1,
0.
0/
00
13
04
17
08
09
0:
0<
#20000000
