

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                     16 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
74c5737c297eaf7460f010f32b7bccc0  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_c4vqBr
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ZXMRkr"
Running: cat _ptx_ZXMRkr | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_IuPj4q
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_IuPj4q --output-file  /dev/null 2> _ptx_ZXMRkrinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ZXMRkr _ptx2_IuPj4q _ptx_ZXMRkrinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 124142
gpu_sim_insn = 4970238
gpu_ipc =      40.0367
gpu_tot_sim_cycle = 348828
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      14.2484
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3100
partiton_reqs_in_parallel = 2731124
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8294
partiton_reqs_in_parallel_util = 2731124
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 124142
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       6.3646 GB/Sec
L2_BW_total  =       2.2651 GB/Sec
gpu_total_sim_rate=46889

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33196	W0_Idle:4973576	W0_Scoreboard:1799498	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 48749 
averagemflatency = 3479 
max_icnt2mem_latency = 48508 
max_icnt2sh_latency = 338078 
mrq_lat_table:1134 	178 	169 	230 	224 	145 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2344 	3086 	1 	0 	772 	4 	1795 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2467 	54 	24 	0 	2970 	0 	1 	0 	0 	772 	5 	1794 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4129 	3171 	931 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	1 	0 	5 	1 	4 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0        16         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         9 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        16         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0        16         0         0         0 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940         0         0      4581    108795     11447     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430         0      4580      4581     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930         0         0      4580     40609     11447     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961         0         0      4580      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930         0         0      4580      4584     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962         0         0      4580      4584     11455     11459     22889     22894     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450         0      4580      4584     11447     11452     41349     22894     23600     23604 
dram[7]:    122879    122918     66483    123412    123921    123951         0         0      4580      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380     90735    123930     53432         0      4580      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937         0         0      4580      4584     11470     11473     22889     22894     23588     23591 
dram[10]:    122878    122918    123418    123422     44990    123937         0         0     96335      4582     11468     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  3.600000 16.000000 16.000000 16.000000 16.000000  6.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  9.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/182 = 11.450549
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1785      1040      1147      1148      1261      1187    none      none       25935     25700     32800     32838     14750     14718     15687     15652
dram[1]:       1061      1038      1150      1124      1127      2630     13373    none       25930     26005     30391     33445     14724     14722     15668     15794
dram[2]:       1072      1039      1230      1121      1278      1249    none      none       25928     23829     30815     30828     14728     14694     15657     15642
dram[3]:       1056      1041      1163      1106       735      1111    none      none       25939     25987     30796     28790     14706     14685     15661     15650
dram[4]:       1460      1019      1122      1085      1152      1045    none      none       25920     25971     30798     30821     12026     12014     15380     15361
dram[5]:       1054      1038      1153      1112      1137      1100    none      none       25917     25979     30787     30822     12011     12012     15378     15381
dram[6]:       1058      1025      1130      1070      1176      1160       170    none       25901     25970     32884     32919     11880     11992     11686     11670
dram[7]:       1053      1037      1212      1058      1093      1197    none      none       28645     28708     32897     32931     11985     12002     11676     11648
dram[8]:       1056      1046      1171      1137      9838      1213      5427    none       28665     28754     32923     32948     12024     12045     11705     11684
dram[9]:       1047      1031      2013      1129      1258      1206    none      none       27488     27531     32904     32923     12010     11999     15672     15656
dram[10]:       1049      1030      1172      1125      5942      1250    none      none       26006     27509     32904     32934     11087     12030     15694     15666
maximum mf latency per bank:
dram[0]:       8423       367       359       375       382       377         0         0     10608     48749     11335     11235     30053     11177     18834     18826
dram[1]:        364       359       378       377       368      7018     26747         0     10616     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368      2468       373       363       383         0         0     10607     10620     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       349       347         0         0     10612     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       358       363       378       355       354         0         0     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370       353       352         0         0     10607     10623     11203     11187     11154     11167     18846     18876
dram[6]:        360       368       366       368       366       374       341         0     10601     10618     11386     11367     21680     11168     18841     18841
dram[7]:        364       360      2782       361       364       363         0         0     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       372     10854         0     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369       366       373         0         0     10643     10643     11364     11248     11171     11180     18829     18833
dram[10]:        364       357       358       369     21279       385         0         0     36304     10662     11389     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229728 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.006611
n_activity=2148 dram_eff=0.7095
bk0: 72a 230308i bk1: 64a 230352i bk2: 64a 230365i bk3: 64a 230285i bk4: 12a 230446i bk5: 12a 230439i bk6: 0a 230511i bk7: 0a 230515i bk8: 40a 230417i bk9: 44a 230318i bk10: 64a 230320i bk11: 64a 230243i bk12: 68a 230324i bk13: 64a 230276i bk14: 64a 230355i bk15: 64a 230311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0128236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229717 n_act=22 n_pre=7 n_req=193 n_rd=764 n_write=2 bw_util=0.006646
n_activity=2297 dram_eff=0.667
bk0: 64a 230367i bk1: 64a 230344i bk2: 64a 230352i bk3: 64a 230294i bk4: 12a 230449i bk5: 16a 230427i bk6: 4a 230484i bk7: 0a 230510i bk8: 40a 230422i bk9: 40a 230355i bk10: 72a 230220i bk11: 64a 230244i bk12: 64a 230353i bk13: 64a 230290i bk14: 64a 230382i bk15: 68a 230268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0120297
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229742 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.006525
n_activity=2118 dram_eff=0.7101
bk0: 64a 230374i bk1: 64a 230353i bk2: 68a 230334i bk3: 64a 230277i bk4: 12a 230463i bk5: 12a 230447i bk6: 0a 230510i bk7: 0a 230511i bk8: 40a 230420i bk9: 44a 230318i bk10: 64a 230314i bk11: 64a 230250i bk12: 64a 230361i bk13: 64a 230291i bk14: 64a 230375i bk15: 64a 230309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0105895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229736 n_act=16 n_pre=2 n_req=191 n_rd=756 n_write=2 bw_util=0.006577
n_activity=2144 dram_eff=0.7071
bk0: 64a 230364i bk1: 64a 230362i bk2: 68a 230328i bk3: 64a 230300i bk4: 16a 230456i bk5: 12a 230477i bk6: 0a 230510i bk7: 0a 230512i bk8: 40a 230421i bk9: 40a 230355i bk10: 64a 230349i bk11: 68a 230214i bk12: 64a 230368i bk13: 64a 230287i bk14: 64a 230356i bk15: 64a 230315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0101817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229736 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.006559
n_activity=2109 dram_eff=0.7169
bk0: 68a 230339i bk1: 64a 230345i bk2: 64a 230350i bk3: 64a 230277i bk4: 12a 230476i bk5: 12a 230471i bk6: 0a 230513i bk7: 0a 230513i bk8: 40a 230422i bk9: 40a 230357i bk10: 64a 230322i bk11: 64a 230230i bk12: 64a 230355i bk13: 64a 230278i bk14: 68a 230324i bk15: 68a 230248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0114441
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229742 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.006525
n_activity=2058 dram_eff=0.7308
bk0: 64a 230365i bk1: 64a 230350i bk2: 64a 230361i bk3: 64a 230271i bk4: 12a 230465i bk5: 12a 230478i bk6: 0a 230512i bk7: 0a 230513i bk8: 40a 230423i bk9: 40a 230355i bk10: 64a 230346i bk11: 64a 230253i bk12: 64a 230375i bk13: 64a 230291i bk14: 68a 230346i bk15: 68a 230259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0101253
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229741 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.006542
n_activity=2061 dram_eff=0.7317
bk0: 64a 230362i bk1: 64a 230350i bk2: 64a 230385i bk3: 64a 230324i bk4: 12a 230453i bk5: 12a 230456i bk6: 4a 230488i bk7: 0a 230512i bk8: 40a 230421i bk9: 40a 230356i bk10: 64a 230329i bk11: 64a 230242i bk12: 68a 230316i bk13: 64a 230278i bk14: 64a 230369i bk15: 64a 230285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0111664
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229752 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.006455
n_activity=2044 dram_eff=0.728
bk0: 64a 230370i bk1: 64a 230351i bk2: 68a 230344i bk3: 64a 230326i bk4: 12a 230478i bk5: 8a 230485i bk6: 0a 230511i bk7: 0a 230512i bk8: 40a 230420i bk9: 40a 230349i bk10: 64a 230319i bk11: 64a 230248i bk12: 64a 230360i bk13: 64a 230273i bk14: 64a 230360i bk15: 64a 230310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0107717
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229749 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.006473
n_activity=2039 dram_eff=0.7317
bk0: 64a 230361i bk1: 64a 230339i bk2: 64a 230354i bk3: 64a 230278i bk4: 12a 230441i bk5: 8a 230462i bk6: 4a 230485i bk7: 0a 230511i bk8: 40a 230420i bk9: 40a 230351i bk10: 64a 230366i bk11: 64a 230280i bk12: 64a 230358i bk13: 64a 230291i bk14: 64a 230362i bk15: 64a 230292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0116567
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229748 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00649
n_activity=1995 dram_eff=0.7499
bk0: 64a 230368i bk1: 64a 230344i bk2: 68a 230322i bk3: 64a 230324i bk4: 8a 230464i bk5: 8a 230461i bk6: 0a 230512i bk7: 0a 230512i bk8: 44a 230405i bk9: 44a 230338i bk10: 64a 230357i bk11: 64a 230267i bk12: 64a 230358i bk13: 64a 230282i bk14: 64a 230354i bk15: 64a 230303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0110363
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=230512 n_nop=229735 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.006585
n_activity=2159 dram_eff=0.7031
bk0: 64a 230360i bk1: 64a 230348i bk2: 64a 230378i bk3: 64a 230302i bk4: 12a 230441i bk5: 8a 230445i bk6: 0a 230513i bk7: 0a 230514i bk8: 48a 230371i bk9: 44a 230335i bk10: 64a 230353i bk11: 64a 230263i bk12: 68a 230310i bk13: 64a 230274i bk14: 64a 230327i bk15: 64a 230274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0116089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 268, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 5952
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6316
	minimum = 6
	maximum = 96
Network latency average = 12.6807
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 12.2535
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00134299
	minimum = 0.00117608 (at node 0)
	maximum = 0.00161913 (at node 28)
Accepted packet rate average = 0.00134299
	minimum = 0.00117608 (at node 0)
	maximum = 0.00161913 (at node 28)
Injected flit rate average = 0.00203728
	minimum = 0.00117608 (at node 0)
	maximum = 0.00356852 (at node 36)
Accepted flit rate average= 0.00203728
	minimum = 0.00148219 (at node 43)
	maximum = 0.00264216 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6316 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 12.6807 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 12.2535 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00134299 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00161913 (1 samples)
Accepted packet rate average = 0.00134299 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00161913 (1 samples)
Injected flit rate average = 0.00203728 (1 samples)
	minimum = 0.00117608 (1 samples)
	maximum = 0.00356852 (1 samples)
Accepted flit rate average = 0.00203728 (1 samples)
	minimum = 0.00148219 (1 samples)
	maximum = 0.00264216 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 46 sec (106 sec)
gpgpu_simulation_rate = 46889 (inst/sec)
gpgpu_simulation_rate = 3290 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 41819
gpu_sim_insn = 4446874
gpu_ipc =     106.3362
gpu_tot_sim_cycle = 612797
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      15.3674
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 919628
partiton_reqs_in_parallel_total    = 2731124
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =       5.9575
partiton_reqs_in_parallel_util = 919628
partiton_reqs_in_parallel_util_total    = 2731124
gpu_sim_cycle_parition_util = 41819
gpu_tot_sim_cycle_parition_util    = 124142
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.9977
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =      18.7102 GB/Sec
L2_BW_total  =       2.5662 GB/Sec
gpu_total_sim_rate=65396

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
241, 241, 240, 241, 240, 241, 240, 241, 241, 241, 241, 241, 241, 241, 241, 241, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 170, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51675	W0_Idle:7090424	W0_Scoreboard:1883371	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 48749 
averagemflatency = 1881 
max_icnt2mem_latency = 48508 
max_icnt2sh_latency = 607411 
mrq_lat_table:2110 	321 	302 	421 	571 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4132 	9474 	18 	0 	774 	4 	1799 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4633 	525 	101 	0 	8494 	11 	1 	0 	0 	774 	5 	1798 	245 	4 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6529 	6491 	3155 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	14 	1 	0 	6 	1 	7 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16         9 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955       959      4581    108795     11447     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028      4580      4581     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023      4580     40609     11447     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961       987       989      4580      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930       994       997      4580      4584     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962      1008       987      4580      4584     11455     11459     22889     22894     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450       993      4580      4584     11447     11452     41349     22894     23818     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      4580      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380     90735    123930     53432       983      4580      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     23591 
dram[10]:    122878    122918    123418    123422     44990    123937       947       952     96335      4582     11468     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/291 = 14.182131
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1968      1040      1147      1162      1413      1360      1330      1284     10691     12117     17014     17028      8387      8054      8511      8483
dram[1]:       1061      1038      1150      1124      1403      2231      2926      1471     10682     10698     16659     17332      7961      8017      8494      9242
dram[2]:       1072      1039      1853      1121      1374      1476      1421      1432     10690     10869     16013     16019      7968      7976      8497      8478
dram[3]:       1056      1041      1163      1106      1198      1342      1292      1368     10710     10766     16015     15803      7955      7980      8492      8477
dram[4]:       1655      1019      1122      1085      1289      1345      1275      1394     10685     10752     16013     16030      6634      6648      8558      8541
dram[5]:       1054      1038      1153      1112      1276      1391      1330      1349     10670     10737     16012     16031      6613      6679      8562      8553
dram[6]:       1058      1025      1130      1070      1413      1370      1167      1357     10674     10719     17050     17071      6883      6641      6316      6304
dram[7]:       1053      1037      1220      1058      1321      1446      1211      1294     11771     11832     17046     17076      6604      6641      6508      6493
dram[8]:       1056      1046      1171      1137      3301      1366      1828      1368     11769     11821     17061     17085      5762      6647      6515      6679
dram[9]:       1047      1031      2637      1129      1328      1363      1373      1426     11896     11930     17046     17069      6608      6637      8732      8720
dram[10]:       1049      1030      1172      1125      2445      1356      1248      1306     12297     11914     17059     17067      6440      6668      8751      8739
maximum mf latency per bank:
dram[0]:       8423       367       359       375       442       420       503       476     10608     48749     11335     11235     30053     11177     18834     18826
dram[1]:        364       359       378       377       448      8473     26747       512     10616     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373       425       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     10612     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929       358       363       378       408       421       463       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370       387       442       452       482     10607     10623     11203     11187     11154     11167     18846     18876
dram[6]:        360       368       366       368       445       446       485       522     10601     10618     11386     11367     21680     11168     18841     18841
dram[7]:        364       360      2782       361       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369       411       443       476       507     10643     10643     11364     11248     11171     11180     18829     18833
dram[10]:        364       357       358       369     21279       430       436       483     36304     10662     11389     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306622 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=4023 dram_eff=0.7467
bk0: 72a 307958i bk1: 64a 308003i bk2: 64a 308016i bk3: 64a 307936i bk4: 64a 307983i bk5: 64a 307897i bk6: 64a 307843i bk7: 64a 307773i bk8: 104a 307907i bk9: 104a 307784i bk10: 128a 307802i bk11: 128a 307648i bk12: 132a 307812i bk13: 128a 307665i bk14: 128a 307844i bk15: 128a 307768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0229165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306614 n_act=31 n_pre=15 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=4137 dram_eff=0.7261
bk0: 64a 308015i bk1: 64a 307992i bk2: 64a 308001i bk3: 64a 307944i bk4: 64a 307978i bk5: 68a 307875i bk6: 64a 307825i bk7: 64a 307776i bk8: 104a 307920i bk9: 104a 307795i bk10: 136a 307708i bk11: 128a 307656i bk12: 128a 307854i bk13: 128a 307695i bk14: 128a 307880i bk15: 128a 307756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0225725
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306630 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.009709
n_activity=3955 dram_eff=0.7565
bk0: 64a 308021i bk1: 64a 308002i bk2: 68a 307983i bk3: 64a 307928i bk4: 64a 307994i bk5: 64a 307884i bk6: 64a 307838i bk7: 64a 307771i bk8: 104a 307918i bk9: 108a 307754i bk10: 128a 307755i bk11: 128a 307593i bk12: 128a 307846i bk13: 128a 307701i bk14: 128a 307868i bk15: 128a 307760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0254574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306628 n_act=26 n_pre=10 n_req=376 n_rd=1496 n_write=2 bw_util=0.009722
n_activity=3971 dram_eff=0.7545
bk0: 64a 308011i bk1: 64a 308010i bk2: 68a 307977i bk3: 64a 307951i bk4: 64a 307996i bk5: 64a 307922i bk6: 64a 307849i bk7: 64a 307807i bk8: 104a 307889i bk9: 104a 307712i bk10: 128a 307783i bk11: 132a 307553i bk12: 128a 307846i bk13: 128a 307672i bk14: 128a 307843i bk15: 128a 307776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.02083
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306624 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.009735
n_activity=3924 dram_eff=0.7645
bk0: 68a 307986i bk1: 64a 307993i bk2: 64a 307999i bk3: 64a 307928i bk4: 64a 308014i bk5: 64a 307927i bk6: 64a 307810i bk7: 64a 307736i bk8: 104a 307919i bk9: 104a 307764i bk10: 128a 307776i bk11: 128a 307618i bk12: 128a 307844i bk13: 128a 307690i bk14: 132a 307818i bk15: 132a 307712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0233611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306630 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.009709
n_activity=3932 dram_eff=0.7609
bk0: 64a 308011i bk1: 64a 307998i bk2: 64a 308010i bk3: 64a 307920i bk4: 64a 307999i bk5: 64a 307918i bk6: 64a 307833i bk7: 64a 307773i bk8: 104a 307919i bk9: 104a 307774i bk10: 128a 307807i bk11: 128a 307638i bk12: 128a 307875i bk13: 128a 307707i bk14: 132a 307849i bk15: 132a 307754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0220306
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306622 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.009748
n_activity=3939 dram_eff=0.7626
bk0: 64a 308006i bk1: 64a 307997i bk2: 64a 308033i bk3: 64a 307974i bk4: 64a 307980i bk5: 64a 307905i bk6: 64a 307820i bk7: 64a 307755i bk8: 104a 307874i bk9: 104a 307729i bk10: 128a 307790i bk11: 128a 307621i bk12: 132a 307806i bk13: 128a 307688i bk14: 132a 307832i bk15: 132a 307669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0215276
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306640 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.009657
n_activity=3832 dram_eff=0.7766
bk0: 64a 308017i bk1: 64a 308000i bk2: 68a 307993i bk3: 64a 307975i bk4: 64a 308028i bk5: 60a 307938i bk6: 64a 307896i bk7: 64a 307772i bk8: 104a 307884i bk9: 104a 307724i bk10: 128a 307783i bk11: 128a 307623i bk12: 128a 307859i bk13: 128a 307679i bk14: 128a 307849i bk15: 128a 307765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0184319
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306636 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.00967
n_activity=3961 dram_eff=0.7523
bk0: 64a 308006i bk1: 64a 307988i bk2: 64a 308004i bk3: 64a 307928i bk4: 64a 307974i bk5: 60a 307893i bk6: 64a 307843i bk7: 64a 307774i bk8: 104a 307909i bk9: 104a 307779i bk10: 128a 307846i bk11: 128a 307668i bk12: 132a 307799i bk13: 128a 307693i bk14: 128a 307858i bk15: 124a 307755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0201939
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306644 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.009631
n_activity=3833 dram_eff=0.7743
bk0: 64a 308015i bk1: 64a 307991i bk2: 68a 307971i bk3: 64a 307973i bk4: 60a 307997i bk5: 60a 307904i bk6: 64a 307865i bk7: 64a 307782i bk8: 108a 307902i bk9: 108a 307762i bk10: 128a 307800i bk11: 128a 307619i bk12: 128a 307857i bk13: 128a 307692i bk14: 124a 307856i bk15: 124a 307771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199668
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308162 n_nop=306627 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.009729
n_activity=3966 dram_eff=0.7559
bk0: 64a 308008i bk1: 64a 307997i bk2: 64a 308028i bk3: 64a 307952i bk4: 64a 307977i bk5: 64a 307860i bk6: 64a 307846i bk7: 64a 307797i bk8: 112a 307862i bk9: 108a 307736i bk10: 128a 307803i bk11: 128a 307611i bk12: 132a 307798i bk13: 128a 307684i bk14: 124a 307822i bk15: 124a 307726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0214108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.9884
	minimum = 6
	maximum = 106
Network latency average = 13.2952
	minimum = 6
	maximum = 71
Slowest packet = 16693
Flit latency average = 13.8835
	minimum = 6
	maximum = 70
Slowest flit = 29209
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394806
	minimum = 0.00270219 (at node 20)
	maximum = 0.00479459 (at node 40)
Accepted packet rate average = 0.00394806
	minimum = 0.00270219 (at node 20)
	maximum = 0.00479459 (at node 40)
Injected flit rate average = 0.00596227
	minimum = 0.00270219 (at node 20)
	maximum = 0.0105816 (at node 40)
Accepted flit rate average= 0.00596227
	minimum = 0.00440002 (at node 45)
	maximum = 0.00738916 (at node 2)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.31 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Network latency average = 12.9879 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65.5 (2 samples)
Flit latency average = 13.0685 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00264552 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00320686 (2 samples)
Accepted packet rate average = 0.00264552 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00320686 (2 samples)
Injected flit rate average = 0.00399977 (2 samples)
	minimum = 0.00193913 (2 samples)
	maximum = 0.00707505 (2 samples)
Accepted flit rate average = 0.00399977 (2 samples)
	minimum = 0.0029411 (2 samples)
	maximum = 0.00501566 (2 samples)
Injected packet size average = 1.5119 (2 samples)
Accepted packet size average = 1.5119 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 24 sec (144 sec)
gpgpu_simulation_rate = 65396 (inst/sec)
gpgpu_simulation_rate = 4255 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 116635
gpu_sim_insn = 4971019
gpu_ipc =      42.6203
gpu_tot_sim_cycle = 956654
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      15.0401
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 2565970
partiton_reqs_in_parallel_total    = 3650752
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4984
partiton_reqs_in_parallel_util = 2565970
partiton_reqs_in_parallel_util_total    = 3650752
gpu_sim_cycle_parition_util = 116635
gpu_tot_sim_cycle_parition_util    = 165961
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9986
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       6.8677 GB/Sec
L2_BW_total  =       2.4811 GB/Sec
gpu_total_sim_rate=62017

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
379, 379, 378, 379, 378, 379, 378, 379, 379, 379, 379, 379, 379, 379, 379, 379, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 268, 262, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73783	W0_Idle:13130384	W0_Scoreboard:1972203	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 102280 
averagemflatency = 1356 
max_icnt2mem_latency = 102039 
max_icnt2sh_latency = 956653 
mrq_lat_table:2187 	321 	302 	454 	573 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12496 	9521 	27 	0 	779 	4 	1800 	247 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	9188 	539 	101 	0 	12343 	11 	9 	1 	0 	779 	5 	1799 	247 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14462 	6916 	3166 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	18 	1 	1 	7 	1 	8 	5 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16         9 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955    114267      4581    108795    102431     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028     29138      8415     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023    110976     40609     99824     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961      8338    115269     82016      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    109794       997      4580      8221     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     16717       987      4702      4584     97194     11459     91852     69568     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    103232    106527      4584     11447     11452     41349     22894     30641     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      6542      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380    108727    123930     53432       983    114106      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     85517 
dram[10]:    122878    122918    123418    123422     44990    123937      3918       952     96335      5631     81034     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/368 = 11.519022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2592      1762      1917      3841      1562      5941      1330      1230     10980     13211     16869     17387      8769      8422      8647      8826
dram[1]:       1789      1721      6480      1832      1552      2272      2926      1471     11042     10574     17188     17687      8344      8384      8849      9577
dram[2]:       1764      1619      2558      1847      5933      1612      1421      1432      9882     11154     15936     15420      8347      8135      8835      8821
dram[3]:       1732      1524      1984      1911      1222      1408      1237      1235     10778     10660     16383     16152      8332      8364      8844      8826
dram[4]:       2168      1775      1890      1826      1444      1508      1317      1394     10990     10642     16365     16375      7022      7020      8897      8869
dram[5]:       1693      1576      1875      1807      6010      1514      1895      1349     10571     11011     18432     16392      6575      9079      8907      8880
dram[6]:       1714      1641      5825      1792      6129      1515      1174      1180      9853     11001     16910     17428      7169      6990      7593      6639
dram[7]:       1725      1604      1930      5927      1468      1572      1211      1294     11226     12113     16906     16419      6974      6999      6764      6819
dram[8]:       1719      1593      1917      1851      2967      1463      1828      1383     11656     12117     17416     17436      6077      6597      6815      6989
dram[9]:       1640      1685      3401      1786      5816      1446      1373      1426     12226     12243     17410     17417      6581      6998      9041     11511
dram[10]:       1651      1700      1995      1887      2520      1359      1246      1306     12611     11782     18893     17425      6823      7046      9095      9082
maximum mf latency per bank:
dram[0]:       8423       367       359     45901       442     83106       503       476     10608     87555     11335     11235     30053     11177     18834     18826
dram[1]:        364       359     86623       377       448      8473     26747       512     24163     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373     48766       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     25124     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281       363       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370     85796       442     12602       482     10607     10623    102280     11187     11154     83967     18846     18876
dram[6]:        360       559     84928       368     85521       446       485       522     10601     10618     11386     11367     21680     11168     45936     18841
dram[7]:        364       360      2782     83793       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     82933       443       476       507     10643     10643     11364     11248     11171     11180     18829     99923
dram[10]:        364       357       358       369     21279       430       690       483     36304     10662     84828     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524735 n_nop=523130 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005896
n_activity=4501 dram_eff=0.6874
bk0: 76a 524502i bk1: 64a 524577i bk2: 64a 524591i bk3: 72a 524435i bk4: 64a 524555i bk5: 68a 524425i bk6: 64a 524415i bk7: 68a 524315i bk8: 104a 524480i bk9: 116a 524241i bk10: 132a 524339i bk11: 128a 524216i bk12: 132a 524382i bk13: 128a 524238i bk14: 132a 524388i bk15: 128a 524342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0136355
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524735 n_nop=523161 n_act=35 n_pre=19 n_req=383 n_rd=1516 n_write=4 bw_util=0.005793
n_activity=4345 dram_eff=0.6997
bk0: 64a 524590i bk1: 64a 524567i bk2: 68a 524538i bk3: 64a 524517i bk4: 64a 524551i bk5: 72a 524416i bk6: 64a 524396i bk7: 64a 524349i bk8: 108a 524455i bk9: 108a 524334i bk10: 136a 524277i bk11: 128a 524228i bk12: 128a 524426i bk13: 128a 524269i bk14: 128a 524454i bk15: 128a 524331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0133248
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0xc0995c00, atomic=0 1 entries : 0x7ff19d6f3b60 :  mf: uid=463522, sid07:w62, part=2, addr=0xc0995c40, load , size=32, unknown  status = IN_PARTITION_DRAM (956653), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524735 n_nop=523148 n_act=34 n_pre=18 n_req=387 n_rd=1531 n_write=4 bw_util=0.005851
n_activity=4379 dram_eff=0.7011
bk0: 64a 524595i bk1: 68a 524544i bk2: 68a 524555i bk3: 64a 524502i bk4: 76a 524469i bk5: 64a 524455i bk6: 64a 524412i bk7: 64a 524345i bk8: 111a 524424i bk9: 108a 524325i bk10: 132a 524297i bk11: 132a 524127i bk12: 128a 524418i bk13: 132a 524242i bk14: 128a 524440i bk15: 128a 524333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0151981
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524735 n_nop=523149 n_act=34 n_pre=18 n_req=388 n_rd=1528 n_write=6 bw_util=0.005847
n_activity=4387 dram_eff=0.6993
bk0: 64a 524586i bk1: 68a 524548i bk2: 68a 524551i bk3: 64a 524525i bk4: 68a 524534i bk5: 68a 524464i bk6: 68a 524390i bk7: 68a 524342i bk8: 112a 524391i bk9: 108a 524248i bk10: 128a 524352i bk11: 132a 524125i bk12: 128a 524419i bk13: 128a 524245i bk14: 128a 524416i bk15: 128a 524350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0123701
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524735 n_nop=523167 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005793
n_activity=4184 dram_eff=0.7266
bk0: 72a 524529i bk1: 72a 524503i bk2: 64a 524569i bk3: 64a 524501i bk4: 64a 524587i bk5: 64a 524501i bk6: 68a 524352i bk7: 64a 524308i bk8: 104a 524492i bk9: 108a 524305i bk10: 128a 524347i bk11: 128a 524190i bk12: 128a 524417i bk13: 128a 524263i bk14: 132a 524391i bk15: 132a 524287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0137193
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524735 n_nop=523156 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005828
n_activity=4254 dram_eff=0.7189
bk0: 64a 524585i bk1: 68a 524540i bk2: 64a 524582i bk3: 64a 524494i bk4: 68a 524523i bk5: 64a 524490i bk6: 68a 524367i bk7: 64a 524345i bk8: 108a 524460i bk9: 104a 524346i bk10: 132a 524342i bk11: 128a 524210i bk12: 132a 524411i bk13: 132a 524236i bk14: 132a 524421i bk15: 132a 524328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.013119
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524735 n_nop=523118 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005927
n_activity=4521 dram_eff=0.6879
bk0: 64a 524580i bk1: 68a 524541i bk2: 76a 524499i bk3: 64a 524543i bk4: 68a 524503i bk5: 64a 524476i bk6: 64a 524393i bk7: 72a 524259i bk8: 112a 524377i bk9: 104a 524299i bk10: 132a 524330i bk11: 128a 524192i bk12: 136a 524349i bk13: 128a 524262i bk14: 136a 524369i bk15: 132a 524243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0128198
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524735 n_nop=523168 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.00579
n_activity=4196 dram_eff=0.724
bk0: 64a 524592i bk1: 68a 524544i bk2: 68a 524567i bk3: 72a 524480i bk4: 64a 524599i bk5: 60a 524510i bk6: 64a 524469i bk7: 64a 524345i bk8: 108a 524420i bk9: 104a 524296i bk10: 132a 524323i bk11: 132a 524156i bk12: 128a 524430i bk13: 128a 524251i bk14: 132a 524391i bk15: 128a 524338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0109274
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524735 n_nop=523177 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005763
n_activity=4221 dram_eff=0.7164
bk0: 64a 524580i bk1: 68a 524530i bk2: 64a 524576i bk3: 64a 524501i bk4: 72a 524477i bk5: 60a 524463i bk6: 64a 524415i bk7: 64a 524348i bk8: 108a 524451i bk9: 104a 524351i bk10: 128a 524419i bk11: 128a 524242i bk12: 132a 524373i bk13: 132a 524229i bk14: 128a 524430i bk15: 124a 524328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0119279
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524735 n_nop=523178 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005759
n_activity=4145 dram_eff=0.7291
bk0: 68a 524557i bk1: 64a 524563i bk2: 68a 524544i bk3: 68a 524514i bk4: 68a 524500i bk5: 60a 524474i bk6: 64a 524436i bk7: 64a 524354i bk8: 108a 524474i bk9: 108a 524335i bk10: 128a 524373i bk11: 128a 524194i bk12: 132a 524394i bk13: 128a 524266i bk14: 124a 524430i bk15: 128a 524308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118288
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=524735 n_nop=523169 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005793
n_activity=4226 dram_eff=0.7194
bk0: 68a 524550i bk1: 64a 524570i bk2: 64a 524602i bk3: 64a 524526i bk4: 64a 524551i bk5: 68a 524402i bk6: 68a 524386i bk7: 64a 524368i bk8: 112a 524434i bk9: 112a 524276i bk10: 132a 524338i bk11: 128a 524183i bk12: 132a 524370i bk13: 128a 524258i bk14: 124a 524396i bk15: 124a 524300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0126083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.51047
	minimum = 6
	maximum = 41
Network latency average = 7.48479
	minimum = 6
	maximum = 34
Slowest packet = 33399
Flit latency average = 7.14779
	minimum = 6
	maximum = 33
Slowest flit = 63601
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00144915
	minimum = 0.00116604 (at node 6)
	maximum = 0.00174049 (at node 40)
Accepted packet rate average = 0.00144915
	minimum = 0.00116604 (at node 6)
	maximum = 0.00174049 (at node 40)
Injected flit rate average = 0.00217552
	minimum = 0.00116604 (at node 6)
	maximum = 0.00345525 (at node 40)
Accepted flit rate average= 0.00217552
	minimum = 0.00159902 (at node 45)
	maximum = 0.00297512 (at node 23)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3768 (3 samples)
	minimum = 6 (3 samples)
	maximum = 81 (3 samples)
Network latency average = 11.1535 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55 (3 samples)
Flit latency average = 11.0949 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00224673 (3 samples)
	minimum = 0.00168144 (3 samples)
	maximum = 0.00271807 (3 samples)
Accepted packet rate average = 0.00224673 (3 samples)
	minimum = 0.00168144 (3 samples)
	maximum = 0.00271807 (3 samples)
Injected flit rate average = 0.00339169 (3 samples)
	minimum = 0.00168144 (3 samples)
	maximum = 0.00586845 (3 samples)
Accepted flit rate average = 0.00339169 (3 samples)
	minimum = 0.00249374 (3 samples)
	maximum = 0.00433548 (3 samples)
Injected packet size average = 1.50961 (3 samples)
Accepted packet size average = 1.50961 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 52 sec (232 sec)
gpgpu_simulation_rate = 62017 (inst/sec)
gpgpu_simulation_rate = 4123 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3410
gpu_sim_insn = 4447144
gpu_ipc =    1304.1478
gpu_tot_sim_cycle = 1182214
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      15.9322
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 75020
partiton_reqs_in_parallel_total    = 6216722
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.3220
partiton_reqs_in_parallel_util = 75020
partiton_reqs_in_parallel_util_total    = 6216722
gpu_sim_cycle_parition_util = 3410
gpu_tot_sim_cycle_parition_util    = 282596
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9986
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     230.9005 GB/Sec
L2_BW_total  =       2.6738 GB/Sec
gpu_total_sim_rate=77511

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
484, 484, 483, 484, 483, 484, 483, 484, 484, 484, 484, 484, 484, 484, 484, 484, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 417, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 352, 346, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:89884	W0_Idle:13133423	W0_Scoreboard:2006098	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 102280 
averagemflatency = 1074 
max_icnt2mem_latency = 102039 
max_icnt2sh_latency = 1182213 
mrq_lat_table:2187 	321 	302 	454 	573 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20803 	9521 	27 	0 	779 	4 	1800 	247 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	13665 	619 	101 	0 	16093 	11 	9 	1 	0 	779 	5 	1799 	247 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21729 	7790 	3196 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	136 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	19 	1 	1 	7 	1 	8 	5 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16         9 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940       955    114267      4581    108795    102431     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      1028     29138      8415     11455     11459     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930      1030      1023    110976     40609     99824     11452     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961      8338    115269     82016      4584     11455     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    109794       997      4580      8221     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     16717       987      4702      4584     97194     11459     91852     69568     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    103232    106527      4584     11447     11452     41349     22894     30641     23604 
dram[7]:    122879    122918     66483    123412    123921    123951       969       973      6542      4584     11455     11459     22889     22892     23593     23595 
dram[8]:    122878    122918    123375    123380    108727    123930     53432       983    114106      4584     11475     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937      1017      1018      4580      4584     11470     11473     22889     22894     23588     85517 
dram[10]:    122878    122918    123418    123422     44990    123937      3918       952     96335      5631     81034     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  5.666667 16.000000 16.000000 16.000000 16.000000  8.250000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/368 = 11.519022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2604      1762      1932      3841      2061      6380      2046      1905     11425     13582     17232     17750      9114      8786      8982      9172
dram[1]:       1789      1721      6480      1840      2022      2709      3613      2173     11468     11021     17544     18049      8751      8774      9245      9940
dram[2]:       1764      1641      2558      1847      6303      2093      2132      2123     10311     11574     16297     15759      8715      8486      9215      9200
dram[3]:       1740      1524      1984      1911      1625      1865      1920      1860     11197     11113     16748     16504      8697      8726      9202      9169
dram[4]:       2188      1800      1898      1826      1914      1983      1974      2072     11493     11097     16765     16769      7413      7372      9232      9192
dram[5]:       1693      1589      1889      1807      6437      1981      2568      2079     11033     11473     18767     16733      6934      9439      9249      9209
dram[6]:       1714      1641      5848      1792      6556      2001      1864      1757     10280     11464     17258     17779      7526      7354      7937      6990
dram[7]:       1725      1618      1944      5939      1962      2108      1941      1978     11681     12578     17297     16789      7357      7368      7151      7205
dram[8]:       1719      1607      1917      1859      3381      1972      2543      2107     12156     12588     17788     17785      6508      6937      7230      7378
dram[9]:       1654      1701      3401      1800      6287      1971      2089      2131     12675     12671     17784     17778      6911      7344      9430     11882
dram[10]:       1665      1715      1995      1887      3012      1850      1935      1984     12998     12177     19237     17785      7149      7371      9452      9439
maximum mf latency per bank:
dram[0]:       8423       367       359     45901       442     83106       503       476     10608     87555     11335     11235     30053     11177     18834     18826
dram[1]:        364       359     86623       377       448      8473     26747       512     24163     10630     11401     11353     11160     11176     18827     33875
dram[2]:        359       368     10596       373     48766       453       488       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:        356       357       553       378       385       442       440       522     25124     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281       363       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       360       360       370     85796       442     12602       482     10607     10623    102280     11187     11154     83967     18846     18876
dram[6]:        360       559     84928       368     85521       446       485       522     10601     10618     11386     11367     21680     11168     45936     18841
dram[7]:        364       360      2782     83793       426       470       456       491     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:        360       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     82933       443       476       507     10643     10643     11364     11248     11171     11180     18829     99923
dram[10]:        364       357       358       369     21279       430       690       483     36304     10662     84828     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531066 n_nop=529461 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005826
n_activity=4501 dram_eff=0.6874
bk0: 76a 530833i bk1: 64a 530908i bk2: 64a 530922i bk3: 72a 530766i bk4: 64a 530886i bk5: 68a 530756i bk6: 64a 530746i bk7: 68a 530646i bk8: 104a 530811i bk9: 116a 530572i bk10: 132a 530670i bk11: 128a 530547i bk12: 132a 530713i bk13: 128a 530569i bk14: 132a 530719i bk15: 128a 530673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134729
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531066 n_nop=529492 n_act=35 n_pre=19 n_req=383 n_rd=1516 n_write=4 bw_util=0.005724
n_activity=4345 dram_eff=0.6997
bk0: 64a 530921i bk1: 64a 530898i bk2: 68a 530869i bk3: 64a 530848i bk4: 64a 530882i bk5: 72a 530747i bk6: 64a 530727i bk7: 64a 530680i bk8: 108a 530786i bk9: 108a 530665i bk10: 136a 530608i bk11: 128a 530559i bk12: 128a 530757i bk13: 128a 530600i bk14: 128a 530785i bk15: 128a 530662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.013166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531066 n_nop=529478 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.005785
n_activity=4396 dram_eff=0.6988
bk0: 64a 530926i bk1: 68a 530875i bk2: 68a 530886i bk3: 64a 530833i bk4: 76a 530800i bk5: 64a 530786i bk6: 64a 530743i bk7: 64a 530676i bk8: 112a 530753i bk9: 108a 530656i bk10: 132a 530628i bk11: 132a 530458i bk12: 128a 530749i bk13: 132a 530573i bk14: 128a 530771i bk15: 128a 530664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.015017
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531066 n_nop=529480 n_act=34 n_pre=18 n_req=388 n_rd=1528 n_write=6 bw_util=0.005777
n_activity=4387 dram_eff=0.6993
bk0: 64a 530917i bk1: 68a 530879i bk2: 68a 530882i bk3: 64a 530856i bk4: 68a 530865i bk5: 68a 530795i bk6: 68a 530721i bk7: 68a 530673i bk8: 112a 530722i bk9: 108a 530579i bk10: 128a 530683i bk11: 132a 530456i bk12: 128a 530750i bk13: 128a 530576i bk14: 128a 530747i bk15: 128a 530681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0122226
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531066 n_nop=529498 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005724
n_activity=4184 dram_eff=0.7266
bk0: 72a 530860i bk1: 72a 530834i bk2: 64a 530900i bk3: 64a 530832i bk4: 64a 530918i bk5: 64a 530832i bk6: 68a 530683i bk7: 64a 530639i bk8: 104a 530823i bk9: 108a 530636i bk10: 128a 530678i bk11: 128a 530521i bk12: 128a 530748i bk13: 128a 530594i bk14: 132a 530722i bk15: 132a 530618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0135558
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531066 n_nop=529487 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005758
n_activity=4254 dram_eff=0.7189
bk0: 64a 530916i bk1: 68a 530871i bk2: 64a 530913i bk3: 64a 530825i bk4: 68a 530854i bk5: 64a 530821i bk6: 68a 530698i bk7: 64a 530676i bk8: 108a 530791i bk9: 104a 530677i bk10: 132a 530673i bk11: 128a 530541i bk12: 132a 530742i bk13: 132a 530567i bk14: 132a 530752i bk15: 132a 530659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0129626
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531066 n_nop=529449 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005856
n_activity=4521 dram_eff=0.6879
bk0: 64a 530911i bk1: 68a 530872i bk2: 76a 530830i bk3: 64a 530874i bk4: 68a 530834i bk5: 64a 530807i bk6: 64a 530724i bk7: 72a 530590i bk8: 112a 530708i bk9: 104a 530630i bk10: 132a 530661i bk11: 128a 530523i bk12: 136a 530680i bk13: 128a 530593i bk14: 136a 530700i bk15: 132a 530574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.012667
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531066 n_nop=529499 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.005721
n_activity=4196 dram_eff=0.724
bk0: 64a 530923i bk1: 68a 530875i bk2: 68a 530898i bk3: 72a 530811i bk4: 64a 530930i bk5: 60a 530841i bk6: 64a 530800i bk7: 64a 530676i bk8: 108a 530751i bk9: 104a 530627i bk10: 132a 530654i bk11: 132a 530487i bk12: 128a 530761i bk13: 128a 530582i bk14: 132a 530722i bk15: 128a 530669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0107972
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531066 n_nop=529508 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005694
n_activity=4221 dram_eff=0.7164
bk0: 64a 530911i bk1: 68a 530861i bk2: 64a 530907i bk3: 64a 530832i bk4: 72a 530808i bk5: 60a 530794i bk6: 64a 530746i bk7: 64a 530679i bk8: 108a 530782i bk9: 104a 530682i bk10: 128a 530750i bk11: 128a 530573i bk12: 132a 530704i bk13: 132a 530560i bk14: 128a 530761i bk15: 124a 530659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0117857
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531066 n_nop=529509 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00569
n_activity=4145 dram_eff=0.7291
bk0: 68a 530888i bk1: 64a 530894i bk2: 68a 530875i bk3: 68a 530845i bk4: 68a 530831i bk5: 60a 530805i bk6: 64a 530767i bk7: 64a 530685i bk8: 108a 530805i bk9: 108a 530666i bk10: 128a 530704i bk11: 128a 530525i bk12: 132a 530725i bk13: 128a 530597i bk14: 124a 530761i bk15: 128a 530639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0116878
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531066 n_nop=529500 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005724
n_activity=4226 dram_eff=0.7194
bk0: 68a 530881i bk1: 64a 530901i bk2: 64a 530933i bk3: 64a 530857i bk4: 64a 530882i bk5: 68a 530733i bk6: 68a 530717i bk7: 64a 530699i bk8: 112a 530765i bk9: 112a 530607i bk10: 132a 530669i bk11: 128a 530514i bk12: 132a 530701i bk13: 128a 530589i bk14: 124a 530727i bk15: 124a 530631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.012458

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.00554
	minimum = 6
	maximum = 46
Network latency average = 7.97514
	minimum = 6
	maximum = 41
Slowest packet = 58057
Flit latency average = 7.78123
	minimum = 6
	maximum = 40
Slowest flit = 98768
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0487357
	minimum = 0.0422411 (at node 0)
	maximum = 0.0601349 (at node 44)
Accepted packet rate average = 0.0487357
	minimum = 0.0422411 (at node 0)
	maximum = 0.0601349 (at node 44)
Injected flit rate average = 0.0731035
	minimum = 0.0422411 (at node 0)
	maximum = 0.11455 (at node 44)
Accepted flit rate average= 0.0731035
	minimum = 0.0551481 (at node 30)
	maximum = 0.0903491 (at node 6)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.034 (4 samples)
	minimum = 6 (4 samples)
	maximum = 72.25 (4 samples)
Network latency average = 10.3589 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51.5 (4 samples)
Flit latency average = 10.2665 (4 samples)
	minimum = 6 (4 samples)
	maximum = 50.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.013869 (4 samples)
	minimum = 0.0118214 (4 samples)
	maximum = 0.0170723 (4 samples)
Accepted packet rate average = 0.013869 (4 samples)
	minimum = 0.0118214 (4 samples)
	maximum = 0.0170723 (4 samples)
Injected flit rate average = 0.0208197 (4 samples)
	minimum = 0.0118214 (4 samples)
	maximum = 0.0330388 (4 samples)
Accepted flit rate average = 0.0208197 (4 samples)
	minimum = 0.0156573 (4 samples)
	maximum = 0.0258389 (4 samples)
Injected packet size average = 1.50117 (4 samples)
Accepted packet size average = 1.50117 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 3 sec (243 sec)
gpgpu_simulation_rate = 77511 (inst/sec)
gpgpu_simulation_rate = 4865 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 31380
gpu_sim_insn = 4974794
gpu_ipc =     158.5339
gpu_tot_sim_cycle = 1440816
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      16.5254
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12306
partiton_reqs_in_parallel = 690360
partiton_reqs_in_parallel_total    = 6291742
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.8459
partiton_reqs_in_parallel_util = 690360
partiton_reqs_in_parallel_util_total    = 6291742
gpu_sim_cycle_parition_util = 31380
gpu_tot_sim_cycle_parition_util    = 286006
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9988
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =      28.8309 GB/Sec
L2_BW_total  =       2.8218 GB/Sec
gpu_total_sim_rate=87860

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
645, 645, 644, 645, 644, 645, 644, 645, 645, 645, 645, 645, 645, 645, 645, 645, 509, 509, 509, 509, 509, 509, 509, 509, 509, 509, 509, 509, 509, 509, 509, 509, 444, 444, 444, 444, 444, 444, 444, 444, 444, 444, 444, 444, 444, 444, 444, 444, 415, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 545, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113860	W0_Idle:14204383	W0_Scoreboard:2255809	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 102280 
averagemflatency = 863 
max_icnt2mem_latency = 102039 
max_icnt2sh_latency = 1440815 
mrq_lat_table:2604 	321 	302 	604 	578 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29947 	9843 	43 	47 	779 	6 	1800 	247 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20228 	624 	101 	0 	19005 	11 	18 	30 	25 	779 	7 	1799 	247 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30645 	8029 	3198 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	510 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	32 	4 	3 	7 	1 	8 	5 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940     22908    114267     10719    108795    102431     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      5509     29138      9410     11455     11762     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930     16935      4649    110976     40609     99824     18073     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961     12072    115269     82016     10129     13711     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    109794      5337     19869      8221     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     16717     20094     13475     14957     97194     11459     91852     69568     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    103232    106527     21807     11447     18711     41349     22894     30641     23604 
dram[7]:    122879    122918     66483    123412    123921    123951     19105     13689     14250     25709     11455     15665     22889     23153     23593     23595 
dram[8]:    122878    122918    123375    123380    108727    123930     53432     16545    114106     19931     12337     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937     15398      1018     23187     14728     11470     12922     22889     22894     23588     85517 
dram[10]:    122878    122918    123418    123422     44990    123937     23831     20747     96335     18780     81034     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.100000  9.000000 16.000000 11.000000 11.333333  7.400000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  3.833333  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  5.333333 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  5.750000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  4.600000  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  4.600000  3.800000  6.000000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:       2555      2281      2212      4228      1959      5898      1803      1954      9860     11996     16567     15703      9418      8123      8565      8938
dram[1]:       2250      1893      6763      2070      2040      2417      3142      1984     11750      8851     15023     16373      9077      8849      9015      9155
dram[2]:       1907      2118      2347      1900      6247      1969      1680      1843      9925      9725     15260     14793      9010      7840      9005      9088
dram[3]:       1899      1505      2456      2408      1718      1697      1621      1942     11099      9691     16098     15486      7830      8329      9007      8481
dram[4]:       2083      1900      1966      2136      2078      2037      1371      1807     10231     10964     16251     16595      6877      7681      7733      8514
dram[5]:       2016      1865      1945      2006      5703      1890      2631      1800      9563      8778     15885     14794      6857      9023      8837      9511
dram[6]:       2004      2062      6139      2431      5335      1922      1659      1536      8101     10209     17577     16576      7654      7057      7853      6654
dram[7]:       1994      1958      2168      6532      2094      1793      1648      1598     11545     11934     15866     14724      6277      7083      6639      7292
dram[8]:       2427      2043      1670      1834      3200      1964      2573      1607     12419     11954     17601     17072      6774      6408      7030      7755
dram[9]:       2172      2031      3810      2146      6113      1605      1976      2139     12559     12132     17076     17586      7206      7200      9194     10672
dram[10]:       1926      2273      1844      2332      2761      1603      1559      1715     11416     10339     19101     15273      7443      6481      8943      9178
maximum mf latency per bank:
dram[0]:       8423       367       359     45901       442     83106       503       476     10608     87555     11335     11235     30053     11177     18834     18826
dram[1]:       6354       359     86623       377       448      8473     26747       512     24163     10630     11401     11353     11160     11176     18827     33875
dram[2]:       1424       368     10596       560     48766       453      1282       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:       1817       359       553       378      1616      1617       440       522     25124     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281      1689       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       559       678       370     85796       442     12602       482     10607     10623    102280     11187     11154     83967     18846     18876
dram[6]:        360       559     84928      1665     85521       446      1091       522     10601     10618     11386     11367     21680     11168     45936     18841
dram[7]:        364       360      2782     83793       560       470      1616      1298     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:       1133       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     82933       443      1490       507     10643     10643     11364     11248     11171     11180     18829     99923
dram[10]:       1618       861       358      1691     21279       430       690       483     36304     10662     84828     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589333 n_nop=587543 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.005715
n_activity=5822 dram_eff=0.5785
bk0: 92a 588959i bk1: 68a 589136i bk2: 76a 589115i bk3: 76a 588999i bk4: 68a 589116i bk5: 76a 588985i bk6: 76a 588968i bk7: 68a 588916i bk8: 120a 588994i bk9: 128a 588735i bk10: 136a 588890i bk11: 140a 588702i bk12: 132a 588980i bk13: 136a 588761i bk14: 140a 588931i bk15: 132a 588900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589333 n_nop=587540 n_act=67 n_pre=51 n_req=433 n_rd=1656 n_write=19 bw_util=0.005684
n_activity=6041 dram_eff=0.5545
bk0: 80a 589056i bk1: 76a 589058i bk2: 72a 589098i bk3: 76a 589013i bk4: 68a 589117i bk5: 84a 588941i bk6: 72a 588925i bk7: 68a 588911i bk8: 108a 589057i bk9: 132a 588713i bk10: 152a 588724i bk11: 140a 588743i bk12: 128a 589020i bk13: 132a 588837i bk14: 132a 589017i bk15: 136a 588876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0123275
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589333 n_nop=587487 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.005851
n_activity=6244 dram_eff=0.5522
bk0: 84a 589026i bk1: 72a 589133i bk2: 92a 588957i bk3: 88a 588953i bk4: 80a 589035i bk5: 72a 588986i bk6: 84a 588816i bk7: 76a 588888i bk8: 120a 588976i bk9: 120a 588829i bk10: 140a 588823i bk11: 140a 588650i bk12: 128a 589010i bk13: 140a 588785i bk14: 132a 589004i bk15: 136a 588875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0139972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589333 n_nop=587526 n_act=62 n_pre=46 n_req=442 n_rd=1676 n_write=23 bw_util=0.005766
n_activity=6034 dram_eff=0.5631
bk0: 80a 589048i bk1: 92a 589004i bk2: 72a 589110i bk3: 68a 589086i bk4: 76a 589066i bk5: 84a 588940i bk6: 80a 588934i bk7: 68a 588939i bk8: 116a 588960i bk9: 124a 588742i bk10: 132a 588915i bk11: 140a 588655i bk12: 140a 588931i bk13: 136a 588775i bk14: 132a 588976i bk15: 136a 588897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0114129
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589333 n_nop=587533 n_act=63 n_pre=47 n_req=439 n_rd=1668 n_write=22 bw_util=0.005735
n_activity=5854 dram_eff=0.5774
bk0: 88a 588980i bk1: 84a 588988i bk2: 84a 589038i bk3: 72a 589008i bk4: 64a 589183i bk5: 68a 589072i bk6: 88a 588792i bk7: 76a 588859i bk8: 112a 589013i bk9: 112a 588895i bk10: 136a 588884i bk11: 132a 588758i bk12: 136a 588942i bk13: 128a 588861i bk14: 148a 588840i bk15: 140a 588810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589333 n_nop=587503 n_act=65 n_pre=49 n_req=447 n_rd=1692 n_write=24 bw_util=0.005824
n_activity=6006 dram_eff=0.5714
bk0: 72a 589118i bk1: 84a 589032i bk2: 84a 589031i bk3: 76a 589012i bk4: 76a 589048i bk5: 68a 589049i bk6: 68a 588968i bk7: 76a 588903i bk8: 120a 588981i bk9: 128a 588764i bk10: 148a 588774i bk11: 144a 588714i bk12: 136a 588987i bk13: 140a 588766i bk14: 140a 588949i bk15: 132a 588924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0122613
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589333 n_nop=587501 n_act=68 n_pre=52 n_req=443 n_rd=1692 n_write=20 bw_util=0.00581
n_activity=6177 dram_eff=0.5543
bk0: 80a 589125i bk1: 72a 589103i bk2: 80a 589068i bk3: 68a 589112i bk4: 80a 589020i bk5: 72a 589014i bk6: 80a 588915i bk7: 80a 588784i bk8: 136a 588767i bk9: 116a 588787i bk10: 132a 588918i bk11: 136a 588717i bk12: 140a 588911i bk13: 136a 588790i bk14: 140a 588948i bk15: 144a 588742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0117523
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589333 n_nop=587501 n_act=68 n_pre=52 n_req=443 n_rd=1692 n_write=20 bw_util=0.00581
n_activity=6171 dram_eff=0.5549
bk0: 76a 589113i bk1: 80a 589126i bk2: 76a 589095i bk3: 72a 589081i bk4: 68a 589170i bk5: 72a 589037i bk6: 76a 588965i bk7: 88a 588760i bk8: 112a 588981i bk9: 108a 588854i bk10: 148a 588819i bk11: 152a 588608i bk12: 148a 588845i bk13: 136a 588771i bk14: 144a 588874i bk15: 136a 588870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0102523
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589333 n_nop=587590 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.005623
n_activity=5508 dram_eff=0.6017
bk0: 68a 589147i bk1: 76a 589115i bk2: 92a 589009i bk3: 92a 589019i bk4: 76a 589034i bk5: 64a 589029i bk6: 68a 588981i bk7: 80a 588833i bk8: 108a 589047i bk9: 112a 588910i bk10: 132a 588986i bk11: 136a 588802i bk12: 132a 588971i bk13: 144a 588724i bk14: 136a 588958i bk15: 124a 588926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0108954
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589333 n_nop=587636 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.005467
n_activity=5239 dram_eff=0.615
bk0: 72a 589145i bk1: 72a 589091i bk2: 72a 589109i bk3: 76a 589097i bk4: 72a 589069i bk5: 72a 588966i bk6: 76a 588935i bk7: 64a 588945i bk8: 112a 589041i bk9: 116a 588871i bk10: 132a 588933i bk11: 132a 588759i bk12: 132a 588993i bk13: 132a 588829i bk14: 128a 588993i bk15: 140a 588799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0107783
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7ff190e1dcf0 :  mf: uid=754060, sid06:w01, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (1440815), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589333 n_nop=587511 n_act=66 n_pre=50 n_req=444 n_rd=1683 n_write=23 bw_util=0.00579
n_activity=6143 dram_eff=0.5554
bk0: 88a 589064i bk1: 76a 589098i bk2: 80a 589057i bk3: 72a 589057i bk4: 72a 589076i bk5: 80a 588923i bk6: 79a 588901i bk7: 72a 588897i bk8: 128a 588925i bk9: 128a 588734i bk10: 136a 588900i bk11: 140a 588656i bk12: 132a 588966i bk13: 140a 588745i bk14: 132a 588925i bk15: 128a 588857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118015

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.16553
	minimum = 6
	maximum = 31
Network latency average = 7.15856
	minimum = 6
	maximum = 28
Slowest packet = 82145
Flit latency average = 6.76915
	minimum = 6
	maximum = 27
Slowest flit = 123495
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00608369
	minimum = 0.00458906 (at node 7)
	maximum = 0.00766436 (at node 42)
Accepted packet rate average = 0.00608369
	minimum = 0.00458906 (at node 7)
	maximum = 0.00766436 (at node 42)
Injected flit rate average = 0.00913891
	minimum = 0.00458906 (at node 7)
	maximum = 0.0150419 (at node 42)
Accepted flit rate average= 0.00913891
	minimum = 0.00666051 (at node 37)
	maximum = 0.0126677 (at node 6)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0603 (5 samples)
	minimum = 6 (5 samples)
	maximum = 64 (5 samples)
Network latency average = 9.71886 (5 samples)
	minimum = 6 (5 samples)
	maximum = 46.8 (5 samples)
Flit latency average = 9.56704 (5 samples)
	minimum = 6 (5 samples)
	maximum = 46 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0123119 (5 samples)
	minimum = 0.0103749 (5 samples)
	maximum = 0.0151907 (5 samples)
Accepted packet rate average = 0.0123119 (5 samples)
	minimum = 0.0103749 (5 samples)
	maximum = 0.0151907 (5 samples)
Injected flit rate average = 0.0184835 (5 samples)
	minimum = 0.0103749 (5 samples)
	maximum = 0.0294394 (5 samples)
Accepted flit rate average = 0.0184835 (5 samples)
	minimum = 0.013858 (5 samples)
	maximum = 0.0232046 (5 samples)
Injected packet size average = 1.50127 (5 samples)
Accepted packet size average = 1.50127 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 31 sec (271 sec)
gpgpu_simulation_rate = 87860 (inst/sec)
gpgpu_simulation_rate = 5316 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3509
gpu_sim_insn = 4448504
gpu_ipc =    1267.7412
gpu_tot_sim_cycle = 1666475
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      16.9571
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12335
partiton_reqs_in_parallel = 77198
partiton_reqs_in_parallel_total    = 6982102
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2361
partiton_reqs_in_parallel_util = 77198
partiton_reqs_in_parallel_util_total    = 6982102
gpu_sim_cycle_parition_util = 3509
gpu_tot_sim_cycle_parition_util    = 317386
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9988
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     238.8643 GB/Sec
L2_BW_total  =       2.9426 GB/Sec
gpu_total_sim_rate=100564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
765, 750, 749, 765, 749, 750, 749, 750, 750, 750, 750, 750, 750, 750, 750, 750, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 629, 614, 614, 614, 614, 614, 528, 528, 528, 528, 528, 528, 528, 543, 528, 528, 528, 528, 528, 528, 528, 543, 499, 499, 484, 484, 484, 484, 484, 484, 484, 484, 484, 484, 499, 484, 484, 629, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130386	W0_Idle:14211144	W0_Scoreboard:2292029	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 102280 
averagemflatency = 743 
max_icnt2mem_latency = 102039 
max_icnt2sh_latency = 1666474 
mrq_lat_table:2604 	321 	302 	604 	578 	341 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38790 	9843 	43 	47 	779 	6 	1800 	247 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26323 	832 	106 	0 	21540 	11 	18 	30 	25 	779 	7 	1799 	247 	8 	12 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37901 	8918 	3224 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	1182 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	32 	4 	3 	7 	1 	8 	5 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     99789    122918    123377    123380    123941    123940     22908    114267     10719    108795    102431     11452     33828     22892     23587     23590 
dram[1]:    122878    122919    123384    123395    123923     64439     53430      5509     29138      9410     11455     11762     22888     22896     23565     55694 
dram[2]:    122877    122918     96898    123391    123930    123930     16935      4649    110976     40609     99824     18073     22888     22892     23572     23590 
dram[3]:    122878    122918     99721    123388     54164    123961     12072    115269     82016     10129     13711     58940     22889     22895     23593     23631 
dram[4]:     69248    122918    123365    123369    123924    123930    109794      5337     19869      8221     11447     11452     22888     22891     23386     22829 
dram[5]:    122878    122918    123393    123391    123925    123962     16717     20094     13475     14957     97194     11459     91852     69568     11935     18778 
dram[6]:    122878    122918    123391    123394    123916    123923     57450    103232    106527     21807     11447     18711     41349     22894     30641     23604 
dram[7]:    122879    122918     66483    123412    123921    123951     19105     13689     14250     25709     11455     15665     22889     23153     23593     23595 
dram[8]:    122878    122918    123375    123380    108727    123930     53432     16545    114106     19931     12337     11479     22888     22898     23597     23600 
dram[9]:    122878    122918     81039    123428    123934    123937     15398      1018     23187     14728     11470     12922     22889     22894     23588     85517 
dram[10]:    122878    122918    123418    123422     44990    123937     23831     20747     96335     18780     81034     11472     41352     22897     23593     23595 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.100000  9.000000 16.000000 11.000000 11.333333  7.400000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  3.833333  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  5.333333 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  5.750000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  4.600000  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  4.600000  3.800000  6.000000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:       2588      2302      2250      4239      2368      6291      2379      2556     10246     12303     16921     16025      9761      8444      8877      9271
dram[1]:       2273      1929      6775      2100      2465      2762      3673      2549     12152      9180     15307     16697      9447      9199      9333      9432
dram[2]:       1917      2138      2367      1932      6581      2374      2144      2403     10318     10060     15591     15100      9370      8149      9339      9430
dram[3]:       1916      1543      2476      2445      2064      2013      2144      2504     11497     10069     16393     15765      8136      8644      9332      8783
dram[4]:       2111      1916      2007      2167      2520      2471      1767      2358     10630     11388     16574     16914      7162      8008      8016      8827
dram[5]:       2041      1882      1971      2036      6075      2287      3226      2379      9917      9106     16173     15103      7140      9299      9168      9854
dram[6]:       2051      2069      6157      2459      5643      2326      2213      1993      8384     10566     17911     16908      7953      7356      8146      6954
dram[7]:       2017      1994      2168      6539      2502      2197      2104      1992     11899     12286     16170     15019      6519      7366      6920      7605
dram[8]:       2435      2067      1716      1915      3523      2420      3059      2029     12842     12356     17955     17407      7665      6689      7358      8110
dram[9]:       2220      2038      3823      2177      6515      1969      2523      2775     12984     12537     17381     17913      7555      7540      9521     10936
dram[10]:       1964      2299      1854      2365      3144      1990      2080      2320     11779     10693     19416     15557      7793      6782      9257      9491
maximum mf latency per bank:
dram[0]:       8423       367       359     45901       442     83106       503       476     10608     87555     11335     11235     30053     11177     18834     18826
dram[1]:       6354       359     86623       377       448      8473     26747       512     24163     10630     11401     11353     11160     11176     18827     33875
dram[2]:       1424       368     10596       560     48766       453      1282       532     10607     12187     11325     11222     11207     11216     18835     18844
dram[3]:       1817       359       553       378      1616      1617       440       522     25124     10627     11182     25029     11178     11188     18835     18842
dram[4]:       7929      3281      1689       378       408       421       560       515     10603     10616     11182     11182     11178     11182     18844     18849
dram[5]:        364       559       678       370     85796       442     12602       482     10607     10623    102280     11187     11154     83967     18846     18876
dram[6]:        360       559     84928      1665     85521       446      1091       522     10601     10618     11386     11367     21680     11168     45936     18841
dram[7]:        364       360      2782     83793       560       470      1616      1298     10616     10646     11364     11225     11166     11178     18849     18821
dram[8]:       1133       368       368       373     36926       464     10854       511     10633     10673     11387     11372     11165     11166     18831     18836
dram[9]:        363       364     15391       369     82933       443      1490       507     10643     10643     11364     11248     11171     11180     18829     99923
dram[10]:       1618       861       358      1691     21279       430       690       483     36304     10662     84828     11373     11161     11178     18843     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595847 n_nop=594057 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.005652
n_activity=5822 dram_eff=0.5785
bk0: 92a 595473i bk1: 68a 595650i bk2: 76a 595629i bk3: 76a 595513i bk4: 68a 595630i bk5: 76a 595499i bk6: 76a 595482i bk7: 68a 595430i bk8: 120a 595508i bk9: 128a 595249i bk10: 136a 595404i bk11: 140a 595216i bk12: 132a 595494i bk13: 136a 595275i bk14: 140a 595445i bk15: 132a 595414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0124008
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595847 n_nop=594054 n_act=67 n_pre=51 n_req=433 n_rd=1656 n_write=19 bw_util=0.005622
n_activity=6041 dram_eff=0.5545
bk0: 80a 595570i bk1: 76a 595572i bk2: 72a 595612i bk3: 76a 595527i bk4: 68a 595631i bk5: 84a 595455i bk6: 72a 595439i bk7: 68a 595425i bk8: 108a 595571i bk9: 132a 595227i bk10: 152a 595238i bk11: 140a 595257i bk12: 128a 595534i bk13: 132a 595351i bk14: 132a 595531i bk15: 136a 595390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0121927
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595847 n_nop=594001 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.005787
n_activity=6244 dram_eff=0.5522
bk0: 84a 595540i bk1: 72a 595647i bk2: 92a 595471i bk3: 88a 595467i bk4: 80a 595549i bk5: 72a 595500i bk6: 84a 595330i bk7: 76a 595402i bk8: 120a 595490i bk9: 120a 595343i bk10: 140a 595337i bk11: 140a 595164i bk12: 128a 595524i bk13: 140a 595299i bk14: 132a 595518i bk15: 136a 595389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0138442
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595847 n_nop=594040 n_act=62 n_pre=46 n_req=442 n_rd=1676 n_write=23 bw_util=0.005703
n_activity=6034 dram_eff=0.5631
bk0: 80a 595562i bk1: 92a 595518i bk2: 72a 595624i bk3: 68a 595600i bk4: 76a 595580i bk5: 84a 595454i bk6: 80a 595448i bk7: 68a 595453i bk8: 116a 595474i bk9: 124a 595256i bk10: 132a 595429i bk11: 140a 595169i bk12: 140a 595445i bk13: 136a 595289i bk14: 132a 595490i bk15: 136a 595411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0112881
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595847 n_nop=594047 n_act=63 n_pre=47 n_req=439 n_rd=1668 n_write=22 bw_util=0.005673
n_activity=5854 dram_eff=0.5774
bk0: 88a 595494i bk1: 84a 595502i bk2: 84a 595552i bk3: 72a 595522i bk4: 64a 595697i bk5: 68a 595586i bk6: 88a 595306i bk7: 76a 595373i bk8: 112a 595527i bk9: 112a 595409i bk10: 136a 595398i bk11: 132a 595272i bk12: 136a 595456i bk13: 128a 595375i bk14: 148a 595354i bk15: 140a 595324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127113
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595847 n_nop=594017 n_act=65 n_pre=49 n_req=447 n_rd=1692 n_write=24 bw_util=0.00576
n_activity=6006 dram_eff=0.5714
bk0: 72a 595632i bk1: 84a 595546i bk2: 84a 595545i bk3: 76a 595526i bk4: 76a 595562i bk5: 68a 595563i bk6: 68a 595482i bk7: 76a 595417i bk8: 120a 595495i bk9: 128a 595278i bk10: 148a 595288i bk11: 144a 595228i bk12: 136a 595501i bk13: 140a 595280i bk14: 140a 595463i bk15: 132a 595438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0121273
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595847 n_nop=594015 n_act=68 n_pre=52 n_req=443 n_rd=1692 n_write=20 bw_util=0.005746
n_activity=6177 dram_eff=0.5543
bk0: 80a 595639i bk1: 72a 595617i bk2: 80a 595582i bk3: 68a 595626i bk4: 80a 595534i bk5: 72a 595528i bk6: 80a 595429i bk7: 80a 595298i bk8: 136a 595281i bk9: 116a 595301i bk10: 132a 595432i bk11: 136a 595231i bk12: 140a 595425i bk13: 136a 595304i bk14: 140a 595462i bk15: 144a 595256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116238
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595847 n_nop=594015 n_act=68 n_pre=52 n_req=443 n_rd=1692 n_write=20 bw_util=0.005746
n_activity=6171 dram_eff=0.5549
bk0: 76a 595627i bk1: 80a 595640i bk2: 76a 595609i bk3: 72a 595595i bk4: 68a 595684i bk5: 72a 595551i bk6: 76a 595479i bk7: 88a 595274i bk8: 112a 595495i bk9: 108a 595368i bk10: 148a 595333i bk11: 152a 595122i bk12: 148a 595359i bk13: 136a 595285i bk14: 144a 595388i bk15: 136a 595384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0101402
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595847 n_nop=594104 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.005562
n_activity=5508 dram_eff=0.6017
bk0: 68a 595661i bk1: 76a 595629i bk2: 92a 595523i bk3: 92a 595533i bk4: 76a 595548i bk5: 64a 595543i bk6: 68a 595495i bk7: 80a 595347i bk8: 108a 595561i bk9: 112a 595424i bk10: 132a 595500i bk11: 136a 595316i bk12: 132a 595485i bk13: 144a 595238i bk14: 136a 595472i bk15: 124a 595440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0107763
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595847 n_nop=594150 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.005407
n_activity=5239 dram_eff=0.615
bk0: 72a 595659i bk1: 72a 595605i bk2: 72a 595623i bk3: 76a 595611i bk4: 72a 595583i bk5: 72a 595480i bk6: 76a 595449i bk7: 64a 595459i bk8: 112a 595555i bk9: 116a 595385i bk10: 132a 595447i bk11: 132a 595273i bk12: 132a 595507i bk13: 132a 595343i bk14: 128a 595507i bk15: 140a 595313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0106605
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595847 n_nop=594024 n_act=66 n_pre=50 n_req=444 n_rd=1684 n_write=23 bw_util=0.00573
n_activity=6156 dram_eff=0.5546
bk0: 88a 595578i bk1: 76a 595612i bk2: 80a 595571i bk3: 72a 595571i bk4: 72a 595590i bk5: 80a 595437i bk6: 80a 595413i bk7: 72a 595411i bk8: 128a 595439i bk9: 128a 595248i bk10: 136a 595414i bk11: 140a 595170i bk12: 132a 595480i bk13: 140a 595259i bk14: 132a 595439i bk15: 128a 595371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0116725

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33962
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.102
	minimum = 6
	maximum = 39
Network latency average = 8.03082
	minimum = 6
	maximum = 36
Slowest packet = 88242
Flit latency average = 7.74507
	minimum = 6
	maximum = 36
Slowest flit = 132616
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0504162
	minimum = 0.0404789 (at node 23)
	maximum = 0.07939 (at node 44)
Accepted packet rate average = 0.0504162
	minimum = 0.0404789 (at node 23)
	maximum = 0.07939 (at node 44)
Injected flit rate average = 0.0756243
	minimum = 0.0433295 (at node 22)
	maximum = 0.132269 (at node 44)
Accepted flit rate average= 0.0756243
	minimum = 0.0572976 (at node 42)
	maximum = 0.105901 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5673 (6 samples)
	minimum = 6 (6 samples)
	maximum = 59.8333 (6 samples)
Network latency average = 9.43752 (6 samples)
	minimum = 6 (6 samples)
	maximum = 45 (6 samples)
Flit latency average = 9.26338 (6 samples)
	minimum = 6 (6 samples)
	maximum = 44.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0186626 (6 samples)
	minimum = 0.0153922 (6 samples)
	maximum = 0.0258906 (6 samples)
Accepted packet rate average = 0.0186626 (6 samples)
	minimum = 0.0153922 (6 samples)
	maximum = 0.0258906 (6 samples)
Injected flit rate average = 0.028007 (6 samples)
	minimum = 0.0158673 (6 samples)
	maximum = 0.0465777 (6 samples)
Accepted flit rate average = 0.028007 (6 samples)
	minimum = 0.0210979 (6 samples)
	maximum = 0.0369873 (6 samples)
Injected packet size average = 1.5007 (6 samples)
Accepted packet size average = 1.5007 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 41 sec (281 sec)
gpgpu_simulation_rate = 100564 (inst/sec)
gpgpu_simulation_rate = 5930 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 347140
gpu_sim_insn = 4995458
gpu_ipc =      14.3903
gpu_tot_sim_cycle = 2240837
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      14.8400
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12335
partiton_reqs_in_parallel = 7637080
partiton_reqs_in_parallel_total    = 7059300
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5584
partiton_reqs_in_parallel_util = 7637080
partiton_reqs_in_parallel_util_total    = 7059300
gpu_sim_cycle_parition_util = 347140
gpu_tot_sim_cycle_parition_util    = 320895
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       4.2346 GB/Sec
L2_BW_total  =       2.8444 GB/Sec
gpu_total_sim_rate=61925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617441
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
880, 865, 864, 880, 1061, 865, 864, 865, 865, 865, 865, 865, 1036, 865, 865, 865, 706, 706, 706, 706, 706, 706, 706, 706, 706, 706, 721, 706, 706, 877, 706, 706, 620, 620, 620, 620, 620, 620, 764, 635, 620, 620, 620, 620, 764, 620, 868, 635, 614, 614, 599, 599, 743, 599, 599, 599, 599, 599, 599, 599, 614, 599, 599, 744, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:155085	W0_Idle:26756218	W0_Scoreboard:8714213	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 147619 
averagemflatency = 714 
max_icnt2mem_latency = 147362 
max_icnt2sh_latency = 2240836 
mrq_lat_table:4654 	322 	303 	1325 	587 	343 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	52594 	11285 	63 	70 	826 	75 	1808 	258 	44 	40 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	38907 	886 	106 	0 	24154 	11 	29 	45 	46 	830 	69 	1806 	258 	45 	39 	15 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51178 	9116 	3224 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	849 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	267 	82 	10 	6 	10 	4 	10 	10 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    143220    142972    127499    262969    146194    142466    120620    146214    209947    233359    126053    147121    211803    153121    144502    167014 
dram[1]:    214606    146000    144533    123395    144581    237476    152401    154570    144888    165337    325883     67325    151411    144574    133535    141960 
dram[2]:    141163    241702    143188    151858    145862    144884    151103    144444    157474    145227    152732    219513     63949    225769    295989    254229 
dram[3]:    139417    148674    141576    146931    143436    145143    148219    148206    144645    147323    147687    144822    145139    156698    142919    213812 
dram[4]:    149464    145850    210032    211017    127455    250247    148824    148976    144715    156555    124893    130035    210137    144974     77397    256128 
dram[5]:    146820    141050    141523    156204    140603    261502    255413    145230    229581    138973    138028    148747    235390    143236    157374    141263 
dram[6]:    144083    156057    154564    155036    166436    145759    144534    144391    147658    142497    147758    143836    146586    273893    242359    148040 
dram[7]:    157523    143997     78025    211363    141515    147151    209541    145361    144046    144210    150938    147288    170620    309018    225423    141814 
dram[8]:    210312    143150    161559    209149    161255    142947    143175    146226    152406    256242    142522    145319    137840    208855    154430    147547 
dram[9]:    217171    122918    142914    141871    143123    258240    142726    148040    148117    212937    118194    208763    125717    149558    237764    166651 
dram[10]:    222336    225824    145839    213928    140349    147944    145839    148098    150796    147166    147892    122268    149145    251435    140013    294125 
average row accesses per activate:
dram[0]:  2.866667  2.384615  3.500000  3.777778  3.153846  2.722222  2.611111  2.727273  4.250000  2.944444  3.588235  3.714286  4.800000  4.666667  4.700000  6.285714 
dram[1]:  2.857143  2.466667  3.083333  3.444444  2.916667  3.083333  3.076923  3.000000  4.250000  2.823529  3.916667  4.500000  7.333333  5.571429  4.818182  4.333333 
dram[2]:  2.400000  3.777778  2.166667  2.588235  3.454545  3.083333  2.714286  2.916667  2.894737  3.500000  3.222222  3.769231  5.714286  5.222222  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.400000  3.083333  2.368421  2.800000  3.500000  2.647059  3.571429  3.250000  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.700000  3.000000  3.333333  3.200000  2.562500  2.875000  4.166667  5.000000  3.857143  4.166667  4.727273  8.400000  5.222222  4.888889 
dram[5]:  2.866667  2.470588  2.588235  3.636364  2.785714  3.875000  3.714286  3.222222  3.615385  3.166667  3.050000  3.769231  6.142857  3.285714  4.454545  3.571429 
dram[6]:  2.933333  3.444444  3.083333  2.900000  2.375000  2.818182  2.636364  2.533333  2.565217  2.842105  3.916667  3.250000  3.666667  7.000000  5.444445  4.090909 
dram[7]:  3.900000  3.636364  3.714286  3.555556  2.368421  3.444444  2.785714  2.562500  4.200000  4.400000  4.214286  3.600000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.000000  3.000000  4.333333  3.900000  2.916667  3.500000  3.000000  2.846154  5.750000  4.100000  3.923077  3.666667  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.625000  3.125000  2.923077  2.642857  2.411765  3.181818  2.833333  3.875000  3.285714  4.000000  3.714286  4.800000  5.875000  4.900000  5.666667  4.166667 
dram[10]:  4.125000  3.000000  2.529412  4.833333  3.727273  3.230769  2.764706  2.944444  2.842105  3.111111  4.181818  4.000000  5.555555  5.000000  3.923077 10.250000 
average row locality = 7595/2141 = 3.547408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:       1893      4181      3481      3203      4496      2827      3667      2018      6472      9203     10511     13123      8001     12288      8019      7481
dram[1]:       1741      1535      3841      2213      4157      2292      2054      2403      9506      9681     13678     13817      7142      9569      7362      9873
dram[2]:       1471      1708      5793      1486      3984      1845      3452      1667      6067      6283     10984     17488      9278      6793      8956      8036
dram[3]:       2500      1602     10596      1823      4008      3172      1589      2468      7167      7738     12424     11747      6740      6722      8370      7074
dram[4]:       1767      1930      2141      2180      4334      6440      1440      1149      6666      8854     12002     11542      5304      6380      7326      7888
dram[5]:       1372      5196      3161      1383      3652      1565      4597      2291      8355      6861     14644     12932      8898      5412      7204     12387
dram[6]:       1529      1768      4017      2096      5746      2205      6242      1656      5836      6229     12896     11986      7197      5521      6483      6084
dram[7]:       1505      1414      2280      4371      1581      3438      1365      1581      8434      8089     11456     11518      5551      6893      5558     10130
dram[8]:       2276      6389      3254      1689      2538      1790      4631      3584      7913     10223     13221     11048     11679      5710      5394      6517
dram[9]:       1925      2125      2357      1863      5073      2112      1544      1592      9629     12142     14564     12733      5766      6893      6589     11642
dram[10]:       1681      1387      2017      2029      3110      2796      1796      1106      9074      6804     16489     12380      5554      6042      9421      7946
maximum mf latency per bank:
dram[0]:       8423     65880     64900     45901     66112     83106     54984      5615     10608     87555     29789     65821     30053     70449     36106     18826
dram[1]:       6354      3952     86623     12130     66030     12168     26747     30271     65999    117812     11401     11353     11160     54951     54951    147476
dram[2]:       4806      5231    147307      4836     48766      6213     65858      5222     10607     12187     59099    147537     55060     11216     18835     18844
dram[3]:      65649      3209    147505      8014     65990     66120       440     55088     25124     66107     11182     25029     11178     11188     18835     36109
dram[4]:       7929      7995     12211      5032     55164    147342      3822       515     10603     65898     65907     11182     11178     11182     18844     18849
dram[5]:       3623    147366     65959       370     85796       442     54994      7396     54923     55125    147619     54926     55016     83967     18846    147593
dram[6]:       4010      1055     84928      2730     85521     12480     65884      6595     10601     10618     11386     11367     54975     11168     45936     18841
dram[7]:        847       360      2782     83793      7058     55081      1616      5218     10616     10646     54974     11225     11166     11178     18849    147503
dram[8]:       7847    147456     64903      3283     36926      4835     66002     54967     10633     55147     55088     11372    147614     11166     18831     18836
dram[9]:       3070       364     15391      8017     82933     24927      1490       507     66020     54977    118011     11248     11171     65939     18829    147574
dram[10]:       1618       861      8040      3607     55121     65796     30343      3134     66002     10662     84828     29831     11161     11178    147458     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240434 n_nop=1237535 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.004039
n_activity=13784 dram_eff=0.3635
bk0: 136a 1239751i bk1: 112a 1239872i bk2: 116a 1239928i bk3: 116a 1239888i bk4: 132a 1239777i bk5: 144a 1239520i bk6: 156a 1239458i bk7: 108a 1239684i bk8: 172a 1239744i bk9: 172a 1239469i bk10: 200a 1239485i bk11: 188a 1239444i bk12: 168a 1239798i bk13: 156a 1239686i bk14: 168a 1239813i bk15: 152a 1239841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00702899
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0957280, atomic=0 1 entries : 0x7ff1906c7ac0 :  mf: uid=1063669, sid20:w01, part=1, addr=0xc0957280, load , size=32, unknown  status = IN_PARTITION_DRAM (2240836), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240434 n_nop=1237659 n_act=187 n_pre=171 n_req=675 n_rd=2323 n_write=94 bw_util=0.003897
n_activity=13022 dram_eff=0.3712
bk0: 136a 1239808i bk1: 124a 1239774i bk2: 116a 1239852i bk3: 112a 1239910i bk4: 116a 1239835i bk5: 132a 1239762i bk6: 124a 1239633i bk7: 128a 1239588i bk8: 168a 1239756i bk9: 180a 1239513i bk10: 176a 1239719i bk11: 172a 1239637i bk12: 152a 1239941i bk13: 148a 1239805i bk14: 172a 1239789i bk15: 167a 1239702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00678311
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240434 n_nop=1237515 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.004061
n_activity=14172 dram_eff=0.3555
bk0: 156a 1239620i bk1: 124a 1239947i bk2: 132a 1239711i bk3: 144a 1239618i bk4: 124a 1239853i bk5: 128a 1239746i bk6: 128a 1239621i bk7: 124a 1239639i bk8: 188a 1239575i bk9: 192a 1239494i bk10: 200a 1239436i bk11: 176a 1239449i bk12: 148a 1239919i bk13: 164a 1239690i bk14: 140a 1240035i bk15: 160a 1239820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00762798
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240434 n_nop=1237519 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.004071
n_activity=13863 dram_eff=0.3643
bk0: 152a 1239606i bk1: 128a 1239828i bk2: 128a 1239931i bk3: 120a 1239803i bk4: 148a 1239614i bk5: 132a 1239618i bk6: 128a 1239751i bk7: 140a 1239472i bk8: 172a 1239680i bk9: 176a 1239436i bk10: 164a 1239762i bk11: 180a 1239475i bk12: 164a 1239835i bk13: 160a 1239693i bk14: 148a 1239943i bk15: 176a 1239660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00647193
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240434 n_nop=1237658 n_act=182 n_pre=166 n_req=682 n_rd=2328 n_write=100 bw_util=0.003915
n_activity=12763 dram_eff=0.3805
bk0: 128a 1239769i bk1: 136a 1239762i bk2: 132a 1239894i bk3: 104a 1239873i bk4: 104a 1240000i bk5: 120a 1239873i bk6: 132a 1239547i bk7: 140a 1239420i bk8: 168a 1239756i bk9: 164a 1239705i bk10: 184a 1239548i bk11: 180a 1239497i bk12: 172a 1239743i bk13: 148a 1239795i bk14: 160a 1239845i bk15: 156a 1239779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0070556
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240434 n_nop=1237471 n_act=215 n_pre=199 n_req=719 n_rd=2440 n_write=109 bw_util=0.00411
n_activity=14032 dram_eff=0.3633
bk0: 140a 1239745i bk1: 136a 1239688i bk2: 140a 1239681i bk3: 128a 1239758i bk4: 124a 1239774i bk5: 104a 1239914i bk6: 96a 1239896i bk7: 108a 1239773i bk8: 164a 1239784i bk9: 188a 1239435i bk10: 212a 1239407i bk11: 180a 1239478i bk12: 156a 1239906i bk13: 216a 1239228i bk14: 172a 1239802i bk15: 176a 1239577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00702335
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240434 n_nop=1237550 n_act=211 n_pre=195 n_req=687 n_rd=2388 n_write=90 bw_util=0.003995
n_activity=14069 dram_eff=0.3523
bk0: 144a 1239758i bk1: 112a 1239970i bk2: 128a 1239884i bk3: 108a 1239941i bk4: 128a 1239711i bk5: 112a 1239822i bk6: 112a 1239758i bk7: 128a 1239532i bk8: 192a 1239407i bk9: 180a 1239380i bk10: 172a 1239687i bk11: 188a 1239394i bk12: 188a 1239610i bk13: 164a 1239699i bk14: 168a 1239840i bk15: 164a 1239679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00647435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240434 n_nop=1237668 n_act=182 n_pre=166 n_req=675 n_rd=2324 n_write=94 bw_util=0.003899
n_activity=12763 dram_eff=0.3789
bk0: 136a 1239899i bk1: 136a 1239873i bk2: 92a 1240086i bk3: 104a 1239957i bk4: 144a 1239672i bk5: 108a 1239889i bk6: 132a 1239675i bk7: 136a 1239503i bk8: 148a 1239839i bk9: 148a 1239663i bk10: 204a 1239547i bk11: 192a 1239406i bk12: 172a 1239731i bk13: 144a 1239813i bk14: 172a 1239733i bk15: 156a 1239802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00575524
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240434 n_nop=1237723 n_act=171 n_pre=155 n_req=660 n_rd=2300 n_write=85 bw_util=0.003845
n_activity=12243 dram_eff=0.3896
bk0: 100a 1240006i bk1: 124a 1239886i bk2: 128a 1239907i bk3: 140a 1239814i bk4: 116a 1239870i bk5: 96a 1239888i bk6: 124a 1239686i bk7: 124a 1239599i bk8: 164a 1239879i bk9: 152a 1239742i bk10: 188a 1239728i bk11: 188a 1239467i bk12: 172a 1239732i bk13: 164a 1239630i bk14: 172a 1239782i bk15: 148a 1239796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00606723
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240434 n_nop=1237740 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.003795
n_activity=12417 dram_eff=0.3792
bk0: 104a 1240028i bk1: 96a 1240032i bk2: 132a 1239837i bk3: 128a 1239793i bk4: 136a 1239686i bk5: 120a 1239788i bk6: 112a 1239737i bk7: 108a 1239775i bk8: 164a 1239732i bk9: 148a 1239740i bk10: 184a 1239606i bk11: 176a 1239567i bk12: 160a 1239866i bk13: 164a 1239648i bk14: 168a 1239803i bk15: 168a 1239661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00606562
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1240434 n_nop=1237513 n_act=200 n_pre=184 n_req=725 n_rd=2416 n_write=121 bw_util=0.004091
n_activity=14026 dram_eff=0.3618
bk0: 116a 1239989i bk1: 132a 1239780i bk2: 148a 1239718i bk3: 104a 1240004i bk4: 128a 1239849i bk5: 132a 1239642i bk6: 140a 1239514i bk7: 160a 1239374i bk8: 188a 1239551i bk9: 192a 1239393i bk10: 164a 1239735i bk11: 176a 1239456i bk12: 164a 1239795i bk13: 156a 1239694i bk14: 172a 1239685i bk15: 144a 1239860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00671217

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.99703
	minimum = 6
	maximum = 23
Network latency average = 6.99433
	minimum = 6
	maximum = 23
Slowest packet = 118710
Flit latency average = 6.53783
	minimum = 6
	maximum = 22
Slowest flit = 178423
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000893533
	minimum = 0.00054301 (at node 2)
	maximum = 0.00114651 (at node 38)
Accepted packet rate average = 0.000893533
	minimum = 0.00054301 (at node 2)
	maximum = 0.00114651 (at node 38)
Injected flit rate average = 0.00134165
	minimum = 0.000571817 (at node 2)
	maximum = 0.00219941 (at node 38)
Accepted flit rate average= 0.00134165
	minimum = 0.00105721 (at node 2)
	maximum = 0.00185228 (at node 20)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0572 (7 samples)
	minimum = 6 (7 samples)
	maximum = 54.5714 (7 samples)
Network latency average = 9.08849 (7 samples)
	minimum = 6 (7 samples)
	maximum = 41.8571 (7 samples)
Flit latency average = 8.87401 (7 samples)
	minimum = 6 (7 samples)
	maximum = 41.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0161242 (7 samples)
	minimum = 0.0132709 (7 samples)
	maximum = 0.0223557 (7 samples)
Accepted packet rate average = 0.0161242 (7 samples)
	minimum = 0.0132709 (7 samples)
	maximum = 0.0223557 (7 samples)
Injected flit rate average = 0.0241976 (7 samples)
	minimum = 0.0136823 (7 samples)
	maximum = 0.0402379 (7 samples)
Accepted flit rate average = 0.0241976 (7 samples)
	minimum = 0.018235 (7 samples)
	maximum = 0.031968 (7 samples)
Injected packet size average = 1.5007 (7 samples)
Accepted packet size average = 1.5007 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 57 sec (537 sec)
gpgpu_simulation_rate = 61925 (inst/sec)
gpgpu_simulation_rate = 4172 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3871
gpu_sim_insn = 4456084
gpu_ipc =    1151.1454
gpu_tot_sim_cycle = 2466858
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      15.2867
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12337
partiton_reqs_in_parallel = 85162
partiton_reqs_in_parallel_total    = 14696380
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.9921
partiton_reqs_in_parallel_util = 85162
partiton_reqs_in_parallel_util_total    = 14696380
gpu_sim_cycle_parition_util = 3871
gpu_tot_sim_cycle_parition_util    = 668035
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     287.2413 GB/Sec
L2_BW_total  =       3.0345 GB/Sec
gpu_total_sim_rate=68814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703636
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1000, 985, 984, 985, 1181, 970, 969, 985, 985, 970, 970, 1000, 1156, 970, 970, 970, 811, 811, 826, 811, 811, 826, 811, 811, 811, 811, 826, 826, 811, 997, 841, 826, 755, 725, 725, 725, 740, 755, 869, 755, 770, 740, 740, 725, 884, 725, 973, 755, 713, 698, 683, 683, 842, 683, 683, 683, 698, 683, 683, 683, 698, 683, 683, 843, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 6912
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1561
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 465
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172370	W0_Idle:26771045	W0_Scoreboard:8757000	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 147619 
averagemflatency = 632 
max_icnt2mem_latency = 147362 
max_icnt2sh_latency = 2466857 
mrq_lat_table:4654 	322 	303 	1325 	587 	343 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64273 	11337 	63 	70 	826 	75 	1808 	258 	44 	40 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	47588 	1369 	405 	216 	26153 	58 	35 	45 	46 	830 	69 	1806 	258 	45 	39 	15 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	58680 	9767 	3242 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	4409 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	274 	83 	10 	6 	10 	4 	10 	10 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    143220    142972    127499    262969    146194    142466    120620    146214    209947    233359    126053    147121    211803    153121    144502    167014 
dram[1]:    214606    146000    144533    123395    144581    237476    152401    154570    144888    165337    325883     67325    151411    144574    133535    141960 
dram[2]:    141163    241702    143188    151858    145862    144884    151103    144444    157474    145227    152732    219513     63949    225769    295989    254229 
dram[3]:    139417    148674    141576    146931    143436    145143    148219    148206    144645    147323    147687    144822    145139    156698    142919    213812 
dram[4]:    149464    145850    210032    211017    127455    250247    148824    148976    144715    156555    124893    130035    210137    144974     77397    256128 
dram[5]:    146820    141050    141523    156204    140603    261502    255413    145230    229581    138973    138028    148747    235390    143236    157374    141263 
dram[6]:    144083    156057    154564    155036    166436    145759    144534    144391    147658    142497    147758    143836    146586    273893    242359    148040 
dram[7]:    157523    143997     78025    211363    141515    147151    209541    145361    144046    144210    150938    147288    170620    309018    225423    141814 
dram[8]:    210312    143150    161559    209149    161255    142947    143175    146226    152406    256242    142522    145319    137840    208855    154430    147547 
dram[9]:    217171    122918    142914    141871    143123    258240    142726    148040    148117    212937    118194    208763    125717    149558    237764    166651 
dram[10]:    222336    225824    145839    213928    140349    147944    145839    148098    150796    147166    147892    122268    149145    251435    140013    294125 
average row accesses per activate:
dram[0]:  2.866667  2.384615  3.500000  3.777778  3.153846  2.722222  2.611111  2.727273  4.250000  2.944444  3.588235  3.714286  4.800000  4.666667  4.700000  6.285714 
dram[1]:  2.857143  2.466667  3.083333  3.444444  2.916667  3.083333  3.076923  3.000000  4.250000  2.823529  3.916667  4.500000  7.333333  5.571429  4.818182  4.333333 
dram[2]:  2.400000  3.777778  2.166667  2.588235  3.454545  3.083333  2.714286  2.916667  2.894737  3.500000  3.222222  3.769231  5.714286  5.222222  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.400000  3.083333  2.368421  2.800000  3.500000  2.647059  3.571429  3.250000  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.700000  3.000000  3.333333  3.200000  2.562500  2.875000  4.166667  5.000000  3.857143  4.166667  4.727273  8.400000  5.222222  4.888889 
dram[5]:  2.866667  2.470588  2.588235  3.636364  2.785714  3.875000  3.714286  3.222222  3.615385  3.166667  3.050000  3.769231  6.142857  3.285714  4.454545  3.571429 
dram[6]:  2.933333  3.444444  3.083333  2.900000  2.375000  2.818182  2.636364  2.533333  2.565217  2.842105  3.916667  3.250000  3.666667  7.000000  5.444445  4.090909 
dram[7]:  3.900000  3.636364  3.714286  3.555556  2.368421  3.444444  2.785714  2.562500  4.200000  4.400000  4.214286  3.600000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.000000  3.000000  4.333333  3.900000  2.916667  3.500000  3.000000  2.846154  5.750000  4.100000  3.923077  3.666667  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.625000  3.125000  2.923077  2.642857  2.411765  3.181818  2.833333  3.875000  3.285714  4.000000  3.714286  4.800000  5.875000  4.900000  5.666667  4.166667 
dram[10]:  4.125000  3.000000  2.529412  4.833333  3.727273  3.230769  2.764706  2.944444  2.842105  3.111111  4.181818  4.000000  5.555555  5.000000  3.923077 10.250000 
average row locality = 7595/2141 = 3.547408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:       1935      4249      3543      3270      4764      3016      3930      2404      6694      9432     10731     13389      8250     12586      8271      7773
dram[1]:       1858      1586      3890      2290      4404      2614      2373      2708      9714      9918     13938     14105      7418      9859      7598     10097
dram[2]:       1529      1836      5852      1557      4215      2080      3779      2024      6275      6487     11204     17725      9558      7020      9259      8323
dram[3]:       2542      1659     10685      1858      4232      3383      1949      2736      7430      7967     12668     11994      6965      6961      8644      7283
dram[4]:       1804      2004      2221      2229      4673      6761      1711      1395      6910      9135     12218     11806      5518      6637      7555      8114
dram[5]:       1436      5242      3201      1444      3904      1876      5040      2716      8634      7072     14868     13202      9139      5573      7442     12604
dram[6]:       1598      1860      4095      2166      6036      2545      6633      1965      6025      6459     13174     12237      7377      5723      6756      6347
dram[7]:       1587      1487      2347      4419      1781      3757      1672      1875      8726      8343     11684     11750      5784      7177      5808     10433
dram[8]:       2392      6500      3297      1742      2821      2116      4982      3925      8250     10531     13486     11281     14303      5929      5619      6791
dram[9]:       2029      2177      2429      1931      5343      2426      1914      1993      9887     12403     14811     13009      6027      7142      6807     11846
dram[10]:       1754      1448      2090      2117      3371      3031      2037      1350      9299      7010     16772     12597      5781      6314      9659      8247
maximum mf latency per bank:
dram[0]:       8423     65880     64900     45901     66112     83106     54984      5615     10608     87555     29789     65821     30053     70449     36106     18826
dram[1]:       6354      3952     86623     12130     66030     12168     26747     30271     65999    117812     11401     11353     11160     54951     54951    147476
dram[2]:       4806      5231    147307      4836     48766      6213     65858      5222     10607     12187     59099    147537     55060     11216     18835     18844
dram[3]:      65649      3209    147505      8014     65990     66120       440     55088     25124     66107     11182     25029     11178     11188     18835     36109
dram[4]:       7929      7995     12211      5032     55164    147342      3822       515     10603     65898     65907     11182     11178     11182     18844     18849
dram[5]:       3623    147366     65959       370     85796       442     54994      7396     54923     55125    147619     54926     55016     83967     18846    147593
dram[6]:       4010      1055     84928      2730     85521     12480     65884      6595     10601     10618     11386     11367     54975     11168     45936     18841
dram[7]:        847       363      2782     83793      7058     55081      1616      5218     10616     10646     54974     11225     11166     11178     18849    147503
dram[8]:       7847    147456     64903      3283     36926      4835     66002     54967     10633     55147     55088     11372    147614     11166     18831     18836
dram[9]:       3070       364     15391      8017     82933     24927      1490       507     66020     54977    118011     11248     11171     65939     18829    147574
dram[10]:       1618       861      8040      3607     55121     65796     30343      3134     66002     10662     84828     29831     11161     11178    147458     18832
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1247621 n_nop=1244722 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.004016
n_activity=13784 dram_eff=0.3635
bk0: 136a 1246938i bk1: 112a 1247059i bk2: 116a 1247115i bk3: 116a 1247075i bk4: 132a 1246964i bk5: 144a 1246707i bk6: 156a 1246645i bk7: 108a 1246871i bk8: 172a 1246931i bk9: 172a 1246656i bk10: 200a 1246672i bk11: 188a 1246631i bk12: 168a 1246985i bk13: 156a 1246873i bk14: 168a 1247000i bk15: 152a 1247028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0069885
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1247621 n_nop=1244845 n_act=187 n_pre=171 n_req=675 n_rd=2324 n_write=94 bw_util=0.003876
n_activity=13039 dram_eff=0.3709
bk0: 136a 1246995i bk1: 124a 1246961i bk2: 116a 1247039i bk3: 112a 1247097i bk4: 116a 1247022i bk5: 132a 1246949i bk6: 124a 1246820i bk7: 128a 1246775i bk8: 168a 1246943i bk9: 180a 1246700i bk10: 176a 1246906i bk11: 172a 1246824i bk12: 152a 1247128i bk13: 148a 1246992i bk14: 172a 1246976i bk15: 168a 1246887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00674404
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1247621 n_nop=1244702 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.004038
n_activity=14172 dram_eff=0.3555
bk0: 156a 1246807i bk1: 124a 1247134i bk2: 132a 1246898i bk3: 144a 1246805i bk4: 124a 1247040i bk5: 128a 1246933i bk6: 128a 1246808i bk7: 124a 1246826i bk8: 188a 1246762i bk9: 192a 1246681i bk10: 200a 1246623i bk11: 176a 1246636i bk12: 148a 1247106i bk13: 164a 1246877i bk14: 140a 1247222i bk15: 160a 1247007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00758403
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1247621 n_nop=1244706 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.004048
n_activity=13863 dram_eff=0.3643
bk0: 152a 1246793i bk1: 128a 1247015i bk2: 128a 1247118i bk3: 120a 1246990i bk4: 148a 1246801i bk5: 132a 1246805i bk6: 128a 1246938i bk7: 140a 1246659i bk8: 172a 1246867i bk9: 176a 1246623i bk10: 164a 1246949i bk11: 180a 1246662i bk12: 164a 1247022i bk13: 160a 1246880i bk14: 148a 1247130i bk15: 176a 1246847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00643465
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1247621 n_nop=1244845 n_act=182 n_pre=166 n_req=682 n_rd=2328 n_write=100 bw_util=0.003892
n_activity=12763 dram_eff=0.3805
bk0: 128a 1246956i bk1: 136a 1246949i bk2: 132a 1247081i bk3: 104a 1247060i bk4: 104a 1247187i bk5: 120a 1247060i bk6: 132a 1246734i bk7: 140a 1246607i bk8: 168a 1246943i bk9: 164a 1246892i bk10: 184a 1246735i bk11: 180a 1246684i bk12: 172a 1246930i bk13: 148a 1246982i bk14: 160a 1247032i bk15: 156a 1246966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00701495
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1247621 n_nop=1244658 n_act=215 n_pre=199 n_req=719 n_rd=2440 n_write=109 bw_util=0.004086
n_activity=14032 dram_eff=0.3633
bk0: 140a 1246932i bk1: 136a 1246875i bk2: 140a 1246868i bk3: 128a 1246945i bk4: 124a 1246961i bk5: 104a 1247101i bk6: 96a 1247083i bk7: 108a 1246960i bk8: 164a 1246971i bk9: 188a 1246622i bk10: 212a 1246594i bk11: 180a 1246665i bk12: 156a 1247093i bk13: 216a 1246415i bk14: 172a 1246989i bk15: 176a 1246764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00698289
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1247621 n_nop=1244737 n_act=211 n_pre=195 n_req=687 n_rd=2388 n_write=90 bw_util=0.003972
n_activity=14069 dram_eff=0.3523
bk0: 144a 1246945i bk1: 112a 1247157i bk2: 128a 1247071i bk3: 108a 1247128i bk4: 128a 1246898i bk5: 112a 1247009i bk6: 112a 1246945i bk7: 128a 1246719i bk8: 192a 1246594i bk9: 180a 1246567i bk10: 172a 1246874i bk11: 188a 1246581i bk12: 188a 1246797i bk13: 164a 1246886i bk14: 168a 1247027i bk15: 164a 1246866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00643705
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1247621 n_nop=1244855 n_act=182 n_pre=166 n_req=675 n_rd=2324 n_write=94 bw_util=0.003876
n_activity=12763 dram_eff=0.3789
bk0: 136a 1247086i bk1: 136a 1247060i bk2: 92a 1247273i bk3: 104a 1247144i bk4: 144a 1246859i bk5: 108a 1247076i bk6: 132a 1246862i bk7: 136a 1246690i bk8: 148a 1247026i bk9: 148a 1246850i bk10: 204a 1246734i bk11: 192a 1246593i bk12: 172a 1246918i bk13: 144a 1247000i bk14: 172a 1246920i bk15: 156a 1246989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00572209
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1247621 n_nop=1244910 n_act=171 n_pre=155 n_req=660 n_rd=2300 n_write=85 bw_util=0.003823
n_activity=12243 dram_eff=0.3896
bk0: 100a 1247193i bk1: 124a 1247073i bk2: 128a 1247094i bk3: 140a 1247001i bk4: 116a 1247057i bk5: 96a 1247075i bk6: 124a 1246873i bk7: 124a 1246786i bk8: 164a 1247066i bk9: 152a 1246929i bk10: 188a 1246915i bk11: 188a 1246654i bk12: 172a 1246919i bk13: 164a 1246817i bk14: 172a 1246969i bk15: 148a 1246983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00603228
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1247621 n_nop=1244927 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.003774
n_activity=12417 dram_eff=0.3792
bk0: 104a 1247215i bk1: 96a 1247219i bk2: 132a 1247024i bk3: 128a 1246980i bk4: 136a 1246873i bk5: 120a 1246975i bk6: 112a 1246924i bk7: 108a 1246962i bk8: 164a 1246919i bk9: 148a 1246927i bk10: 184a 1246793i bk11: 176a 1246754i bk12: 160a 1247053i bk13: 164a 1246835i bk14: 168a 1246990i bk15: 168a 1246848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00603068
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1247621 n_nop=1244700 n_act=200 n_pre=184 n_req=725 n_rd=2416 n_write=121 bw_util=0.004067
n_activity=14026 dram_eff=0.3618
bk0: 116a 1247176i bk1: 132a 1246967i bk2: 148a 1246905i bk3: 104a 1247191i bk4: 128a 1247036i bk5: 132a 1246829i bk6: 140a 1246701i bk7: 160a 1246561i bk8: 188a 1246738i bk9: 192a 1246580i bk10: 164a 1246922i bk11: 176a 1246643i bk12: 164a 1246982i bk13: 156a 1246881i bk14: 172a 1246872i bk15: 144a 1247047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0066735

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 541, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 546, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12057
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7038
	minimum = 6
	maximum = 291
Network latency average = 9.56257
	minimum = 6
	maximum = 226
Slowest packet = 137092
Flit latency average = 9.36178
	minimum = 6
	maximum = 225
Slowest flit = 207423
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0606253
	minimum = 0.0459948 (at node 27)
	maximum = 0.179587 (at node 44)
Accepted packet rate average = 0.0606253
	minimum = 0.0459948 (at node 27)
	maximum = 0.179587 (at node 44)
Injected flit rate average = 0.090938
	minimum = 0.0589147 (at node 27)
	maximum = 0.227519 (at node 44)
Accepted flit rate average= 0.090938
	minimum = 0.0754522 (at node 47)
	maximum = 0.31124 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.138 (8 samples)
	minimum = 6 (8 samples)
	maximum = 84.125 (8 samples)
Network latency average = 9.14775 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64.875 (8 samples)
Flit latency average = 8.93498 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0216868 (8 samples)
	minimum = 0.0173614 (8 samples)
	maximum = 0.0420096 (8 samples)
Accepted packet rate average = 0.0216868 (8 samples)
	minimum = 0.0173614 (8 samples)
	maximum = 0.0420096 (8 samples)
Injected flit rate average = 0.0325402 (8 samples)
	minimum = 0.0193363 (8 samples)
	maximum = 0.0636481 (8 samples)
Accepted flit rate average = 0.0325402 (8 samples)
	minimum = 0.0253871 (8 samples)
	maximum = 0.0668771 (8 samples)
Injected packet size average = 1.50046 (8 samples)
Accepted packet size average = 1.50046 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 8 sec (548 sec)
gpgpu_simulation_rate = 68814 (inst/sec)
gpgpu_simulation_rate = 4501 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 730299
gpu_sim_insn = 5111858
gpu_ipc =       6.9997
gpu_tot_sim_cycle = 3424379
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      12.5050
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12337
partiton_reqs_in_parallel = 16066578
partiton_reqs_in_parallel_total    = 14781542
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0084
partiton_reqs_in_parallel_util = 16066578
partiton_reqs_in_parallel_util_total    = 14781542
gpu_sim_cycle_parition_util = 730299
gpu_tot_sim_cycle_parition_util    = 671906
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       6.3451 GB/Sec
L2_BW_total  =       3.5392 GB/Sec
gpu_total_sim_rate=38964

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868549
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1092, 1077, 1076, 1300, 1273, 1207, 1153, 1248, 1077, 1062, 1062, 1289, 1248, 1259, 1232, 1062, 1100, 903, 918, 903, 1152, 1087, 1074, 903, 1073, 903, 1219, 918, 903, 1089, 933, 1312, 870, 840, 959, 1011, 855, 870, 1285, 870, 885, 1327, 855, 1011, 1222, 1011, 1284, 870, 805, 1038, 946, 893, 934, 1024, 894, 775, 1013, 775, 775, 920, 987, 946, 775, 1106, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 7703
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2352
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 465
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:197416	W0_Idle:42478389	W0_Scoreboard:33518534	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 939 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 3424371 
mrq_lat_table:11468 	349 	337 	3962 	817 	376 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108344 	15522 	68 	71 	826 	86 	1843 	328 	207 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	89268 	1440 	405 	216 	32658 	58 	39 	47 	46 	830 	81 	1840 	328 	208 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96004 	10007 	3242 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	15733 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	663 	91 	16 	8 	14 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  2.195652  2.175000  2.250000  2.733333  2.414634  2.104167  2.173913  2.486486  2.304348  2.211539  2.339623  2.622222  2.750000  2.789474  2.705882  2.800000 
dram[1]:  2.170732  1.914894  2.378378  2.485714  2.195122  2.205128  2.538461  2.285714  2.422222  2.326087  2.627907  2.967742  3.062500  2.666667  3.181818  3.096774 
dram[2]:  2.000000  2.562500  2.046512  2.113636  2.116279  2.302325  2.234043  2.142857  2.536585  2.265306  2.511111  2.512820  2.648649  2.937500  2.666667  3.064516 
dram[3]:  2.102041  2.285714  1.975000  2.100000  1.980392  2.122449  2.325000  2.289474  2.634146  2.510204  2.820513  2.295455  2.702703  2.800000  2.511628  2.939394 
dram[4]:  2.133333  2.210526  2.085106  2.073171  2.135135  2.088889  2.043478  2.166667  2.552632  2.309524  2.479167  2.581395  3.520000  3.129032  2.710526  2.628572 
dram[5]:  2.243902  2.170213  2.085106  2.542857  2.081633  2.641026  2.260870  2.305556  2.468085  2.268293  2.586957  2.404762  2.968750  2.488372  2.785714  2.717949 
dram[6]:  2.190476  2.045455  2.295455  2.138889  2.066667  2.208333  2.139535  2.000000  2.017544  2.372549  2.500000  2.115385  2.825000  3.357143  2.744186  3.062500 
dram[7]:  2.333333  2.425000  2.222222  2.275000  1.920635  2.371428  2.263158  1.960000  2.342105  2.386364  2.738095  2.413043  2.600000  3.225806  2.488372  2.611111 
dram[8]:  2.042553  2.292683  2.282051  2.645161  1.933333  2.127660  2.266667  2.261905  2.777778  2.416667  2.634146  2.842105  2.823529  2.631579  3.090909  3.218750 
dram[9]:  2.514286  2.111111  2.238095  1.920000  2.145833  2.232558  2.270270  2.687500  2.142857  2.380952  2.348837  3.088235  2.787879  3.029412  3.117647  2.625000 
dram[10]:  2.514286  2.300000  2.025641  2.200000  2.250000  2.476191  2.265306  2.372093  2.163265  2.428571  2.288889  2.434783  3.200000  2.685714  2.903226  3.233333 
average row locality = 17372/7209 = 2.409765
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        26        28        20        28        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        29        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4461
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:       5815      1915      3372      2595      4225      4552      4688      1805      6627     10734      8833      8407     13216      9258      9611     12737
dram[1]:       5508      3472      2645      5366      3425      6435      6057      4155      8253      7434      8418      9063      9812      7962      4287      6480
dram[2]:       4436      1268      7314      3503      7056      8461      5461     10665      5705      9553      7806     11544      5753      9202     14615     10409
dram[3]:       5415      3949     13616      5598      5949      7231      3594      2175      6689      9572      5717     10224     10702      8523      7282      9864
dram[4]:       5074      4101      5916      3344      5085      5411      5910      3506      6046      8378      9617     13820     11833      6675     10130     10602
dram[5]:       2783      6306      4574      5806      4895       901      4996      4517      6737      7436      9343     11778      6214      6261      9288      8696
dram[6]:       3532      3939      5027      8608      4319      6929      3383      7003      7405      4650      8835     13408      4524      7807      8824      3672
dram[7]:       2279      2690      5818      7110      7852      5332      7459      4628     10040      8227     16447     10829      6545     10852      8524     10415
dram[8]:       2438     10027      5118      3225      3710      9226      5640      3653      8684      7799     15393      7864     10175      7854      6664      5392
dram[9]:       4444      5568      5393      4367      4281      5351      1167      2698      8667     11019      9326      7743      9062      6718      7362      7708
dram[10]:       1108      2925      4522      7530      4947      5413      3059      3744      9099      9702      8346      9251      5818      5468      6325      7292
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190      5231    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     11182    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625       442    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     34372
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151      1490    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:       1618    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2603678 n_nop=2597179 n_act=672 n_pre=656 n_req=1619 n_rd=4736 n_write=435 bw_util=0.003972
n_activity=36484 dram_eff=0.2835
bk0: 296a 2601701i bk1: 252a 2602009i bk2: 288a 2601872i bk3: 244a 2602229i bk4: 280a 2601853i bk5: 288a 2601626i bk6: 288a 2601605i bk7: 268a 2601760i bk8: 320a 2601618i bk9: 332a 2601288i bk10: 360a 2601319i bk11: 352a 2601340i bk12: 292a 2601906i bk13: 312a 2601621i bk14: 276a 2602058i bk15: 288a 2601850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00552833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2603678 n_nop=2597506 n_act=618 n_pre=602 n_req=1541 n_rd=4548 n_write=404 bw_util=0.003804
n_activity=34395 dram_eff=0.2879
bk0: 256a 2601960i bk1: 272a 2601813i bk2: 256a 2602039i bk3: 256a 2602004i bk4: 272a 2601916i bk5: 260a 2601963i bk6: 288a 2601750i bk7: 280a 2601610i bk8: 324a 2601657i bk9: 324a 2601517i bk10: 340a 2601635i bk11: 288a 2601981i bk12: 280a 2602084i bk13: 288a 2601842i bk14: 292a 2602009i bk15: 272a 2602155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00519035
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2603678 n_nop=2597337 n_act=649 n_pre=633 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003886
n_activity=35496 dram_eff=0.285
bk0: 304a 2601636i bk1: 248a 2602215i bk2: 268a 2601871i bk3: 292a 2601829i bk4: 268a 2601850i bk5: 300a 2601620i bk6: 300a 2601486i bk7: 272a 2601722i bk8: 324a 2601880i bk9: 336a 2601399i bk10: 344a 2601562i bk11: 308a 2601610i bk12: 292a 2601911i bk13: 284a 2601891i bk14: 256a 2602221i bk15: 292a 2602024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00553102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2603678 n_nop=2597198 n_act=668 n_pre=652 n_req=1590 n_rd=4760 n_write=400 bw_util=0.003964
n_activity=35763 dram_eff=0.2886
bk0: 304a 2601689i bk1: 244a 2602196i bk2: 256a 2601982i bk3: 264a 2601980i bk4: 300a 2601536i bk5: 308a 2601490i bk6: 276a 2601808i bk7: 252a 2601872i bk8: 316a 2601775i bk9: 372a 2601271i bk10: 328a 2601783i bk11: 316a 2601481i bk12: 300a 2601888i bk13: 320a 2601539i bk14: 308a 2601669i bk15: 296a 2602027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00506015
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2603678 n_nop=2597397 n_act=647 n_pre=631 n_req=1538 n_rd=4620 n_write=383 bw_util=0.003843
n_activity=34534 dram_eff=0.2897
bk0: 288a 2601837i bk1: 256a 2602056i bk2: 300a 2601669i bk3: 272a 2601910i bk4: 236a 2602130i bk5: 292a 2601738i bk6: 272a 2601508i bk7: 288a 2601309i bk8: 292a 2601970i bk9: 300a 2601742i bk10: 368a 2601427i bk11: 340a 2601353i bk12: 260a 2602263i bk13: 280a 2601975i bk14: 304a 2601839i bk15: 272a 2601935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00527216
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2603678 n_nop=2597111 n_act=672 n_pre=656 n_req=1627 n_rd=4816 n_write=423 bw_util=0.004024
n_activity=36587 dram_eff=0.2864
bk0: 268a 2601978i bk1: 296a 2601744i bk2: 292a 2601764i bk3: 264a 2601974i bk4: 304a 2601660i bk5: 276a 2601832i bk6: 300a 2601467i bk7: 256a 2601805i bk8: 352a 2601630i bk9: 292a 2601813i bk10: 360a 2601521i bk11: 316a 2601543i bk12: 280a 2602102i bk13: 316a 2601558i bk14: 336a 2601728i bk15: 308a 2601765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00541273
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2603678 n_nop=2596993 n_act=704 n_pre=688 n_req=1639 n_rd=4872 n_write=421 bw_util=0.004066
n_activity=37579 dram_eff=0.2817
bk0: 276a 2602001i bk1: 272a 2601910i bk2: 288a 2601734i bk3: 244a 2602119i bk4: 276a 2601873i bk5: 304a 2601421i bk6: 276a 2601694i bk7: 332a 2600991i bk8: 340a 2601221i bk9: 356a 2601298i bk10: 332a 2601731i bk11: 344a 2601162i bk12: 328a 2601768i bk13: 276a 2602020i bk14: 340a 2601649i bk15: 288a 2601990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00536011
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2603678 n_nop=2597328 n_act=655 n_pre=639 n_req=1558 n_rd=4664 n_write=392 bw_util=0.003884
n_activity=35399 dram_eff=0.2857
bk0: 232a 2602291i bk1: 284a 2601927i bk2: 244a 2602210i bk3: 268a 2601984i bk4: 352a 2601174i bk5: 252a 2602033i bk6: 264a 2601886i bk7: 284a 2601460i bk8: 276a 2601975i bk9: 316a 2601570i bk10: 356a 2601508i bk11: 340a 2601339i bk12: 300a 2601818i bk13: 288a 2601797i bk14: 312a 2601671i bk15: 296a 2601988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00513351
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2603678 n_nop=2597332 n_act=637 n_pre=621 n_req=1578 n_rd=4680 n_write=408 bw_util=0.003908
n_activity=34727 dram_eff=0.293
bk0: 292a 2601773i bk1: 284a 2601870i bk2: 268a 2602022i bk3: 248a 2602211i bk4: 268a 2601894i bk5: 284a 2601521i bk6: 296a 2601515i bk7: 288a 2601650i bk8: 304a 2601940i bk9: 348a 2601387i bk10: 324a 2601690i bk11: 316a 2601637i bk12: 284a 2602065i bk13: 292a 2601721i bk14: 292a 2602031i bk15: 292a 2601977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00510278
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2603678 n_nop=2597403 n_act=641 n_pre=625 n_req=1559 n_rd=4600 n_write=409 bw_util=0.003848
n_activity=35194 dram_eff=0.2847
bk0: 264a 2602157i bk1: 284a 2601744i bk2: 280a 2601847i bk3: 288a 2601631i bk4: 292a 2601561i bk5: 276a 2601774i bk6: 244a 2601954i bk7: 252a 2601957i bk8: 328a 2601617i bk9: 304a 2601673i bk10: 312a 2601727i bk11: 312a 2601757i bk12: 272a 2602102i bk13: 296a 2601816i bk14: 300a 2601977i bk15: 296a 2601820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00517652
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2603678 n_nop=2597325 n_act=647 n_pre=631 n_req=1580 n_rd=4660 n_write=415 bw_util=0.003898
n_activity=35826 dram_eff=0.2833
bk0: 248a 2602145i bk1: 276a 2602001i bk2: 252a 2602132i bk3: 268a 2601938i bk4: 280a 2601823i bk5: 288a 2601664i bk6: 328a 2601426i bk7: 288a 2601616i bk8: 328a 2601576i bk9: 356a 2601356i bk10: 312a 2601669i bk11: 336a 2601399i bk12: 280a 2602136i bk13: 272a 2601922i bk14: 268a 2602135i bk15: 280a 2602040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00509587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 539, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 534, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 548, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12077
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13751
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.90709
	minimum = 6
	maximum = 22
Network latency average = 6.90532
	minimum = 6
	maximum = 21
Slowest packet = 186473
Flit latency average = 6.39602
	minimum = 6
	maximum = 20
Slowest flit = 360379
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00133885
	minimum = 0.00102082 (at node 25)
	maximum = 0.0016281 (at node 40)
Accepted packet rate average = 0.00133885
	minimum = 0.00102082 (at node 25)
	maximum = 0.0016281 (at node 40)
Injected flit rate average = 0.00201745
	minimum = 0.00125223 (at node 19)
	maximum = 0.00293784 (at node 35)
Accepted flit rate average= 0.00201745
	minimum = 0.00168356 (at node 31)
	maximum = 0.0028728 (at node 18)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.77905 (9 samples)
	minimum = 6 (9 samples)
	maximum = 77.2222 (9 samples)
Network latency average = 8.89859 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60 (9 samples)
Flit latency average = 8.65288 (9 samples)
	minimum = 6 (9 samples)
	maximum = 59.2222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0194259 (9 samples)
	minimum = 0.0155458 (9 samples)
	maximum = 0.0375227 (9 samples)
Accepted packet rate average = 0.0194259 (9 samples)
	minimum = 0.0155458 (9 samples)
	maximum = 0.0375227 (9 samples)
Injected flit rate average = 0.0291488 (9 samples)
	minimum = 0.017327 (9 samples)
	maximum = 0.0569025 (9 samples)
Accepted flit rate average = 0.0291488 (9 samples)
	minimum = 0.0227534 (9 samples)
	maximum = 0.0597655 (9 samples)
Injected packet size average = 1.50051 (9 samples)
Accepted packet size average = 1.50051 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 19 sec (1099 sec)
gpgpu_simulation_rate = 38964 (inst/sec)
gpgpu_simulation_rate = 3115 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7808
gpu_sim_insn = 4498644
gpu_ipc =     576.1583
gpu_tot_sim_cycle = 3654337
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      12.9492
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 390
gpu_stall_icnt2sh    = 12342
partiton_reqs_in_parallel = 171776
partiton_reqs_in_parallel_total    = 30848120
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4885
partiton_reqs_in_parallel_util = 171776
partiton_reqs_in_parallel_util_total    = 30848120
gpu_sim_cycle_parition_util = 7808
gpu_tot_sim_cycle_parition_util    = 1402205
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     287.7389 GB/Sec
L2_BW_total  =       3.9313 GB/Sec
gpu_total_sim_rate=42250

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969709
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1242, 1212, 1241, 1435, 1423, 1342, 1318, 1368, 1227, 1197, 1197, 1454, 1398, 1409, 1382, 1212, 1220, 1023, 1038, 1038, 1287, 1222, 1209, 1053, 1208, 1023, 1399, 1083, 1038, 1239, 1068, 1432, 999, 954, 1088, 1110, 954, 969, 1399, 969, 1014, 1441, 954, 1110, 1321, 1125, 1383, 969, 934, 1152, 1045, 992, 1048, 1168, 993, 889, 1127, 904, 904, 1019, 1101, 1045, 889, 1220, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 124350
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117708
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1756
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:383940	W0_Idle:42515014	W0_Scoreboard:33562807	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 824 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 3654336 
mrq_lat_table:11468 	349 	337 	3962 	817 	376 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130231 	17149 	202 	126 	826 	86 	1843 	328 	207 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	93182 	2535 	1858 	5330 	42868 	1696 	176 	159 	75 	830 	81 	1840 	328 	208 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	103236 	10930 	3258 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	31265 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	679 	91 	16 	8 	14 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  2.195652  2.175000  2.250000  2.733333  2.414634  2.104167  2.173913  2.486486  2.304348  2.211539  2.339623  2.622222  2.750000  2.789474  2.705882  2.800000 
dram[1]:  2.170732  1.914894  2.378378  2.485714  2.195122  2.205128  2.538461  2.285714  2.422222  2.326087  2.627907  2.967742  3.062500  2.666667  3.181818  3.096774 
dram[2]:  2.000000  2.562500  2.046512  2.113636  2.116279  2.302325  2.234043  2.142857  2.536585  2.265306  2.511111  2.512820  2.648649  2.937500  2.666667  3.064516 
dram[3]:  2.102041  2.285714  1.975000  2.100000  1.980392  2.122449  2.325000  2.289474  2.634146  2.510204  2.820513  2.295455  2.702703  2.800000  2.511628  2.939394 
dram[4]:  2.133333  2.210526  2.085106  2.073171  2.135135  2.088889  2.043478  2.166667  2.552632  2.309524  2.479167  2.581395  3.520000  3.129032  2.710526  2.628572 
dram[5]:  2.243902  2.170213  2.085106  2.542857  2.081633  2.641026  2.260870  2.305556  2.468085  2.268293  2.586957  2.404762  2.968750  2.488372  2.785714  2.717949 
dram[6]:  2.190476  2.045455  2.295455  2.138889  2.066667  2.208333  2.139535  2.000000  2.017544  2.372549  2.500000  2.115385  2.825000  3.357143  2.744186  3.062500 
dram[7]:  2.333333  2.425000  2.222222  2.275000  1.920635  2.371428  2.263158  1.960000  2.342105  2.386364  2.738095  2.413043  2.600000  3.225806  2.488372  2.611111 
dram[8]:  2.042553  2.292683  2.282051  2.645161  1.933333  2.127660  2.266667  2.261905  2.777778  2.416667  2.634146  2.842105  2.823529  2.631579  3.090909  3.218750 
dram[9]:  2.514286  2.111111  2.238095  1.920000  2.145833  2.232558  2.270270  2.687500  2.142857  2.380952  2.348837  3.088235  2.787879  3.029412  3.117647  2.625000 
dram[10]:  2.514286  2.300000  2.025641  2.200000  2.250000  2.476191  2.265306  2.372093  2.163265  2.428571  2.288889  2.434783  3.200000  2.685714  2.903226  3.233333 
average row locality = 17372/7209 = 2.409765
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        26        28        20        28        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        29        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4461
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:       5925      2071      3476      2737      4414      4749      4912      2044      6859     10954      9096      8668     13451      9475      9864     12976
dram[1]:       5646      3623      2781      5501      3626      6623      6290      4372      8511      7738      8685      9370     10054      8210      4502      6704
dram[2]:       4566      1400      7428      3618      7256      8667      5667     10916      5990      9796      8071     11826      5986      9443     14896     10652
dram[3]:       5535      4103     13755      5745      6121      7395      3833      2407      6950      9823      5983     10542     10932      8733      7486     10112
dram[4]:       5211      4212      6015      3474      5330      5620      6129      3726      6367      8670      9854     14094     12096      6903     10331     10837
dram[5]:       2912      6440      4689      5957      5089      1078      5194      4768      6996      7728      9580     12097      6493      6466      9449      8900
dram[6]:       3688      4087      5133      8751      4517      7109      3615      7211      7651      4867      9112     13671      4727      8043      9010      3901
dram[7]:       2448      2833      5975      7246      8016      5556      7713      4851     10374      8499     16713     11090      6785     11091      8762     10674
dram[8]:       2587     10177      5277      3407      3942      9432      5895      3911      9044      8113     15743      8208     19020      8140      6923      5617
dram[9]:       4568      5709      5525      4479      4480      5567      1464      2990      8947     11323      9633      8025      9336      6962      7589      7936
dram[10]:       1271      3091      4684      7683      5153      5612      3255      3967      9369      9959      8668      9512      6044      5726      6591      7525
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190      5231    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     11182    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625       442    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     34372
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151      1490    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:       1618    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2618175 n_nop=2611676 n_act=672 n_pre=656 n_req=1619 n_rd=4736 n_write=435 bw_util=0.00395
n_activity=36484 dram_eff=0.2835
bk0: 296a 2616198i bk1: 252a 2616506i bk2: 288a 2616369i bk3: 244a 2616726i bk4: 280a 2616350i bk5: 288a 2616123i bk6: 288a 2616102i bk7: 268a 2616257i bk8: 320a 2616115i bk9: 332a 2615785i bk10: 360a 2615816i bk11: 352a 2615837i bk12: 292a 2616403i bk13: 312a 2616118i bk14: 276a 2616555i bk15: 288a 2616347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00549772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2618175 n_nop=2612003 n_act=618 n_pre=602 n_req=1541 n_rd=4548 n_write=404 bw_util=0.003783
n_activity=34395 dram_eff=0.2879
bk0: 256a 2616457i bk1: 272a 2616310i bk2: 256a 2616536i bk3: 256a 2616501i bk4: 272a 2616413i bk5: 260a 2616460i bk6: 288a 2616247i bk7: 280a 2616107i bk8: 324a 2616154i bk9: 324a 2616014i bk10: 340a 2616132i bk11: 288a 2616478i bk12: 280a 2616581i bk13: 288a 2616339i bk14: 292a 2616506i bk15: 272a 2616652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00516161
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2618175 n_nop=2611834 n_act=649 n_pre=633 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003865
n_activity=35496 dram_eff=0.285
bk0: 304a 2616133i bk1: 248a 2616712i bk2: 268a 2616368i bk3: 292a 2616326i bk4: 268a 2616347i bk5: 300a 2616117i bk6: 300a 2615983i bk7: 272a 2616219i bk8: 324a 2616377i bk9: 336a 2615896i bk10: 344a 2616059i bk11: 308a 2616107i bk12: 292a 2616408i bk13: 284a 2616388i bk14: 256a 2616718i bk15: 292a 2616521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0055004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2618175 n_nop=2611695 n_act=668 n_pre=652 n_req=1590 n_rd=4760 n_write=400 bw_util=0.003942
n_activity=35763 dram_eff=0.2886
bk0: 304a 2616186i bk1: 244a 2616693i bk2: 256a 2616479i bk3: 264a 2616477i bk4: 300a 2616033i bk5: 308a 2615987i bk6: 276a 2616305i bk7: 252a 2616369i bk8: 316a 2616272i bk9: 372a 2615768i bk10: 328a 2616280i bk11: 316a 2615978i bk12: 300a 2616385i bk13: 320a 2616036i bk14: 308a 2616166i bk15: 296a 2616524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00503213
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2618175 n_nop=2611894 n_act=647 n_pre=631 n_req=1538 n_rd=4620 n_write=383 bw_util=0.003822
n_activity=34534 dram_eff=0.2897
bk0: 288a 2616334i bk1: 256a 2616553i bk2: 300a 2616166i bk3: 272a 2616407i bk4: 236a 2616627i bk5: 292a 2616235i bk6: 272a 2616005i bk7: 288a 2615806i bk8: 292a 2616467i bk9: 300a 2616239i bk10: 368a 2615924i bk11: 340a 2615850i bk12: 260a 2616760i bk13: 280a 2616472i bk14: 304a 2616336i bk15: 272a 2616432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00524297
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2618175 n_nop=2611608 n_act=672 n_pre=656 n_req=1627 n_rd=4816 n_write=423 bw_util=0.004002
n_activity=36587 dram_eff=0.2864
bk0: 268a 2616475i bk1: 296a 2616241i bk2: 292a 2616261i bk3: 264a 2616471i bk4: 304a 2616157i bk5: 276a 2616329i bk6: 300a 2615964i bk7: 256a 2616302i bk8: 352a 2616127i bk9: 292a 2616310i bk10: 360a 2616018i bk11: 316a 2616040i bk12: 280a 2616599i bk13: 316a 2616055i bk14: 336a 2616225i bk15: 308a 2616262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00538276
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2618175 n_nop=2611490 n_act=704 n_pre=688 n_req=1639 n_rd=4872 n_write=421 bw_util=0.004043
n_activity=37579 dram_eff=0.2817
bk0: 276a 2616498i bk1: 272a 2616407i bk2: 288a 2616231i bk3: 244a 2616616i bk4: 276a 2616370i bk5: 304a 2615918i bk6: 276a 2616191i bk7: 332a 2615488i bk8: 340a 2615718i bk9: 356a 2615795i bk10: 332a 2616228i bk11: 344a 2615659i bk12: 328a 2616265i bk13: 276a 2616517i bk14: 340a 2616146i bk15: 288a 2616487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00533043
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2618175 n_nop=2611825 n_act=655 n_pre=639 n_req=1558 n_rd=4664 n_write=392 bw_util=0.003862
n_activity=35399 dram_eff=0.2857
bk0: 232a 2616788i bk1: 284a 2616424i bk2: 244a 2616707i bk3: 268a 2616481i bk4: 352a 2615671i bk5: 252a 2616530i bk6: 264a 2616383i bk7: 284a 2615957i bk8: 276a 2616472i bk9: 316a 2616067i bk10: 356a 2616005i bk11: 340a 2615836i bk12: 300a 2616315i bk13: 288a 2616294i bk14: 312a 2616168i bk15: 296a 2616485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00510508
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2618175 n_nop=2611829 n_act=637 n_pre=621 n_req=1578 n_rd=4680 n_write=408 bw_util=0.003887
n_activity=34727 dram_eff=0.293
bk0: 292a 2616270i bk1: 284a 2616367i bk2: 268a 2616519i bk3: 248a 2616708i bk4: 268a 2616391i bk5: 284a 2616018i bk6: 296a 2616012i bk7: 288a 2616147i bk8: 304a 2616437i bk9: 348a 2615884i bk10: 324a 2616187i bk11: 316a 2616134i bk12: 284a 2616562i bk13: 292a 2616218i bk14: 292a 2616528i bk15: 292a 2616474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00507453
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2618175 n_nop=2611900 n_act=641 n_pre=625 n_req=1559 n_rd=4600 n_write=409 bw_util=0.003826
n_activity=35194 dram_eff=0.2847
bk0: 264a 2616654i bk1: 284a 2616241i bk2: 280a 2616344i bk3: 288a 2616128i bk4: 292a 2616058i bk5: 276a 2616271i bk6: 244a 2616451i bk7: 252a 2616454i bk8: 328a 2616114i bk9: 304a 2616170i bk10: 312a 2616224i bk11: 312a 2616254i bk12: 272a 2616599i bk13: 296a 2616313i bk14: 300a 2616474i bk15: 296a 2616317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00514786
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2618175 n_nop=2611822 n_act=647 n_pre=631 n_req=1580 n_rd=4660 n_write=415 bw_util=0.003877
n_activity=35826 dram_eff=0.2833
bk0: 248a 2616642i bk1: 276a 2616498i bk2: 252a 2616629i bk3: 268a 2616435i bk4: 280a 2616320i bk5: 288a 2616161i bk6: 328a 2615923i bk7: 288a 2616113i bk8: 328a 2616073i bk9: 356a 2615853i bk10: 312a 2616166i bk11: 336a 2615896i bk12: 280a 2616633i bk13: 272a 2616419i bk14: 268a 2616632i bk15: 280a 2616537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00506765

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 539, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 564, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 535, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 534, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 543, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 542, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 548, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12077
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29283
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.6339
	minimum = 6
	maximum = 587
Network latency average = 36.3609
	minimum = 6
	maximum = 352
Slowest packet = 258495
Flit latency average = 40.9344
	minimum = 6
	maximum = 351
Slowest flit = 428655
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0607185
	minimum = 0.0496958 (at node 6)
	maximum = 0.306692 (at node 44)
Accepted packet rate average = 0.0607185
	minimum = 0.0496958 (at node 6)
	maximum = 0.306692 (at node 44)
Injected flit rate average = 0.0910778
	minimum = 0.0803074 (at node 34)
	maximum = 0.330451 (at node 44)
Accepted flit rate average= 0.0910778
	minimum = 0.0669869 (at node 16)
	maximum = 0.589625 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2645 (10 samples)
	minimum = 6 (10 samples)
	maximum = 128.2 (10 samples)
Network latency average = 11.6448 (10 samples)
	minimum = 6 (10 samples)
	maximum = 89.2 (10 samples)
Flit latency average = 11.881 (10 samples)
	minimum = 6 (10 samples)
	maximum = 88.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0235552 (10 samples)
	minimum = 0.0189608 (10 samples)
	maximum = 0.0644397 (10 samples)
Accepted packet rate average = 0.0235552 (10 samples)
	minimum = 0.0189608 (10 samples)
	maximum = 0.0644397 (10 samples)
Injected flit rate average = 0.0353417 (10 samples)
	minimum = 0.023625 (10 samples)
	maximum = 0.0842574 (10 samples)
Accepted flit rate average = 0.0353417 (10 samples)
	minimum = 0.0271767 (10 samples)
	maximum = 0.112751 (10 samples)
Injected packet size average = 1.50038 (10 samples)
Accepted packet size average = 1.50038 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 40 sec (1120 sec)
gpgpu_simulation_rate = 42250 (inst/sec)
gpgpu_simulation_rate = 3262 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 39196
gpu_sim_insn = 5750033
gpu_ipc =     146.6995
gpu_tot_sim_cycle = 3920755
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =      13.5358
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 3557
gpu_stall_icnt2sh    = 70716
partiton_reqs_in_parallel = 859145
partiton_reqs_in_parallel_total    = 31019896
partiton_level_parallism =      21.9192
partiton_level_parallism_total  =       8.1308
partiton_reqs_in_parallel_util = 859145
partiton_reqs_in_parallel_util_total    = 31019896
gpu_sim_cycle_parition_util = 39196
gpu_tot_sim_cycle_parition_util    = 1410013
partiton_level_parallism_util =      21.9192
partiton_level_parallism_util_total  =      21.9975
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =     528.8713 GB/Sec
L2_BW_total  =       8.9513 GB/Sec
gpu_total_sim_rate=44559

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396374
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1949, 1422, 1689, 2112, 1686, 1551, 2119, 2074, 1568, 1720, 1527, 1741, 2039, 2200, 1815, 1800, 1335, 1553, 1603, 1774, 2016, 1822, 2096, 1782, 1779, 1231, 2131, 1877, 2121, 1588, 1735, 2018, 1752, 1482, 1518, 1394, 1540, 1307, 1751, 1536, 1549, 1816, 1571, 1218, 2227, 1782, 1912, 1744, 1264, 1244, 1531, 1214, 1588, 1678, 1401, 1359, 1691, 1750, 1230, 1537, 1534, 1723, 1374, 1499, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 173565
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 166061
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2618
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:431224	W0_Idle:42553008	W0_Scoreboard:34878908	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 427 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 3920717 
mrq_lat_table:25568 	681 	747 	7044 	2167 	663 	149 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336152 	29886 	248 	126 	826 	86 	1843 	328 	207 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	260437 	26231 	13971 	7887 	55115 	2469 	237 	159 	75 	830 	81 	1840 	328 	208 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	204584 	47399 	23281 	585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	91776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	758 	91 	16 	8 	14 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  2.043011  2.080808  2.030928  2.163043  2.344828  2.058824  1.990099  2.285714  2.274725  2.018518  2.216495  2.133929  2.344445  2.482759  2.264368  2.448276 
dram[1]:  1.852174  2.009091  2.111111  2.127660  2.211111  2.347826  2.159091  2.375000  2.102804  2.146789  2.250000  2.373626  2.428571  2.337079  2.592592  2.481928 
dram[2]:  2.019048  2.250000  1.989362  2.027778  2.102041  2.247423  2.135922  2.180851  2.370786  2.042373  2.141414  2.160377  2.107527  2.471264  2.300000  2.392857 
dram[3]:  2.078947  2.122222  2.188119  1.876190  2.084906  2.179775  2.195876  1.950980  2.259615  2.358696  2.274510  2.147059  2.409639  2.373494  2.493506  2.641975 
dram[4]:  1.941748  2.085366  1.969697  2.085106  2.261364  2.067308  2.095238  2.071429  2.294118  2.159575  2.230769  2.282609  2.511905  2.314607  2.344086  2.194175 
dram[5]:  2.000000  2.208791  1.990000  2.367816  2.117647  2.318182  2.031579  2.127660  2.225490  2.298969  2.397850  2.087379  2.384615  2.319588  2.475610  2.483516 
dram[6]:  2.190476  1.841270  2.173469  2.057692  1.979592  2.147727  2.138889  1.990741  2.088495  2.194444  2.209524  2.091743  2.333333  2.725000  2.356322  2.460674 
dram[7]:  2.063830  2.117021  2.031915  2.153061  2.018868  2.218750  2.147368  2.090000  2.074766  2.150943  2.393258  2.087719  2.255556  2.357895  2.535714  2.397590 
dram[8]:  1.970588  2.293478  2.018349  2.270588  2.135922  2.060000  2.120000  2.098039  2.260000  2.150943  2.182692  2.355556  2.295918  2.140000  2.578313  2.718310 
dram[9]:  2.282353  1.990099  2.118279  2.033708  2.137255  2.125000  2.522727  2.337079  2.029412  2.108911  2.260417  2.430233  2.316327  2.444444  2.552941  2.354167 
dram[10]:  2.227273  2.098901  2.179775  1.990196  2.233333  2.261905  2.288889  2.284210  2.008929  2.404494  2.131313  2.297872  2.648649  2.232323  2.377778  2.575000 
average row locality = 37045/16794 = 2.205847
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       151       145       149       151       154       148       154       153       156       157       169       156       158       145       158 
dram[1]:       156       166       143       150       150       162       139       155       161       166       159       158       137       153       157       149 
dram[2]:       161       156       141       160       153       165       161       157       152       174       157       168       144       159       156       152 
dram[3]:       177       141       168       149       168       143       160       142       167       163       171       159       149       145       141       158 
dram[4]:       150       129       148       152       144       161       160       148       142       149       151       153       159       150       161       168 
dram[5]:       148       154       149       157       162       151       143       153       168       160       162       153       156       167       153       169 
dram[6]:       175       172       160       161       140       138       172       163       168       169       170       165       151       159       150       161 
dram[7]:       144       148       142       158       161       158       153       157       164       168       159       171       151       166       158       149 
dram[8]:       152       159       167       146       167       155       157       159       170       165       162       152       163       156       159       142 
dram[9]:       148       150       148       135       164       165       163       153       147       155       161       154       164       162       162       163 
dram[10]:       148       145       144       153       147       140       157       162       164       159       153       158       146       158       157       150 
total reads: 27401
bank skew: 177/129 = 1.37
chip skew: 2574/2425 = 1.06
number of total write accesses:
dram[0]:        48        55        52        50        53        56        53        54        54        62        58        70        55        58        52        55 
dram[1]:        57        55        47        50        49        54        51        54        64        68        57        58        50        55        53        57 
dram[2]:        51        51        46        59        53        53        59        48        59        67        55        61        52        56        51        49 
dram[3]:        60        50        53        48        53        51        53        57        68        54        61        60        51        52        51        56 
dram[4]:        50        42        47        44        55        54        60        55        53        54        52        57        52        56        57        58 
dram[5]:        46        47        50        49        54        53        50        47        59        63        61        62        61        58        50        57 
dram[6]:        55        60        53        53        54        51        59        52        68        68        62        63        52        59        55        58 
dram[7]:        50        51        49        53        53        55        51        52        58        60        54        67        52        58        55        50 
dram[8]:        49        52        53        47        53        51        55        55        56        63        65        60        62        58        55        51 
dram[9]:        46        51        49        46        54        56        59        55        60        58        56        55        63        58        55        63 
dram[10]:        48        46        50        50        54        50        49        55        61        55        58        58        50        63        57        56 
total reads: 9644
bank skew: 70/42 = 1.67
chip skew: 922/846 = 1.09
average mf latency per bank:
dram[0]:       4031      1801      2652      2042      3068      3198      3376      1921      4477      6685      6173      5129      7166      5486      5374      6805
dram[1]:       3219      2317      2174      3311      2576      3625      4232      3008      5031      4430      5448      4883      6095      4627      3209      3976
dram[2]:       3057      1480      4356      2320      4208      4922      3631      5815      3820      5369      5215      5944      3789      4978      6581      5843
dram[3]:       3251      2576      5785      3248      3760      4834      2658      2011      4143      6548      3732      5748      6355      5842      5107      5422
dram[4]:       3343      3020      3896      2360      3048      3417      3554      2872      4179      5104      6637      8358      5956      4153      5640      5224
dram[5]:       2313      4167      3138      3574      3349      1596      3728      3011      4506      4110      5971      6514      3649      3915      6310      5061
dram[6]:       2342      2502      3357      4046      3053      5019      2387      4886      4615      3471      4979      7522      3467      4365      5944      2674
dram[7]:       1847      2268      3318      3984      5495      3171      4260      3306      5133      4805      9875      6023      4368      5815      5276      5847
dram[8]:       2153      5426      3040      2385      2478      5541      3895      2591      4957      5023      8368      5124      8920      4621      4147      3860
dram[9]:       2973      3575      3615      3207      3138      3358      1552      2198      5397      6181      5402      4941      4590      4110      4585      4515
dram[10]:       1554      2380      2814      4201      3522      4072      2671      2886      5295      6553      5117      5841      3741      3271      3572      4380
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190      5231    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     11182    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625       442    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     34372
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151      1490    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:       1618    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2690955 n_nop=2676934 n_act=1522 n_pre=1506 n_req=3331 n_rd=9784 n_write=1209 bw_util=0.00817
n_activity=69320 dram_eff=0.3172
bk0: 568a 2686560i bk1: 604a 2686081i bk2: 580a 2686755i bk3: 596a 2686473i bk4: 604a 2686423i bk5: 616a 2685936i bk6: 592a 2685951i bk7: 616a 2686148i bk8: 612a 2686200i bk9: 624a 2685611i bk10: 628a 2686019i bk11: 676a 2685064i bk12: 624a 2686096i bk13: 632a 2685981i bk14: 580a 2686336i bk15: 632a 2686150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0130091
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2690955 n_nop=2676915 n_act=1500 n_pre=1484 n_req=3340 n_rd=9844 n_write=1212 bw_util=0.008217
n_activity=67949 dram_eff=0.3254
bk0: 624a 2686240i bk1: 664a 2685942i bk2: 572a 2686863i bk3: 600a 2686307i bk4: 600a 2686677i bk5: 648a 2686302i bk6: 556a 2686940i bk7: 620a 2686258i bk8: 644a 2685801i bk9: 664a 2685553i bk10: 636a 2686249i bk11: 632a 2686045i bk12: 548a 2687228i bk13: 612a 2686395i bk14: 628a 2686609i bk15: 596a 2686726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.010028
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2690955 n_nop=2676641 n_act=1557 n_pre=1541 n_req=3386 n_rd=10064 n_write=1152 bw_util=0.008336
n_activity=70150 dram_eff=0.3198
bk0: 644a 2686132i bk1: 624a 2686359i bk2: 564a 2686712i bk3: 640a 2685974i bk4: 612a 2686323i bk5: 660a 2685680i bk6: 644a 2685931i bk7: 628a 2686044i bk8: 608a 2686413i bk9: 696a 2685430i bk10: 628a 2685941i bk11: 672a 2685644i bk12: 576a 2686564i bk13: 636a 2686300i bk14: 624a 2686575i bk15: 608a 2686729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0105717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2690955 n_nop=2676727 n_act=1528 n_pre=1512 n_req=3379 n_rd=10004 n_write=1184 bw_util=0.008315
n_activity=68761 dram_eff=0.3254
bk0: 708a 2685894i bk1: 564a 2686677i bk2: 672a 2686222i bk3: 596a 2686197i bk4: 672a 2685862i bk5: 572a 2686395i bk6: 640a 2686105i bk7: 568a 2686092i bk8: 668a 2685911i bk9: 652a 2686271i bk10: 684a 2686094i bk11: 636a 2685928i bk12: 596a 2686926i bk13: 580a 2686725i bk14: 564a 2687181i bk15: 632a 2686784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0103194
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2690955 n_nop=2677171 n_act=1504 n_pre=1488 n_req=3271 n_rd=9700 n_write=1092 bw_util=0.008021
n_activity=66910 dram_eff=0.3226
bk0: 600a 2686420i bk1: 516a 2687221i bk2: 592a 2686411i bk3: 608a 2686476i bk4: 576a 2686699i bk5: 644a 2685998i bk6: 640a 2685647i bk7: 592a 2686001i bk8: 568a 2686827i bk9: 596a 2686458i bk10: 604a 2686602i bk11: 612a 2686239i bk12: 636a 2686755i bk13: 600a 2686456i bk14: 644a 2686479i bk15: 672a 2685908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00959734
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2690955 n_nop=2676767 n_act=1510 n_pre=1494 n_req=3372 n_rd=10020 n_write=1164 bw_util=0.008312
n_activity=69642 dram_eff=0.3212
bk0: 592a 2686657i bk1: 616a 2686800i bk2: 596a 2686400i bk3: 628a 2686775i bk4: 648a 2686223i bk5: 604a 2686734i bk6: 572a 2686536i bk7: 612a 2686099i bk8: 672a 2686278i bk9: 640a 2686134i bk10: 648a 2686309i bk11: 612a 2685981i bk12: 624a 2686384i bk13: 668a 2685991i bk14: 612a 2686872i bk15: 676a 2686279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00982068
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2690955 n_nop=2676152 n_act=1613 n_pre=1597 n_req=3496 n_rd=10296 n_write=1297 bw_util=0.008616
n_activity=72945 dram_eff=0.3179
bk0: 700a 2686020i bk1: 688a 2685501i bk2: 640a 2686096i bk3: 644a 2685762i bk4: 560a 2686579i bk5: 552a 2686452i bk6: 688a 2685577i bk7: 652a 2685534i bk8: 672a 2685476i bk9: 676a 2685422i bk10: 680a 2685681i bk11: 660a 2685549i bk12: 604a 2686671i bk13: 636a 2686472i bk14: 600a 2686666i bk15: 644a 2686220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0102622
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2690955 n_nop=2676694 n_act=1545 n_pre=1529 n_req=3375 n_rd=10028 n_write=1159 bw_util=0.008315
n_activity=69011 dram_eff=0.3242
bk0: 576a 2686505i bk1: 592a 2686691i bk2: 568a 2686744i bk3: 632a 2686491i bk4: 644a 2686268i bk5: 632a 2686201i bk6: 612a 2686446i bk7: 628a 2686162i bk8: 656a 2685915i bk9: 672a 2685809i bk10: 636a 2686291i bk11: 684a 2685210i bk12: 604a 2686596i bk13: 664a 2686010i bk14: 632a 2686574i bk15: 596a 2686867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0099251
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2690955 n_nop=2676563 n_act=1545 n_pre=1529 n_req=3416 n_rd=10124 n_write=1194 bw_util=0.008412
n_activity=69450 dram_eff=0.3259
bk0: 608a 2686532i bk1: 636a 2686476i bk2: 668a 2685922i bk3: 584a 2686552i bk4: 668a 2685797i bk5: 620a 2685753i bk6: 628a 2685892i bk7: 636a 2685588i bk8: 680a 2685936i bk9: 660a 2685559i bk10: 648a 2685734i bk11: 608a 2686069i bk12: 652a 2686018i bk13: 624a 2685980i bk14: 636a 2686553i bk15: 568a 2687316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0107352
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2690955 n_nop=2676810 n_act=1505 n_pre=1489 n_req=3378 n_rd=9976 n_write=1175 bw_util=0.008288
n_activity=69059 dram_eff=0.3229
bk0: 592a 2686533i bk1: 600a 2686147i bk2: 592a 2686388i bk3: 540a 2686607i bk4: 656a 2685763i bk5: 660a 2685596i bk6: 652a 2686050i bk7: 612a 2686047i bk8: 588a 2685859i bk9: 620a 2685680i bk10: 644a 2686204i bk11: 616a 2686281i bk12: 656a 2685829i bk13: 648a 2686015i bk14: 648a 2686665i bk15: 652a 2685886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0118605
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2690955 n_nop=2677142 n_act=1466 n_pre=1450 n_req=3301 n_rd=9764 n_write=1133 bw_util=0.008099
n_activity=67689 dram_eff=0.322
bk0: 592a 2686934i bk1: 580a 2686856i bk2: 576a 2686669i bk3: 612a 2686250i bk4: 588a 2686615i bk5: 560a 2686706i bk6: 628a 2686478i bk7: 648a 2686293i bk8: 656a 2685862i bk9: 636a 2686430i bk10: 612a 2686322i bk11: 632a 2686203i bk12: 584a 2687107i bk13: 632a 2686082i bk14: 628a 2686430i bk15: 600a 2686668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00947322

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1197, Miss_rate = 0.073, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1249, Miss_rate = 0.076, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1202, Miss_rate = 0.073, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1259, Miss_rate = 0.076, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1225, Miss_rate = 0.075, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1291, Miss_rate = 0.077, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1301, Miss_rate = 0.076, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1200, Miss_rate = 0.073, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1215, Miss_rate = 0.074, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1210, Miss_rate = 0.073, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1241, Miss_rate = 0.074, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1264, Miss_rate = 0.074, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1286, Miss_rate = 0.076, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1288, Miss_rate = 0.076, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1232, Miss_rate = 0.074, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1275, Miss_rate = 0.076, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1297, Miss_rate = 0.059, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1234, Miss_rate = 0.075, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1257, Miss_rate = 0.076, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1237, Miss_rate = 0.076, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1216, Miss_rate = 0.074, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1225, Miss_rate = 0.074, Pending_hits = 590, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27401
L2_total_cache_miss_rate = 0.0740
L2_total_cache_pending_hits = 13028
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12795
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1369
	minimum = 6
	maximum = 324
Network latency average = 11.7874
	minimum = 6
	maximum = 311
Slowest packet = 334659
Flit latency average = 11.1976
	minimum = 6
	maximum = 311
Slowest flit = 505614
Fragmentation average = 0.00161177
	minimum = 0
	maximum = 239
Injected packet rate average = 0.111598
	minimum = 0.0893609 (at node 14)
	maximum = 0.133129 (at node 34)
Accepted packet rate average = 0.111598
	minimum = 0.0893609 (at node 14)
	maximum = 0.133129 (at node 34)
Injected flit rate average = 0.173326
	minimum = 0.113701 (at node 14)
	maximum = 0.247761 (at node 34)
Accepted flit rate average= 0.173326
	minimum = 0.157112 (at node 28)
	maximum = 0.196364 (at node 23)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.162 (11 samples)
	minimum = 6 (11 samples)
	maximum = 146 (11 samples)
Network latency average = 11.6578 (11 samples)
	minimum = 6 (11 samples)
	maximum = 109.364 (11 samples)
Flit latency average = 11.8189 (11 samples)
	minimum = 6 (11 samples)
	maximum = 108.636 (11 samples)
Fragmentation average = 0.000146524 (11 samples)
	minimum = 0 (11 samples)
	maximum = 21.7273 (11 samples)
Injected packet rate average = 0.0315591 (11 samples)
	minimum = 0.0253608 (11 samples)
	maximum = 0.0706842 (11 samples)
Accepted packet rate average = 0.0315591 (11 samples)
	minimum = 0.0253608 (11 samples)
	maximum = 0.0706842 (11 samples)
Injected flit rate average = 0.0478857 (11 samples)
	minimum = 0.0318137 (11 samples)
	maximum = 0.0991214 (11 samples)
Accepted flit rate average = 0.0478857 (11 samples)
	minimum = 0.038989 (11 samples)
	maximum = 0.120353 (11 samples)
Injected packet size average = 1.51734 (11 samples)
Accepted packet size average = 1.51734 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 51 sec (1191 sec)
gpgpu_simulation_rate = 44559 (inst/sec)
gpgpu_simulation_rate = 3291 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14608
gpu_sim_insn = 4715414
gpu_ipc =     322.7967
gpu_tot_sim_cycle = 4157513
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      13.8992
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 3692
gpu_stall_icnt2sh    = 70891
partiton_reqs_in_parallel = 321241
partiton_reqs_in_parallel_total    = 31879041
partiton_level_parallism =      21.9908
partiton_level_parallism_total  =       7.7451
partiton_reqs_in_parallel_util = 321241
partiton_reqs_in_parallel_util_total    = 31879041
gpu_sim_cycle_parition_util = 14608
gpu_tot_sim_cycle_parition_util    = 1449209
partiton_level_parallism_util =      21.9908
partiton_level_parallism_util_total  =      21.9975
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     257.8465 GB/Sec
L2_BW_total  =       9.3475 GB/Sec
gpu_total_sim_rate=47018

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517579
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2129, 1602, 1869, 2277, 1866, 1716, 2299, 2254, 1733, 1900, 1707, 1921, 2219, 2365, 1995, 1980, 1515, 1733, 1768, 1954, 2196, 1987, 2276, 1962, 1959, 1411, 2311, 2057, 2301, 1768, 1915, 2198, 1896, 1626, 1662, 1538, 1684, 1451, 1895, 1680, 1693, 1960, 1715, 1347, 2371, 1926, 2056, 1888, 1408, 1388, 1675, 1358, 1732, 1822, 1545, 1503, 1835, 1894, 1374, 1681, 1678, 1867, 1518, 1628, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 468355
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 460450
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3019
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:926029	W0_Idle:42623919	W0_Scoreboard:34939523	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 265 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 406 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 4157512 
mrq_lat_table:26217 	695 	794 	7260 	2303 	791 	293 	63 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371330 	34337 	339 	145 	826 	86 	1843 	328 	207 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	264080 	27697 	15488 	15580 	76358 	6338 	478 	214 	87 	830 	81 	1840 	328 	208 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211891 	48258 	23286 	585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	123344 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	787 	92 	16 	8 	14 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        23        16        16        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        23        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        83        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        21        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  2.043011  2.080000  2.030928  2.173913  2.329545  2.058824  1.990099  2.285714  2.406593  2.157408  2.346939  2.353982  2.406593  2.613636  2.272727  2.443182 
dram[1]:  1.862069  2.009091  2.122222  2.115789  2.211111  2.347826  2.146067  2.359550  2.302752  2.333333  2.393939  2.565217  2.435897  2.428571  2.597561  2.523809 
dram[2]:  2.019048  2.236559  1.978947  2.027778  2.102041  2.247423  2.125000  2.180851  2.566667  2.243697  2.300000  2.364486  2.204301  2.538461  2.307692  2.392857 
dram[3]:  2.078947  2.122222  2.188119  1.876190  2.084906  2.179775  2.195876  1.950980  2.533333  2.489130  2.448598  2.359223  2.476191  2.452381  2.500000  2.646342 
dram[4]:  1.941748  2.085366  1.969697  2.073684  2.247191  2.067308  2.095238  2.060606  2.471264  2.308511  2.291667  2.505376  2.623529  2.400000  2.340425  2.250000 
dram[5]:  2.000000  2.208791  1.990000  2.352273  2.106796  2.303371  2.031579  2.115789  2.427185  2.404040  2.612903  2.365385  2.532609  2.397959  2.475610  2.489130 
dram[6]:  2.188679  1.850394  2.173469  2.057692  1.979592  2.134831  2.138889  1.990741  2.234783  2.357798  2.398148  2.300000  2.363636  2.853658  2.352273  2.488889 
dram[7]:  2.095745  2.117021  2.031915  2.153061  2.018868  2.206186  2.147368  2.079208  2.185185  2.289720  2.483516  2.295652  2.340659  2.536842  2.529412  2.392857 
dram[8]:  1.970588  2.301075  2.009091  2.270588  2.125000  2.060000  2.108911  2.098039  2.405941  2.256881  2.405660  2.538461  3.274510  2.203883  2.583333  2.718310 
dram[9]:  2.282353  2.000000  2.106383  2.022222  2.137255  2.125000  2.505618  2.337079  2.213592  2.264706  2.346535  2.561798  2.445544  2.516129  2.558140  2.360825 
dram[10]:  2.213483  2.098901  2.179775  1.990196  2.219780  2.247059  2.288889  2.284210  2.166667  2.577778  2.274510  2.484210  2.706667  2.320000  2.384615  2.580247 
average row locality = 38417/16948 = 2.266757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       152       145       149       151       154       148       154       157       161       164       179       159       163       146       159 
dram[1]:       157       166       143       150       150       162       139       155       170       174       166       166       138       157       158       151 
dram[2]:       161       156       141       160       153       165       161       157       159       183       164       177       147       164       157       152 
dram[3]:       177       141       168       149       168       143       160       142       177       167       182       168       152       149       142       159 
dram[4]:       150       129       148       152       144       161       160       148       148       154       156       161       163       154       162       171 
dram[5]:       148       154       149       157       162       151       143       153       176       165       169       164       162       171       153       170 
dram[6]:       176       173       160       161       140       138       172       163       175       176       180       175       153       165       151       163 
dram[7]:       145       148       142       158       161       158       153       157       169       174       164       181       155       172       159       150 
dram[8]:       152       160       167       146       167       155       157       159       176       171       173       159       170       161       160       142 
dram[9]:       148       151       148       135       164       165       163       153       154       161       167       160       171       167       163       164 
dram[10]:       148       145       144       153       147       140       157       162       171       165       160       165       149       162       158       151 
total reads: 27847
bank skew: 183/129 = 1.42
chip skew: 2621/2461 = 1.07
number of total write accesses:
dram[0]:        48        56        52        51        54        56        53        54        62        72        66        87        60        67        54        56 
dram[1]:        59        55        48        51        49        54        52        55        81        85        71        70        52        64        55        61 
dram[2]:        51        52        47        59        53        53        60        48        72        84        66        76        58        67        53        49 
dram[3]:        60        50        53        48        53        51        53        57        89        62        80        75        56        57        53        58 
dram[4]:        50        42        47        45        56        54        60        56        67        63        64        72        60        62        58        63 
dram[5]:        46        47        50        50        55        54        50        48        74        73        74        82        71        64        50        59 
dram[6]:        56        62        53        53        54        52        59        52        82        81        79        78        55        69        56        61 
dram[7]:        52        51        49        53        53        56        51        53        67        71        62        83        58        69        56        51 
dram[8]:        49        54        54        47        54        51        56        55        67        75        82        72       164        66        57        51 
dram[9]:        46        53        50        47        54        56        60        55        74        70        70        68        76        67        57        65 
dram[10]:        49        46        50        50        55        51        49        55        76        67        72        71        54        70        59        58 
total reads: 10570
bank skew: 164/42 = 3.90
chip skew: 1054/919 = 1.15
average mf latency per bank:
dram[0]:       4169      1920      2771      2148      3204      3347      3554      2093      4435      6443      5982      4795      7078      5321      5473      6908
dram[1]:       3304      2447      2292      3422      2739      3776      4393      3165      4689      4181      5174      4678      6195      4526      3345      4045
dram[2]:       3175      1593      4460      2429      4357      5065      3774      5989      3690      5022      5008      5568      3807      4800      6671      6027
dram[3]:       3354      2710      5894      3372      3907      4997      2824      2192      3838      6402      3488      5373      6290      5768      5220      5517
dram[4]:       3472      3175      4016      2472      3190      3566      3715      3029      4005      4980      6335      7738      5805      4134      5757      5213
dram[5]:       2457      4299      3261      3673      3482      1745      3907      3177      4272      4038      5669      5883      3562      3904      6504      5167
dram[6]:       2426      2590      3473      4169      3217      5161      2538      5054      4414      3382      4649      6976      3576      4242      6066      2784
dram[7]:       1948      2402      3457      4115      5648      3304      4450      3464      5032      4664      9536      5633      4365      5578      5410      5980
dram[8]:       2311      5482      3163      2520      2638      5713      4085      2795      4836      4865      7686      4953     11600      4546      4295      4072
dram[9]:       3110      3655      3723      3333      3290      3506      1719      2388      5114      5912      5158      4743      4384      4030      4697      4613
dram[10]:       1686      2517      2945      4323      3673      4229      2856      3052      5014      6248      4864      5545      3798      3272      3684      4479
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190      5231    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     11182    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625       442    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     34372
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151      1490    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:       1618    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718079 n_nop=2703825 n_act=1530 n_pre=1514 n_req=3431 n_rd=9932 n_write=1278 bw_util=0.008248
n_activity=70648 dram_eff=0.3173
bk0: 568a 2713682i bk1: 608a 2713166i bk2: 580a 2713878i bk3: 596a 2713590i bk4: 604a 2713513i bk5: 616a 2713059i bk6: 592a 2713074i bk7: 616a 2713272i bk8: 628a 2713157i bk9: 644a 2712535i bk10: 656a 2712979i bk11: 716a 2711912i bk12: 636a 2713137i bk13: 652a 2712962i bk14: 584a 2713410i bk15: 636a 2713234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0133962
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718079 n_nop=2703734 n_act=1517 n_pre=1501 n_req=3464 n_rd=10008 n_write=1319 bw_util=0.008335
n_activity=69536 dram_eff=0.3258
bk0: 628a 2713314i bk1: 664a 2713065i bk2: 572a 2713981i bk3: 600a 2713397i bk4: 600a 2713802i bk5: 648a 2713429i bk6: 556a 2714038i bk7: 620a 2713351i bk8: 680a 2712490i bk9: 696a 2712299i bk10: 664a 2713070i bk11: 664a 2712925i bk12: 552a 2714298i bk13: 628a 2713346i bk14: 632a 2713678i bk15: 604a 2713779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0125537
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718079 n_nop=2703484 n_act=1569 n_pre=1553 n_req=3505 n_rd=10228 n_write=1245 bw_util=0.008442
n_activity=71572 dram_eff=0.3206
bk0: 644a 2713253i bk1: 624a 2713429i bk2: 564a 2713802i bk3: 640a 2713097i bk4: 612a 2713447i bk5: 660a 2712805i bk6: 644a 2713027i bk7: 628a 2713169i bk8: 636a 2713213i bk9: 732a 2712165i bk10: 656a 2712826i bk11: 708a 2712476i bk12: 588a 2713595i bk13: 656a 2713165i bk14: 628a 2713642i bk15: 608a 2713849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0127719
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718079 n_nop=2703571 n_act=1539 n_pre=1523 n_req=3499 n_rd=10176 n_write=1270 bw_util=0.008422
n_activity=70443 dram_eff=0.325
bk0: 708a 2713014i bk1: 564a 2713797i bk2: 672a 2713343i bk3: 596a 2713320i bk4: 672a 2712986i bk5: 572a 2713519i bk6: 640a 2713230i bk7: 568a 2713219i bk8: 708a 2712635i bk9: 668a 2713231i bk10: 728a 2712865i bk11: 672a 2712800i bk12: 608a 2713973i bk13: 596a 2713745i bk14: 568a 2714264i bk15: 636a 2713866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0123764
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718079 n_nop=2704027 n_act=1519 n_pre=1503 n_req=3380 n_rd=9844 n_write=1186 bw_util=0.008116
n_activity=68391 dram_eff=0.3226
bk0: 600a 2713543i bk1: 516a 2714345i bk2: 592a 2713537i bk3: 608a 2713570i bk4: 576a 2713790i bk5: 644a 2713123i bk6: 640a 2712773i bk7: 592a 2713097i bk8: 592a 2713657i bk9: 616a 2713376i bk10: 624a 2713393i bk11: 644a 2713106i bk12: 652a 2713760i bk13: 616a 2713473i bk14: 648a 2713562i bk15: 684a 2712944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0107602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718079 n_nop=2703603 n_act=1521 n_pre=1505 n_req=3494 n_rd=10188 n_write=1262 bw_util=0.008425
n_activity=71089 dram_eff=0.3221
bk0: 592a 2713781i bk1: 616a 2713925i bk2: 596a 2713527i bk3: 628a 2713860i bk4: 648a 2713315i bk5: 604a 2713832i bk6: 572a 2713662i bk7: 612a 2713196i bk8: 704a 2713065i bk9: 660a 2713006i bk10: 676a 2713228i bk11: 656a 2712746i bk12: 648a 2713325i bk13: 684a 2713008i bk14: 612a 2713992i bk15: 680a 2713342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0113746
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718079 n_nop=2702966 n_act=1628 n_pre=1612 n_req=3623 n_rd=10484 n_write=1389 bw_util=0.008736
n_activity=74527 dram_eff=0.3186
bk0: 704a 2713104i bk1: 692a 2712586i bk2: 640a 2713218i bk3: 644a 2712885i bk4: 560a 2713704i bk5: 552a 2713525i bk6: 688a 2712702i bk7: 652a 2712660i bk8: 700a 2712275i bk9: 704a 2712245i bk10: 720a 2712428i bk11: 700a 2712335i bk12: 612a 2713716i bk13: 660a 2713381i bk14: 604a 2713750i bk15: 652a 2713287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.012266
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718079 n_nop=2703566 n_act=1555 n_pre=1539 n_req=3481 n_rd=10184 n_write=1235 bw_util=0.008402
n_activity=70470 dram_eff=0.3241
bk0: 580a 2713608i bk1: 592a 2713813i bk2: 568a 2713868i bk3: 632a 2713615i bk4: 644a 2713394i bk5: 632a 2713293i bk6: 612a 2713572i bk7: 628a 2713260i bk8: 676a 2712806i bk9: 696a 2712691i bk10: 656a 2713238i bk11: 724a 2712090i bk12: 620a 2713626i bk13: 688a 2712978i bk14: 636a 2713658i bk15: 600a 2713939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0108621
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718079 n_nop=2703283 n_act=1564 n_pre=1548 n_req=3629 n_rd=10300 n_write=1384 bw_util=0.008597
n_activity=71361 dram_eff=0.3275
bk0: 608a 2713654i bk1: 640a 2713560i bk2: 668a 2713014i bk3: 584a 2713676i bk4: 668a 2712895i bk5: 620a 2712878i bk6: 628a 2712990i bk7: 636a 2712714i bk8: 704a 2712620i bk9: 684a 2712235i bk10: 692a 2712588i bk11: 636a 2713004i bk12: 680a 2712639i bk13: 644a 2712912i bk14: 640a 2713620i bk15: 568a 2714435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0134728
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718079 n_nop=2703622 n_act=1527 n_pre=1511 n_req=3502 n_rd=10136 n_write=1283 bw_util=0.008402
n_activity=70864 dram_eff=0.3223
bk0: 592a 2713651i bk1: 604a 2713227i bk2: 592a 2713473i bk3: 540a 2713692i bk4: 656a 2712886i bk5: 660a 2712720i bk6: 652a 2713150i bk7: 612a 2713177i bk8: 616a 2712681i bk9: 644a 2712529i bk10: 668a 2712996i bk11: 640a 2713156i bk12: 684a 2712697i bk13: 668a 2712966i bk14: 652a 2713732i bk15: 656a 2712953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0138094
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718079 n_nop=2704007 n_act=1480 n_pre=1464 n_req=3409 n_rd=9908 n_write=1220 bw_util=0.008188
n_activity=69078 dram_eff=0.3222
bk0: 592a 2714007i bk1: 580a 2713978i bk2: 576a 2713793i bk3: 612a 2713374i bk4: 588a 2713711i bk5: 560a 2713800i bk6: 628a 2713602i bk7: 648a 2713418i bk8: 684a 2712642i bk9: 660a 2713263i bk10: 640a 2713143i bk11: 660a 2713087i bk12: 596a 2714144i bk13: 648a 2713065i bk14: 632a 2713504i bk15: 604a 2713741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0112418

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1212, Miss_rate = 0.068, Pending_hits = 619, Reservation_fails = 1
L2_cache_bank[1]: Access = 17956, Miss = 1271, Miss_rate = 0.071, Pending_hits = 610, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1221, Miss_rate = 0.068, Pending_hits = 604, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1281, Miss_rate = 0.071, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1243, Miss_rate = 0.070, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1314, Miss_rate = 0.072, Pending_hits = 611, Reservation_fails = 5
L2_cache_bank[6]: Access = 18466, Miss = 1326, Miss_rate = 0.072, Pending_hits = 630, Reservation_fails = 2
L2_cache_bank[7]: Access = 17880, Miss = 1218, Miss_rate = 0.068, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1231, Miss_rate = 0.069, Pending_hits = 621, Reservation_fails = 2
L2_cache_bank[9]: Access = 17963, Miss = 1230, Miss_rate = 0.068, Pending_hits = 605, Reservation_fails = 1
L2_cache_bank[10]: Access = 18144, Miss = 1262, Miss_rate = 0.070, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1285, Miss_rate = 0.070, Pending_hits = 620, Reservation_fails = 1
L2_cache_bank[12]: Access = 18308, Miss = 1307, Miss_rate = 0.071, Pending_hits = 635, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1314, Miss_rate = 0.071, Pending_hits = 617, Reservation_fails = 0
L2_cache_bank[14]: Access = 18022, Miss = 1248, Miss_rate = 0.069, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1298, Miss_rate = 0.072, Pending_hits = 591, Reservation_fails = 1
L2_cache_bank[16]: Access = 31380, Miss = 1322, Miss_rate = 0.042, Pending_hits = 698, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1253, Miss_rate = 0.070, Pending_hits = 604, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1278, Miss_rate = 0.071, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[19]: Access = 17630, Miss = 1256, Miss_rate = 0.071, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[20]: Access = 17795, Miss = 1234, Miss_rate = 0.069, Pending_hits = 597, Reservation_fails = 2
L2_cache_bank[21]: Access = 18074, Miss = 1243, Miss_rate = 0.069, Pending_hits = 606, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27847
L2_total_cache_miss_rate = 0.0679
L2_total_cache_pending_hits = 13450
L2_total_cache_reservation_fails = 16
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12795
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8886
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.6429
	minimum = 6
	maximum = 830
Network latency average = 43.4966
	minimum = 6
	maximum = 579
Slowest packet = 743567
Flit latency average = 52.0642
	minimum = 6
	maximum = 578
Slowest flit = 1141672
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0544109
	minimum = 0.0421716 (at node 26)
	maximum = 0.319333 (at node 44)
Accepted packet rate average = 0.0544109
	minimum = 0.0421716 (at node 26)
	maximum = 0.319333 (at node 44)
Injected flit rate average = 0.0816163
	minimum = 0.061717 (at node 46)
	maximum = 0.332033 (at node 44)
Accepted flit rate average= 0.0816163
	minimum = 0.0509345 (at node 26)
	maximum = 0.625967 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6188 (12 samples)
	minimum = 6 (12 samples)
	maximum = 203 (12 samples)
Network latency average = 14.311 (12 samples)
	minimum = 6 (12 samples)
	maximum = 148.5 (12 samples)
Flit latency average = 15.1727 (12 samples)
	minimum = 6 (12 samples)
	maximum = 147.75 (12 samples)
Fragmentation average = 0.000134314 (12 samples)
	minimum = 0 (12 samples)
	maximum = 19.9167 (12 samples)
Injected packet rate average = 0.0334634 (12 samples)
	minimum = 0.0267617 (12 samples)
	maximum = 0.0914049 (12 samples)
Accepted packet rate average = 0.0334634 (12 samples)
	minimum = 0.0267617 (12 samples)
	maximum = 0.0914049 (12 samples)
Injected flit rate average = 0.0506966 (12 samples)
	minimum = 0.0343057 (12 samples)
	maximum = 0.118531 (12 samples)
Accepted flit rate average = 0.0506966 (12 samples)
	minimum = 0.0399845 (12 samples)
	maximum = 0.162487 (12 samples)
Injected packet size average = 1.51499 (12 samples)
Accepted packet size average = 1.51499 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 29 sec (1229 sec)
gpgpu_simulation_rate = 47018 (inst/sec)
gpgpu_simulation_rate = 3382 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 127138
gpu_sim_insn = 8878634
gpu_ipc =      69.8346
gpu_tot_sim_cycle = 4511873
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      14.7754
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 534612
gpu_stall_icnt2sh    = 1975702
partiton_reqs_in_parallel = 2266116
partiton_reqs_in_parallel_total    = 32200282
partiton_level_parallism =      17.8241
partiton_level_parallism_total  =       7.6390
partiton_reqs_in_parallel_util = 2266116
partiton_reqs_in_parallel_util_total    = 32200282
gpu_sim_cycle_parition_util = 127041
gpu_tot_sim_cycle_parition_util    = 1463817
partiton_level_parallism_util =      17.8377
partiton_level_parallism_util_total  =      21.6653
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     643.4134 GB/Sec
L2_BW_total  =      26.7438 GB/Sec
gpu_total_sim_rate=40183

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3238, 2803, 3012, 3259, 3087, 3016, 3420, 3344, 2911, 2965, 2604, 2966, 3485, 3715, 3249, 2915, 2711, 2997, 3196, 3337, 3313, 3024, 3485, 3370, 3145, 2764, 3399, 3235, 3366, 3028, 2896, 3520, 2742, 2802, 2930, 2767, 2950, 2757, 3180, 2703, 2853, 3250, 2689, 2536, 3749, 3319, 3128, 2937, 2334, 2314, 2920, 2454, 2776, 2938, 2881, 2589, 2813, 2934, 2785, 2820, 2765, 3148, 2531, 2615, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 3178504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3161571
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12047
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4707706	W0_Idle:42692727	W0_Scoreboard:36511824	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 301 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 4511650 
mrq_lat_table:70064 	2052 	1940 	13831 	7963 	2324 	1496 	2104 	2815 	1117 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1041581 	210077 	9403 	5274 	2380 	561 	2477 	520 	207 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	292959 	50218 	412681 	226181 	151875 	119819 	7586 	3251 	2462 	1931 	497 	2469 	509 	208 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	302364 	207465 	344872 	18513 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	123344 	273706 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	997 	130 	23 	8 	14 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        27        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        23        18        20        16        16        16        15 
dram[2]:        16        16        16        16        16        16        16        16        20        26        18        24        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        23        24        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        23        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        23        16        21        31        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        20        22        25        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        26        16        18        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        16        23        19        83        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        21        18        16        20        16        16        16        16 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  1.769470  1.796407  1.847176  1.837580  1.996283  1.966667  1.969388  1.942568  1.975352  1.947041  1.976027  1.944444  1.966667  2.014368  1.779292  1.805851 
dram[1]:  1.734417  1.859375  1.866667  1.922819  2.044983  1.951220  2.007491  2.091241  1.955696  2.020270  1.964789  2.089965  1.862275  1.897281  1.879412  1.958580 
dram[2]:  1.761364  1.862745  1.915493  1.982818  1.945161  1.911950  1.877966  2.094545  2.071918  1.975779  1.930314  2.025641  1.806916  2.021277  1.816199  1.834783 
dram[3]:  1.796512  1.720779  1.932692  1.750000  2.003115  1.923333  1.952862  1.957377  2.090000  2.027344  1.983333  1.938511  1.891738  1.882682  1.811475  1.933934 
dram[4]:  1.763231  1.717647  1.828479  1.763636  1.874608  1.806962  1.864112  2.000000  2.073426  2.014337  1.963211  2.041667  2.071875  2.015823  1.858407  1.810056 
dram[5]:  1.786145  1.853333  1.723404  1.968858  1.993548  2.046763  2.070111  2.030612  2.077441  1.961938  2.079710  2.064626  1.964179  1.888252  1.887195  1.928177 
dram[6]:  1.845930  1.751337  1.842767  1.813115  1.837748  1.925170  2.006536  1.951456  2.072414  2.000000  2.084967  1.979933  1.915888  1.942529  1.894737  1.921053 
dram[7]:  1.864865  1.824773  1.900311  1.880645  1.923323  1.952830  1.996711  1.982206  1.875817  2.006536  1.990164  1.965190  1.890805  1.930636  1.878873  1.872727 
dram[8]:  1.722388  1.809091  1.783237  1.845361  2.037931  1.814935  2.065934  1.904025  2.041096  2.078067  2.006452  1.996503  2.210210  1.866279  1.849850  1.843931 
dram[9]:  2.003425  1.833846  1.829091  1.885375  1.927336  2.000000  1.983871  2.013793  2.064885  1.917219  2.034843  2.007042  1.901734  1.924419  1.849858  1.875723 
dram[10]:  1.812308  1.801223  1.952727  1.989547  2.047273  1.958904  2.027491  2.077181  2.003425  2.026059  1.912338  2.000000  2.026316  1.914286  1.882698  1.930233 
average row locality = 105753/54928 = 1.925302
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       414       423       412       427       402       464       426       425       403       440       412       413       456       482       443       468 
dram[1]:       452       440       407       422       427       413       397       420       431       412       398       423       426       436       449       452 
dram[2]:       445       415       405       436       435       443       417       429       415       416       404       445       433       467       424       447 
dram[3]:       450       397       446       407       461       424       422       426       431       384       428       422       459       456       449       450 
dram[4]:       452       418       414       436       427       430       396       417       410       401       421       419       453       438       448       454 
dram[5]:       433       416       422       424       445       412       416       434       437       401       404       417       452       458       436       479 
dram[6]:       467       474       434       417       405       410       447       451       424       428       446       429       439       466       449       456 
dram[7]:       401       430       446       424       441       456       430       419       416       433       422       434       460       454       467       430 
dram[8]:       425       441       449       417       429       410       413       445       427       404       431       401       454       448       444       438 
dram[9]:       430       433       389       370       420       437       444       429       381       409       420       406       455       451       460       443 
dram[10]:       431       431       404       435       418       413       433       448       406       441       418       383       426       453       441       460 
total reads: 75722
bank skew: 482/370 = 1.30
chip skew: 7042/6777 = 1.04
number of total write accesses:
dram[0]:       154       177       144       150       135       185       153       150       158       185       165       182       193       219       210       211 
dram[1]:       188       155       125       151       164       147       139       153       187       186       160       181       196       192       190       210 
dram[2]:       175       155       139       141       168       165       137       147       190       155       150       187       194       198       159       186 
dram[3]:       168       133       157       139       182       153       158       171       196       135       167       177       205       218       214       194 
dram[4]:       181       166       151       146       171       141       139       163       183       161       166       169       210       199       182       194 
dram[5]:       160       140       145       145       173       157       145       163       180       166       170       190       206       201       183       219 
dram[6]:       168       181       152       136       150       156       167       152       177       178       192       163       176       210       199       201 
dram[7]:       151       174       164       159       161       165       177       138       158       181       185       187       198       214       200       188 
dram[8]:       152       156       168       120       162       149       151       170       169       155       191       170       282       194       172       200 
dram[9]:       155       163       114       107       137       147       171       155       160       170       164       164       203       211       193       206 
dram[10]:       158       158       133       136       145       159       157       171       179       181       171       159       190       217       201       204 
total reads: 30031
bank skew: 282/107 = 2.64
chip skew: 2800/2620 = 1.07
average mf latency per bank:
dram[0]:       3490      2651      3079      2887      3739      3255      3606      3266      3996      4589      4636      4248      4225      3319      3371      3803
dram[1]:       2965      2897      3004      3224      3194      3663      4117      3351      3970      3950      4451      3928      3665      3249      2871      2967
dram[2]:       2961      2589      3553      2994      3657      3965      3961      4595      3512      4605      4255      4242      2873      3278      4253      3693
dram[3]:       3276      3243      4231      3314      3427      4035      3420      3134      3766      5199      3693      4372      3704      3389      3264      3576
dram[4]:       3095      3098      3533      2977      3429      3695      4113      3447      3769      4186      4651      5305      3696      3155      3746      3644
dram[5]:       2835      3671      3281      3415      3468      2984      3793      3384      3800      3981      4620      4516      2874      3078      3920      3397
dram[6]:       2812      2855      3368      3736      3475      4089      3191      4322      4028      3518      3889      5227      2996      3236      3671      2681
dram[7]:       2743      2742      3076      3476      4192      3365      3745      3769      4241      3947      5604      4422      3177      3747      3402      3730
dram[8]:       2842      4041      3033      3040      3202      4346      3839      3203      4117      4414      5170      4134      6725      3490      3215      2830
dram[9]:       3013      3301      3768      3633      3621      3525      2732      3080      4426      4573      4239      4007      3409      3034      3257      3259
dram[10]:       2673      2809      3375      3617      3724      3763      3321      3279      4310      4420      4075      4538      2961      2728      2880      3065
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190     18017    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     13747    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625     18337    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     34372
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151     15028    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:      17847    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2954154 n_nop=2910141 n_act=5084 n_pre=5068 n_req=9681 n_rd=27640 n_write=6221 bw_util=0.02292
n_activity=186623 dram_eff=0.3629
bk0: 1656a 2935962i bk1: 1692a 2934424i bk2: 1648a 2934890i bk3: 1708a 2934215i bk4: 1608a 2935432i bk5: 1856a 2932601i bk6: 1704a 2935096i bk7: 1700a 2935960i bk8: 1612a 2936190i bk9: 1760a 2934213i bk10: 1648a 2935895i bk11: 1652a 2934410i bk12: 1824a 2932135i bk13: 1928a 2931069i bk14: 1772a 2932611i bk15: 1872a 2931413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16458
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2954154 n_nop=2911014 n_act=4917 n_pre=4901 n_req=9529 n_rd=27220 n_write=6102 bw_util=0.02256
n_activity=180775 dram_eff=0.3687
bk0: 1808a 2933164i bk1: 1760a 2935689i bk2: 1628a 2936267i bk3: 1688a 2934757i bk4: 1708a 2935235i bk5: 1652a 2934784i bk6: 1588a 2936692i bk7: 1680a 2934707i bk8: 1724a 2934447i bk9: 1648a 2935342i bk10: 1592a 2937829i bk11: 1692a 2935370i bk12: 1704a 2933662i bk13: 1744a 2933354i bk14: 1796a 2933622i bk15: 1808a 2932200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155935
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2954154 n_nop=2910940 n_act=4953 n_pre=4937 n_req=9522 n_rd=27504 n_write=5820 bw_util=0.02256
n_activity=183333 dram_eff=0.3635
bk0: 1780a 2932536i bk1: 1660a 2935289i bk2: 1620a 2936131i bk3: 1744a 2935403i bk4: 1740a 2934157i bk5: 1772a 2932775i bk6: 1668a 2936358i bk7: 1716a 2935124i bk8: 1660a 2934600i bk9: 1664a 2935654i bk10: 1616a 2936080i bk11: 1780a 2935074i bk12: 1732a 2933294i bk13: 1868a 2932625i bk14: 1696a 2934703i bk15: 1788a 2932688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.159828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2954154 n_nop=2910227 n_act=5072 n_pre=5056 n_req=9679 n_rd=27648 n_write=6151 bw_util=0.02288
n_activity=186235 dram_eff=0.363
bk0: 1800a 2935104i bk1: 1588a 2935906i bk2: 1784a 2934404i bk3: 1628a 2934766i bk4: 1844a 2933064i bk5: 1696a 2935100i bk6: 1688a 2934602i bk7: 1704a 2934143i bk8: 1724a 2934543i bk9: 1536a 2938488i bk10: 1712a 2935919i bk11: 1688a 2935080i bk12: 1836a 2932453i bk13: 1824a 2932023i bk14: 1796a 2932281i bk15: 1800a 2933866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166426
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2954154 n_nop=2910718 n_act=5035 n_pre=5019 n_req=9556 n_rd=27336 n_write=6046 bw_util=0.0226
n_activity=182424 dram_eff=0.366
bk0: 1808a 2932592i bk1: 1672a 2934963i bk2: 1656a 2935577i bk3: 1744a 2934483i bk4: 1708a 2933460i bk5: 1720a 2934520i bk6: 1584a 2935667i bk7: 1668a 2933944i bk8: 1640a 2935244i bk9: 1604a 2936918i bk10: 1684a 2935084i bk11: 1676a 2935089i bk12: 1812a 2933047i bk13: 1752a 2933491i bk14: 1792a 2933839i bk15: 1816a 2932401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15952
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2954154 n_nop=2910639 n_act=4933 n_pre=4917 n_req=9629 n_rd=27544 n_write=6121 bw_util=0.02279
n_activity=186815 dram_eff=0.3604
bk0: 1732a 2935813i bk1: 1664a 2937292i bk2: 1688a 2935805i bk3: 1696a 2936538i bk4: 1780a 2934042i bk5: 1648a 2935570i bk6: 1664a 2936026i bk7: 1736a 2934338i bk8: 1748a 2934822i bk9: 1604a 2937056i bk10: 1616a 2936651i bk11: 1668a 2935046i bk12: 1808a 2933714i bk13: 1832a 2932500i bk14: 1744a 2934662i bk15: 1916a 2932259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14977
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2954154 n_nop=2909614 n_act=5103 n_pre=5087 n_req=9800 n_rd=28168 n_write=6182 bw_util=0.02326
n_activity=188900 dram_eff=0.3637
bk0: 1868a 2934527i bk1: 1896a 2932441i bk2: 1736a 2935195i bk3: 1668a 2935625i bk4: 1620a 2935656i bk5: 1640a 2934767i bk6: 1788a 2934189i bk7: 1804a 2933435i bk8: 1696a 2935826i bk9: 1712a 2934947i bk10: 1784a 2934190i bk11: 1716a 2934580i bk12: 1756a 2934852i bk13: 1864a 2933599i bk14: 1796a 2933478i bk15: 1824a 2933006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151068
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2954154 n_nop=2909863 n_act=5086 n_pre=5070 n_req=9763 n_rd=27852 n_write=6283 bw_util=0.02311
n_activity=185692 dram_eff=0.3677
bk0: 1604a 2936522i bk1: 1720a 2934375i bk2: 1784a 2935033i bk3: 1696a 2933701i bk4: 1764a 2933762i bk5: 1824a 2932683i bk6: 1720a 2934473i bk7: 1676a 2934637i bk8: 1664a 2934407i bk9: 1732a 2934624i bk10: 1688a 2934131i bk11: 1736a 2933199i bk12: 1840a 2932868i bk13: 1816a 2932620i bk14: 1868a 2931897i bk15: 1720a 2933332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164556
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2954154 n_nop=2910599 n_act=5009 n_pre=4993 n_req=9637 n_rd=27504 n_write=6049 bw_util=0.02272
n_activity=184948 dram_eff=0.3628
bk0: 1700a 2936314i bk1: 1764a 2936640i bk2: 1796a 2933368i bk3: 1668a 2936617i bk4: 1716a 2934506i bk5: 1640a 2935555i bk6: 1652a 2935696i bk7: 1780a 2934039i bk8: 1708a 2934249i bk9: 1616a 2936190i bk10: 1724a 2935868i bk11: 1604a 2935225i bk12: 1816a 2934980i bk13: 1792a 2933252i bk14: 1776a 2934977i bk15: 1752a 2933575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152904
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2954154 n_nop=2911601 n_act=4850 n_pre=4834 n_req=9397 n_rd=27108 n_write=5761 bw_util=0.02225
n_activity=183502 dram_eff=0.3582
bk0: 1720a 2935892i bk1: 1732a 2935200i bk2: 1556a 2937781i bk3: 1480a 2938662i bk4: 1680a 2935459i bk5: 1748a 2935373i bk6: 1776a 2934263i bk7: 1716a 2934968i bk8: 1524a 2935322i bk9: 1636a 2935180i bk10: 1680a 2935875i bk11: 1624a 2935342i bk12: 1820a 2933278i bk13: 1804a 2932693i bk14: 1840a 2932870i bk15: 1772a 2932293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14841
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2954154 n_nop=2910959 n_act=4887 n_pre=4871 n_req=9560 n_rd=27364 n_write=6073 bw_util=0.02264
n_activity=183382 dram_eff=0.3647
bk0: 1724a 2934407i bk1: 1724a 2934789i bk2: 1616a 2936426i bk3: 1740a 2935364i bk4: 1672a 2935619i bk5: 1652a 2934438i bk6: 1732a 2934392i bk7: 1792a 2933511i bk8: 1624a 2935344i bk9: 1764a 2934997i bk10: 1672a 2936104i bk11: 1532a 2936881i bk12: 1704a 2934033i bk13: 1812a 2932226i bk14: 1764a 2932317i bk15: 1840a 2933006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3368, Miss_rate = 0.059, Pending_hits = 693, Reservation_fails = 3
L2_cache_bank[1]: Access = 57563, Miss = 3542, Miss_rate = 0.062, Pending_hits = 688, Reservation_fails = 0
L2_cache_bank[2]: Access = 56961, Miss = 3387, Miss_rate = 0.059, Pending_hits = 688, Reservation_fails = 2
L2_cache_bank[3]: Access = 57114, Miss = 3418, Miss_rate = 0.060, Pending_hits = 694, Reservation_fails = 3
L2_cache_bank[4]: Access = 56785, Miss = 3378, Miss_rate = 0.059, Pending_hits = 684, Reservation_fails = 1
L2_cache_bank[5]: Access = 57687, Miss = 3498, Miss_rate = 0.061, Pending_hits = 702, Reservation_fails = 8
L2_cache_bank[6]: Access = 57935, Miss = 3546, Miss_rate = 0.061, Pending_hits = 725, Reservation_fails = 4
L2_cache_bank[7]: Access = 57130, Miss = 3366, Miss_rate = 0.059, Pending_hits = 670, Reservation_fails = 1
L2_cache_bank[8]: Access = 57418, Miss = 3421, Miss_rate = 0.060, Pending_hits = 705, Reservation_fails = 6
L2_cache_bank[9]: Access = 57604, Miss = 3413, Miss_rate = 0.059, Pending_hits = 689, Reservation_fails = 3
L2_cache_bank[10]: Access = 57578, Miss = 3445, Miss_rate = 0.060, Pending_hits = 665, Reservation_fails = 1
L2_cache_bank[11]: Access = 57727, Miss = 3441, Miss_rate = 0.060, Pending_hits = 704, Reservation_fails = 1
L2_cache_bank[12]: Access = 57590, Miss = 3511, Miss_rate = 0.061, Pending_hits = 712, Reservation_fails = 3
L2_cache_bank[13]: Access = 58054, Miss = 3531, Miss_rate = 0.061, Pending_hits = 696, Reservation_fails = 0
L2_cache_bank[14]: Access = 57323, Miss = 3483, Miss_rate = 0.061, Pending_hits = 670, Reservation_fails = 4
L2_cache_bank[15]: Access = 57214, Miss = 3480, Miss_rate = 0.061, Pending_hits = 680, Reservation_fails = 2
L2_cache_bank[16]: Access = 70240, Miss = 3472, Miss_rate = 0.049, Pending_hits = 788, Reservation_fails = 1
L2_cache_bank[17]: Access = 56879, Miss = 3404, Miss_rate = 0.060, Pending_hits = 689, Reservation_fails = 1
L2_cache_bank[18]: Access = 56869, Miss = 3399, Miss_rate = 0.060, Pending_hits = 682, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3378, Miss_rate = 0.060, Pending_hits = 659, Reservation_fails = 2
L2_cache_bank[20]: Access = 56661, Miss = 3377, Miss_rate = 0.060, Pending_hits = 682, Reservation_fails = 5
L2_cache_bank[21]: Access = 57158, Miss = 3464, Miss_rate = 0.061, Pending_hits = 681, Reservation_fails = 1
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 75722
L2_total_cache_miss_rate = 0.0595
L2_total_cache_pending_hits = 15246
L2_total_cache_reservation_fails = 53
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 800278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 381753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.8833
	minimum = 6
	maximum = 1198
Network latency average = 35.6817
	minimum = 6
	maximum = 1074
Slowest packet = 835968
Flit latency average = 30.2085
	minimum = 6
	maximum = 1074
Slowest flit = 1295639
Fragmentation average = 0.060112
	minimum = 0
	maximum = 467
Injected packet rate average = 0.135765
	minimum = 0.114727 (at node 22)
	maximum = 0.155993 (at node 41)
Accepted packet rate average = 0.135765
	minimum = 0.114727 (at node 22)
	maximum = 0.155993 (at node 41)
Injected flit rate average = 0.228829
	minimum = 0.151337 (at node 22)
	maximum = 0.323718 (at node 37)
Accepted flit rate average= 0.228829
	minimum = 0.200917 (at node 46)
	maximum = 0.263161 (at node 13)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0237 (13 samples)
	minimum = 6 (13 samples)
	maximum = 279.538 (13 samples)
Network latency average = 15.9549 (13 samples)
	minimum = 6 (13 samples)
	maximum = 219.692 (13 samples)
Flit latency average = 16.3293 (13 samples)
	minimum = 6 (13 samples)
	maximum = 219 (13 samples)
Fragmentation average = 0.00474798 (13 samples)
	minimum = 0 (13 samples)
	maximum = 54.3077 (13 samples)
Injected packet rate average = 0.0413328 (13 samples)
	minimum = 0.0335282 (13 samples)
	maximum = 0.0963733 (13 samples)
Accepted packet rate average = 0.0413328 (13 samples)
	minimum = 0.0335282 (13 samples)
	maximum = 0.0963733 (13 samples)
Injected flit rate average = 0.0643991 (13 samples)
	minimum = 0.0433081 (13 samples)
	maximum = 0.134314 (13 samples)
Accepted flit rate average = 0.0643991 (13 samples)
	minimum = 0.0523639 (13 samples)
	maximum = 0.170231 (13 samples)
Injected packet size average = 1.55806 (13 samples)
Accepted packet size average = 1.55806 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 39 sec (1659 sec)
gpgpu_simulation_rate = 40183 (inst/sec)
gpgpu_simulation_rate = 2719 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15135
gpu_sim_insn = 5472444
gpu_ipc =     361.5754
gpu_tot_sim_cycle = 4749158
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      15.1895
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 534754
gpu_stall_icnt2sh    = 1975893
partiton_reqs_in_parallel = 332828
partiton_reqs_in_parallel_total    = 34466398
partiton_level_parallism =      21.9906
partiton_level_parallism_total  =       7.3275
partiton_reqs_in_parallel_util = 332828
partiton_reqs_in_parallel_util_total    = 34466398
gpu_sim_cycle_parition_util = 15135
gpu_tot_sim_cycle_parition_util    = 1590858
partiton_level_parallism_util =      21.9906
partiton_level_parallism_util_total  =      21.6684
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     255.8573 GB/Sec
L2_BW_total  =      26.2230 GB/Sec
gpu_total_sim_rate=42111

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3418, 2983, 3192, 3439, 3267, 3196, 3600, 3524, 3091, 3145, 2784, 3146, 3665, 3895, 3429, 3095, 2891, 3177, 3376, 3517, 3493, 3204, 3665, 3550, 3325, 2944, 3579, 3415, 3546, 3208, 3076, 3700, 2886, 2946, 3074, 2911, 3094, 2901, 3324, 2847, 2997, 3394, 2833, 2680, 3893, 3463, 3272, 3081, 2478, 2458, 3064, 2598, 2920, 3082, 3025, 2733, 2957, 3078, 2929, 2964, 2909, 3292, 2675, 2759, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 3486529
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3469017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12626
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5223716	W0_Idle:42770832	W0_Scoreboard:36570009	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 298 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 4749157 
mrq_lat_table:73280 	2112 	2153 	14620 	8277 	2476 	1693 	2259 	2815 	1117 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1075835 	216507 	9451 	5354 	2423 	561 	2477 	520 	207 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	296585 	51650 	414079 	233930 	174117 	123829 	7832 	3292 	2541 	1963 	497 	2469 	509 	208 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	309600 	208380 	344892 	18513 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	123344 	306390 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1025 	133 	23 	8 	14 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        24        36        49        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        27        23        46        47        16        16        27        15 
dram[2]:        16        41        16        16        16        16        16        16        24        26        18        24        39        16        41        16 
dram[3]:        16        16        16        16        17        16        16        16        31        28        37        24        16        28        16        16 
dram[4]:        37        23        16        16        16        16        16        16        18        18        16        29        16        16        16        16 
dram[5]:        18        16        16        16        16        16        16        16        30        16        21        31        16        16        26        16 
dram[6]:        16        16        16        16        16        16        17        16        27        28        22        25        40        16        16        30 
dram[7]:        16        16        16        16        16        15        16        16        21        17        16        26        16        18        26        16 
dram[8]:        47        27        16        16        15        15        17        16        28        16        40        19        93        16        16        16 
dram[9]:        27        22        16        16        15        15        16        16        31        23        25        16        27        16        16        33 
dram[10]:        30        27        16        16        17        16        16        16        21        30        19        20        16        44        16        16 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  1.900621  1.905325  1.884106  1.898734  1.988930  1.966667  1.966102  1.942568  2.073684  2.021538  2.108474  2.094156  2.096677  2.140401  1.870968  1.915119 
dram[1]:  1.848649  1.978328  1.905594  1.960133  2.044983  1.951220  2.011236  2.091241  2.028125  2.114478  2.115385  2.240550  1.991045  2.024096  2.002915  2.088495 
dram[2]:  1.872521  1.990291  1.930314  2.003378  1.942122  1.909091  1.875000  2.086643  2.152027  2.065517  2.072917  2.159745  1.922857  2.148485  1.934985  1.953757 
dram[3]:  1.904348  1.851133  1.980831  1.830671  2.000000  1.920266  1.956229  1.954248  2.168317  2.127907  2.105263  2.067308  2.002825  1.991690  1.926430  2.068862 
dram[4]:  1.867403  1.824561  1.881029  1.802985  1.874608  1.810127  1.861111  2.000000  2.167247  2.098940  2.100000  2.178694  2.201238  2.151420  1.967836  1.927577 
dram[5]:  1.901493  1.976744  1.793939  2.010274  1.993548  2.043011  2.070111  2.034014  2.167224  2.058621  2.227758  2.208054  2.095238  2.002841  1.996997  2.049587 
dram[6]:  1.968116  1.864000  1.869159  1.840391  1.834983  1.922034  2.006536  1.945338  2.156996  2.078431  2.205788  2.112211  2.037037  2.065902  2.014577  2.034783 
dram[7]:  2.003367  1.942943  1.911043  1.891720  1.920635  1.955975  1.996711  1.978723  1.951613  2.094463  2.124183  2.091483  2.005731  2.048991  1.977654  1.987915 
dram[8]:  1.852071  1.906907  1.821326  1.887755  2.037931  1.818182  2.065934  1.904025  2.129252  2.181482  2.125000  2.139373  2.587537  1.973913  1.967262  1.965418 
dram[9]:  2.134680  1.948328  1.894928  1.921569  1.927336  2.000000  1.987138  2.013793  2.174242  2.006557  2.150171  2.147368  2.005698  2.040346  1.980226  1.985755 
dram[10]:  1.923780  1.924242  1.978182  2.065517  2.043478  1.955631  2.027491  2.070000  2.105802  2.116129  2.041801  2.143382  2.177049  2.028329  2.002924  2.055073 
average row locality = 110849/55253 = 2.006208
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       429       438       416       434       402       464       426       425       413       450       428       429       472       498       459       484 
dram[1]:       467       454       411       427       427       413       397       420       441       422       414       439       442       452       465       468 
dram[2]:       459       429       408       440       435       443       417       429       425       426       420       461       449       483       440       463 
dram[3]:       464       411       452       416       461       424       422       426       441       394       444       438       475       472       465       466 
dram[4]:       467       432       420       442       427       430       396       417       420       411       437       435       469       454       464       470 
dram[5]:       448       431       429       429       445       412       416       434       447       411       420       433       468       474       452       495 
dram[6]:       483       490       438       422       405       410       447       451       434       438       462       445       455       482       465       472 
dram[7]:       417       446       450       427       441       456       430       419       426       443       438       450       476       470       483       446 
dram[8]:       441       455       454       422       429       410       413       445       437       414       447       417       471       464       460       454 
dram[9]:       446       448       395       374       420       437       444       429       392       420       436       422       471       467       476       459 
dram[10]:       445       447       406       442       418       413       433       448       417       452       434       399       442       469       457       476 
total reads: 77443
bank skew: 498/374 = 1.33
chip skew: 7199/6936 = 1.04
number of total write accesses:
dram[0]:       183       206       153       166       137       185       154       150       178       207       194       216       222       249       237       238 
dram[1]:       217       185       134       163       164       147       140       153       208       206       191       213       225       220       222       240 
dram[2]:       202       186       146       153       169       166       138       149       212       173       177       215       224       226       185       213 
dram[3]:       193       161       168       157       183       154       159       172       216       155       196       207       234       247       242       225 
dram[4]:       209       192       165       162       171       142       140       165       202       183       193       199       242       228       209       222 
dram[5]:       189       164       163       158       173       158       145       164       201       186       206       225       236       231       213       249 
dram[6]:       196       209       162       143       151       157       167       154       198       198       224       195       205       239       226       230 
dram[7]:       178       201       173       167       164       166       177       139       179       200       212       213       224       241       225       212 
dram[8]:       185       180       178       133       162       150       151       170       189       175       216       197       401       217       201       228 
dram[9]:       188       193       128       116       137       147       174       155       182       192       194       190       233       241       225       238 
dram[10]:       186       188       138       157       146       160       157       173       200       204       201       184       222       247       228       233 
total reads: 33406
bank skew: 401/116 = 3.46
chip skew: 3133/2933 = 1.07
average mf latency per bank:
dram[0]:       3286      2514      3053      2818      3786      3306      3662      3329      3875      4439      4396      4007      4010      3170      3223      3633
dram[1]:       2817      2743      2979      3175      3250      3724      4176      3415      3858      3843      4196      3722      3479      3098      2731      2831
dram[2]:       2820      2446      3533      2957      3706      4012      4018      4642      3425      4476      4035      4043      2739      3131      4032      3520
dram[3]:       3124      3055      4156      3205      3473      4087      3477      3192      3683      5016      3519      4143      3524      3234      3120      3393
dram[4]:       2942      2948      3455      2910      3484      3747      4174      3497      3678      4049      4422      5011      3505      3006      3565      3469
dram[5]:       2686      3481      3187      3354      3522      3035      3858      3441      3693      3862      4328      4254      2745      2934      3710      3241
dram[6]:       2674      2719      3331      3705      3528      4140      3250      4370      3914      3436      3699      4923      2855      3093      3503      2569
dram[7]:       2595      2607      3055      3456      4228      3413      3809      3832      4120      3857      5317      4222      3049      3581      3266      3567
dram[8]:       2676      3848      3012      2994      3266      4402      3917      3272      4028      4302      4947      3945      7900      3361      3069      2713
dram[9]:       2829      3118      3675      3594      3684      3587      2784      3149      4281      4428      4023      3830      3248      2894      3094      3092
dram[10]:       2542      2651      3381      3492      3783      3816      3389      3330      4181      4277      3871      4317      2809      2611      2758      2929
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190     18017    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     13747    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625     18337    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     34372
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151     15028    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:      17847    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2982256 n_nop=2937202 n_act=5113 n_pre=5097 n_req=10142 n_rd=28268 n_write=6576 bw_util=0.02337
n_activity=192090 dram_eff=0.3628
bk0: 1716a 2963605i bk1: 1752a 2962050i bk2: 1664a 2962849i bk3: 1736a 2962078i bk4: 1608a 2963428i bk5: 1856a 2960697i bk6: 1704a 2963168i bk7: 1700a 2964064i bk8: 1652a 2963871i bk9: 1800a 2961742i bk10: 1712a 2963498i bk11: 1716a 2961933i bk12: 1888a 2959747i bk13: 1992a 2958631i bk14: 1836a 2960153i bk15: 1936a 2959030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167093
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2982256 n_nop=2938102 n_act=4940 n_pre=4924 n_req=9987 n_rd=27836 n_write=6454 bw_util=0.023
n_activity=186095 dram_eff=0.3685
bk0: 1868a 2960786i bk1: 1816a 2963294i bk2: 1644a 2964214i bk3: 1708a 2962627i bk4: 1708a 2963332i bk5: 1652a 2962883i bk6: 1588a 2964785i bk7: 1680a 2962810i bk8: 1764a 2962015i bk9: 1688a 2962982i bk10: 1656a 2965372i bk11: 1756a 2962900i bk12: 1768a 2961231i bk13: 1808a 2960915i bk14: 1860a 2961137i bk15: 1872a 2959761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2982256 n_nop=2938028 n_act=4984 n_pre=4968 n_req=9961 n_rd=28108 n_write=6168 bw_util=0.02299
n_activity=188626 dram_eff=0.3634
bk0: 1836a 2960274i bk1: 1716a 2962880i bk2: 1632a 2964071i bk3: 1760a 2963215i bk4: 1740a 2962221i bk5: 1772a 2960841i bk6: 1668a 2964423i bk7: 1716a 2963152i bk8: 1700a 2962189i bk9: 1704a 2963292i bk10: 1680a 2963616i bk11: 1844a 2962588i bk12: 1796a 2960785i bk13: 1932a 2960179i bk14: 1760a 2962391i bk15: 1852a 2960312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161552
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2982256 n_nop=2937286 n_act=5099 n_pre=5083 n_req=10140 n_rd=28284 n_write=6504 bw_util=0.02333
n_activity=191786 dram_eff=0.3628
bk0: 1856a 2962835i bk1: 1644a 2963583i bk2: 1808a 2962311i bk3: 1664a 2962566i bk4: 1844a 2961133i bk5: 1696a 2963174i bk6: 1688a 2962700i bk7: 1704a 2962212i bk8: 1764a 2962194i bk9: 1576a 2966140i bk10: 1776a 2963333i bk11: 1752a 2962474i bk12: 1900a 2960026i bk13: 1888a 2959555i bk14: 1860a 2959916i bk15: 1864a 2961474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167848
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2982256 n_nop=2937777 n_act=5066 n_pre=5050 n_req=10015 n_rd=27964 n_write=6399 bw_util=0.02304
n_activity=188131 dram_eff=0.3653
bk0: 1868a 2960182i bk1: 1728a 2962661i bk2: 1680a 2963448i bk3: 1768a 2962276i bk4: 1708a 2961553i bk5: 1720a 2962614i bk6: 1584a 2963737i bk7: 1668a 2962013i bk8: 1680a 2962943i bk9: 1644a 2964504i bk10: 1748a 2962731i bk11: 1740a 2962607i bk12: 1876a 2960607i bk13: 1816a 2961147i bk14: 1856a 2961362i bk15: 1880a 2959993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161184
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2982256 n_nop=2937666 n_act=4964 n_pre=4948 n_req=10105 n_rd=28176 n_write=6502 bw_util=0.02326
n_activity=192428 dram_eff=0.3604
bk0: 1792a 2963374i bk1: 1724a 2964955i bk2: 1716a 2963651i bk3: 1716a 2964388i bk4: 1780a 2962134i bk5: 1648a 2963627i bk6: 1664a 2964126i bk7: 1736a 2962437i bk8: 1788a 2962448i bk9: 1644a 2964719i bk10: 1680a 2964030i bk11: 1732a 2962371i bk12: 1872a 2961332i bk13: 1896a 2960089i bk14: 1808a 2962222i bk15: 1980a 2959910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153114
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2982256 n_nop=2936676 n_act=5137 n_pre=5121 n_req=10253 n_rd=28796 n_write=6526 bw_util=0.02369
n_activity=194755 dram_eff=0.3627
bk0: 1932a 2962146i bk1: 1960a 2960066i bk2: 1752a 2963092i bk3: 1688a 2963575i bk4: 1620a 2963723i bk5: 1640a 2962834i bk6: 1788a 2962296i bk7: 1804a 2961477i bk8: 1736a 2963480i bk9: 1752a 2962572i bk10: 1848a 2961638i bk11: 1780a 2962069i bk12: 1820a 2962423i bk13: 1928a 2961184i bk14: 1860a 2961134i bk15: 1888a 2960589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152828
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2982256 n_nop=2936961 n_act=5114 n_pre=5098 n_req=10189 n_rd=28472 n_write=6611 bw_util=0.02353
n_activity=191037 dram_eff=0.3673
bk0: 1668a 2964249i bk1: 1784a 2961979i bk2: 1800a 2962931i bk3: 1708a 2961559i bk4: 1764a 2961787i bk5: 1824a 2960768i bk6: 1720a 2962568i bk7: 1676a 2962690i bk8: 1704a 2961970i bk9: 1772a 2962297i bk10: 1752a 2961659i bk11: 1800a 2960787i bk12: 1904a 2960521i bk13: 1880a 2960292i bk14: 1932a 2959564i bk15: 1784a 2961013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166022
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2982256 n_nop=2937597 n_act=5034 n_pre=5018 n_req=10166 n_rd=28132 n_write=6475 bw_util=0.02321
n_activity=190842 dram_eff=0.3627
bk0: 1764a 2963950i bk1: 1820a 2964301i bk2: 1816a 2961334i bk3: 1688a 2964505i bk4: 1716a 2962601i bk5: 1640a 2963644i bk6: 1652a 2963798i bk7: 1780a 2962142i bk8: 1748a 2961718i bk9: 1656a 2963669i bk10: 1788a 2963629i bk11: 1668a 2962876i bk12: 1884a 2962375i bk13: 1856a 2960954i bk14: 1840a 2962705i bk15: 1816a 2961247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156256
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2982256 n_nop=2938598 n_act=4889 n_pre=4873 n_req=9869 n_rd=27744 n_write=6152 bw_util=0.02273
n_activity=189547 dram_eff=0.3577
bk0: 1784a 2963349i bk1: 1792a 2962729i bk2: 1580a 2965660i bk3: 1496a 2966547i bk4: 1680a 2963556i bk5: 1748a 2963472i bk6: 1776a 2962325i bk7: 1716a 2963074i bk8: 1568a 2962963i bk9: 1680a 2962762i bk10: 1744a 2963233i bk11: 1688a 2962931i bk12: 1884a 2960747i bk13: 1868a 2960281i bk14: 1904a 2960514i bk15: 1836a 2959798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2982256 n_nop=2938020 n_act=4914 n_pre=4898 n_req=10022 n_rd=27992 n_write=6432 bw_util=0.02309
n_activity=188753 dram_eff=0.3648
bk0: 1780a 2961989i bk1: 1788a 2962294i bk2: 1624a 2964453i bk3: 1768a 2963125i bk4: 1672a 2963670i bk5: 1652a 2962482i bk6: 1732a 2962491i bk7: 1792a 2961516i bk8: 1668a 2962971i bk9: 1808a 2962543i bk10: 1736a 2963575i bk11: 1596a 2964491i bk12: 1768a 2961637i bk13: 1876a 2959736i bk14: 1828a 2959893i bk15: 1904a 2960573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3445, Miss_rate = 0.059, Pending_hits = 754, Reservation_fails = 4
L2_cache_bank[1]: Access = 59051, Miss = 3622, Miss_rate = 0.061, Pending_hits = 757, Reservation_fails = 3
L2_cache_bank[2]: Access = 58449, Miss = 3464, Miss_rate = 0.059, Pending_hits = 755, Reservation_fails = 8
L2_cache_bank[3]: Access = 58602, Miss = 3495, Miss_rate = 0.060, Pending_hits = 761, Reservation_fails = 6
L2_cache_bank[4]: Access = 58273, Miss = 3453, Miss_rate = 0.059, Pending_hits = 740, Reservation_fails = 3
L2_cache_bank[5]: Access = 59175, Miss = 3574, Miss_rate = 0.060, Pending_hits = 763, Reservation_fails = 19
L2_cache_bank[6]: Access = 59423, Miss = 3624, Miss_rate = 0.061, Pending_hits = 783, Reservation_fails = 6
L2_cache_bank[7]: Access = 58618, Miss = 3447, Miss_rate = 0.059, Pending_hits = 738, Reservation_fails = 2
L2_cache_bank[8]: Access = 58906, Miss = 3500, Miss_rate = 0.059, Pending_hits = 768, Reservation_fails = 7
L2_cache_bank[9]: Access = 59092, Miss = 3491, Miss_rate = 0.059, Pending_hits = 754, Reservation_fails = 5
L2_cache_bank[10]: Access = 59066, Miss = 3525, Miss_rate = 0.060, Pending_hits = 738, Reservation_fails = 4
L2_cache_bank[11]: Access = 59215, Miss = 3519, Miss_rate = 0.059, Pending_hits = 770, Reservation_fails = 4
L2_cache_bank[12]: Access = 59078, Miss = 3589, Miss_rate = 0.061, Pending_hits = 775, Reservation_fails = 4
L2_cache_bank[13]: Access = 59542, Miss = 3610, Miss_rate = 0.061, Pending_hits = 756, Reservation_fails = 3
L2_cache_bank[14]: Access = 58810, Miss = 3561, Miss_rate = 0.061, Pending_hits = 720, Reservation_fails = 7
L2_cache_bank[15]: Access = 58698, Miss = 3557, Miss_rate = 0.061, Pending_hits = 727, Reservation_fails = 3
L2_cache_bank[16]: Access = 79893, Miss = 3552, Miss_rate = 0.044, Pending_hits = 934, Reservation_fails = 3
L2_cache_bank[17]: Access = 58355, Miss = 3481, Miss_rate = 0.060, Pending_hits = 740, Reservation_fails = 1
L2_cache_bank[18]: Access = 58348, Miss = 3480, Miss_rate = 0.060, Pending_hits = 749, Reservation_fails = 5
L2_cache_bank[19]: Access = 58074, Miss = 3456, Miss_rate = 0.060, Pending_hits = 720, Reservation_fails = 9
L2_cache_bank[20]: Access = 58145, Miss = 3452, Miss_rate = 0.059, Pending_hits = 746, Reservation_fails = 6
L2_cache_bank[21]: Access = 58642, Miss = 3546, Miss_rate = 0.060, Pending_hits = 747, Reservation_fails = 6
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 77443
L2_total_cache_miss_rate = 0.0589
L2_total_cache_pending_hits = 16695
L2_total_cache_reservation_fails = 118
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411267
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18781
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.6518
	minimum = 6
	maximum = 759
Network latency average = 43.9764
	minimum = 6
	maximum = 592
Slowest packet = 2549936
Flit latency average = 52.6546
	minimum = 6
	maximum = 591
Slowest flit = 4170144
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.053991
	minimum = 0.0422889 (at node 23)
	maximum = 0.318918 (at node 44)
Accepted packet rate average = 0.053991
	minimum = 0.0422889 (at node 23)
	maximum = 0.318918 (at node 44)
Injected flit rate average = 0.0809865
	minimum = 0.0609224 (at node 45)
	maximum = 0.331175 (at node 44)
Accepted flit rate average= 0.0809865
	minimum = 0.0507467 (at node 23)
	maximum = 0.625578 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.14 (14 samples)
	minimum = 6 (14 samples)
	maximum = 313.786 (14 samples)
Network latency average = 17.9564 (14 samples)
	minimum = 6 (14 samples)
	maximum = 246.286 (14 samples)
Flit latency average = 18.9239 (14 samples)
	minimum = 6 (14 samples)
	maximum = 245.571 (14 samples)
Fragmentation average = 0.00440884 (14 samples)
	minimum = 0 (14 samples)
	maximum = 50.4286 (14 samples)
Injected packet rate average = 0.0422369 (14 samples)
	minimum = 0.034154 (14 samples)
	maximum = 0.112269 (14 samples)
Accepted packet rate average = 0.0422369 (14 samples)
	minimum = 0.034154 (14 samples)
	maximum = 0.112269 (14 samples)
Injected flit rate average = 0.0655839 (14 samples)
	minimum = 0.0445662 (14 samples)
	maximum = 0.148376 (14 samples)
Accepted flit rate average = 0.0655839 (14 samples)
	minimum = 0.0522484 (14 samples)
	maximum = 0.202756 (14 samples)
Injected packet size average = 1.55276 (14 samples)
Accepted packet size average = 1.55276 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 33 sec (1713 sec)
gpgpu_simulation_rate = 42111 (inst/sec)
gpgpu_simulation_rate = 2772 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 305918
gpu_sim_insn = 17757560
gpu_ipc =      58.0468
gpu_tot_sim_cycle = 5282298
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      17.0181
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 2268189
gpu_stall_icnt2sh    = 7466272
partiton_reqs_in_parallel = 4996761
partiton_reqs_in_parallel_total    = 34799226
partiton_level_parallism =      16.3337
partiton_level_parallism_total  =       7.5338
partiton_reqs_in_parallel_util = 4996761
partiton_reqs_in_parallel_util_total    = 34799226
gpu_sim_cycle_parition_util = 305457
gpu_tot_sim_cycle_parition_util    = 1605993
partiton_level_parallism_util =      16.3583
partiton_level_parallism_util_total  =      20.8198
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     610.5106 GB/Sec
L2_BW_total  =      58.9333 GB/Sec
gpu_total_sim_rate=28970

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619477
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4741, 4293, 4595, 4770, 4777, 4468, 4978, 4950, 4442, 4597, 4120, 4597, 4997, 5194, 4786, 4491, 4373, 4503, 4797, 4834, 4953, 4548, 5026, 5016, 4646, 4335, 4971, 4778, 4873, 4580, 4473, 5128, 4038, 4120, 4134, 4071, 4139, 3983, 4382, 4011, 4159, 4423, 3939, 3784, 4974, 4562, 4370, 4141, 3552, 3631, 4173, 3742, 4032, 4119, 4132, 3913, 4041, 4237, 4030, 4049, 4002, 4312, 3812, 3871, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 11109472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11073477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 31109
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16747820	W0_Idle:42935786	W0_Scoreboard:39840974	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 358 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 5282260 
mrq_lat_table:153291 	3626 	3554 	26125 	17376 	4321 	3063 	4597 	5724 	2364 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2471644 	756955 	17717 	10080 	6384 	5463 	8574 	3538 	3420 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	314867 	99474 	1250242 	749224 	367024 	438115 	28716 	4959 	5358 	5515 	5259 	8266 	3588 	3334 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	472791 	604946 	1091497 	75899 	1408 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	123344 	911807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1135 	558 	69 	34 	19 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        37        16        22        16        16        16        16        30        24        36        49        45        46        17        43 
dram[1]:        44        27        16        16        16        16        17        16        27        30        46        47        45        44        27        46 
dram[2]:        41        41        16        16        16        16        16        16        24        28        43        44        39        44        41        43 
dram[3]:        39        42        17        27        17        16        16        16        31        28        37        31        30        28        44        47 
dram[4]:        37        23        19        16        16        16        16        16        29        18        43        29        42        45        37        44 
dram[5]:        25        39        25        16        16        16        16        16        30        30        36        31        46        32        26        46 
dram[6]:        44        44        16        16        16        16        17        16        27        28        25        25        40        45        43        30 
dram[7]:        43        42        16        16        16        16        16        16        21        29        43        42        42        43        26        40 
dram[8]:        47        27        16        16        15        15        17        16        28        30        40        43        93        39        40        44 
dram[9]:        27        22        20        16        15        16        16        16        31        23        25        42        27        31        48        33 
dram[10]:        30        27        16        23        17        16        16        16        32        30        26        41        48        44        43        45 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  1.691601  1.731874  1.658823  1.678311  1.736152  1.750689  1.749640  1.729196  1.752212  1.773963  1.780303  1.809524  1.718293  1.767189  1.668646  1.723077 
dram[1]:  1.721728  1.769655  1.713629  1.745840  1.785511  1.698324  1.731778  1.789550  1.754986  1.772472  1.795699  1.857355  1.691832  1.713936  1.754057  1.776961 
dram[2]:  1.699874  1.735493  1.703540  1.721335  1.754121  1.734353  1.691751  1.772526  1.795977  1.787923  1.728213  1.819767  1.690418  1.753086  1.675879  1.717284 
dram[3]:  1.725000  1.686221  1.684857  1.657895  1.792135  1.703857  1.772595  1.759712  1.783404  1.769113  1.848889  1.802309  1.745973  1.698266  1.753695  1.788732 
dram[4]:  1.680503  1.671562  1.660167  1.662585  1.678862  1.690411  1.734540  1.793353  1.793948  1.802941  1.844854  1.788653  1.819338  1.784031  1.776197  1.710462 
dram[5]:  1.719892  1.684896  1.660944  1.725146  1.741844  1.734375  1.812227  1.821173  1.851632  1.784496  1.822388  1.815942  1.746567  1.761845  1.761194  1.787469 
dram[6]:  1.745124  1.709924  1.682857  1.660294  1.678822  1.692521  1.798295  1.792958  1.839009  1.830816  1.834522  1.776353  1.726933  1.749395  1.732121  1.742054 
dram[7]:  1.749279  1.718291  1.721910  1.698276  1.731259  1.743955  1.804317  1.844880  1.786237  1.825954  1.802857  1.790630  1.763480  1.795602  1.727599  1.679087 
dram[8]:  1.676393  1.658854  1.650856  1.684134  1.750355  1.739884  1.800000  1.715789  1.818045  1.789954  1.809593  1.816233  1.988750  1.745025  1.708283  1.728710 
dram[9]:  1.791193  1.716981  1.700150  1.700658  1.754003  1.796736  1.729508  1.775281  1.811927  1.756484  1.833837  1.820064  1.740786  1.727382  1.728606  1.743030 
dram[10]:  1.686093  1.737637  1.731975  1.773071  1.770958  1.761834  1.748580  1.774468  1.811487  1.807692  1.792846  1.787136  1.791451  1.714116  1.740971  1.779725 
average row locality = 224116/128058 = 1.750113
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       909       902       848       868       872       921       886       885       844       872       842       851       977      1000       955      1000 
dram[1]:       939       923       847       862       902       884       865       889       874       871       836       877       935       958       969       981 
dram[2]:       942       907       861       888       908       904       867       891       864       865       845       883       942       984       934       961 
dram[3]:       938       891       906       872       922       898       878       880       879       836       886       874       972       992       962       958 
dram[4]:       944       898       875       900       888       896       847       885       861       854       862       881       970       942       956       970 
dram[5]:       912       918       866       872       893       879       896       910       878       821       857       873       961       974       970       995 
dram[6]:       956       959       879       858       864       877       920       925       854       861       903       883       956       987       969       972 
dram[7]:       874       914       904       869       900       902       893       888       865       861       882       867       982       961       994       957 
dram[8]:       906       922       903       874       895       873       883       922       871       846       876       836       969       969       983       969 
dram[9]:       908       912       846       799       881       892       910       903       829       857       865       827       970       974       972       972 
dram[10]:       911       911       845       879       874       873       899       909       854       887       859       827       945       977       954       978 
total reads: 159070
bank skew: 1000/799 = 1.25
chip skew: 14623/14317 = 1.02
number of total write accesses:
dram[0]:       380       364       280       285       319       350       330       341       344       368       333       365       432       465       450       456 
dram[1]:       416       360       272       292       355       332       323       344       358       391       333       373       432       444       436       469 
dram[2]:       406       379       294       298       369       343       302       309       386       349       325       369       434       436       400       430 
dram[3]:       373       345       329       325       354       339       338       343       389       321       362       375       437       477       462       439 
dram[4]:       392       354       317       322       351       338       303       356       384       372       339       380       460       421       417       436 
dram[5]:       359       376       295       308       335       342       349       363       370       330       364       380       438       439       446       460 
dram[6]:       386       385       299       271       333       345       346       348       334       351       383       364       429       458       460       453 
dram[7]:       340       373       322       313       324       324       361       337       355       335       380       356       457       427       452       440 
dram[8]:       358       352       350       283       339       331       350       382       338       330       369       350       622       434       440       452 
dram[9]:       353       362       288       235       324       319       356       361       356       362       349       316       447       458       442       466 
dram[10]:       362       354       260       293       309       318       332       342       376       382       344       340       438       468       444       444 
total reads: 65046
bank skew: 622/235 = 2.65
chip skew: 6080/5794 = 1.05
average mf latency per bank:
dram[0]:       5006      4824      5378      5238      5712      5626      5716      5642      5758      6085      5990      5822      4767      4405      4220      4482
dram[1]:       4519      4758      5444      5479      5358      5817      5936      5438      5977      5605      6107      5507      4495      4245      4068      3990
dram[2]:       4648      4649      5526      5106      5638      5915      6072      6372      5455      6102      5933      5732      4144      4424      4862      4477
dram[3]:       4972      5024      5650      5141      5479      5838      5692      5718      5592      6664      5590      5925      4543      4322      4298      4310
dram[4]:       4839      5024      5480      5127      5762      5797      6307      5619      5802      5876      6060      6090      4622      4514      4661      4411
dram[5]:       4695      5076      5463      5403      5880      5552      5672      5611      5776      6123      5919      5871      4130      4348      4316      4128
dram[6]:       4553      4702      5380      5854      5807      5930      5456      6043      5979      5656      5439      6213      4130      4180      4333      3877
dram[7]:       4813      4779      5226      5366      6030      5843      5695      5737      5907      5969      6465      6132      4062      4806      4243      4519
dram[8]:       4753      5245      4854      5196      5570      6284      5722      5402      5928      6214      6411      6085      6808      4438      4084      4052
dram[9]:       4885      5098      5299      5795      5718      5797      5255      5444      5910      6101      5751      5801      4287      4225      4268      4192
dram[10]:       4646      4812      5527      5390      5954      5923      5666      5589      5943      5954      5838      5989      4292      4119      4007      4161
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190     47548    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     52835    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625     51826    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     51457
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151     50383    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:      49421    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550300 n_nop=3455179 n_act=11722 n_pre=11706 n_req=20294 n_rd=57728 n_write=13965 bw_util=0.04039
n_activity=413207 dram_eff=0.347
bk0: 3636a 3509471i bk1: 3608a 3508973i bk2: 3392a 3510557i bk3: 3472a 3511718i bk4: 3488a 3507994i bk5: 3684a 3507190i bk6: 3544a 3508848i bk7: 3540a 3509342i bk8: 3376a 3509661i bk9: 3488a 3508725i bk10: 3368a 3512032i bk11: 3404a 3510138i bk12: 3908a 3503193i bk13: 4000a 3502082i bk14: 3820a 3504709i bk15: 4000a 3501476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258296
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550300 n_nop=3455332 n_act=11602 n_pre=11586 n_req=20342 n_rd=57648 n_write=14132 bw_util=0.04044
n_activity=407812 dram_eff=0.352
bk0: 3756a 3504497i bk1: 3692a 3509593i bk2: 3388a 3510730i bk3: 3448a 3510092i bk4: 3608a 3508796i bk5: 3536a 3506729i bk6: 3460a 3509157i bk7: 3556a 3508015i bk8: 3496a 3508669i bk9: 3484a 3508150i bk10: 3344a 3514275i bk11: 3508a 3509049i bk12: 3740a 3505095i bk13: 3832a 3503368i bk14: 3876a 3504246i bk15: 3924a 3502617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268232
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550300 n_nop=3455339 n_act=11686 n_pre=11670 n_req=20275 n_rd=57784 n_write=13821 bw_util=0.04034
n_activity=409828 dram_eff=0.3494
bk0: 3768a 3505671i bk1: 3628a 3508139i bk2: 3444a 3511734i bk3: 3552a 3510331i bk4: 3632a 3507376i bk5: 3616a 3505563i bk6: 3468a 3509942i bk7: 3564a 3509229i bk8: 3456a 3508112i bk9: 3460a 3509828i bk10: 3380a 3510453i bk11: 3532a 3510753i bk12: 3768a 3504116i bk13: 3936a 3502900i bk14: 3736a 3506179i bk15: 3844a 3502952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262266
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550300 n_nop=3454346 n_act=11765 n_pre=11749 n_req=20552 n_rd=58176 n_write=14264 bw_util=0.04081
n_activity=416085 dram_eff=0.3482
bk0: 3752a 3508285i bk1: 3564a 3509939i bk2: 3624a 3507045i bk3: 3488a 3507837i bk4: 3688a 3505873i bk5: 3592a 3506929i bk6: 3512a 3507804i bk7: 3520a 3507522i bk8: 3516a 3508748i bk9: 3344a 3511823i bk10: 3544a 3509790i bk11: 3496a 3509326i bk12: 3888a 3503180i bk13: 3968a 3500453i bk14: 3848a 3503634i bk15: 3832a 3504875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282542
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550300 n_nop=3455063 n_act=11695 n_pre=11679 n_req=20371 n_rd=57716 n_write=14147 bw_util=0.04048
n_activity=410024 dram_eff=0.3505
bk0: 3776a 3505205i bk1: 3592a 3509344i bk2: 3500a 3508557i bk3: 3600a 3506919i bk4: 3552a 3506237i bk5: 3584a 3506642i bk6: 3388a 3509204i bk7: 3540a 3505759i bk8: 3444a 3507987i bk9: 3416a 3509732i bk10: 3448a 3510694i bk11: 3524a 3508128i bk12: 3880a 3502876i bk13: 3768a 3504614i bk14: 3824a 3505054i bk15: 3880a 3502507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280948
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550300 n_nop=3455090 n_act=11585 n_pre=11569 n_req=20429 n_rd=57900 n_write=14156 bw_util=0.04059
n_activity=414160 dram_eff=0.348
bk0: 3648a 3507953i bk1: 3672a 3508481i bk2: 3464a 3510840i bk3: 3488a 3510016i bk4: 3572a 3507327i bk5: 3516a 3507438i bk6: 3584a 3508104i bk7: 3640a 3506250i bk8: 3512a 3508827i bk9: 3284a 3511892i bk10: 3428a 3509045i bk11: 3492a 3508754i bk12: 3844a 3504559i bk13: 3896a 3504516i bk14: 3880a 3504984i bk15: 3980a 3503308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275288
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550300 n_nop=3454123 n_act=11766 n_pre=11750 n_req=20568 n_rd=58492 n_write=14169 bw_util=0.04093
n_activity=415904 dram_eff=0.3494
bk0: 3824a 3505138i bk1: 3836a 3504725i bk2: 3516a 3510238i bk3: 3432a 3509520i bk4: 3456a 3507614i bk5: 3508a 3505680i bk6: 3680a 3506669i bk7: 3700a 3507227i bk8: 3416a 3510136i bk9: 3444a 3510288i bk10: 3612a 3507332i bk11: 3532a 3507375i bk12: 3824a 3505353i bk13: 3948a 3503781i bk14: 3876a 3502960i bk15: 3888a 3503020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27491
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550300 n_nop=3454980 n_act=11599 n_pre=11583 n_req=20409 n_rd=58052 n_write=14086 bw_util=0.04064
n_activity=408336 dram_eff=0.3533
bk0: 3496a 3511069i bk1: 3656a 3508319i bk2: 3616a 3508900i bk3: 3476a 3508286i bk4: 3600a 3508206i bk5: 3608a 3507387i bk6: 3572a 3507071i bk7: 3552a 3506920i bk8: 3460a 3507897i bk9: 3444a 3511126i bk10: 3528a 3508513i bk11: 3468a 3508241i bk12: 3928a 3502672i bk13: 3844a 3505186i bk14: 3976a 3502548i bk15: 3828a 3503411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27356
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550300 n_nop=3454600 n_act=11732 n_pre=11716 n_req=20577 n_rd=57988 n_write=14264 bw_util=0.0407
n_activity=414595 dram_eff=0.3485
bk0: 3624a 3509928i bk1: 3688a 3508187i bk2: 3612a 3506270i bk3: 3496a 3510453i bk4: 3580a 3506815i bk5: 3492a 3509589i bk6: 3532a 3507358i bk7: 3688a 3505125i bk8: 3484a 3507301i bk9: 3384a 3509574i bk10: 3504a 3509618i bk11: 3344a 3510435i bk12: 3876a 3505075i bk13: 3876a 3504150i bk14: 3932a 3504127i bk15: 3876a 3503487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272658
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550300 n_nop=3456434 n_act=11450 n_pre=11434 n_req=20111 n_rd=57268 n_write=13714 bw_util=0.03999
n_activity=411095 dram_eff=0.3453
bk0: 3632a 3508709i bk1: 3648a 3508104i bk2: 3384a 3512044i bk3: 3196a 3515168i bk4: 3524a 3508376i bk5: 3568a 3509174i bk6: 3640a 3507017i bk7: 3612a 3506667i bk8: 3316a 3508360i bk9: 3428a 3508852i bk10: 3460a 3510836i bk11: 3308a 3512275i bk12: 3880a 3504147i bk13: 3896a 3503131i bk14: 3888a 3503304i bk15: 3888a 3503008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256866
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3550300 n_nop=3456057 n_act=11457 n_pre=11441 n_req=20188 n_rd=57528 n_write=13817 bw_util=0.04019
n_activity=404432 dram_eff=0.3528
bk0: 3644a 3507306i bk1: 3644a 3508744i bk2: 3380a 3513179i bk3: 3516a 3511688i bk4: 3496a 3510061i bk5: 3492a 3507718i bk6: 3596a 3507442i bk7: 3636a 3507179i bk8: 3416a 3509009i bk9: 3548a 3507921i bk10: 3436a 3509879i bk11: 3308a 3511036i bk12: 3780a 3503598i bk13: 3908a 3503055i bk14: 3816a 3504533i bk15: 3912a 3504343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269725

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7133, Miss_rate = 0.048, Pending_hits = 874, Reservation_fails = 8
L2_cache_bank[1]: Access = 148856, Miss = 7299, Miss_rate = 0.049, Pending_hits = 872, Reservation_fails = 4
L2_cache_bank[2]: Access = 147823, Miss = 7167, Miss_rate = 0.048, Pending_hits = 880, Reservation_fails = 10
L2_cache_bank[3]: Access = 148284, Miss = 7245, Miss_rate = 0.049, Pending_hits = 880, Reservation_fails = 7
L2_cache_bank[4]: Access = 147672, Miss = 7163, Miss_rate = 0.049, Pending_hits = 854, Reservation_fails = 4
L2_cache_bank[5]: Access = 148430, Miss = 7283, Miss_rate = 0.049, Pending_hits = 891, Reservation_fails = 21
L2_cache_bank[6]: Access = 149351, Miss = 7343, Miss_rate = 0.049, Pending_hits = 905, Reservation_fails = 7
L2_cache_bank[7]: Access = 148038, Miss = 7201, Miss_rate = 0.049, Pending_hits = 864, Reservation_fails = 5
L2_cache_bank[8]: Access = 148602, Miss = 7203, Miss_rate = 0.048, Pending_hits = 882, Reservation_fails = 10
L2_cache_bank[9]: Access = 148850, Miss = 7226, Miss_rate = 0.049, Pending_hits = 864, Reservation_fails = 6
L2_cache_bank[10]: Access = 148576, Miss = 7233, Miss_rate = 0.049, Pending_hits = 856, Reservation_fails = 8
L2_cache_bank[11]: Access = 148852, Miss = 7242, Miss_rate = 0.049, Pending_hits = 892, Reservation_fails = 7
L2_cache_bank[12]: Access = 148563, Miss = 7301, Miss_rate = 0.049, Pending_hits = 892, Reservation_fails = 9
L2_cache_bank[13]: Access = 149723, Miss = 7322, Miss_rate = 0.049, Pending_hits = 876, Reservation_fails = 6
L2_cache_bank[14]: Access = 148753, Miss = 7294, Miss_rate = 0.049, Pending_hits = 846, Reservation_fails = 12
L2_cache_bank[15]: Access = 148540, Miss = 7219, Miss_rate = 0.049, Pending_hits = 854, Reservation_fails = 4
L2_cache_bank[16]: Access = 169949, Miss = 7286, Miss_rate = 0.043, Pending_hits = 1049, Reservation_fails = 7
L2_cache_bank[17]: Access = 148545, Miss = 7211, Miss_rate = 0.049, Pending_hits = 860, Reservation_fails = 7
L2_cache_bank[18]: Access = 147151, Miss = 7181, Miss_rate = 0.049, Pending_hits = 871, Reservation_fails = 7
L2_cache_bank[19]: Access = 147135, Miss = 7136, Miss_rate = 0.048, Pending_hits = 843, Reservation_fails = 14
L2_cache_bank[20]: Access = 147085, Miss = 7141, Miss_rate = 0.049, Pending_hits = 866, Reservation_fails = 8
L2_cache_bank[21]: Access = 148069, Miss = 7241, Miss_rate = 0.049, Pending_hits = 873, Reservation_fails = 8
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 159070
L2_total_cache_miss_rate = 0.0484
L2_total_cache_pending_hits = 19344
L2_total_cache_reservation_fails = 179
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2103474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1002406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 179
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.107
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.8032
	minimum = 6
	maximum = 1666
Network latency average = 39.6597
	minimum = 6
	maximum = 1380
Slowest packet = 2636856
Flit latency average = 31.9155
	minimum = 6
	maximum = 1380
Slowest flit = 4341720
Fragmentation average = 0.0806203
	minimum = 0
	maximum = 864
Injected packet rate average = 0.128822
	minimum = 0.111573 (at node 10)
	maximum = 0.147409 (at node 45)
Accepted packet rate average = 0.128822
	minimum = 0.111573 (at node 10)
	maximum = 0.147409 (at node 45)
Injected flit rate average = 0.229832
	minimum = 0.145714 (at node 10)
	maximum = 0.334565 (at node 45)
Accepted flit rate average= 0.229832
	minimum = 0.189375 (at node 46)
	maximum = 0.27345 (at node 22)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.1176 (15 samples)
	minimum = 6 (15 samples)
	maximum = 403.933 (15 samples)
Network latency average = 19.4033 (15 samples)
	minimum = 6 (15 samples)
	maximum = 321.867 (15 samples)
Flit latency average = 19.7901 (15 samples)
	minimum = 6 (15 samples)
	maximum = 321.2 (15 samples)
Fragmentation average = 0.00948961 (15 samples)
	minimum = 0 (15 samples)
	maximum = 104.667 (15 samples)
Injected packet rate average = 0.0480093 (15 samples)
	minimum = 0.0393152 (15 samples)
	maximum = 0.114612 (15 samples)
Accepted packet rate average = 0.0480093 (15 samples)
	minimum = 0.0393152 (15 samples)
	maximum = 0.114612 (15 samples)
Injected flit rate average = 0.0765338 (15 samples)
	minimum = 0.0513094 (15 samples)
	maximum = 0.160788 (15 samples)
Accepted flit rate average = 0.0765338 (15 samples)
	minimum = 0.0613902 (15 samples)
	maximum = 0.207469 (15 samples)
Injected packet size average = 1.59415 (15 samples)
Accepted packet size average = 1.59415 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 43 sec (3103 sec)
gpgpu_simulation_rate = 28970 (inst/sec)
gpgpu_simulation_rate = 1702 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15125
gpu_sim_insn = 5617924
gpu_ipc =     371.4330
gpu_tot_sim_cycle = 5519573
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      17.3043
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 2268331
gpu_stall_icnt2sh    = 7466456
partiton_reqs_in_parallel = 332608
partiton_reqs_in_parallel_total    = 39795987
partiton_level_parallism =      21.9906
partiton_level_parallism_total  =       7.2702
partiton_reqs_in_parallel_util = 332608
partiton_reqs_in_parallel_util_total    = 39795987
gpu_sim_cycle_parition_util = 15125
gpu_tot_sim_cycle_parition_util    = 1911450
partiton_level_parallism_util =      21.9906
partiton_level_parallism_util_total  =      20.8290
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     256.0265 GB/Sec
L2_BW_total  =      57.1015 GB/Sec
gpu_total_sim_rate=30187

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4921, 4473, 4775, 4950, 4957, 4648, 5158, 5130, 4622, 4777, 4300, 4777, 5177, 5374, 4966, 4671, 4553, 4683, 4977, 5014, 5133, 4728, 5206, 5196, 4826, 4515, 5151, 4958, 5053, 4760, 4653, 5308, 4182, 4264, 4278, 4215, 4283, 4127, 4526, 4155, 4303, 4567, 4083, 3928, 5118, 4706, 4514, 4285, 3696, 3775, 4317, 3886, 4176, 4263, 4276, 4057, 4185, 4381, 4174, 4193, 4146, 4456, 3956, 4015, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 11416528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11379508
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32134
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17261928	W0_Idle:43013020	W0_Scoreboard:39901214	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 356 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 5519572 
mrq_lat_table:156793 	3678 	3828 	26954 	17678 	4491 	3233 	4630 	5724 	2364 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2505694 	763415 	17778 	10232 	6516 	5463 	8574 	3538 	3420 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	318374 	100902 	1251791 	757141 	389007 	442027 	28977 	5005 	5494 	5631 	5259 	8266 	3588 	3334 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	480023 	605878 	1091504 	75899 	1408 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	123344 	944491 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1162 	562 	69 	34 	19 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        37        16        22        16        16        16        16        30        24        48        49        45        46        17        43 
dram[1]:        44        27        16        16        16        16        17        16        27        30        46        47        45        44        27        46 
dram[2]:        41        41        16        16        16        16        16        16        30        28        47        44        39        44        41        43 
dram[3]:        39        42        17        27        17        16        16        16        31        30        48        31        30        28        44        47 
dram[4]:        37        23        19        22        16        16        16        16        29        18        43        29        42        45        37        44 
dram[5]:        25        39        25        16        16        16        16        16        30        30        44        44        46        32        26        46 
dram[6]:        44        44        16        16        16        16        17        16        27        28        25        25        40        45        43        30 
dram[7]:        43        42        25        16        16        16        16        16        27        29        43        42        42        43        26        40 
dram[8]:        47        27        16        16        15        15        17        16        28        30        40        43        98        39        40        44 
dram[9]:        27        22        20        16        15        16        16        16        32        23        43        46        27        31        48        33 
dram[10]:        37        29        30        23        17        16        16        16        32        31        26        48        48        44        43        45 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  1.748362  1.782609  1.682284  1.699128  1.736152  1.749656  1.749640  1.728169  1.785924  1.814020  1.848943  1.872404  1.769793  1.816106  1.720047  1.776596 
dram[1]:  1.767677  1.830579  1.765697  1.783133  1.785511  1.698324  1.730713  1.789550  1.792319  1.809524  1.856269  1.925816  1.744129  1.763126  1.800496  1.824176 
dram[2]:  1.753149  1.792453  1.745588  1.766328  1.755494  1.734353  1.690751  1.771386  1.832857  1.827941  1.793814  1.885341  1.746012  1.806412  1.728410  1.771887 
dram[3]:  1.775885  1.743869  1.727520  1.685440  1.792135  1.703857  1.771470  1.759712  1.820477  1.810976  1.915805  1.868876  1.800743  1.748268  1.805658  1.844189 
dram[4]:  1.732412  1.730667  1.698611  1.688347  1.678862  1.689466  1.733835  1.792208  1.833094  1.844347  1.906442  1.848442  1.874206  1.837909  1.826873  1.763062 
dram[5]:  1.781081  1.740597  1.702857  1.757664  1.743262  1.733333  1.812227  1.822604  1.886431  1.824074  1.883929  1.875723  1.800499  1.807453  1.818634  1.834761 
dram[6]:  1.800000  1.763659  1.711238  1.677892  1.677871  1.690608  1.798295  1.789621  1.872504  1.867669  1.891738  1.837838  1.777086  1.800484  1.783293  1.796093 
dram[7]:  1.805755  1.774967  1.756643  1.728838  1.731259  1.743955  1.804317  1.843609  1.821898  1.868702  1.864479  1.849415  1.812729  1.852713  1.770238  1.734694 
dram[8]:  1.727152  1.708713  1.684211  1.718023  1.750708  1.739884  1.798834  1.715789  1.853073  1.829787  1.869376  1.883792  2.160848  1.795031  1.757177  1.780073 
dram[9]:  1.855319  1.780619  1.727952  1.732348  1.754003  1.798220  1.729508  1.775281  1.858015  1.800000  1.893233  1.888889  1.793865  1.773494  1.780488  1.795400 
dram[10]:  1.738786  1.792066  1.778471  1.805136  1.770958  1.760709  1.748936  1.774468  1.850440  1.848011  1.859050  1.856489  1.836551  1.765403  1.792804  1.835000 
average row locality = 229448/128314 = 1.788176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       925       918       855       873       872       921       886       885       854       882       858       867       993      1016       971      1016 
dram[1]:       955       939       858       871       902       884       865       889       884       881       852       893       951       974       985       997 
dram[2]:       958       923       872       898       908       904       867       891       874       875       861       899       958      1000       950       977 
dram[3]:       954       907       917       882       922       898       878       880       889       846       902       890       988      1008       978       974 
dram[4]:       960       914       885       908       888       896       847       885       871       864       878       897       986       958       972       986 
dram[5]:       928       934       876       880       893       879       896       910       888       831       873       889       977       990       986      1011 
dram[6]:       972       975       887       864       864       877       920       925       864       871       919       899       972      1003       985       988 
dram[7]:       890       930       914       877       900       902       893       888       875       871       898       883       998       977      1010       973 
dram[8]:       922       938       913       882       895       873       883       922       881       856       892       852       986       985       999       985 
dram[9]:       924       928       853       806       881       892       910       903       840       868       881       843       986       990       988       988 
dram[10]:       927       927       855       886       874       873       899       909       865       898       875       843       961       993       970       994 
total reads: 160894
bank skew: 1016/806 = 1.26
chip skew: 14785/14481 = 1.02
number of total write accesses:
dram[0]:       409       394       294       296       319       351       330       342       364       386       366       395       460       495       479       487 
dram[1]:       445       390       295       313       355       332       324       344       376       411       362       405       460       470       468       497 
dram[2]:       434       407       315       319       370       343       303       310       409       368       357       400       465       465       431       460 
dram[3]:       401       373       351       345       354       339       339       343       409       342       395       407       467       506       490       470 
dram[4]:       419       384       338       338       351       339       306       357       403       392       365       408       489       448       442       465 
dram[5]:       390       408       316       324       336       343       349       364       391       351       393       409       467       465       478       488 
dram[6]:       414       413       316       282       334       347       346       351       355       371       409       393       455       486       488       483 
dram[7]:       365       403       342       328       324       324       361       338       373       353       409       382       483       457       477       472 
dram[8]:       382       376       367       300       341       331       351       382       355       348       396       380       747       460       470       480 
dram[9]:       384       395       303       249       324       320       356       361       377       383       378       347       476       482       472       495 
dram[10]:       391       383       285       309       309       319       334       342       397       403       378       373       466       497       475       474 
total reads: 68554
bank skew: 747/249 = 3.00
chip skew: 6466/6102 = 1.06
average mf latency per bank:
dram[0]:       4859      4677      5303      5188      5739      5648      5746      5667      5666      5997      5798      5654      4651      4299      4117      4368
dram[1]:       4395      4616      5306      5363      5385      5844      5961      5468      5896      5525      5929      5348      4383      4150      3962      3900
dram[2]:       4522      4516      5399      4998      5660      5943      6098      6397      5359      6006      5752      5571      4035      4315      4726      4362
dram[3]:       4832      4875      5524      5037      5505      5864      5717      5748      5501      6534      5424      5750      4428      4220      4197      4199
dram[4]:       4708      4869      5363      5049      5788      5819      6322      5645      5718      5786      5897      5925      4508      4404      4554      4302
dram[5]:       4551      4916      5342      5317      5902      5575      5702      5635      5683      6015      5749      5708      4029      4249      4202      4034
dram[6]:       4430      4575      5290      5791      5829      5947      5485      6058      5885      5575      5311      6043      4037      4086      4231      3784
dram[7]:       4680      4638      5122      5286      6058      5869      5726      5762      5836      5892      6293      5979      3976      4681      4155      4399
dram[8]:       4634      5111      4777      5112      5592      6314      5755      5435      5861      6130      6254      5913      7370      4343      3989      3961
dram[9]:       4733      4934      5222      5707      5747      5821      5287      5477      5812      5999      5597      5624      4185      4138      4161      4091
dram[10]:       4512      4672      5383      5310      5985      5947      5688      5618      5842      5857      5653      5796      4188      4022      3904      4057
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190     47548    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     52835    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625     51826    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     51457
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151     50383    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:      49421    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3578384 n_nop=3482224 n_act=11748 n_pre=11732 n_req=20759 n_rd=58368 n_write=14312 bw_util=0.04062
n_activity=418850 dram_eff=0.347
bk0: 3700a 3537071i bk1: 3672a 3536425i bk2: 3420a 3538361i bk3: 3492a 3539626i bk4: 3488a 3536071i bk5: 3684a 3535235i bk6: 3544a 3536931i bk7: 3540a 3537395i bk8: 3416a 3537241i bk9: 3528a 3536421i bk10: 3432a 3539504i bk11: 3468a 3537623i bk12: 3972a 3530837i bk13: 4064a 3529600i bk14: 3884a 3532321i bk15: 4064a 3529061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258097
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3578384 n_nop=3482323 n_act=11630 n_pre=11614 n_req=20827 n_rd=58320 n_write=14497 bw_util=0.0407
n_activity=413651 dram_eff=0.3521
bk0: 3820a 3532000i bk1: 3756a 3537106i bk2: 3432a 3538505i bk3: 3484a 3537848i bk4: 3608a 3536871i bk5: 3536a 3534808i bk6: 3460a 3537202i bk7: 3556a 3536099i bk8: 3536a 3536379i bk9: 3524a 3535796i bk10: 3408a 3541709i bk11: 3572a 3536571i bk12: 3804a 3532637i bk13: 3896a 3530943i bk14: 3940a 3531710i bk15: 3988a 3530174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3578384 n_nop=3482335 n_act=11706 n_pre=11690 n_req=20771 n_rd=58460 n_write=14193 bw_util=0.04061
n_activity=415583 dram_eff=0.3496
bk0: 3832a 3533198i bk1: 3692a 3535721i bk2: 3488a 3539476i bk3: 3592a 3538152i bk4: 3632a 3535451i bk5: 3616a 3533650i bk6: 3468a 3537996i bk7: 3564a 3537291i bk8: 3496a 3535656i bk9: 3500a 3537514i bk10: 3444a 3537924i bk11: 3596a 3538263i bk12: 3832a 3531661i bk13: 4000a 3530503i bk14: 3800a 3533703i bk15: 3908a 3530561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262703
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3578384 n_nop=3481350 n_act=11789 n_pre=11773 n_req=21044 n_rd=58852 n_write=14620 bw_util=0.04106
n_activity=422081 dram_eff=0.3481
bk0: 3816a 3535870i bk1: 3628a 3537582i bk2: 3668a 3534790i bk3: 3528a 3535465i bk4: 3688a 3533948i bk5: 3592a 3535010i bk6: 3512a 3535849i bk7: 3520a 3535607i bk8: 3556a 3536393i bk9: 3384a 3539447i bk10: 3608a 3537310i bk11: 3560a 3536878i bk12: 3952a 3530745i bk13: 4032a 3528093i bk14: 3912a 3531224i bk15: 3896a 3532430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283278
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3578384 n_nop=3482113 n_act=11714 n_pre=11698 n_req=20839 n_rd=58380 n_write=14479 bw_util=0.04072
n_activity=415587 dram_eff=0.3506
bk0: 3840a 3532843i bk1: 3656a 3536962i bk2: 3540a 3536275i bk3: 3632a 3534704i bk4: 3552a 3534316i bk5: 3584a 3534682i bk6: 3388a 3537179i bk7: 3540a 3533807i bk8: 3484a 3535664i bk9: 3456a 3537413i bk10: 3512a 3538292i bk11: 3588a 3535687i bk12: 3944a 3530518i bk13: 3832a 3532262i bk14: 3888a 3532676i bk15: 3944a 3530140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280703
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3578384 n_nop=3482089 n_act=11611 n_pre=11595 n_req=20913 n_rd=58564 n_write=14525 bw_util=0.04085
n_activity=419932 dram_eff=0.3481
bk0: 3712a 3535504i bk1: 3736a 3535976i bk2: 3504a 3538595i bk3: 3520a 3537821i bk4: 3572a 3535399i bk5: 3516a 3535493i bk6: 3584a 3536187i bk7: 3640a 3534329i bk8: 3552a 3536391i bk9: 3324a 3539483i bk10: 3492a 3536575i bk11: 3556a 3536294i bk12: 3908a 3532136i bk13: 3960a 3532064i bk14: 3944a 3532636i bk15: 4044a 3530823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275601
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3578384 n_nop=3481157 n_act=11794 n_pre=11778 n_req=21028 n_rd=59140 n_write=14515 bw_util=0.04117
n_activity=421543 dram_eff=0.3495
bk0: 3888a 3532719i bk1: 3900a 3532339i bk2: 3548a 3538065i bk3: 3456a 3537351i bk4: 3456a 3535660i bk5: 3508a 3533690i bk6: 3680a 3534756i bk7: 3700a 3535224i bk8: 3456a 3537719i bk9: 3484a 3537963i bk10: 3676a 3534837i bk11: 3596a 3534991i bk12: 3888a 3532968i bk13: 4012a 3531401i bk14: 3940a 3530537i bk15: 3952a 3530557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3578384 n_nop=3482045 n_act=11617 n_pre=11601 n_req=20870 n_rd=58716 n_write=14405 bw_util=0.04087
n_activity=414211 dram_eff=0.3531
bk0: 3560a 3538813i bk1: 3720a 3535908i bk2: 3656a 3536655i bk3: 3508a 3536088i bk4: 3600a 3536284i bk5: 3608a 3535468i bk6: 3572a 3535153i bk7: 3552a 3534970i bk8: 3500a 3535594i bk9: 3484a 3538880i bk10: 3592a 3536146i bk11: 3532a 3535834i bk12: 3992a 3530366i bk13: 3908a 3532826i bk14: 4040a 3530210i bk15: 3892a 3531072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27264
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3578384 n_nop=3481567 n_act=11750 n_pre=11734 n_req=21130 n_rd=58656 n_write=14677 bw_util=0.04099
n_activity=420568 dram_eff=0.3487
bk0: 3688a 3537677i bk1: 3752a 3535888i bk2: 3652a 3534103i bk3: 3528a 3538275i bk4: 3580a 3534859i bk5: 3492a 3537671i bk6: 3532a 3535402i bk7: 3688a 3533210i bk8: 3524a 3534819i bk9: 3424a 3537113i bk10: 3568a 3537330i bk11: 3408a 3538030i bk12: 3944a 3532492i bk13: 3940a 3531797i bk14: 3996a 3531827i bk15: 3940a 3531130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273179
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3578384 n_nop=3483493 n_act=11467 n_pre=11451 n_req=20583 n_rd=57924 n_write=14049 bw_util=0.04023
n_activity=416628 dram_eff=0.3455
bk0: 3696a 3536364i bk1: 3712a 3535676i bk2: 3412a 3539872i bk3: 3224a 3543001i bk4: 3524a 3536459i bk5: 3568a 3537251i bk6: 3640a 3535102i bk7: 3612a 3534753i bk8: 3360a 3536035i bk9: 3472a 3536494i bk10: 3524a 3538382i bk11: 3372a 3539766i bk12: 3944a 3531731i bk13: 3960a 3530748i bk14: 3952a 3530844i bk15: 3952a 3530592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256756
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3578384 n_nop=3483017 n_act=11489 n_pre=11473 n_req=20684 n_rd=58196 n_write=14209 bw_util=0.04047
n_activity=410499 dram_eff=0.3528
bk0: 3708a 3534922i bk1: 3708a 3536341i bk2: 3420a 3540820i bk3: 3544a 3539487i bk4: 3496a 3538140i bk5: 3492a 3535766i bk6: 3596a 3535467i bk7: 3636a 3535262i bk8: 3460a 3536607i bk9: 3592a 3535539i bk10: 3500a 3537333i bk11: 3372a 3538554i bk12: 3844a 3531084i bk13: 3972a 3530608i bk14: 3880a 3532063i bk15: 3976a 3531956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7214, Miss_rate = 0.048, Pending_hits = 940, Reservation_fails = 10
L2_cache_bank[1]: Access = 150344, Miss = 7378, Miss_rate = 0.049, Pending_hits = 937, Reservation_fails = 6
L2_cache_bank[2]: Access = 149311, Miss = 7252, Miss_rate = 0.049, Pending_hits = 944, Reservation_fails = 11
L2_cache_bank[3]: Access = 149772, Miss = 7328, Miss_rate = 0.049, Pending_hits = 949, Reservation_fails = 9
L2_cache_bank[4]: Access = 149160, Miss = 7248, Miss_rate = 0.049, Pending_hits = 926, Reservation_fails = 5
L2_cache_bank[5]: Access = 149918, Miss = 7367, Miss_rate = 0.049, Pending_hits = 962, Reservation_fails = 21
L2_cache_bank[6]: Access = 150839, Miss = 7428, Miss_rate = 0.049, Pending_hits = 976, Reservation_fails = 7
L2_cache_bank[7]: Access = 149526, Miss = 7285, Miss_rate = 0.049, Pending_hits = 936, Reservation_fails = 7
L2_cache_bank[8]: Access = 150090, Miss = 7287, Miss_rate = 0.049, Pending_hits = 943, Reservation_fails = 12
L2_cache_bank[9]: Access = 150338, Miss = 7308, Miss_rate = 0.049, Pending_hits = 929, Reservation_fails = 6
L2_cache_bank[10]: Access = 150064, Miss = 7317, Miss_rate = 0.049, Pending_hits = 929, Reservation_fails = 8
L2_cache_bank[11]: Access = 150340, Miss = 7324, Miss_rate = 0.049, Pending_hits = 954, Reservation_fails = 10
L2_cache_bank[12]: Access = 150051, Miss = 7383, Miss_rate = 0.049, Pending_hits = 949, Reservation_fails = 10
L2_cache_bank[13]: Access = 151211, Miss = 7402, Miss_rate = 0.049, Pending_hits = 939, Reservation_fails = 7
L2_cache_bank[14]: Access = 150240, Miss = 7378, Miss_rate = 0.049, Pending_hits = 901, Reservation_fails = 12
L2_cache_bank[15]: Access = 150024, Miss = 7301, Miss_rate = 0.049, Pending_hits = 920, Reservation_fails = 4
L2_cache_bank[16]: Access = 179602, Miss = 7371, Miss_rate = 0.041, Pending_hits = 1200, Reservation_fails = 7
L2_cache_bank[17]: Access = 150021, Miss = 7293, Miss_rate = 0.049, Pending_hits = 919, Reservation_fails = 7
L2_cache_bank[18]: Access = 148630, Miss = 7263, Miss_rate = 0.049, Pending_hits = 938, Reservation_fails = 9
L2_cache_bank[19]: Access = 148611, Miss = 7218, Miss_rate = 0.049, Pending_hits = 911, Reservation_fails = 14
L2_cache_bank[20]: Access = 148569, Miss = 7226, Miss_rate = 0.049, Pending_hits = 938, Reservation_fails = 12
L2_cache_bank[21]: Access = 149553, Miss = 7323, Miss_rate = 0.049, Pending_hits = 942, Reservation_fails = 10
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 160894
L2_total_cache_miss_rate = 0.0484
L2_total_cache_pending_hits = 20882
L2_total_cache_reservation_fails = 204
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2111645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1031728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 204
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.107
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.2412
	minimum = 6
	maximum = 927
Network latency average = 43.9037
	minimum = 6
	maximum = 592
Slowest packet = 6571550
Flit latency average = 52.527
	minimum = 6
	maximum = 591
Slowest flit = 11322822
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0540267
	minimum = 0.0449617 (at node 8)
	maximum = 0.319129 (at node 44)
Accepted packet rate average = 0.0540267
	minimum = 0.0449617 (at node 8)
	maximum = 0.319129 (at node 44)
Injected flit rate average = 0.0810401
	minimum = 0.0609627 (at node 45)
	maximum = 0.331394 (at node 44)
Accepted flit rate average= 0.0810401
	minimum = 0.053954 (at node 8)
	maximum = 0.625992 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.2503 (16 samples)
	minimum = 6 (16 samples)
	maximum = 436.625 (16 samples)
Network latency average = 20.9346 (16 samples)
	minimum = 6 (16 samples)
	maximum = 338.75 (16 samples)
Flit latency average = 21.8361 (16 samples)
	minimum = 6 (16 samples)
	maximum = 338.062 (16 samples)
Fragmentation average = 0.00889651 (16 samples)
	minimum = 0 (16 samples)
	maximum = 98.125 (16 samples)
Injected packet rate average = 0.0483854 (16 samples)
	minimum = 0.0396681 (16 samples)
	maximum = 0.127394 (16 samples)
Accepted packet rate average = 0.0483854 (16 samples)
	minimum = 0.0396681 (16 samples)
	maximum = 0.127394 (16 samples)
Injected flit rate average = 0.0768154 (16 samples)
	minimum = 0.0519128 (16 samples)
	maximum = 0.171451 (16 samples)
Accepted flit rate average = 0.0768154 (16 samples)
	minimum = 0.0609254 (16 samples)
	maximum = 0.233627 (16 samples)
Injected packet size average = 1.58758 (16 samples)
Accepted packet size average = 1.58758 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 44 sec (3164 sec)
gpgpu_simulation_rate = 30187 (inst/sec)
gpgpu_simulation_rate = 1744 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 188014
gpu_sim_insn = 15785486
gpu_ipc =      83.9591
gpu_tot_sim_cycle = 5934809
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      18.7534
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3783067
gpu_stall_icnt2sh    = 11432714
partiton_reqs_in_parallel = 2621572
partiton_reqs_in_parallel_total    = 40128595
partiton_level_parallism =      13.9435
partiton_level_parallism_total  =       7.2033
partiton_reqs_in_parallel_util = 2621572
partiton_reqs_in_parallel_util_total    = 40128595
gpu_sim_cycle_parition_util = 182390
gpu_tot_sim_cycle_parition_util    = 1926575
partiton_level_parallism_util =      14.3734
partiton_level_parallism_util_total  =      20.2707
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     604.3144 GB/Sec
L2_BW_total  =      72.2509 GB/Sec
gpu_total_sim_rate=25889

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588038
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6054, 5491, 5828, 6053, 6035, 5675, 6382, 6258, 5755, 5884, 5400, 5807, 6190, 6455, 5910, 5731, 5594, 5684, 5939, 6089, 6318, 5801, 6299, 6158, 5877, 5618, 6191, 6101, 6121, 5749, 5671, 6419, 5233, 5309, 5265, 5254, 5364, 5148, 5487, 5212, 5367, 5702, 5122, 4987, 6149, 5781, 5551, 5249, 4604, 4591, 5103, 4727, 5050, 4978, 5144, 4906, 5031, 5278, 5084, 5070, 4884, 5289, 4883, 4800, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 16077746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16015186
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 57674
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23874578	W0_Idle:43097416	W0_Scoreboard:42219394	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 381 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 5933615 
mrq_lat_table:233383 	5387 	5636 	37260 	28378 	7513 	4781 	6763 	8374 	3609 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3114038 	1313712 	30194 	16775 	13079 	11663 	12221 	8125 	3544 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	333714 	106804 	1632190 	1127090 	525899 	639874 	94298 	7980 	10251 	11040 	11106 	11706 	8156 	3409 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	585853 	938863 	1732371 	120439 	2422 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	123344 	1017974 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1182 	860 	103 	58 	20 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        37        18        22        16        16        16        16        30        29        48        49        45        46        45        47 
dram[1]:        44        46        35        28        16        16        17        16        28        30        46        48        45        44        27        46 
dram[2]:        44        44        31        32        16        16        16        16        30        29        47        47        47        45        41        46 
dram[3]:        39        44        33        27        17        16        16        16        31        30        48        48        46        45        44        47 
dram[4]:        43        46        30        22        16        16        16        16        29        30        43        44        45        45        41        45 
dram[5]:        47        41        31        24        16        16        16        16        30        30        44        44        46        32        48        46 
dram[6]:        44        44        22        16        16        16        17        16        27        28        42        45        42        45        44        46 
dram[7]:        43        45        25        23        16        16        16        16        27        30        45        42        42        46        27        48 
dram[8]:        47        40        27        25        15        15        17        16        28        30        43        46        98        42        40        44 
dram[9]:        47        49        20        21        16        16        16        16        32        32        43        46        45        40        48        45 
dram[10]:        37        29        30        23        17        16        16        16        32        31        47        48        48        45        43        46 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  1.670973  1.673077  1.590909  1.619545  1.666972  1.651287  1.695853  1.685134  1.671520  1.684629  1.722538  1.734940  1.689844  1.718332  1.652439  1.710404 
dram[1]:  1.637168  1.701299  1.670577  1.678161  1.712946  1.633392  1.666973  1.702381  1.703226  1.696157  1.750980  1.736516  1.687702  1.673759  1.705189  1.710156 
dram[2]:  1.623770  1.667240  1.634816  1.652908  1.678322  1.666667  1.629630  1.683440  1.708816  1.684355  1.707875  1.754839  1.656550  1.702724  1.649371  1.664852 
dram[3]:  1.657265  1.636992  1.635624  1.602473  1.700090  1.643238  1.681651  1.692656  1.703971  1.679035  1.714413  1.707845  1.685243  1.678108  1.705744  1.714058 
dram[4]:  1.625000  1.643539  1.616772  1.627803  1.627787  1.639037  1.649399  1.694245  1.721223  1.705234  1.745336  1.740741  1.743426  1.706602  1.711507  1.680737 
dram[5]:  1.658915  1.645570  1.631336  1.670465  1.667883  1.648576  1.722528  1.696540  1.744102  1.709981  1.738490  1.722764  1.687893  1.705469  1.711811  1.712840 
dram[6]:  1.679466  1.664430  1.644037  1.622411  1.631006  1.609236  1.664645  1.689685  1.740019  1.704380  1.696552  1.717469  1.711093  1.727200  1.691957  1.678709 
dram[7]:  1.694370  1.658764  1.673933  1.659259  1.660360  1.670300  1.713092  1.709091  1.709797  1.771749  1.743363  1.721622  1.743735  1.750630  1.667429  1.648036 
dram[8]:  1.621238  1.609176  1.614173  1.627542  1.678858  1.683712  1.674188  1.643639  1.727020  1.717209  1.744268  1.745336  1.936901  1.699602  1.671042  1.669985 
dram[9]:  1.707845  1.683566  1.616556  1.633603  1.661857  1.687037  1.642298  1.654418  1.741636  1.712217  1.763721  1.731525  1.684706  1.679377  1.711268  1.697638 
dram[10]:  1.630308  1.660035  1.654773  1.705486  1.666978  1.677298  1.643478  1.663957  1.694519  1.725719  1.727525  1.762218  1.725570  1.675305  1.729816  1.733333 
average row locality = 341190/202393 = 1.685780
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1390      1380      1301      1306      1337      1369      1345      1340      1297      1339      1295      1309      1501      1509      1478      1519 
dram[1]:      1432      1417      1295      1314      1343      1349      1329      1347      1318      1321      1280      1359      1439      1471      1493      1502 
dram[2]:      1418      1386      1303      1330      1382      1363      1333      1358      1323      1320      1318      1343      1443      1514      1453      1484 
dram[3]:      1411      1372      1347      1333      1382      1352      1338      1350      1318      1301      1356      1329      1486      1502      1480      1472 
dram[4]:      1419      1375      1322      1351      1361      1350      1309      1353      1331      1307      1328      1347      1498      1451      1475      1500 
dram[5]:      1392      1397      1321      1318      1344      1343      1362      1383      1345      1283      1321      1342      1474      1500      1491      1517 
dram[6]:      1445      1432      1339      1311      1314      1324      1386      1398      1327      1326      1373      1351      1483      1496      1505      1493 
dram[7]:      1371      1404      1367      1327      1361      1355      1340      1367      1317      1335      1357      1342      1491      1458      1509      1488 
dram[8]:      1398      1389      1358      1328      1365      1318      1341      1387      1332      1317      1367      1305      1485      1485      1501      1494 
dram[9]:      1382      1387      1288      1248      1344      1346      1374      1366      1303      1321      1333      1308      1481      1486      1508      1480 
dram[10]:      1406      1390      1299      1333      1324      1324      1379      1364      1320      1345      1326      1304      1462      1501      1480      1494 
total reads: 243102
bank skew: 1519/1248 = 1.22
chip skew: 22303/21955 = 1.02
number of total write accesses:
dram[0]:       550       534       414       401       485       492       495       485       540       568       524       563       662       675       690       684 
dram[1]:       603       548       414       438       483       500       488       512       530       577       506       605       647       653       676       687 
dram[2]:       563       553       425       432       538       497       471       482       596       521       547       561       631       674       645       657 
dram[3]:       528       522       462       481       517       495       495       517       570       509       571       565       661       698       688       674 
dram[4]:       544       520       471       464       537       489       474       531       583       550       543       580       690       643       637       690 
dram[5]:       534       553       449       441       484       510       519       529       577       533       567       603       673       683       683       684 
dram[6]:       567       552       453       412       485       488       535       535       547       542       595       576       661       663       725       691 
dram[7]:       525       555       476       465       482       484       505       513       533       559       613       569       666       627       677       694 
dram[8]:       541       505       487       433       517       460       514       564       528       529       611       566       940       648       663       687 
dram[9]:       512       539       411       366       499       476       513       525       571       571       563       543       667       672       679       676 
dram[10]:       552       529       417       439       458       464       511       478       566       574       538       571       657       697       684       664 
total reads: 98088
bank skew: 940/366 = 2.57
chip skew: 9193/8762 = 1.05
average mf latency per bank:
dram[0]:       5165      5082      5677      5468      5704      5723      5683      5726      5510      5660      5546      5370      4085      3959      3718      3982
dram[1]:       4873      4974      5657      5554      5634      5744      5819      5515      5814      5456      5654      5056      3951      3790      3682      3643
dram[2]:       5024      5040      5609      5345      5582      5861      5877      6024      5255      5836      5390      5440      3773      3804      4092      3941
dram[3]:       5244      5214      5648      5233      5513      5807      5672      5599      5510      6113      5245      5522      4028      3867      3783      3792
dram[4]:       5106      5246      5528      5342      5613      5743      5969      5565      5562      5726      5608      5589      4067      3990      4092      3810
dram[5]:       4962      5260      5548      5582      5840      5543      5657      5527      5545      5727      5494      5365      3725      3847      3805      3743
dram[6]:       4879      4991      5486      5848      5788      5852      5485      5808      5612      5433      5167      5603      3711      3809      3778      3506
dram[7]:       5087      5136      5310      5540      5826      5802      5748      5663      5636      5592      5650      5566      3749      4241      3843      3931
dram[8]:       5015      5476      5095      5324      5460      6166      5669      5460      5615      5739      5547      5502      6153      3948      3710      3669
dram[9]:       5232      5306      5509      5849      5652      5842      5417      5435      5516      5708      5222      5183      3793      3858      3823      3833
dram[10]:       4893      5040      5578      5585      5904      5967      5521      5656      5551      5637      5321      5319      3845      3708      3659      3753
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190     47548    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     52835    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625     51826    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     51457
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151     50383    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:      49421    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3927497 n_nop=3781234 n_act=18343 n_pre=18327 n_req=30777 n_rd=88060 n_write=21533 bw_util=0.05581
n_activity=608287 dram_eff=0.3603
bk0: 5560a 3863179i bk1: 5520a 3863325i bk2: 5204a 3865197i bk3: 5224a 3868606i bk4: 5348a 3861635i bk5: 5476a 3861190i bk6: 5380a 3862566i bk7: 5360a 3863423i bk8: 5188a 3863013i bk9: 5356a 3860625i bk10: 5180a 3865857i bk11: 5236a 3864200i bk12: 6004a 3852951i bk13: 6036a 3854249i bk14: 5912a 3853905i bk15: 6076a 3852378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354516
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3927497 n_nop=3781127 n_act=18257 n_pre=18241 n_req=30876 n_rd=88036 n_write=21836 bw_util=0.05595
n_activity=601059 dram_eff=0.3656
bk0: 5728a 3856715i bk1: 5668a 3863002i bk2: 5180a 3865933i bk3: 5256a 3864184i bk4: 5372a 3863332i bk5: 5396a 3858999i bk6: 5316a 3863211i bk7: 5388a 3861877i bk8: 5272a 3862365i bk9: 5284a 3860481i bk10: 5120a 3869316i bk11: 5436a 3859294i bk12: 5756a 3856365i bk13: 5884a 3853941i bk14: 5972a 3854500i bk15: 6008a 3853648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370607
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3927497 n_nop=3780778 n_act=18454 n_pre=18438 n_req=30864 n_rd=88284 n_write=21543 bw_util=0.05593
n_activity=604341 dram_eff=0.3635
bk0: 5672a 3859042i bk1: 5544a 3862215i bk2: 5212a 3867699i bk3: 5320a 3865734i bk4: 5528a 3861458i bk5: 5452a 3858546i bk6: 5332a 3862511i bk7: 5432a 3861690i bk8: 5292a 3860787i bk9: 5280a 3864146i bk10: 5272a 3861732i bk11: 5372a 3864443i bk12: 5772a 3856018i bk13: 6056a 3852731i bk14: 5812a 3855644i bk15: 5936a 3852818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361769
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3927497 n_nop=3779996 n_act=18526 n_pre=18510 n_req=31082 n_rd=88516 n_write=21949 bw_util=0.05625
n_activity=612511 dram_eff=0.3607
bk0: 5644a 3863193i bk1: 5488a 3863016i bk2: 5388a 3863011i bk3: 5332a 3863503i bk4: 5528a 3858759i bk5: 5408a 3860704i bk6: 5352a 3861328i bk7: 5400a 3861749i bk8: 5272a 3862611i bk9: 5204a 3865517i bk10: 5424a 3863224i bk11: 5316a 3863651i bk12: 5944a 3853247i bk13: 6008a 3851547i bk14: 5920a 3854655i bk15: 5888a 3856061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.37524
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3927497 n_nop=3780291 n_act=18465 n_pre=18449 n_req=31023 n_rd=88308 n_write=21984 bw_util=0.05616
n_activity=607913 dram_eff=0.3629
bk0: 5676a 3859280i bk1: 5500a 3864816i bk2: 5288a 3863755i bk3: 5404a 3863969i bk4: 5444a 3860069i bk5: 5400a 3861283i bk6: 5236a 3862899i bk7: 5412a 3859283i bk8: 5324a 3860739i bk9: 5228a 3862712i bk10: 5312a 3864390i bk11: 5388a 3861261i bk12: 5992a 3853351i bk13: 5804a 3855769i bk14: 5900a 3856742i bk15: 6000a 3852245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368781
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3927497 n_nop=3780004 n_act=18409 n_pre=18393 n_req=31155 n_rd=88532 n_write=22159 bw_util=0.05637
n_activity=613009 dram_eff=0.3611
bk0: 5568a 3860586i bk1: 5588a 3862628i bk2: 5284a 3865556i bk3: 5272a 3866214i bk4: 5376a 3861080i bk5: 5372a 3860566i bk6: 5448a 3861957i bk7: 5532a 3858327i bk8: 5380a 3860819i bk9: 5132a 3863683i bk10: 5284a 3861981i bk11: 5368a 3861278i bk12: 5896a 3855731i bk13: 6000a 3853779i bk14: 5964a 3854660i bk15: 6068a 3853656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373856
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3927497 n_nop=3778847 n_act=18646 n_pre=18630 n_req=31330 n_rd=89212 n_write=22162 bw_util=0.05672
n_activity=615770 dram_eff=0.3617
bk0: 5780a 3858158i bk1: 5728a 3858083i bk2: 5356a 3864575i bk3: 5244a 3864505i bk4: 5256a 3861025i bk5: 5296a 3860007i bk6: 5544a 3858749i bk7: 5592a 3859775i bk8: 5308a 3861760i bk9: 5304a 3862219i bk10: 5492a 3858713i bk11: 5404a 3859535i bk12: 5932a 3856420i bk13: 5984a 3855130i bk14: 6020a 3851231i bk15: 5972a 3852987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375248
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3927497 n_nop=3780181 n_act=18323 n_pre=18307 n_req=31132 n_rd=88756 n_write=21930 bw_util=0.05636
n_activity=606735 dram_eff=0.3649
bk0: 5484a 3865044i bk1: 5616a 3860581i bk2: 5468a 3864909i bk3: 5308a 3862712i bk4: 5444a 3862398i bk5: 5420a 3860459i bk6: 5360a 3861618i bk7: 5468a 3858332i bk8: 5268a 3861830i bk9: 5340a 3863101i bk10: 5428a 3859592i bk11: 5368a 3862333i bk12: 5964a 3854320i bk13: 5832a 3857918i bk14: 6036a 3852298i bk15: 5952a 3852746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375287
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3927497 n_nop=3779557 n_act=18536 n_pre=18520 n_req=31363 n_rd=88680 n_write=22204 bw_util=0.05647
n_activity=612511 dram_eff=0.3621
bk0: 5592a 3862531i bk1: 5556a 3862473i bk2: 5432a 3861583i bk3: 5312a 3864764i bk4: 5460a 3859593i bk5: 5272a 3864874i bk6: 5364a 3859728i bk7: 5548a 3856800i bk8: 5328a 3859915i bk9: 5268a 3861405i bk10: 5468a 3861107i bk11: 5220a 3862121i bk12: 5940a 3854788i bk13: 5940a 3855260i bk14: 6004a 3856143i bk15: 5976a 3852734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376713
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3927497 n_nop=3781820 n_act=18206 n_pre=18190 n_req=30738 n_rd=87820 n_write=21461 bw_util=0.05565
n_activity=609436 dram_eff=0.3586
bk0: 5528a 3862477i bk1: 5548a 3861740i bk2: 5152a 3867906i bk3: 4992a 3869524i bk4: 5376a 3861123i bk5: 5384a 3863012i bk6: 5496a 3860025i bk7: 5464a 3859115i bk8: 5212a 3860757i bk9: 5284a 3861130i bk10: 5332a 3863274i bk11: 5232a 3864693i bk12: 5924a 3854843i bk13: 5944a 3854092i bk14: 6032a 3854458i bk15: 5920a 3854721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35895
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3927497 n_nop=3781205 n_act=18229 n_pre=18213 n_req=30850 n_rd=88204 n_write=21646 bw_util=0.05594
n_activity=600985 dram_eff=0.3656
bk0: 5624a 3859310i bk1: 5560a 3860801i bk2: 5196a 3866965i bk3: 5332a 3865962i bk4: 5296a 3863718i bk5: 5296a 3863139i bk6: 5516a 3859875i bk7: 5456a 3861367i bk8: 5280a 3861098i bk9: 5380a 3860808i bk10: 5304a 3862127i bk11: 5216a 3864961i bk12: 5848a 3854486i bk13: 6004a 3852854i bk14: 5920a 3855549i bk15: 5976a 3855275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362317

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10944, Miss_rate = 0.054, Pending_hits = 1004, Reservation_fails = 11
L2_cache_bank[1]: Access = 204825, Miss = 11071, Miss_rate = 0.054, Pending_hits = 999, Reservation_fails = 7
L2_cache_bank[2]: Access = 203921, Miss = 10929, Miss_rate = 0.054, Pending_hits = 1006, Reservation_fails = 11
L2_cache_bank[3]: Access = 204543, Miss = 11080, Miss_rate = 0.054, Pending_hits = 1009, Reservation_fails = 13
L2_cache_bank[4]: Access = 203926, Miss = 10973, Miss_rate = 0.054, Pending_hits = 986, Reservation_fails = 6
L2_cache_bank[5]: Access = 205028, Miss = 11098, Miss_rate = 0.054, Pending_hits = 1030, Reservation_fails = 23
L2_cache_bank[6]: Access = 205141, Miss = 11118, Miss_rate = 0.054, Pending_hits = 1044, Reservation_fails = 10
L2_cache_bank[7]: Access = 204015, Miss = 11011, Miss_rate = 0.054, Pending_hits = 1003, Reservation_fails = 7
L2_cache_bank[8]: Access = 204756, Miss = 11043, Miss_rate = 0.054, Pending_hits = 1012, Reservation_fails = 14
L2_cache_bank[9]: Access = 204618, Miss = 11034, Miss_rate = 0.054, Pending_hits = 997, Reservation_fails = 7
L2_cache_bank[10]: Access = 204736, Miss = 11050, Miss_rate = 0.054, Pending_hits = 999, Reservation_fails = 9
L2_cache_bank[11]: Access = 204819, Miss = 11083, Miss_rate = 0.054, Pending_hits = 1025, Reservation_fails = 13
L2_cache_bank[12]: Access = 204923, Miss = 11172, Miss_rate = 0.055, Pending_hits = 1013, Reservation_fails = 11
L2_cache_bank[13]: Access = 205297, Miss = 11131, Miss_rate = 0.054, Pending_hits = 1007, Reservation_fails = 9
L2_cache_bank[14]: Access = 204654, Miss = 11113, Miss_rate = 0.054, Pending_hits = 974, Reservation_fails = 13
L2_cache_bank[15]: Access = 205078, Miss = 11076, Miss_rate = 0.054, Pending_hits = 982, Reservation_fails = 4
L2_cache_bank[16]: Access = 233916, Miss = 11147, Miss_rate = 0.048, Pending_hits = 1263, Reservation_fails = 10
L2_cache_bank[17]: Access = 204248, Miss = 11023, Miss_rate = 0.054, Pending_hits = 984, Reservation_fails = 7
L2_cache_bank[18]: Access = 203028, Miss = 11013, Miss_rate = 0.054, Pending_hits = 1000, Reservation_fails = 9
L2_cache_bank[19]: Access = 202820, Miss = 10942, Miss_rate = 0.054, Pending_hits = 984, Reservation_fails = 15
L2_cache_bank[20]: Access = 202456, Miss = 10996, Miss_rate = 0.054, Pending_hits = 1024, Reservation_fails = 13
L2_cache_bank[21]: Access = 203679, Miss = 11055, Miss_rate = 0.054, Pending_hits = 1013, Reservation_fails = 11
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 243102
L2_total_cache_miss_rate = 0.0537
L2_total_cache_pending_hits = 22358
L2_total_cache_reservation_fails = 233
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3165269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1093141
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46603
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 233
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 85.964
	minimum = 6
	maximum = 1154
Network latency average = 45.4059
	minimum = 6
	maximum = 1032
Slowest packet = 6659959
Flit latency average = 33.6916
	minimum = 6
	maximum = 1032
Slowest flit = 11495311
Fragmentation average = 0.0274401
	minimum = 0
	maximum = 765
Injected packet rate average = 0.127515
	minimum = 0.108543 (at node 10)
	maximum = 0.146559 (at node 33)
Accepted packet rate average = 0.127515
	minimum = 0.108543 (at node 10)
	maximum = 0.146559 (at node 33)
Injected flit rate average = 0.222644
	minimum = 0.115074 (at node 10)
	maximum = 0.35659 (at node 33)
Accepted flit rate average= 0.222644
	minimum = 0.151612 (at node 48)
	maximum = 0.291073 (at node 11)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.2923 (17 samples)
	minimum = 6 (17 samples)
	maximum = 478.824 (17 samples)
Network latency average = 22.3741 (17 samples)
	minimum = 6 (17 samples)
	maximum = 379.529 (17 samples)
Flit latency average = 22.5335 (17 samples)
	minimum = 6 (17 samples)
	maximum = 378.882 (17 samples)
Fragmentation average = 0.0099873 (17 samples)
	minimum = 0 (17 samples)
	maximum = 137.353 (17 samples)
Injected packet rate average = 0.05304 (17 samples)
	minimum = 0.0437196 (17 samples)
	maximum = 0.128522 (17 samples)
Accepted packet rate average = 0.05304 (17 samples)
	minimum = 0.0437196 (17 samples)
	maximum = 0.128522 (17 samples)
Injected flit rate average = 0.0853936 (17 samples)
	minimum = 0.0556282 (17 samples)
	maximum = 0.182342 (17 samples)
Accepted flit rate average = 0.0853936 (17 samples)
	minimum = 0.0662599 (17 samples)
	maximum = 0.237006 (17 samples)
Injected packet size average = 1.60998 (17 samples)
Accepted packet size average = 1.60998 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 39 sec (4299 sec)
gpgpu_simulation_rate = 25889 (inst/sec)
gpgpu_simulation_rate = 1380 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10304
gpu_sim_insn = 4532584
gpu_ipc =     439.8859
gpu_tot_sim_cycle = 6167263
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      18.7815
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3783222
gpu_stall_icnt2sh    = 11432971
partiton_reqs_in_parallel = 226533
partiton_reqs_in_parallel_total    = 42750167
partiton_level_parallism =      21.9850
partiton_level_parallism_total  =       6.9685
partiton_reqs_in_parallel_util = 226533
partiton_reqs_in_parallel_util_total    = 42750167
gpu_sim_cycle_parition_util = 10304
gpu_tot_sim_cycle_parition_util    = 2108965
partiton_level_parallism_util =      21.9850
partiton_level_parallism_util_total  =      20.2790
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.2070 GB/Sec
L2_BW_total  =      69.9808 GB/Sec
gpu_total_sim_rate=26621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696423
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6234, 5641, 5993, 6203, 6200, 5840, 6547, 6393, 5905, 6034, 5535, 5957, 6325, 6605, 6075, 5881, 5759, 5819, 6104, 6254, 6483, 5951, 6464, 6308, 6027, 5768, 6326, 6266, 6271, 5884, 5806, 6584, 5383, 5459, 5430, 5404, 5484, 5313, 5637, 5362, 5517, 5837, 5272, 5137, 6314, 5946, 5701, 5399, 4733, 4720, 5217, 4856, 5149, 5122, 5273, 5020, 5160, 5407, 5228, 5184, 5028, 5433, 4997, 4929, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 16261113
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16198466
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 57761
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24182632	W0_Idle:43141735	W0_Scoreboard:42268552	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 380 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 6167262 
mrq_lat_table:236507 	5463 	5836 	37817 	28669 	7669 	4939 	6841 	8374 	3609 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3138868 	1318332 	30218 	16784 	13079 	11663 	12221 	8125 	3544 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	337782 	107892 	1633497 	1133066 	540517 	642115 	94470 	7993 	10251 	11040 	11106 	11706 	8156 	3409 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	593085 	939773 	1732400 	120439 	2422 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	123344 	1039286 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1201 	861 	103 	58 	20 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        37        18        22        16        16        16        16        30        29        48        49        45        46        45        47 
dram[1]:        44        46        35        28        16        16        17        16        28        30        46        48        45        44        33        46 
dram[2]:        44        44        31        32        16        16        16        16        30        29        47        47        47        45        41        46 
dram[3]:        39        44        33        27        17        16        16        16        31        30        48        48        46        45        44        47 
dram[4]:        43        46        30        22        16        16        16        16        29        30        43        44        45        45        41        45 
dram[5]:        47        41        31        24        16        16        16        16        30        30        44        44        46        34        48        46 
dram[6]:        44        44        22        16        16        16        17        16        27        28        42        45        42        45        44        46 
dram[7]:        43        45        25        23        16        16        16        16        27        30        45        42        42        46        27        48 
dram[8]:        47        40        27        25        15        15        17        16        28        30        43        46        98        42        40        44 
dram[9]:        47        49        20        21        16        16        16        16        32        32        43        46        45        42        48        45 
dram[10]:        37        29        30        23        17        16        16        16        32        31        47        48        48        45        43        46 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  1.700774  1.701831  1.596670  1.624053  1.667276  1.650133  1.696133  1.684502  1.690563  1.705467  1.752597  1.765957  1.719969  1.746081  1.677321  1.733952 
dram[1]:  1.663183  1.725709  1.677388  1.690249  1.711610  1.635803  1.665751  1.703568  1.724678  1.712256  1.784600  1.767668  1.712672  1.700392  1.731975  1.735203 
dram[2]:  1.650612  1.694944  1.642185  1.665417  1.679163  1.666368  1.629396  1.683440  1.726306  1.705936  1.738139  1.790248  1.683121  1.724593  1.677394  1.695349 
dram[3]:  1.685739  1.667817  1.636610  1.610573  1.699107  1.645018  1.681319  1.693213  1.723022  1.698706  1.746454  1.735849  1.713391  1.704494  1.733124  1.740064 
dram[4]:  1.655087  1.671848  1.624324  1.631155  1.627568  1.637900  1.648199  1.694170  1.743268  1.721207  1.780465  1.767777  1.770635  1.736371  1.742718  1.708589 
dram[5]:  1.692440  1.673093  1.646409  1.677725  1.669098  1.647737  1.720548  1.696191  1.765823  1.734272  1.769089  1.756852  1.716863  1.732087  1.734326  1.744763 
dram[6]:  1.710592  1.691213  1.649909  1.627580  1.630435  1.609583  1.665225  1.691703  1.760628  1.725865  1.728522  1.752669  1.737052  1.758786  1.719484  1.709579 
dram[7]:  1.726786  1.690355  1.680832  1.664200  1.661566  1.669084  1.711770  1.708447  1.730451  1.793103  1.774735  1.752244  1.774818  1.781040  1.692835  1.672440 
dram[8]:  1.650542  1.638136  1.619546  1.631336  1.678253  1.683365  1.673874  1.643098  1.746296  1.738647  1.777092  1.774164  2.035060  1.728356  1.701389  1.698012 
dram[9]:  1.742342  1.711790  1.626070  1.643794  1.663063  1.687904  1.640625  1.652705  1.764597  1.735135  1.799257  1.764212  1.712275  1.712510  1.738281  1.730346 
dram[10]:  1.657807  1.689387  1.668593  1.715385  1.666355  1.677601  1.644657  1.662759  1.719534  1.748879  1.760628  1.797183  1.751422  1.703196  1.759171  1.761027 
average row locality = 345830/202860 = 1.704772
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1405      1396      1304      1309      1337      1370      1347      1341      1308      1352      1310      1325      1518      1526      1493      1535 
dram[1]:      1447      1433      1299      1319      1344      1352      1330      1350      1328      1334      1300      1375      1455      1491      1511      1518 
dram[2]:      1433      1401      1308      1335      1386      1365      1335      1358      1336      1331      1336      1361      1460      1530      1471      1504 
dram[3]:      1427      1388      1349      1337      1383      1354      1340      1353      1328      1315      1374      1347      1506      1519      1498      1491 
dram[4]:      1435      1391      1326      1353      1362      1351      1310      1356      1343      1318      1347      1363      1515      1470      1492      1516 
dram[5]:      1408      1413      1327      1322      1346      1345      1363      1385      1356      1294      1336      1362      1493      1517      1508      1537 
dram[6]:      1460      1447      1343      1315      1315      1324      1389      1402      1340      1338      1392      1369      1499      1515      1521      1512 
dram[7]:      1387      1420      1371      1330      1363      1356      1341      1367      1329      1347      1375      1359      1510      1474      1525      1505 
dram[8]:      1414      1405      1362      1331      1365      1320      1343      1387      1342      1330      1383      1322      1503      1502      1517      1511 
dram[9]:      1398      1402      1292      1253      1347      1350      1375      1367      1315      1335      1349      1328      1499      1505      1525      1497 
dram[10]:      1422      1406      1305      1337      1324      1324      1382      1365      1333      1358      1342      1320      1478      1520      1497      1511 
total reads: 245019
bank skew: 1537/1253 = 1.23
chip skew: 22481/22137 = 1.02
number of total write accesses:
dram[0]:       573       556       422       406       487       493       495       485       555       582       546       584       687       702       711       707 
dram[1]:       622       574       422       449       484       503       489       512       545       594       531       626       667       677       699       710 
dram[2]:       589       577       436       442       540       498       472       482       613       537       569       585       654       693       666       683 
dram[3]:       547       545       466       491       520       495       496       518       588       523       596       585       682       719       710       698 
dram[4]:       566       545       477       469       539       490       475       533       599       565       567       601       716       664       662       712 
dram[5]:       562       583       461       448       485       512       521       530       597       553       587       625       696       707       705       712 
dram[6]:       591       574       462       420       485       490       536       535       565       557       620       601       681       687       747       719 
dram[7]:       547       578       488       469       483       485       506       514       552       577       634       593       689       649       696       716 
dram[8]:       565       528       494       439       518       461       515       565       544       546       634       587      1051       674       688       710 
dram[9]:       536       558       417       376       499       478       515       527       589       591       587       565       691       699       700       704 
dram[10]:       574       552       427       447       459       466       511       479       586       592       563       594       678       718       709       685 
total reads: 100811
bank skew: 1051/376 = 2.80
chip skew: 9519/8991 = 1.06
average mf latency per bank:
dram[0]:       5075      4993      5651      5453      5711      5730      5691      5738      5453      5598      5455      5284      4022      3895      3670      3926
dram[1]:       4803      4880      5629      5514      5642      5738      5827      5521      5755      5390      5534      4981      3898      3727      3627      3592
dram[2]:       4931      4949      5567      5309      5577      5865      5883      6039      5191      5769      5296      5342      3716      3757      4031      3872
dram[3]:       5160      5118      5639      5202      5513      5814      5678      5602      5449      6039      5149      5431      3967      3814      3728      3730
dram[4]:       5018      5143      5506      5330      5617      5750      5978      5564      5500      5665      5502      5502      4003      3929      4028      3758
dram[5]:       4861      5149      5502      5556      5844      5543      5663      5533      5476      5651      5415      5270      3667      3789      3752      3678
dram[6]:       4795      4909      5456      5816      5799      5860      5488      5810      5539      5374      5074      5500      3664      3749      3728      3447
dram[7]:       4998      5047      5273      5528      5830      5808      5757      5675      5563      5525      5560      5470      3692      4180      3797      3876
dram[8]:       4926      5377      5074      5307      5471      6171      5677      5472      5560      5669      5462      5416      6327      3887      3657      3618
dram[9]:       5135      5225      5488      5806      5656      5836      5424      5442      5449      5628      5136      5089      3734      3792      3771      3769
dram[10]:       4809      4949      5537      5557      5915      5974      5528      5667      5476      5567      5226      5231      3794      3655      3603      3701
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190     47548    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     52835    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625     51826    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     51457
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151     50383    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:      49421    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3946629 n_nop=3799364 n_act=18382 n_pre=18366 n_req=31167 n_rd=88704 n_write=21813 bw_util=0.05601
n_activity=613511 dram_eff=0.3603
bk0: 5620a 3881855i bk1: 5584a 3881976i bk2: 5216a 3884167i bk3: 5236a 3887601i bk4: 5348a 3880696i bk5: 5480a 3880231i bk6: 5388a 3881654i bk7: 5364a 3882514i bk8: 5232a 3881722i bk9: 5408a 3879345i bk10: 5240a 3884528i bk11: 5300a 3882899i bk12: 6072a 3871570i bk13: 6104a 3872756i bk14: 5972a 3872613i bk15: 6140a 3870976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354206
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3946629 n_nop=3799124 n_act=18310 n_pre=18294 n_req=31290 n_rd=88744 n_write=22157 bw_util=0.0562
n_activity=606552 dram_eff=0.3657
bk0: 5788a 3875488i bk1: 5732a 3881534i bk2: 5196a 3884796i bk3: 5276a 3883037i bk4: 5376a 3882390i bk5: 5408a 3878019i bk6: 5320a 3882270i bk7: 5400a 3880959i bk8: 5312a 3881098i bk9: 5336a 3879031i bk10: 5200a 3887694i bk11: 5500a 3877819i bk12: 5820a 3874989i bk13: 5964a 3872444i bk14: 6044a 3873178i bk15: 6072a 3872246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370468
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3946629 n_nop=3798767 n_act=18504 n_pre=18488 n_req=31286 n_rd=89000 n_write=21870 bw_util=0.05618
n_activity=610241 dram_eff=0.3634
bk0: 5732a 3877590i bk1: 5604a 3880845i bk2: 5232a 3886506i bk3: 5340a 3884662i bk4: 5544a 3880455i bk5: 5460a 3877589i bk6: 5340a 3881571i bk7: 5432a 3880817i bk8: 5344a 3879367i bk9: 5324a 3882875i bk10: 5344a 3880321i bk11: 5444a 3883024i bk12: 5840a 3874608i bk13: 6120a 3871448i bk14: 5884a 3874375i bk15: 6016a 3871367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361698
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3946629 n_nop=3798024 n_act=18572 n_pre=18556 n_req=31488 n_rd=89236 n_write=22241 bw_util=0.05649
n_activity=618214 dram_eff=0.3606
bk0: 5708a 3881952i bk1: 5552a 3881678i bk2: 5396a 3882027i bk3: 5348a 3882429i bk4: 5532a 3877781i bk5: 5416a 3879816i bk6: 5360a 3880388i bk7: 5412a 3880800i bk8: 5312a 3881214i bk9: 5260a 3884134i bk10: 5496a 3881698i bk11: 5388a 3882170i bk12: 6024a 3871893i bk13: 6076a 3870204i bk14: 5992a 3873301i bk15: 5964a 3874598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3946629 n_nop=3798370 n_act=18507 n_pre=18491 n_req=31428 n_rd=88992 n_write=22269 bw_util=0.05638
n_activity=613195 dram_eff=0.3629
bk0: 5740a 3878029i bk1: 5564a 3883365i bk2: 5304a 3882755i bk3: 5412a 3882955i bk4: 5448a 3879114i bk5: 5404a 3880340i bk6: 5240a 3881966i bk7: 5424a 3878281i bk8: 5372a 3879446i bk9: 5272a 3881376i bk10: 5388a 3882997i bk11: 5452a 3879749i bk12: 6060a 3871866i bk13: 5880a 3874294i bk14: 5968a 3875401i bk15: 6064a 3870963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368499
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3946629 n_nop=3797977 n_act=18459 n_pre=18443 n_req=31596 n_rd=89248 n_write=22502 bw_util=0.05663
n_activity=618982 dram_eff=0.3611
bk0: 5632a 3879162i bk1: 5652a 3881089i bk2: 5308a 3884487i bk3: 5288a 3885166i bk4: 5384a 3880160i bk5: 5380a 3879581i bk6: 5452a 3880965i bk7: 5540a 3877390i bk8: 5424a 3879383i bk9: 5176a 3882304i bk10: 5344a 3880694i bk11: 5448a 3879891i bk12: 5972a 3874282i bk13: 6068a 3872383i bk14: 6032a 3873252i bk15: 6148a 3872180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374326
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3946629 n_nop=3796895 n_act=18685 n_pre=18669 n_req=31751 n_rd=89924 n_write=22456 bw_util=0.05695
n_activity=621295 dram_eff=0.3618
bk0: 5840a 3876886i bk1: 5788a 3876806i bk2: 5372a 3883501i bk3: 5260a 3883420i bk4: 5260a 3880117i bk5: 5296a 3879076i bk6: 5556a 3877781i bk7: 5608a 3878831i bk8: 5360a 3880323i bk9: 5352a 3880960i bk10: 5568a 3877143i bk11: 5476a 3878064i bk12: 5996a 3875067i bk13: 6060a 3873693i bk14: 6084a 3869977i bk15: 6048a 3871549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375252
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3946629 n_nop=3798272 n_act=18360 n_pre=18344 n_req=31535 n_rd=89436 n_write=22217 bw_util=0.05658
n_activity=612044 dram_eff=0.3649
bk0: 5548a 3883761i bk1: 5680a 3879259i bk2: 5484a 3883775i bk3: 5320a 3881723i bk4: 5452a 3881472i bk5: 5424a 3879519i bk6: 5364a 3880681i bk7: 5468a 3877425i bk8: 5316a 3880401i bk9: 5388a 3881711i bk10: 5500a 3878248i bk11: 5436a 3880881i bk12: 6040a 3873000i bk13: 5896a 3876590i bk14: 6100a 3871064i bk15: 6020a 3871386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375697
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3946629 n_nop=3797561 n_act=18576 n_pre=18560 n_req=31856 n_rd=89348 n_write=22584 bw_util=0.05672
n_activity=618481 dram_eff=0.362
bk0: 5656a 3881237i bk1: 5620a 3881149i bk2: 5448a 3880530i bk3: 5324a 3883741i bk4: 5460a 3878671i bk5: 5280a 3883922i bk6: 5372a 3878790i bk7: 5548a 3875896i bk8: 5368a 3878450i bk9: 5320a 3880070i bk10: 5532a 3879828i bk11: 5288a 3880784i bk12: 6012a 3873321i bk13: 6008a 3873844i bk14: 6068a 3874881i bk15: 6044a 3871489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376844
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3946629 n_nop=3799845 n_act=18244 n_pre=18228 n_req=31169 n_rd=88548 n_write=21764 bw_util=0.0559
n_activity=614945 dram_eff=0.3588
bk0: 5592a 3881197i bk1: 5608a 3880445i bk2: 5168a 3886913i bk3: 5012a 3888394i bk4: 5388a 3880207i bk5: 5400a 3881999i bk6: 5500a 3879048i bk7: 5468a 3878129i bk8: 5260a 3879379i bk9: 5340a 3879702i bk10: 5396a 3881991i bk11: 5312a 3883263i bk12: 5996a 3873448i bk13: 6020a 3872628i bk14: 6100a 3873144i bk15: 5988a 3873321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359592
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3946629 n_nop=3799296 n_act=18262 n_pre=18246 n_req=31264 n_rd=88896 n_write=21929 bw_util=0.05616
n_activity=606271 dram_eff=0.3656
bk0: 5688a 3877966i bk1: 5624a 3879381i bk2: 5220a 3885871i bk3: 5348a 3884927i bk4: 5296a 3882816i bk5: 5296a 3882213i bk6: 5528a 3878949i bk7: 5460a 3880431i bk8: 5332a 3879696i bk9: 5432a 3879417i bk10: 5368a 3880762i bk11: 5280a 3883609i bk12: 5912a 3873125i bk13: 6080a 3871466i bk14: 5988a 3874217i bk15: 6044a 3873955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363433

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11022, Miss_rate = 0.054, Pending_hits = 1048, Reservation_fails = 12
L2_cache_bank[1]: Access = 205937, Miss = 11154, Miss_rate = 0.054, Pending_hits = 1035, Reservation_fails = 7
L2_cache_bank[2]: Access = 205029, Miss = 11014, Miss_rate = 0.054, Pending_hits = 1040, Reservation_fails = 11
L2_cache_bank[3]: Access = 205636, Miss = 11172, Miss_rate = 0.054, Pending_hits = 1055, Reservation_fails = 19
L2_cache_bank[4]: Access = 205010, Miss = 11065, Miss_rate = 0.054, Pending_hits = 1029, Reservation_fails = 8
L2_cache_bank[5]: Access = 206107, Miss = 11185, Miss_rate = 0.054, Pending_hits = 1074, Reservation_fails = 23
L2_cache_bank[6]: Access = 206240, Miss = 11205, Miss_rate = 0.054, Pending_hits = 1081, Reservation_fails = 14
L2_cache_bank[7]: Access = 205089, Miss = 11104, Miss_rate = 0.054, Pending_hits = 1047, Reservation_fails = 9
L2_cache_bank[8]: Access = 205876, Miss = 11130, Miss_rate = 0.054, Pending_hits = 1058, Reservation_fails = 15
L2_cache_bank[9]: Access = 205691, Miss = 11118, Miss_rate = 0.054, Pending_hits = 1035, Reservation_fails = 8
L2_cache_bank[10]: Access = 205863, Miss = 11137, Miss_rate = 0.054, Pending_hits = 1040, Reservation_fails = 11
L2_cache_bank[11]: Access = 205901, Miss = 11175, Miss_rate = 0.054, Pending_hits = 1084, Reservation_fails = 17
L2_cache_bank[12]: Access = 206031, Miss = 11259, Miss_rate = 0.055, Pending_hits = 1058, Reservation_fails = 13
L2_cache_bank[13]: Access = 206398, Miss = 11222, Miss_rate = 0.054, Pending_hits = 1059, Reservation_fails = 9
L2_cache_bank[14]: Access = 205748, Miss = 11201, Miss_rate = 0.054, Pending_hits = 1013, Reservation_fails = 14
L2_cache_bank[15]: Access = 206195, Miss = 11158, Miss_rate = 0.054, Pending_hits = 1021, Reservation_fails = 5
L2_cache_bank[16]: Access = 240327, Miss = 11229, Miss_rate = 0.047, Pending_hits = 1388, Reservation_fails = 11
L2_cache_bank[17]: Access = 205364, Miss = 11108, Miss_rate = 0.054, Pending_hits = 1028, Reservation_fails = 8
L2_cache_bank[18]: Access = 204106, Miss = 11100, Miss_rate = 0.054, Pending_hits = 1051, Reservation_fails = 11
L2_cache_bank[19]: Access = 203935, Miss = 11037, Miss_rate = 0.054, Pending_hits = 1041, Reservation_fails = 16
L2_cache_bank[20]: Access = 203542, Miss = 11083, Miss_rate = 0.054, Pending_hits = 1067, Reservation_fails = 16
L2_cache_bank[21]: Access = 204790, Miss = 11141, Miss_rate = 0.054, Pending_hits = 1051, Reservation_fails = 12
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 245019
L2_total_cache_miss_rate = 0.0538
L2_total_cache_pending_hits = 23403
L2_total_cache_reservation_fails = 269
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3172977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1111954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 269
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.6599
	minimum = 6
	maximum = 784
Network latency average = 40.3189
	minimum = 6
	maximum = 615
Slowest packet = 9050720
Flit latency average = 46.9916
	minimum = 6
	maximum = 614
Slowest flit = 15632025
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0572291
	minimum = 0.0467802 (at node 14)
	maximum = 0.311108 (at node 44)
Accepted packet rate average = 0.0572291
	minimum = 0.0467802 (at node 14)
	maximum = 0.311108 (at node 44)
Injected flit rate average = 0.0858436
	minimum = 0.0701218 (at node 37)
	maximum = 0.329111 (at node 44)
Accepted flit rate average= 0.0858436
	minimum = 0.0592032 (at node 14)
	maximum = 0.604212 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.3127 (18 samples)
	minimum = 6 (18 samples)
	maximum = 495.778 (18 samples)
Network latency average = 23.371 (18 samples)
	minimum = 6 (18 samples)
	maximum = 392.611 (18 samples)
Flit latency average = 23.8923 (18 samples)
	minimum = 6 (18 samples)
	maximum = 391.944 (18 samples)
Fragmentation average = 0.00943245 (18 samples)
	minimum = 0 (18 samples)
	maximum = 129.722 (18 samples)
Injected packet rate average = 0.0532727 (18 samples)
	minimum = 0.0438896 (18 samples)
	maximum = 0.138665 (18 samples)
Accepted packet rate average = 0.0532727 (18 samples)
	minimum = 0.0438896 (18 samples)
	maximum = 0.138665 (18 samples)
Injected flit rate average = 0.0854186 (18 samples)
	minimum = 0.0564334 (18 samples)
	maximum = 0.190496 (18 samples)
Accepted flit rate average = 0.0854186 (18 samples)
	minimum = 0.0658679 (18 samples)
	maximum = 0.257406 (18 samples)
Injected packet size average = 1.60342 (18 samples)
Accepted packet size average = 1.60342 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 31 sec (4351 sec)
gpgpu_simulation_rate = 26621 (inst/sec)
gpgpu_simulation_rate = 1417 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 19893
gpu_sim_insn = 5569050
gpu_ipc =     279.9502
gpu_tot_sim_cycle = 6414378
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      18.9262
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3783350
gpu_stall_icnt2sh    = 11446794
partiton_reqs_in_parallel = 437518
partiton_reqs_in_parallel_total    = 42976700
partiton_level_parallism =      21.9936
partiton_level_parallism_total  =       6.7683
partiton_reqs_in_parallel_util = 437518
partiton_reqs_in_parallel_util_total    = 42976700
gpu_sim_cycle_parition_util = 19893
gpu_tot_sim_cycle_parition_util    = 2119269
partiton_level_parallism_util =      21.9936
partiton_level_parallism_util_total  =      20.2950
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =     457.1149 GB/Sec
L2_BW_total  =      68.7024 GB/Sec
gpu_total_sim_rate=27497

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023124
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6489, 6122, 6493, 6572, 6615, 6378, 6887, 6707, 6465, 6448, 6020, 6317, 6885, 7020, 6560, 6380, 6189, 6317, 6779, 6654, 6668, 6351, 6919, 6691, 6467, 6291, 6841, 6551, 6746, 6354, 6251, 7008, 5790, 5909, 5777, 5741, 5846, 5590, 5955, 5679, 5894, 6159, 5449, 5483, 6806, 6193, 6118, 5691, 4988, 5088, 5732, 5240, 5549, 5720, 5698, 5405, 5660, 5747, 5828, 5738, 5458, 5832, 5327, 5214, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 16284305
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16221658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 57761
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24208600	W0_Idle:43155503	W0_Scoreboard:42807750	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 376 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 6412231 
mrq_lat_table:246401 	5916 	6377 	38761 	30196 	9071 	6215 	7752 	9022 	3731 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3221028 	1330969 	31308 	16835 	13079 	11663 	12221 	8125 	3544 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	422566 	109399 	1633512 	1133085 	550123 	642115 	94470 	7993 	10251 	11040 	11106 	11706 	8156 	3409 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	655941 	960871 	1738949 	120520 	2422 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	123344 	1044640 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1239 	863 	103 	58 	20 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        37        18        22        16        16        16        16        30        29        48        49        45        46        45        47 
dram[1]:        44        46        35        28        16        16        17        16        28        30        46        48        45        44        33        46 
dram[2]:        44        44        31        32        16        16        16        16        30        29        47        47        47        45        41        46 
dram[3]:        39        44        33        27        17        16        16        16        31        30        48        48        46        45        44        47 
dram[4]:        43        46        30        22        16        16        16        16        29        30        43        44        45        45        41        45 
dram[5]:        47        41        31        24        16        16        16        16        30        30        44        44        46        34        48        46 
dram[6]:        44        44        22        16        16        16        17        16        27        28        42        45        42        45        44        46 
dram[7]:        43        45        25        23        16        16        16        16        27        30        45        42        42        46        35        48 
dram[8]:        47        40        27        25        15        15        17        16        28        30        43        46        98        42        41        44 
dram[9]:        47        49        20        21        16        16        16        16        32        32        43        46        45        42        48        45 
dram[10]:        37        36        30        23        17        16        16        16        32        31        47        48        48        45        43        46 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  1.717928  1.732037  1.607617  1.655393  1.693251  1.665541  1.716563  1.699123  1.691316  1.703797  1.748208  1.771730  1.746979  1.750376  1.689478  1.754661 
dram[1]:  1.696568  1.739022  1.695531  1.705612  1.725979  1.655405  1.678040  1.710686  1.732221  1.719761  1.805400  1.779949  1.729183  1.717871  1.737358  1.756208 
dram[2]:  1.672684  1.721854  1.667271  1.673232  1.683513  1.680759  1.656897  1.704386  1.728197  1.706294  1.742133  1.806167  1.713629  1.737472  1.699175  1.709145 
dram[3]:  1.711349  1.690058  1.662326  1.634746  1.708547  1.660988  1.695197  1.683177  1.738014  1.710480  1.764103  1.742882  1.733333  1.713653  1.748304  1.750191 
dram[4]:  1.675933  1.683028  1.639104  1.660328  1.643150  1.651915  1.667542  1.700258  1.731749  1.723719  1.784832  1.775194  1.779803  1.746304  1.751356  1.716925 
dram[5]:  1.707096  1.689992  1.660160  1.694572  1.677056  1.667513  1.725932  1.707627  1.767241  1.734712  1.782647  1.757396  1.726592  1.748126  1.742492  1.767092 
dram[6]:  1.729751  1.712570  1.660606  1.646057  1.644828  1.618120  1.689684  1.721339  1.765939  1.736207  1.744281  1.758883  1.739164  1.779151  1.732312  1.723373 
dram[7]:  1.749570  1.705786  1.684716  1.694690  1.677951  1.690104  1.712268  1.735652  1.734089  1.792253  1.779374  1.758326  1.786552  1.784441  1.703676  1.686459 
dram[8]:  1.676898  1.657423  1.636672  1.649867  1.701120  1.704277  1.696290  1.650361  1.759047  1.758467  1.781090  1.788770  2.043310  1.748851  1.704613  1.722714 
dram[9]:  1.769896  1.720911  1.646308  1.671193  1.669520  1.701940  1.659204  1.668337  1.767340  1.740772  1.791923  1.770740  1.725283  1.735976  1.757530  1.739985 
dram[10]:  1.667468  1.710873  1.702425  1.741604  1.692586  1.696396  1.657895  1.669558  1.733390  1.746803  1.770723  1.799820  1.764524  1.717023  1.779310  1.769884 
average row locality = 363551/211530 = 1.718673
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1504      1486      1383      1397      1427      1466      1430      1433      1387      1418      1388      1408      1611      1613      1578      1627 
dram[1]:      1546      1515      1391      1395      1436      1436      1414      1438      1404      1407      1386      1454      1542      1571      1591      1614 
dram[2]:      1533      1497      1396      1412      1470      1434      1430      1444      1409      1396      1403      1446      1568      1619      1576      1583 
dram[3]:      1525      1471      1441      1426      1461      1440      1425      1432      1420      1390      1453      1415      1594      1593      1595      1582 
dram[4]:      1535      1469      1413      1442      1445      1436      1411      1426      1419      1399      1432      1438      1608      1562      1581      1600 
dram[5]:      1497      1486      1402      1389      1437      1439      1451      1467      1436      1360      1427      1441      1591      1611      1598      1629 
dram[6]:      1553      1556      1444      1406      1406      1407      1478      1502      1431      1429      1482      1455      1584      1603      1608      1598 
dram[7]:      1472      1508      1433      1431      1438      1446      1414      1462      1416      1432      1456      1438      1588      1544      1605      1596 
dram[8]:      1502      1495      1429      1414      1446      1398      1436      1471      1428      1406      1447      1402      1582      1594      1588      1611 
dram[9]:      1497      1479      1378      1337      1433      1436      1467      1455      1403      1417      1432      1406      1581      1604      1617      1583 
dram[10]:      1498      1512      1394      1412      1403      1405      1482      1434      1427      1434      1426      1389      1579      1601      1594      1594 
total reads: 260031
bank skew: 1629/1337 = 1.22
chip skew: 23942/23525 = 1.02
number of total write accesses:
dram[0]:       585       563       432       414       505       506       508       504       580       601       563       610       702       715       718       726 
dram[1]:       629       584       430       459       504       524       504       531       569       612       553       641       680       688       711       720 
dram[2]:       598       583       443       457       562       514       492       499       632       556       590       604       670       704       689       697 
dram[3]:       556       552       474       503       538       510       516       539       610       536       611       605       694       729       725       709 
dram[4]:       575       554       490       479       558       505       495       548       621       585       592       623       736       682       680       723 
dram[5]:       572       591       469       453       500       532       539       548       614       569       607       638       714       721       723       723 
dram[6]:       604       583       474       431       502       504       553       555       591       585       653       624       703       701       767       732 
dram[7]:       561       585       496       484       495       501       526       534       573       604       649       621       697       658       712       733 
dram[8]:       574       537       499       452       529       475       530       587       565       567       644       605      1060       690       703       725 
dram[9]:       549       562       428       386       517       494       534       542       610       611       609       579       705       717       717       719 
dram[10]:       583       565       431       455       469       478       534       491       608       615       582       616       699       729       728       698 
total reads: 103520
bank skew: 1060/386 = 2.75
chip skew: 9742/9232 = 1.06
average mf latency per bank:
dram[0]:       4863      4811      5429      5222      5447      5463      5454      5459      5219      5413      5238      5049      3872      3759      3552      3773
dram[1]:       4622      4717      5385      5316      5370      5477      5576      5268      5511      5196      5278      4803      3753      3607      3510      3461
dram[2]:       4735      4762      5341      5101      5335      5655      5586      5764      5002      5566      5105      5123      3548      3629      3841      3743
dram[3]:       4948      4940      5402      4986      5294      5561      5420      5362      5194      5812      4962      5239      3824      3702      3579      3595
dram[4]:       4812      4974      5276      5114      5377      5503      5652      5365      5281      5426      5252      5290      3842      3769      3867      3634
dram[5]:       4684      4996      5310      5388      5572      5273      5410      5306      5264      5457      5167      5081      3515      3643      3611      3548
dram[6]:       4609      4694      5195      5551      5522      5614      5252      5523      5270      5107      4833      5262      3521      3616      3589      3331
dram[7]:       4806      4871      5129      5252      5612      5542      5524      5400      5315      5271      5353      5234      3580      4056      3667      3727
dram[8]:       4748      5167      4937      5090      5265      5917      5419      5236      5313      5441      5311      5197      6139      3735      3547      3474
dram[9]:       4911      5066      5253      5552      5405      5574      5175      5208      5206      5395      4920      4904      3605      3640      3627      3636
dram[10]:       4664      4725      5315      5362      5682      5727      5241      5473      5219      5346      5007      5038      3628      3537      3457      3575
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190     47548    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     52835    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625     51826    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     51457
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151     50383    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:      49421    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3983566 n_nop=3828233 n_act=19174 n_pre=19158 n_req=32788 n_rd=94224 n_write=22777 bw_util=0.05874
n_activity=634498 dram_eff=0.3688
bk0: 6016a 3912588i bk1: 5944a 3914259i bk2: 5532a 3916523i bk3: 5588a 3920215i bk4: 5708a 3910901i bk5: 5864a 3911804i bk6: 5720a 3913928i bk7: 5732a 3913465i bk8: 5548a 3912046i bk9: 5672a 3910206i bk10: 5552a 3917206i bk11: 5632a 3913230i bk12: 6444a 3901930i bk13: 6452a 3903804i bk14: 6312a 3904934i bk15: 6508a 3901454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391074
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3983566 n_nop=3828185 n_act=19070 n_pre=19054 n_req=32879 n_rd=94160 n_write=23097 bw_util=0.05887
n_activity=626722 dram_eff=0.3742
bk0: 6184a 3908397i bk1: 6060a 3914248i bk2: 5564a 3917218i bk3: 5580a 3915682i bk4: 5744a 3912859i bk5: 5744a 3908809i bk6: 5656a 3913910i bk7: 5752a 3912328i bk8: 5616a 3912084i bk9: 5628a 3909660i bk10: 5544a 3918686i bk11: 5816a 3909969i bk12: 6168a 3907663i bk13: 6284a 3903891i bk14: 6364a 3905933i bk15: 6456a 3904362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.39659
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3983566 n_nop=3827671 n_act=19282 n_pre=19266 n_req=32906 n_rd=94464 n_write=22883 bw_util=0.05892
n_activity=630330 dram_eff=0.3723
bk0: 6132a 3909287i bk1: 5988a 3912826i bk2: 5584a 3919038i bk3: 5648a 3915970i bk4: 5880a 3911496i bk5: 5736a 3908887i bk6: 5720a 3912061i bk7: 5776a 3912236i bk8: 5636a 3910937i bk9: 5584a 3914445i bk10: 5612a 3911878i bk11: 5784a 3914613i bk12: 6272a 3906500i bk13: 6476a 3902499i bk14: 6304a 3904592i bk15: 6332a 3902821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.39057
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3983566 n_nop=3827099 n_act=19339 n_pre=19323 n_req=33070 n_rd=94652 n_write=23153 bw_util=0.05915
n_activity=638564 dram_eff=0.369
bk0: 6100a 3914879i bk1: 5884a 3915138i bk2: 5764a 3914327i bk3: 5704a 3913843i bk4: 5844a 3910147i bk5: 5760a 3911825i bk6: 5700a 3912131i bk7: 5728a 3912223i bk8: 5680a 3912137i bk9: 5560a 3916382i bk10: 5812a 3914617i bk11: 5660a 3914463i bk12: 6376a 3904307i bk13: 6372a 3903568i bk14: 6380a 3904801i bk15: 6328a 3906703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3914
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3983566 n_nop=3827091 n_act=19347 n_pre=19331 n_req=33062 n_rd=94464 n_write=23333 bw_util=0.05914
n_activity=633985 dram_eff=0.3716
bk0: 6140a 3910532i bk1: 5876a 3915693i bk2: 5652a 3915388i bk3: 5768a 3914947i bk4: 5780a 3910988i bk5: 5744a 3912188i bk6: 5644a 3912767i bk7: 5704a 3909908i bk8: 5676a 3911304i bk9: 5596a 3912176i bk10: 5728a 3914966i bk11: 5752a 3910202i bk12: 6432a 3902800i bk13: 6248a 3905130i bk14: 6324a 3906653i bk15: 6400a 3902372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390626
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3983566 n_nop=3827014 n_act=19253 n_pre=19237 n_req=33174 n_rd=94644 n_write=23418 bw_util=0.05927
n_activity=639160 dram_eff=0.3694
bk0: 5988a 3911960i bk1: 5944a 3912939i bk2: 5608a 3917854i bk3: 5556a 3918933i bk4: 5748a 3912698i bk5: 5756a 3910263i bk6: 5804a 3912419i bk7: 5868a 3908734i bk8: 5744a 3911310i bk9: 5440a 3914095i bk10: 5708a 3913048i bk11: 5764a 3911322i bk12: 6364a 3905497i bk13: 6444a 3904362i bk14: 6392a 3904179i bk15: 6516a 3904392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396876
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3983566 n_nop=3825092 n_act=19549 n_pre=19533 n_req=33504 n_rd=95768 n_write=23624 bw_util=0.05994
n_activity=642561 dram_eff=0.3716
bk0: 6212a 3908513i bk1: 6224a 3908009i bk2: 5776a 3914197i bk3: 5624a 3915053i bk4: 5624a 3911540i bk5: 5628a 3910427i bk6: 5912a 3909039i bk7: 6008a 3908368i bk8: 5724a 3911406i bk9: 5716a 3910991i bk10: 5928a 3907137i bk11: 5820a 3908559i bk12: 6336a 3905326i bk13: 6412a 3905025i bk14: 6432a 3900608i bk15: 6392a 3903456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411174
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3983566 n_nop=3827353 n_act=19142 n_pre=19126 n_req=33108 n_rd=94716 n_write=23229 bw_util=0.05922
n_activity=632303 dram_eff=0.3731
bk0: 5888a 3916375i bk1: 6032a 3912531i bk2: 5732a 3917109i bk3: 5724a 3913685i bk4: 5752a 3915243i bk5: 5784a 3911432i bk6: 5656a 3912173i bk7: 5848a 3908642i bk8: 5664a 3912034i bk9: 5728a 3912760i bk10: 5824a 3910613i bk11: 5752a 3912091i bk12: 6352a 3906892i bk13: 6176a 3910850i bk14: 6420a 3903236i bk15: 6384a 3902848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393247
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3983566 n_nop=3826932 n_act=19289 n_pre=19273 n_req=33391 n_rd=94596 n_write=23476 bw_util=0.05928
n_activity=638350 dram_eff=0.3699
bk0: 6008a 3914194i bk1: 5980a 3913735i bk2: 5716a 3913962i bk3: 5656a 3916284i bk4: 5784a 3911805i bk5: 5592a 3916502i bk6: 5744a 3911230i bk7: 5884a 3907271i bk8: 5712a 3909666i bk9: 5624a 3911711i bk10: 5788a 3913112i bk11: 5608a 3913959i bk12: 6328a 3907052i bk13: 6376a 3906223i bk14: 6352a 3906626i bk15: 6444a 3903350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398137
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3983566 n_nop=3828629 n_act=19052 n_pre=19036 n_req=32804 n_rd=94100 n_write=22749 bw_util=0.05867
n_activity=635805 dram_eff=0.3676
bk0: 5988a 3911632i bk1: 5916a 3913056i bk2: 5512a 3918692i bk3: 5348a 3920332i bk4: 5732a 3910407i bk5: 5744a 3913447i bk6: 5868a 3909965i bk7: 5820a 3909981i bk8: 5612a 3910795i bk9: 5668a 3910950i bk10: 5728a 3913621i bk11: 5624a 3914484i bk12: 6324a 3905511i bk13: 6416a 3903757i bk14: 6468a 3903694i bk15: 6332a 3904309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396787
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3983566 n_nop=3828288 n_act=19034 n_pre=19018 n_req=32865 n_rd=94336 n_write=22890 bw_util=0.05885
n_activity=626888 dram_eff=0.374
bk0: 5992a 3909632i bk1: 6048a 3910175i bk2: 5576a 3918764i bk3: 5648a 3917748i bk4: 5612a 3915547i bk5: 5620a 3914477i bk6: 5928a 3908954i bk7: 5736a 3913043i bk8: 5708a 3910251i bk9: 5736a 3909780i bk10: 5704a 3912288i bk11: 5556a 3914645i bk12: 6316a 3903575i bk13: 6404a 3903004i bk14: 6376a 3904743i bk15: 6376a 3905998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390053

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11708, Miss_rate = 0.056, Pending_hits = 1060, Reservation_fails = 12
L2_cache_bank[1]: Access = 210322, Miss = 11848, Miss_rate = 0.056, Pending_hits = 1053, Reservation_fails = 7
L2_cache_bank[2]: Access = 209466, Miss = 11710, Miss_rate = 0.056, Pending_hits = 1049, Reservation_fails = 11
L2_cache_bank[3]: Access = 209934, Miss = 11830, Miss_rate = 0.056, Pending_hits = 1063, Reservation_fails = 19
L2_cache_bank[4]: Access = 209540, Miss = 11785, Miss_rate = 0.056, Pending_hits = 1040, Reservation_fails = 8
L2_cache_bank[5]: Access = 210392, Miss = 11831, Miss_rate = 0.056, Pending_hits = 1087, Reservation_fails = 23
L2_cache_bank[6]: Access = 210689, Miss = 11914, Miss_rate = 0.057, Pending_hits = 1090, Reservation_fails = 14
L2_cache_bank[7]: Access = 209302, Miss = 11749, Miss_rate = 0.056, Pending_hits = 1054, Reservation_fails = 9
L2_cache_bank[8]: Access = 210327, Miss = 11844, Miss_rate = 0.056, Pending_hits = 1068, Reservation_fails = 15
L2_cache_bank[9]: Access = 209957, Miss = 11772, Miss_rate = 0.056, Pending_hits = 1047, Reservation_fails = 8
L2_cache_bank[10]: Access = 210261, Miss = 11839, Miss_rate = 0.056, Pending_hits = 1051, Reservation_fails = 11
L2_cache_bank[11]: Access = 210055, Miss = 11822, Miss_rate = 0.056, Pending_hits = 1085, Reservation_fails = 17
L2_cache_bank[12]: Access = 210465, Miss = 11986, Miss_rate = 0.057, Pending_hits = 1077, Reservation_fails = 13
L2_cache_bank[13]: Access = 210869, Miss = 11956, Miss_rate = 0.057, Pending_hits = 1067, Reservation_fails = 9
L2_cache_bank[14]: Access = 209940, Miss = 11822, Miss_rate = 0.056, Pending_hits = 1017, Reservation_fails = 14
L2_cache_bank[15]: Access = 210618, Miss = 11857, Miss_rate = 0.056, Pending_hits = 1037, Reservation_fails = 5
L2_cache_bank[16]: Access = 244634, Miss = 11858, Miss_rate = 0.048, Pending_hits = 1389, Reservation_fails = 11
L2_cache_bank[17]: Access = 209736, Miss = 11791, Miss_rate = 0.056, Pending_hits = 1037, Reservation_fails = 8
L2_cache_bank[18]: Access = 208560, Miss = 11808, Miss_rate = 0.057, Pending_hits = 1073, Reservation_fails = 11
L2_cache_bank[19]: Access = 208272, Miss = 11717, Miss_rate = 0.056, Pending_hits = 1044, Reservation_fails = 16
L2_cache_bank[20]: Access = 208064, Miss = 11803, Miss_rate = 0.057, Pending_hits = 1075, Reservation_fails = 16
L2_cache_bank[21]: Access = 209003, Miss = 11781, Miss_rate = 0.056, Pending_hits = 1055, Reservation_fails = 12
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 260031
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 23618
L2_total_cache_reservation_fails = 269
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 211722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117305
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 269
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.99874
	minimum = 6
	maximum = 91
Network latency average = 9.25879
	minimum = 6
	maximum = 69
Slowest packet = 9115407
Flit latency average = 9.26837
	minimum = 6
	maximum = 68
Slowest flit = 15877108
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0964589
	minimum = 0.0754575 (at node 14)
	maximum = 0.113865 (at node 32)
Accepted packet rate average = 0.0964589
	minimum = 0.0754575 (at node 14)
	maximum = 0.113865 (at node 32)
Injected flit rate average = 0.149717
	minimum = 0.0795295 (at node 14)
	maximum = 0.233234 (at node 32)
Accepted flit rate average= 0.149717
	minimum = 0.110396 (at node 39)
	maximum = 0.195682 (at node 19)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.7699 (19 samples)
	minimum = 6 (19 samples)
	maximum = 474.474 (19 samples)
Network latency average = 22.6283 (19 samples)
	minimum = 6 (19 samples)
	maximum = 375.579 (19 samples)
Flit latency average = 23.1226 (19 samples)
	minimum = 6 (19 samples)
	maximum = 374.895 (19 samples)
Fragmentation average = 0.00893601 (19 samples)
	minimum = 0 (19 samples)
	maximum = 122.895 (19 samples)
Injected packet rate average = 0.0555457 (19 samples)
	minimum = 0.0455511 (19 samples)
	maximum = 0.13736 (19 samples)
Accepted packet rate average = 0.0555457 (19 samples)
	minimum = 0.0455511 (19 samples)
	maximum = 0.13736 (19 samples)
Injected flit rate average = 0.0888028 (19 samples)
	minimum = 0.0576489 (19 samples)
	maximum = 0.192745 (19 samples)
Accepted flit rate average = 0.0888028 (19 samples)
	minimum = 0.0682114 (19 samples)
	maximum = 0.254158 (19 samples)
Injected packet size average = 1.59873 (19 samples)
Accepted packet size average = 1.59873 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 35 sec (4415 sec)
gpgpu_simulation_rate = 27497 (inst/sec)
gpgpu_simulation_rate = 1452 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3235
gpu_sim_insn = 4446854
gpu_ipc =    1374.6071
gpu_tot_sim_cycle = 6639763
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      18.9535
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3783350
gpu_stall_icnt2sh    = 11447112
partiton_reqs_in_parallel = 71170
partiton_reqs_in_parallel_total    = 43414218
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5492
partiton_reqs_in_parallel_util = 71170
partiton_reqs_in_parallel_util_total    = 43414218
gpu_sim_cycle_parition_util = 3235
gpu_tot_sim_cycle_parition_util    = 2139162
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.2975
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     239.9925 GB/Sec
L2_BW_total  =      66.4873 GB/Sec
gpu_total_sim_rate=28394

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104894
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6594, 6227, 6598, 6677, 6720, 6483, 6992, 6812, 6570, 6553, 6125, 6422, 6990, 7125, 6665, 6485, 6294, 6422, 6884, 6759, 6773, 6456, 7024, 6796, 6572, 6396, 6946, 6656, 6851, 6459, 6356, 7113, 5874, 5993, 5861, 5825, 5930, 5674, 6039, 5763, 5978, 6243, 5533, 5567, 6890, 6277, 6202, 5775, 5072, 5172, 5816, 5324, 5633, 5804, 5782, 5489, 5744, 5831, 5912, 5822, 5542, 5916, 5411, 5298, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 16284305
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16221658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 57761
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24224914	W0_Idle:43156763	W0_Scoreboard:42840956	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 375 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 6639734 
mrq_lat_table:247039 	5960 	6396 	38806 	30233 	9079 	6215 	7752 	9022 	3731 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3228781 	1331407 	31308 	16835 	13079 	11663 	12221 	8125 	3544 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	430689 	109466 	1633512 	1133085 	550124 	642115 	94470 	7993 	10251 	11040 	11106 	11706 	8156 	3409 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	662516 	962169 	1739247 	120520 	2422 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	123344 	1044660 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1246 	863 	103 	58 	20 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        37        18        22        16        16        16        16        30        29        48        49        45        46        45        47 
dram[1]:        44        46        35        28        16        16        17        16        28        30        46        48        45        44        33        46 
dram[2]:        44        44        31        32        16        16        16        16        30        29        47        47        47        45        41        46 
dram[3]:        39        44        33        27        17        16        16        16        31        30        48        48        46        45        44        47 
dram[4]:        43        46        30        22        16        16        16        16        29        30        43        44        45        45        41        45 
dram[5]:        47        41        31        24        16        16        16        16        30        30        44        44        46        34        48        46 
dram[6]:        44        44        22        16        16        16        17        16        27        28        42        45        42        45        44        46 
dram[7]:        43        45        25        23        16        16        16        16        27        30        45        42        42        46        35        48 
dram[8]:        47        40        27        25        15        15        17        16        28        30        43        46        98        42        41        44 
dram[9]:        47        49        20        21        16        16        16        16        32        32        43        46        45        42        48        45 
dram[10]:        37        36        30        23        17        16        16        16        32        31        47        48        48        45        43        46 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  1.717928  1.732037  1.607617  1.655393  1.697023  1.668354  1.717699  1.702016  1.692967  1.704297  1.747989  1.771853  1.750943  1.755823  1.691176  1.759314 
dram[1]:  1.696568  1.739022  1.695531  1.705612  1.728889  1.655696  1.680070  1.715030  1.733800  1.720851  1.804810  1.777496  1.734837  1.718845  1.739819  1.760150 
dram[2]:  1.672684  1.721854  1.667271  1.673232  1.690397  1.681897  1.661499  1.707274  1.727426  1.707572  1.744105  1.807218  1.721925  1.739910  1.703148  1.713858 
dram[3]:  1.711349  1.690058  1.662326  1.634746  1.710256  1.663543  1.698953  1.685739  1.739130  1.710993  1.766866  1.741824  1.735806  1.716077  1.753012  1.752672 
dram[4]:  1.675933  1.683028  1.639104  1.660328  1.645902  1.653912  1.671329  1.701377  1.734746  1.724675  1.784021  1.775773  1.783169  1.750389  1.755418  1.718611 
dram[5]:  1.707096  1.689992  1.660160  1.694572  1.683117  1.674281  1.730269  1.710415  1.768702  1.734052  1.783406  1.756757  1.735030  1.753179  1.747187  1.770270 
dram[6]:  1.729751  1.712570  1.660606  1.646057  1.648579  1.620135  1.694676  1.724080  1.772251  1.739691  1.750204  1.758853  1.746768  1.783179  1.737418  1.725795 
dram[7]:  1.749570  1.705786  1.684716  1.694690  1.680556  1.692975  1.715799  1.741095  1.733507  1.795255  1.778716  1.761945  1.789062  1.788664  1.706833  1.693922 
dram[8]:  1.676898  1.657423  1.636672  1.649867  1.704565  1.705455  1.698276  1.656776  1.761444  1.758222  1.780426  1.788444  2.046296  1.751914  1.707807  1.728814 
dram[9]:  1.769896  1.720911  1.646308  1.671193  1.671514  1.705467  1.661972  1.668614  1.770377  1.742295  1.795614  1.770945  1.728507  1.742152  1.761295  1.740181 
dram[10]:  1.667468  1.710873  1.702425  1.741604  1.698011  1.696670  1.661463  1.670711  1.734919  1.749150  1.769974  1.799463  1.763482  1.717231  1.782542  1.770833 
average row locality = 364342/211737 = 1.720729
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1504      1486      1383      1397      1433      1471      1433      1438      1393      1421      1392      1415      1617      1619      1581      1632 
dram[1]:      1546      1515      1391      1395      1441      1438      1418      1443      1410      1410      1395      1458      1548      1573      1595      1619 
dram[2]:      1533      1497      1396      1412      1480      1437      1437      1449      1413      1403      1407      1449      1578      1623      1583      1588 
dram[3]:      1525      1471      1441      1426      1463      1443      1431      1435      1428      1393      1458      1418      1598      1596      1601      1585 
dram[4]:      1535      1469      1413      1442      1450      1440      1417      1429      1425      1405      1438      1443      1615      1567      1587      1603 
dram[5]:      1497      1486      1402      1389      1444      1447      1456      1472      1442      1361      1433      1442      1599      1619      1603      1634 
dram[6]:      1553      1556      1444      1406      1412      1411      1484      1507      1439      1438      1491      1460      1592      1608      1614      1603 
dram[7]:      1472      1508      1433      1431      1441      1451      1418      1470      1422      1438      1457      1444      1591      1549      1609      1604 
dram[8]:      1502      1495      1429      1414      1450      1401      1440      1479      1435      1410      1448      1406      1587      1598      1592      1619 
dram[9]:      1497      1479      1378      1337      1437      1440      1472      1457      1409      1422      1438      1408      1586      1611      1622      1585 
dram[10]:      1498      1512      1394      1412      1409      1407      1488      1437      1433      1441      1432      1393      1585      1603      1599      1597 
total reads: 260690
bank skew: 1634/1337 = 1.22
chip skew: 24018/23578 = 1.02
number of total write accesses:
dram[0]:       585       563       432       414       505       506       508       504       581       602       564       612       703       718       719       729 
dram[1]:       629       584       430       459       504       524       504       531       570       612       556       643       683       689       712       722 
dram[2]:       598       583       443       457       562       514       492       499       634       559       590       604       676       705       689       700 
dram[3]:       556       552       474       503       538       510       516       539       612       537       611       606       695       731       727       711 
dram[4]:       575       554       490       479       558       505       495       548       622       587       594       624       737       684       681       724 
dram[5]:       572       591       469       453       500       532       539       548       615       569       609       638       719       725       726       724 
dram[6]:       604       583       474       431       502       504       553       555       592       587       653       626       705       703       768       732 
dram[7]:       561       585       496       484       495       501       526       534       575       605       649       621       699       660       714       737 
dram[8]:       574       537       499       452       529       475       530       587       566       568       644       606      1065       690       705       727 
dram[9]:       549       562       428       386       517       494       534       542       611       613       609       579       706       720       717       719 
dram[10]:       583       565       431       455       469       478       534       491       609       616       584       617       704       729       729       698 
total reads: 103652
bank skew: 1065/386 = 2.76
chip skew: 9754/9245 = 1.06
average mf latency per bank:
dram[0]:       4863      4811      5429      5222      5435      5454      5451      5450      5206      5407      5230      5032      3864      3749      3550      3765
dram[1]:       4622      4717      5385      5316      5360      5475      5570      5260      5498      5193      5252      4794      3742      3606      3507      3455
dram[2]:       4735      4762      5341      5101      5314      5650      5571      5754      4992      5543      5100      5120      3528      3625      3834      3734
dram[3]:       4948      4940      5402      4986      5293      5557      5409      5358      5174      5805      4955      5233      3820      3698      3572      3591
dram[4]:       4812      4974      5276      5114      5368      5496      5640      5362      5268      5410      5237      5280      3834      3762      3860      3632
dram[5]:       4684      4996      5310      5388      5556      5256      5402      5298      5251      5459      5153      5083      3501      3629      3603      3543
dram[6]:       4609      4694      5195      5551      5509      5607      5241      5514      5253      5085      4818      5250      3511      3610      3583      3329
dram[7]:       4806      4871      5129      5252      5607      5532      5518      5384      5299      5258      5355      5224      3576      4048      3662      3713
dram[8]:       4748      5167      4937      5090      5259      5911      5412      5221      5298      5432      5313      5189      6120      3733      3542      3464
dram[9]:       4911      5066      5253      5552      5398      5567      5167      5207      5193      5382      4911      4904      3600      3629      3624      3636
dram[10]:       4664      4725      5315      5362      5668      5725      5231      5470      5206      5331      4992      5030      3615      3538      3452      3575
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190     47548    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     52835    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625     51826    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     51457
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151     50383    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:      49421    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3989572 n_nop=3833909 n_act=19195 n_pre=19179 n_req=32860 n_rd=94460 n_write=22829 bw_util=0.0588
n_activity=635761 dram_eff=0.369
bk0: 6016a 3918592i bk1: 5944a 3920263i bk2: 5532a 3922528i bk3: 5588a 3926220i bk4: 5732a 3916809i bk5: 5884a 3917668i bk6: 5732a 3919887i bk7: 5752a 3919392i bk8: 5572a 3917909i bk9: 5684a 3916132i bk10: 5568a 3923103i bk11: 5660a 3919050i bk12: 6468a 3907856i bk13: 6476a 3909685i bk14: 6324a 3910853i bk15: 6528a 3907328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390615
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3989572 n_nop=3833873 n_act=19093 n_pre=19077 n_req=32947 n_rd=94380 n_write=23149 bw_util=0.05892
n_activity=628097 dram_eff=0.3742
bk0: 6184a 3914401i bk1: 6060a 3920252i bk2: 5564a 3923223i bk3: 5580a 3921689i bk4: 5764a 3918805i bk5: 5752a 3914775i bk6: 5672a 3919862i bk7: 5772a 3918297i bk8: 5640a 3917959i bk9: 5640a 3915613i bk10: 5580a 3924401i bk11: 5832a 3915784i bk12: 6192a 3913523i bk13: 6292a 3909854i bk14: 6380a 3911874i bk15: 6476a 3910276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396066
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3989572 n_nop=3833299 n_act=19303 n_pre=19287 n_req=32990 n_rd=94740 n_write=22943 bw_util=0.059
n_activity=631933 dram_eff=0.3725
bk0: 6132a 3915290i bk1: 5988a 3918830i bk2: 5584a 3925042i bk3: 5648a 3921975i bk4: 5920a 3917401i bk5: 5748a 3914811i bk6: 5748a 3917994i bk7: 5796a 3918184i bk8: 5652a 3916795i bk9: 5612a 3920242i bk10: 5628a 3917828i bk11: 5796a 3920564i bk12: 6312a 3912192i bk13: 6492a 3908364i bk14: 6332a 3910520i bk15: 6352a 3908708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390095
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3989572 n_nop=3832833 n_act=19355 n_pre=19339 n_req=33130 n_rd=94848 n_write=23197 bw_util=0.05918
n_activity=639766 dram_eff=0.369
bk0: 6100a 3920882i bk1: 5884a 3921142i bk2: 5764a 3920332i bk3: 5704a 3919849i bk4: 5852a 3916138i bk5: 5772a 3917794i bk6: 5724a 3918070i bk7: 5740a 3918203i bk8: 5712a 3917927i bk9: 5572a 3922304i bk10: 5832a 3920565i bk11: 5672a 3920364i bk12: 6392a 3910242i bk13: 6384a 3909477i bk14: 6404a 3910667i bk15: 6340a 3912618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390868
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3989572 n_nop=3832759 n_act=19370 n_pre=19354 n_req=33135 n_rd=94712 n_write=23377 bw_util=0.0592
n_activity=635449 dram_eff=0.3717
bk0: 6140a 3916536i bk1: 5876a 3921697i bk2: 5652a 3921393i bk3: 5768a 3920954i bk4: 5800a 3916933i bk5: 5760a 3918082i bk6: 5668a 3918698i bk7: 5716a 3915847i bk8: 5700a 3917219i bk9: 5620a 3918017i bk10: 5752a 3920799i bk11: 5772a 3916063i bk12: 6460a 3908638i bk13: 6268a 3910994i bk14: 6348a 3912566i bk15: 6412a 3908328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390111
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3989572 n_nop=3832664 n_act=19269 n_pre=19253 n_req=33255 n_rd=94904 n_write=23482 bw_util=0.05935
n_activity=640581 dram_eff=0.3696
bk0: 5988a 3917960i bk1: 5944a 3918941i bk2: 5608a 3923858i bk3: 5556a 3924939i bk4: 5776a 3918642i bk5: 5788a 3916160i bk6: 5824a 3918391i bk7: 5888a 3914672i bk8: 5768a 3917185i bk9: 5444a 3920063i bk10: 5732a 3918894i bk11: 5768a 3917296i bk12: 6396a 3911283i bk13: 6476a 3910076i bk14: 6412a 3910063i bk15: 6536a 3910326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396323
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3989572 n_nop=3830724 n_act=19564 n_pre=19548 n_req=33590 n_rd=96072 n_write=23664 bw_util=0.06002
n_activity=644058 dram_eff=0.3718
bk0: 6212a 3914516i bk1: 6224a 3914012i bk2: 5776a 3920205i bk3: 5624a 3921061i bk4: 5648a 3917480i bk5: 5644a 3916338i bk6: 5936a 3915005i bk7: 6028a 3914317i bk8: 5756a 3917320i bk9: 5752a 3916826i bk10: 5964a 3913053i bk11: 5840a 3914415i bk12: 6368a 3911213i bk13: 6432a 3910858i bk14: 6456a 3906534i bk15: 6412a 3909386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41059
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3989572 n_nop=3833041 n_act=19157 n_pre=19141 n_req=33180 n_rd=94952 n_write=23281 bw_util=0.05927
n_activity=633551 dram_eff=0.3732
bk0: 5888a 3922377i bk1: 6032a 3918536i bk2: 5732a 3923115i bk3: 5724a 3919692i bk4: 5764a 3921231i bk5: 5804a 3917356i bk6: 5672a 3918150i bk7: 5880a 3914543i bk8: 5688a 3917854i bk9: 5752a 3918649i bk10: 5828a 3916582i bk11: 5776a 3918029i bk12: 6364a 3912822i bk13: 6196a 3916731i bk14: 6436a 3909154i bk15: 6416a 3908704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.392687
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3989572 n_nop=3832638 n_act=19306 n_pre=19290 n_req=33459 n_rd=94820 n_write=23518 bw_util=0.05932
n_activity=639618 dram_eff=0.37
bk0: 6008a 3920197i bk1: 5980a 3919739i bk2: 5716a 3919967i bk3: 5656a 3922291i bk4: 5800a 3917781i bk5: 5604a 3922436i bk6: 5760a 3917184i bk7: 5916a 3913221i bk8: 5740a 3915514i bk9: 5640a 3917611i bk10: 5792a 3919085i bk11: 5624a 3919861i bk12: 6348a 3912872i bk13: 6392a 3912195i bk14: 6368a 3912508i bk15: 6476a 3909221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397594
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3989572 n_nop=3834369 n_act=19065 n_pre=19049 n_req=32864 n_rd=94312 n_write=22777 bw_util=0.0587
n_activity=636785 dram_eff=0.3678
bk0: 5988a 3917638i bk1: 5916a 3919062i bk2: 5512a 3924698i bk3: 5348a 3926339i bk4: 5748a 3916359i bk5: 5760a 3919396i bk6: 5888a 3915915i bk7: 5828a 3915950i bk8: 5636a 3916689i bk9: 5688a 3916813i bk10: 5752a 3919555i bk11: 5632a 3920449i bk12: 6344a 3911405i bk13: 6444a 3909626i bk14: 6488a 3909662i bk15: 6340a 3910276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396264
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3989572 n_nop=3833972 n_act=19061 n_pre=19045 n_req=32932 n_rd=94560 n_write=22934 bw_util=0.0589
n_activity=628335 dram_eff=0.374
bk0: 5992a 3915637i bk1: 6048a 3916183i bk2: 5576a 3924772i bk3: 5648a 3923756i bk4: 5636a 3921509i bk5: 5628a 3920423i bk6: 5952a 3914895i bk7: 5748a 3918987i bk8: 5732a 3916112i bk9: 5764a 3915659i bk10: 5728a 3918089i bk11: 5572a 3920524i bk12: 6340a 3909258i bk13: 6412a 3908950i bk14: 6396a 3910673i bk15: 6388a 3911953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11736, Miss_rate = 0.056, Pending_hits = 1125, Reservation_fails = 12
L2_cache_bank[1]: Access = 210694, Miss = 11879, Miss_rate = 0.056, Pending_hits = 1124, Reservation_fails = 7
L2_cache_bank[2]: Access = 209838, Miss = 11744, Miss_rate = 0.056, Pending_hits = 1138, Reservation_fails = 11
L2_cache_bank[3]: Access = 210306, Miss = 11851, Miss_rate = 0.056, Pending_hits = 1121, Reservation_fails = 19
L2_cache_bank[4]: Access = 209912, Miss = 11827, Miss_rate = 0.056, Pending_hits = 1138, Reservation_fails = 8
L2_cache_bank[5]: Access = 210764, Miss = 11858, Miss_rate = 0.056, Pending_hits = 1148, Reservation_fails = 23
L2_cache_bank[6]: Access = 211062, Miss = 11945, Miss_rate = 0.057, Pending_hits = 1170, Reservation_fails = 14
L2_cache_bank[7]: Access = 209674, Miss = 11767, Miss_rate = 0.056, Pending_hits = 1095, Reservation_fails = 9
L2_cache_bank[8]: Access = 210700, Miss = 11880, Miss_rate = 0.056, Pending_hits = 1164, Reservation_fails = 15
L2_cache_bank[9]: Access = 210329, Miss = 11798, Miss_rate = 0.056, Pending_hits = 1110, Reservation_fails = 8
L2_cache_bank[10]: Access = 210637, Miss = 11876, Miss_rate = 0.056, Pending_hits = 1145, Reservation_fails = 11
L2_cache_bank[11]: Access = 210428, Miss = 11850, Miss_rate = 0.056, Pending_hits = 1150, Reservation_fails = 17
L2_cache_bank[12]: Access = 210840, Miss = 12029, Miss_rate = 0.057, Pending_hits = 1191, Reservation_fails = 13
L2_cache_bank[13]: Access = 211242, Miss = 11989, Miss_rate = 0.057, Pending_hits = 1140, Reservation_fails = 9
L2_cache_bank[14]: Access = 210315, Miss = 11843, Miss_rate = 0.056, Pending_hits = 1069, Reservation_fails = 14
L2_cache_bank[15]: Access = 210991, Miss = 11895, Miss_rate = 0.056, Pending_hits = 1141, Reservation_fails = 5
L2_cache_bank[16]: Access = 245010, Miss = 11883, Miss_rate = 0.049, Pending_hits = 1447, Reservation_fails = 11
L2_cache_bank[17]: Access = 210104, Miss = 11822, Miss_rate = 0.056, Pending_hits = 1111, Reservation_fails = 8
L2_cache_bank[18]: Access = 208928, Miss = 11839, Miss_rate = 0.057, Pending_hits = 1154, Reservation_fails = 11
L2_cache_bank[19]: Access = 208640, Miss = 11739, Miss_rate = 0.056, Pending_hits = 1099, Reservation_fails = 16
L2_cache_bank[20]: Access = 208436, Miss = 11838, Miss_rate = 0.057, Pending_hits = 1164, Reservation_fails = 16
L2_cache_bank[21]: Access = 209375, Miss = 11802, Miss_rate = 0.056, Pending_hits = 1113, Reservation_fails = 12
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 260690
L2_total_cache_miss_rate = 0.0560
L2_total_cache_pending_hits = 25257
L2_total_cache_reservation_fails = 269
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3254212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4857
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 269
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.87401
	minimum = 6
	maximum = 60
Network latency average = 8.49066
	minimum = 6
	maximum = 53
Slowest packet = 9300792
Flit latency average = 8.47011
	minimum = 6
	maximum = 52
Slowest flit = 16027613
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0506555
	minimum = 0.0445269 (at node 0)
	maximum = 0.0581323 (at node 38)
Accepted packet rate average = 0.0506555
	minimum = 0.0445269 (at node 0)
	maximum = 0.0581323 (at node 38)
Injected flit rate average = 0.0759833
	minimum = 0.0445269 (at node 0)
	maximum = 0.115646 (at node 38)
Accepted flit rate average= 0.0759833
	minimum = 0.0568955 (at node 45)
	maximum = 0.0946197 (at node 16)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.3251 (20 samples)
	minimum = 6 (20 samples)
	maximum = 453.75 (20 samples)
Network latency average = 21.9214 (20 samples)
	minimum = 6 (20 samples)
	maximum = 359.45 (20 samples)
Flit latency average = 22.39 (20 samples)
	minimum = 6 (20 samples)
	maximum = 358.75 (20 samples)
Fragmentation average = 0.00848921 (20 samples)
	minimum = 0 (20 samples)
	maximum = 116.75 (20 samples)
Injected packet rate average = 0.0553012 (20 samples)
	minimum = 0.0454999 (20 samples)
	maximum = 0.133399 (20 samples)
Accepted packet rate average = 0.0553012 (20 samples)
	minimum = 0.0454999 (20 samples)
	maximum = 0.133399 (20 samples)
Injected flit rate average = 0.0881618 (20 samples)
	minimum = 0.0569928 (20 samples)
	maximum = 0.18889 (20 samples)
Accepted flit rate average = 0.0881618 (20 samples)
	minimum = 0.0676456 (20 samples)
	maximum = 0.246181 (20 samples)
Injected packet size average = 1.59421 (20 samples)
Accepted packet size average = 1.59421 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 52 sec (4432 sec)
gpgpu_simulation_rate = 28394 (inst/sec)
gpgpu_simulation_rate = 1498 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 5108
gpu_sim_insn = 4970317
gpu_ipc =     973.0456
gpu_tot_sim_cycle = 6872093
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      19.0360
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3783350
gpu_stall_icnt2sh    = 11447154
partiton_reqs_in_parallel = 112376
partiton_reqs_in_parallel_total    = 43485388
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.3442
partiton_reqs_in_parallel_util = 112376
partiton_reqs_in_parallel_util_total    = 43485388
gpu_sim_cycle_parition_util = 5108
gpu_tot_sim_cycle_parition_util    = 2142397
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.3016
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =     152.3818 GB/Sec
L2_BW_total  =      64.3527 GB/Sec
gpu_total_sim_rate=29397

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194959
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6709, 6342, 6713, 6792, 6835, 6598, 7107, 6927, 6685, 6668, 6240, 6537, 7105, 7240, 6780, 6600, 6409, 6537, 6999, 6874, 6888, 6571, 7139, 6911, 6687, 6511, 7061, 6771, 6966, 6574, 6471, 7228, 5966, 6085, 5953, 5917, 6022, 5766, 6131, 5855, 6070, 6335, 5625, 5659, 6982, 6369, 6294, 5867, 5164, 5264, 5908, 5416, 5725, 5896, 5874, 5581, 5836, 5923, 6004, 5914, 5634, 6008, 5503, 5390, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 16284305
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16221658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 57761
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24246147	W0_Idle:43164421	W0_Scoreboard:42869256	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 375 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 6870449 
mrq_lat_table:247183 	5973 	6399 	38822 	30240 	9079 	6215 	7752 	9022 	3731 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3236863 	1331537 	31308 	16835 	13079 	11663 	12221 	8125 	3544 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	438843 	109499 	1633512 	1133085 	550149 	642115 	94470 	7993 	10251 	11040 	11106 	11706 	8156 	3409 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	670411 	962471 	1739257 	120520 	2422 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	123344 	1044665 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1257 	863 	103 	58 	20 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        37        18        22        16        16        16        16        30        29        48        49        45        46        45        47 
dram[1]:        44        46        35        28        16        16        17        16        28        30        46        48        45        44        33        46 
dram[2]:        44        44        31        32        16        16        16        16        30        29        47        47        47        45        41        46 
dram[3]:        39        44        33        27        17        16        16        16        31        30        48        48        46        45        44        47 
dram[4]:        43        46        30        22        16        16        16        16        29        30        43        44        45        45        41        45 
dram[5]:        47        41        31        24        16        16        16        16        30        30        44        44        46        34        48        46 
dram[6]:        44        44        22        16        16        16        17        16        27        28        42        45        42        45        44        46 
dram[7]:        43        45        25        23        16        16        16        16        27        30        45        42        42        46        35        48 
dram[8]:        47        40        27        25        15        15        17        16        28        30        43        46        98        42        41        44 
dram[9]:        47        49        20        21        16        16        16        16        32        32        43        46        45        42        48        45 
dram[10]:        37        36        30        23        17        16        16        16        32        31        47        48        48        45        43        46 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  1.717928  1.732037  1.607617  1.655393  1.697023  1.668354  1.717699  1.702016  1.694944  1.705981  1.750000  1.773799  1.750943  1.755255  1.691176  1.759314 
dram[1]:  1.696568  1.739022  1.695531  1.705612  1.728889  1.655696  1.680070  1.715030  1.736658  1.721939  1.810536  1.778529  1.734837  1.718845  1.739819  1.760150 
dram[2]:  1.672684  1.721854  1.667271  1.673232  1.690397  1.681897  1.660929  1.707274  1.728728  1.710435  1.744328  1.807388  1.721374  1.739358  1.703148  1.713858 
dram[3]:  1.711349  1.690058  1.662326  1.634746  1.710256  1.663543  1.698953  1.685739  1.742760  1.711879  1.768771  1.741187  1.735806  1.716077  1.752445  1.752672 
dram[4]:  1.675933  1.683028  1.639104  1.660328  1.645902  1.653912  1.671329  1.701377  1.735817  1.728139  1.786842  1.778541  1.782576  1.750389  1.755418  1.718611 
dram[5]:  1.707096  1.689992  1.660160  1.694572  1.683117  1.673711  1.730269  1.710415  1.770619  1.734052  1.787773  1.756118  1.735030  1.752616  1.747187  1.770270 
dram[6]:  1.729751  1.712570  1.660606  1.646057  1.648579  1.620135  1.694676  1.724080  1.777487  1.744845  1.753670  1.763069  1.746201  1.783179  1.737418  1.725258 
dram[7]:  1.749570  1.705786  1.684716  1.694690  1.680556  1.692975  1.715799  1.741095  1.735473  1.798946  1.778059  1.764706  1.789062  1.788664  1.706833  1.693922 
dram[8]:  1.676898  1.657423  1.636672  1.649867  1.704565  1.705455  1.698276  1.656776  1.763412  1.759325  1.779762  1.790408  2.046296  1.751914  1.707807  1.728814 
dram[9]:  1.769896  1.720911  1.646308  1.671193  1.671514  1.705467  1.661972  1.668614  1.772329  1.744226  1.798422  1.771149  1.728507  1.742152  1.761295  1.740181 
dram[10]:  1.666934  1.710873  1.702425  1.741604  1.698011  1.696670  1.661463  1.670711  1.737691  1.751273  1.771930  1.799642  1.764434  1.717231  1.782542  1.770833 
average row locality = 364525/211787 = 1.721187
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1504      1486      1383      1397      1433      1471      1433      1438      1397      1423      1396      1419      1617      1620      1581      1632 
dram[1]:      1546      1515      1391      1395      1441      1438      1418      1443      1415      1413      1403      1461      1548      1573      1595      1619 
dram[2]:      1533      1497      1396      1412      1480      1437      1438      1449      1418      1408      1409      1451      1579      1624      1583      1588 
dram[3]:      1525      1471      1441      1426      1463      1443      1431      1435      1434      1394      1462      1419      1598      1596      1602      1585 
dram[4]:      1535      1469      1413      1442      1450      1440      1417      1429      1428      1409      1443      1448      1616      1567      1587      1603 
dram[5]:      1497      1486      1402      1389      1444      1448      1456      1472      1446      1361      1438      1443      1599      1620      1603      1634 
dram[6]:      1553      1556      1444      1406      1412      1411      1484      1507      1445      1444      1497      1465      1593      1608      1614      1604 
dram[7]:      1472      1508      1433      1431      1441      1451      1418      1470      1426      1444      1458      1449      1591      1549      1609      1604 
dram[8]:      1502      1495      1429      1414      1450      1401      1440      1479      1439      1413      1449      1410      1587      1598      1592      1619 
dram[9]:      1497      1479      1378      1337      1437      1440      1472      1457      1413      1426      1443      1410      1586      1611      1622      1585 
dram[10]:      1499      1512      1394      1412      1409      1407      1488      1437      1438      1447      1436      1395      1588      1603      1599      1597 
total reads: 260873
bank skew: 1634/1337 = 1.22
chip skew: 24043/23593 = 1.02
number of total write accesses:
dram[0]:       585       563       432       414       505       506       508       504       581       602       564       612       703       718       719       729 
dram[1]:       629       584       430       459       504       524       504       531       570       612       556       643       683       689       712       722 
dram[2]:       598       583       443       457       562       514       492       499       634       559       590       604       676       705       689       700 
dram[3]:       556       552       474       503       538       510       516       539       612       537       611       606       695       731       727       711 
dram[4]:       575       554       490       479       558       505       495       548       622       587       594       624       737       684       681       724 
dram[5]:       572       591       469       453       500       532       539       548       615       569       609       638       719       725       726       724 
dram[6]:       604       583       474       431       502       504       553       555       592       587       653       626       705       703       768       732 
dram[7]:       561       585       496       484       495       501       526       534       575       605       649       621       699       660       714       737 
dram[8]:       574       537       499       452       529       475       530       587       566       568       644       606      1065       690       705       727 
dram[9]:       549       562       428       386       517       494       534       542       611       613       609       579       706       720       717       719 
dram[10]:       583       565       431       455       469       478       534       491       609       616       584       617       704       729       729       698 
total reads: 103652
bank skew: 1065/386 = 2.76
chip skew: 9754/9245 = 1.06
average mf latency per bank:
dram[0]:       4867      4815      5434      5227      5435      5454      5451      5450      5199      5405      5224      5027      3868      3751      3553      3768
dram[1]:       4626      4721      5390      5320      5361      5476      5570      5260      5487      5188      5235      4791      3746      3610      3510      3459
dram[2]:       4739      4766      5345      5106      5314      5651      5568      5754      4983      5533      5099      5119      3530      3627      3838      3738
dram[3]:       4952      4944      5407      4990      5294      5557      5409      5358      5162      5805      4950      5235      3823      3702      3574      3595
dram[4]:       4816      4978      5281      5118      5369      5497      5640      5362      5263      5402      5228      5272      3836      3766      3863      3635
dram[5]:       4688      5000      5315      5392      5557      5254      5402      5298      5244      5462      5145      5084      3504      3631      3606      3547
dram[6]:       4613      4698      5199      5556      5510      5607      5241      5514      5241      5073      4809      5242      3513      3613      3586      3331
dram[7]:       4810      4875      5133      5256      5608      5532      5518      5384      5292      5246      5356      5216      3580      4052      3665      3717
dram[8]:       4752      5172      4941      5095      5259      5912      5412      5221      5290      5427      5314      5183      6123      3737      3545      3468
dram[9]:       4915      5070      5257      5557      5399      5567      5167      5207      5186      5375      4903      4904      3604      3633      3628      3640
dram[10]:       4666      4729      5319      5367      5669      5726      5231      5470      5197      5319      4987      5030      3614      3542      3456      3578
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190     47548    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     52835    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625     51826    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     51457
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151     50383    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:      49421    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3999055 n_nop=3843324 n_act=19199 n_pre=19183 n_req=32875 n_rd=94520 n_write=22829 bw_util=0.05869
n_activity=636085 dram_eff=0.369
bk0: 6016a 3928074i bk1: 5944a 3929745i bk2: 5532a 3932011i bk3: 5588a 3935704i bk4: 5732a 3926293i bk5: 5884a 3927152i bk6: 5732a 3929371i bk7: 5752a 3928876i bk8: 5588a 3927337i bk9: 5692a 3925599i bk10: 5584a 3932534i bk11: 5676a 3928480i bk12: 6468a 3917337i bk13: 6480a 3919135i bk14: 6324a 3920334i bk15: 6528a 3916810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389702
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3999055 n_nop=3843272 n_act=19097 n_pre=19081 n_req=32966 n_rd=94456 n_write=23149 bw_util=0.05882
n_activity=628462 dram_eff=0.3743
bk0: 6184a 3923884i bk1: 6060a 3929735i bk2: 5564a 3932707i bk3: 5580a 3931173i bk4: 5764a 3928289i bk5: 5752a 3924259i bk6: 5672a 3929347i bk7: 5772a 3927782i bk8: 5660a 3927381i bk9: 5652a 3925049i bk10: 5612a 3933799i bk11: 5844a 3925220i bk12: 6192a 3923003i bk13: 6292a 3919335i bk14: 6380a 3921355i bk15: 6476a 3919757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.39514
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3999055 n_nop=3842698 n_act=19311 n_pre=19295 n_req=33007 n_rd=94808 n_write=22943 bw_util=0.05889
n_activity=632339 dram_eff=0.3724
bk0: 6132a 3924772i bk1: 5988a 3928312i bk2: 5584a 3934525i bk3: 5648a 3931458i bk4: 5920a 3926887i bk5: 5748a 3924297i bk6: 5752a 3927448i bk7: 5796a 3927668i bk8: 5672a 3926194i bk9: 5632a 3929658i bk10: 5636a 3927270i bk11: 5804a 3930007i bk12: 6316a 3921641i bk13: 6496a 3917814i bk14: 6332a 3920000i bk15: 6352a 3918190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389196
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3999055 n_nop=3842256 n_act=19359 n_pre=19343 n_req=33143 n_rd=94900 n_write=23197 bw_util=0.05906
n_activity=640096 dram_eff=0.369
bk0: 6100a 3930364i bk1: 5884a 3930625i bk2: 5764a 3929815i bk3: 5704a 3929332i bk4: 5852a 3925622i bk5: 5772a 3927278i bk6: 5724a 3927555i bk7: 5740a 3927688i bk8: 5736a 3927342i bk9: 5576a 3931781i bk10: 5848a 3929996i bk11: 5676a 3929814i bk12: 6392a 3919722i bk13: 6384a 3918958i bk14: 6408a 3920117i bk15: 6340a 3922099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389952
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3999055 n_nop=3842162 n_act=19374 n_pre=19358 n_req=33153 n_rd=94784 n_write=23377 bw_util=0.05909
n_activity=635864 dram_eff=0.3717
bk0: 6140a 3926018i bk1: 5876a 3931179i bk2: 5652a 3930876i bk3: 5768a 3930437i bk4: 5800a 3926417i bk5: 5760a 3927566i bk6: 5668a 3928183i bk7: 5716a 3925333i bk8: 5712a 3926659i bk9: 5636a 3927472i bk10: 5772a 3930223i bk11: 5792a 3925485i bk12: 6464a 3918087i bk13: 6268a 3920474i bk14: 6348a 3922046i bk15: 6412a 3917809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3999055 n_nop=3842091 n_act=19273 n_pre=19257 n_req=33267 n_rd=94952 n_write=23482 bw_util=0.05923
n_activity=640915 dram_eff=0.3696
bk0: 5988a 3927442i bk1: 5944a 3928424i bk2: 5608a 3933341i bk3: 5556a 3934422i bk4: 5776a 3928126i bk5: 5792a 3925612i bk6: 5824a 3927874i bk7: 5888a 3924156i bk8: 5784a 3926616i bk9: 5444a 3929546i bk10: 5752a 3928342i bk11: 5772a 3926747i bk12: 6396a 3920765i bk13: 6480a 3919527i bk14: 6412a 3919544i bk15: 6536a 3919808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395387
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3999055 n_nop=3840101 n_act=19567 n_pre=19551 n_req=33615 n_rd=96172 n_write=23664 bw_util=0.05993
n_activity=644513 dram_eff=0.3719
bk0: 6212a 3923997i bk1: 6224a 3923493i bk2: 5776a 3929687i bk3: 5624a 3930543i bk4: 5648a 3926963i bk5: 5644a 3925821i bk6: 5936a 3924490i bk7: 6028a 3923802i bk8: 5780a 3926761i bk9: 5776a 3926250i bk10: 5988a 3922470i bk11: 5860a 3923858i bk12: 6372a 3920664i bk13: 6432a 3920339i bk14: 6456a 3916016i bk15: 6416a 3918836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.409635
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3999055 n_nop=3842452 n_act=19161 n_pre=19145 n_req=33196 n_rd=95016 n_write=23281 bw_util=0.05916
n_activity=633883 dram_eff=0.3732
bk0: 5888a 3931857i bk1: 6032a 3928019i bk2: 5732a 3932598i bk3: 5724a 3929176i bk4: 5764a 3930715i bk5: 5804a 3926842i bk6: 5672a 3927636i bk7: 5880a 3924029i bk8: 5704a 3927286i bk9: 5776a 3928057i bk10: 5832a 3926033i bk11: 5796a 3927451i bk12: 6364a 3922302i bk13: 6196a 3926211i bk14: 6436a 3918634i bk15: 6416a 3918184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391767
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3999055 n_nop=3842065 n_act=19310 n_pre=19294 n_req=33471 n_rd=94868 n_write=23518 bw_util=0.05921
n_activity=639887 dram_eff=0.37
bk0: 6008a 3929680i bk1: 5980a 3929222i bk2: 5716a 3929450i bk3: 5656a 3931775i bk4: 5800a 3927265i bk5: 5604a 3931920i bk6: 5760a 3926669i bk7: 5916a 3922706i bk8: 5756a 3924945i bk9: 5652a 3927047i bk10: 5796a 3928535i bk11: 5640a 3929289i bk12: 6348a 3922353i bk13: 6392a 3921676i bk14: 6368a 3921989i bk15: 6476a 3918703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396656
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3999055 n_nop=3843784 n_act=19069 n_pre=19053 n_req=32879 n_rd=94372 n_write=22777 bw_util=0.05859
n_activity=637074 dram_eff=0.3678
bk0: 5988a 3927120i bk1: 5916a 3928545i bk2: 5512a 3934181i bk3: 5348a 3935822i bk4: 5748a 3925842i bk5: 5760a 3928880i bk6: 5888a 3925400i bk7: 5828a 3925435i bk8: 5652a 3926120i bk9: 5704a 3926234i bk10: 5772a 3928977i bk11: 5640a 3929892i bk12: 6344a 3920886i bk13: 6444a 3919107i bk14: 6488a 3919144i bk15: 6340a 3919758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395355
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3999055 n_nop=3843357 n_act=19068 n_pre=19052 n_req=32953 n_rd=94644 n_write=22934 bw_util=0.0588
n_activity=628836 dram_eff=0.374
bk0: 5996a 3925087i bk1: 6048a 3925664i bk2: 5576a 3934253i bk3: 5648a 3933239i bk4: 5636a 3930993i bk5: 5628a 3929907i bk6: 5952a 3924379i bk7: 5748a 3928473i bk8: 5752a 3925536i bk9: 5788a 3925044i bk10: 5744a 3927518i bk11: 5580a 3929968i bk12: 6352a 3918695i bk13: 6412a 3918431i bk14: 6396a 3920154i bk15: 6388a 3921434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388675

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11744, Miss_rate = 0.056, Pending_hits = 1136, Reservation_fails = 12
L2_cache_bank[1]: Access = 211067, Miss = 11886, Miss_rate = 0.056, Pending_hits = 1135, Reservation_fails = 7
L2_cache_bank[2]: Access = 210211, Miss = 11757, Miss_rate = 0.056, Pending_hits = 1156, Reservation_fails = 11
L2_cache_bank[3]: Access = 210680, Miss = 11857, Miss_rate = 0.056, Pending_hits = 1128, Reservation_fails = 19
L2_cache_bank[4]: Access = 210288, Miss = 11836, Miss_rate = 0.056, Pending_hits = 1148, Reservation_fails = 8
L2_cache_bank[5]: Access = 211136, Miss = 11866, Miss_rate = 0.056, Pending_hits = 1161, Reservation_fails = 23
L2_cache_bank[6]: Access = 211440, Miss = 11956, Miss_rate = 0.057, Pending_hits = 1184, Reservation_fails = 14
L2_cache_bank[7]: Access = 210047, Miss = 11769, Miss_rate = 0.056, Pending_hits = 1097, Reservation_fails = 9
L2_cache_bank[8]: Access = 211072, Miss = 11889, Miss_rate = 0.056, Pending_hits = 1174, Reservation_fails = 15
L2_cache_bank[9]: Access = 210701, Miss = 11807, Miss_rate = 0.056, Pending_hits = 1119, Reservation_fails = 8
L2_cache_bank[10]: Access = 211012, Miss = 11885, Miss_rate = 0.056, Pending_hits = 1157, Reservation_fails = 11
L2_cache_bank[11]: Access = 210803, Miss = 11853, Miss_rate = 0.056, Pending_hits = 1152, Reservation_fails = 17
L2_cache_bank[12]: Access = 211213, Miss = 12042, Miss_rate = 0.057, Pending_hits = 1208, Reservation_fails = 13
L2_cache_bank[13]: Access = 211616, Miss = 12001, Miss_rate = 0.057, Pending_hits = 1156, Reservation_fails = 9
L2_cache_bank[14]: Access = 210687, Miss = 11848, Miss_rate = 0.056, Pending_hits = 1078, Reservation_fails = 14
L2_cache_bank[15]: Access = 211362, Miss = 11906, Miss_rate = 0.056, Pending_hits = 1154, Reservation_fails = 5
L2_cache_bank[16]: Access = 245379, Miss = 11888, Miss_rate = 0.048, Pending_hits = 1454, Reservation_fails = 11
L2_cache_bank[17]: Access = 210474, Miss = 11829, Miss_rate = 0.056, Pending_hits = 1121, Reservation_fails = 8
L2_cache_bank[18]: Access = 209302, Miss = 11848, Miss_rate = 0.057, Pending_hits = 1166, Reservation_fails = 11
L2_cache_bank[19]: Access = 209012, Miss = 11745, Miss_rate = 0.056, Pending_hits = 1111, Reservation_fails = 16
L2_cache_bank[20]: Access = 208811, Miss = 11851, Miss_rate = 0.057, Pending_hits = 1181, Reservation_fails = 16
L2_cache_bank[21]: Access = 209749, Miss = 11810, Miss_rate = 0.056, Pending_hits = 1124, Reservation_fails = 12
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 260873
L2_total_cache_miss_rate = 0.0559
L2_total_cache_pending_hits = 25500
L2_total_cache_reservation_fails = 269
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3261993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4857
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 269
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.3501
	minimum = 6
	maximum = 35
Network latency average = 7.29664
	minimum = 6
	maximum = 23
Slowest packet = 9315150
Flit latency average = 6.93802
	minimum = 6
	maximum = 22
Slowest flit = 16038668
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0321598
	minimum = 0.0275113 (at node 2)
	maximum = 0.037008 (at node 34)
Accepted packet rate average = 0.0321598
	minimum = 0.0275113 (at node 2)
	maximum = 0.037008 (at node 34)
Injected flit rate average = 0.0482397
	minimum = 0.0276092 (at node 2)
	maximum = 0.0739182 (at node 34)
Accepted flit rate average= 0.0482397
	minimum = 0.0361269 (at node 44)
	maximum = 0.0611905 (at node 5)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.9453 (21 samples)
	minimum = 6 (21 samples)
	maximum = 433.81 (21 samples)
Network latency average = 21.225 (21 samples)
	minimum = 6 (21 samples)
	maximum = 343.429 (21 samples)
Flit latency average = 21.6542 (21 samples)
	minimum = 6 (21 samples)
	maximum = 342.714 (21 samples)
Fragmentation average = 0.00808496 (21 samples)
	minimum = 0 (21 samples)
	maximum = 111.19 (21 samples)
Injected packet rate average = 0.0541992 (21 samples)
	minimum = 0.0446433 (21 samples)
	maximum = 0.128809 (21 samples)
Accepted packet rate average = 0.0541992 (21 samples)
	minimum = 0.0446433 (21 samples)
	maximum = 0.128809 (21 samples)
Injected flit rate average = 0.0862607 (21 samples)
	minimum = 0.0555936 (21 samples)
	maximum = 0.183415 (21 samples)
Accepted flit rate average = 0.0862607 (21 samples)
	minimum = 0.0661448 (21 samples)
	maximum = 0.237372 (21 samples)
Injected packet size average = 1.59155 (21 samples)
Accepted packet size average = 1.59155 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 10 sec (4450 sec)
gpgpu_simulation_rate = 29397 (inst/sec)
gpgpu_simulation_rate = 1544 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3177
gpu_sim_insn = 4446804
gpu_ipc =    1399.6865
gpu_tot_sim_cycle = 7097420
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      19.0582
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3783350
gpu_stall_icnt2sh    = 11447176
partiton_reqs_in_parallel = 69894
partiton_reqs_in_parallel_total    = 43597764
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.1526
partiton_reqs_in_parallel_util = 69894
partiton_reqs_in_parallel_util_total    = 43597764
gpu_sim_cycle_parition_util = 3177
gpu_tot_sim_cycle_parition_util    = 2147505
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.3041
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.7772 GB/Sec
L2_BW_total  =      62.4188 GB/Sec
gpu_total_sim_rate=30280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16141
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16141
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6814, 6447, 6818, 6897, 6940, 6703, 7212, 7032, 6790, 6773, 6345, 6642, 7210, 7345, 6885, 6705, 6514, 6642, 7104, 6979, 6993, 6676, 7244, 7016, 6792, 6616, 7166, 6876, 7071, 6679, 6576, 7333, 6050, 6169, 6037, 6001, 6106, 5850, 6215, 5939, 6154, 6419, 5709, 5743, 7066, 6453, 6378, 5951, 5248, 5348, 5992, 5500, 5809, 5980, 5958, 5665, 5920, 6007, 6088, 5998, 5718, 6092, 5587, 5474, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 16284305
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16221658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 57761
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24262475	W0_Idle:43166947	W0_Scoreboard:42898795	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1391 
maxdqlatency = 0 
maxmflatency = 255231 
averagemflatency = 374 
max_icnt2mem_latency = 254978 
max_icnt2sh_latency = 6870449 
mrq_lat_table:247183 	5973 	6399 	38822 	30240 	9079 	6215 	7752 	9022 	3731 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3245034 	1331537 	31308 	16835 	13079 	11663 	12221 	8125 	3544 	135 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	446802 	109711 	1633512 	1133085 	550149 	642115 	94470 	7993 	10251 	11040 	11106 	11706 	8156 	3409 	134 	267 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	677368 	963622 	1739320 	120520 	2422 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	13 	103 	2361 	123344 	1044665 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1264 	863 	103 	58 	20 	8 	16 	15 	12 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        37        18        22        16        16        16        16        30        29        48        49        45        46        45        47 
dram[1]:        44        46        35        28        16        16        17        16        28        30        46        48        45        44        33        46 
dram[2]:        44        44        31        32        16        16        16        16        30        29        47        47        47        45        41        46 
dram[3]:        39        44        33        27        17        16        16        16        31        30        48        48        46        45        44        47 
dram[4]:        43        46        30        22        16        16        16        16        29        30        43        44        45        45        41        45 
dram[5]:        47        41        31        24        16        16        16        16        30        30        44        44        46        34        48        46 
dram[6]:        44        44        22        16        16        16        17        16        27        28        42        45        42        45        44        46 
dram[7]:        43        45        25        23        16        16        16        16        27        30        45        42        42        46        35        48 
dram[8]:        47        40        27        25        15        15        17        16        28        30        43        46        98        42        41        44 
dram[9]:        47        49        20        21        16        16        16        16        32        32        43        46        45        42        48        45 
dram[10]:        37        36        30        23        17        16        16        16        32        31        47        48        48        45        43        46 
maximum service time to same row:
dram[0]:    143220    251868    127499    262969    146194    142466    186626    220699    209947    233359    160328    182643    211950    153121    204639    235979 
dram[1]:    214606    154823    175615    167915    144581    237476    152401    154570    144888    165337    325883    153325    154676    144574    156413    227779 
dram[2]:    250683    241702    143188    218546    152528    144884    243436    144444    211476    145227    152732    219513    125075    236683    295989    254229 
dram[3]:    165150    161808    141576    155673    154896    145143    148219    148206    144645    218036    176797    144822    145139    156698    220007    213812 
dram[4]:    154651    207987    210032    211017    184269    250247    148824    154274    246316    156555    124893    209150    257301    144974    123649    256128 
dram[5]:    151140    160867    157678    156204    185699    261502    255413    152383    229581    183278    152858    153899    235390    227780    174538    252458 
dram[6]:    144083    156057    154564    155036    166436    183001    144534    152268    154086    142497    241912    153358    173726    273893    242359    187613 
dram[7]:    185892    165813    122685    211363    141515    160800    209541    177650    155380    144210    151812    153144    170620    309018    225423    141814 
dram[8]:    210312    178076    161559    209149    161255    162999    221080    246675    153582    256242    142522    145319    185551    208855    165425    246997 
dram[9]:    217171    122918    142914    141871    154819    258240    142726    148040    148117    212937    150907    208763    156279    149558    237764    211548 
dram[10]:    222336    225824    167591    213928    140349    161755    159851    148098    150796    147166    147892    122694    235343    251435    178125    294125 
average row accesses per activate:
dram[0]:  1.717928  1.732037  1.607617  1.655393  1.697023  1.668354  1.717699  1.702016  1.694944  1.705981  1.750000  1.773799  1.750943  1.755255  1.691176  1.759314 
dram[1]:  1.696568  1.739022  1.695531  1.705612  1.728889  1.655696  1.680070  1.715030  1.736658  1.721939  1.810536  1.778529  1.734837  1.718845  1.739819  1.760150 
dram[2]:  1.672684  1.721854  1.667271  1.673232  1.690397  1.681897  1.660929  1.707274  1.728728  1.710435  1.744328  1.807388  1.721374  1.739358  1.703148  1.713858 
dram[3]:  1.711349  1.690058  1.662326  1.634746  1.710256  1.663543  1.698953  1.685739  1.742760  1.711879  1.768771  1.741187  1.735806  1.716077  1.752445  1.752672 
dram[4]:  1.675933  1.683028  1.639104  1.660328  1.645902  1.653912  1.671329  1.701377  1.735817  1.728139  1.786842  1.778541  1.782576  1.750389  1.755418  1.718611 
dram[5]:  1.707096  1.689992  1.660160  1.694572  1.683117  1.673711  1.730269  1.710415  1.770619  1.734052  1.787773  1.756118  1.735030  1.752616  1.747187  1.770270 
dram[6]:  1.729751  1.712570  1.660606  1.646057  1.648579  1.620135  1.694676  1.724080  1.777487  1.744845  1.753670  1.763069  1.746201  1.783179  1.737418  1.725258 
dram[7]:  1.749570  1.705786  1.684716  1.694690  1.680556  1.692975  1.715799  1.741095  1.735473  1.798946  1.778059  1.764706  1.789062  1.788664  1.706833  1.693922 
dram[8]:  1.676898  1.657423  1.636672  1.649867  1.704565  1.705455  1.698276  1.656776  1.763412  1.759325  1.779762  1.790408  2.046296  1.751914  1.707807  1.728814 
dram[9]:  1.769896  1.720911  1.646308  1.671193  1.671514  1.705467  1.661972  1.668614  1.772329  1.744226  1.798422  1.771149  1.728507  1.742152  1.761295  1.740181 
dram[10]:  1.666934  1.710873  1.702425  1.741604  1.698011  1.696670  1.661463  1.670711  1.737691  1.751273  1.771930  1.799642  1.764434  1.717231  1.782542  1.770833 
average row locality = 364525/211787 = 1.721187
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1504      1486      1383      1397      1433      1471      1433      1438      1397      1423      1396      1419      1617      1620      1581      1632 
dram[1]:      1546      1515      1391      1395      1441      1438      1418      1443      1415      1413      1403      1461      1548      1573      1595      1619 
dram[2]:      1533      1497      1396      1412      1480      1437      1438      1449      1418      1408      1409      1451      1579      1624      1583      1588 
dram[3]:      1525      1471      1441      1426      1463      1443      1431      1435      1434      1394      1462      1419      1598      1596      1602      1585 
dram[4]:      1535      1469      1413      1442      1450      1440      1417      1429      1428      1409      1443      1448      1616      1567      1587      1603 
dram[5]:      1497      1486      1402      1389      1444      1448      1456      1472      1446      1361      1438      1443      1599      1620      1603      1634 
dram[6]:      1553      1556      1444      1406      1412      1411      1484      1507      1445      1444      1497      1465      1593      1608      1614      1604 
dram[7]:      1472      1508      1433      1431      1441      1451      1418      1470      1426      1444      1458      1449      1591      1549      1609      1604 
dram[8]:      1502      1495      1429      1414      1450      1401      1440      1479      1439      1413      1449      1410      1587      1598      1592      1619 
dram[9]:      1497      1479      1378      1337      1437      1440      1472      1457      1413      1426      1443      1410      1586      1611      1622      1585 
dram[10]:      1499      1512      1394      1412      1409      1407      1488      1437      1438      1447      1436      1395      1588      1603      1599      1597 
total reads: 260873
bank skew: 1634/1337 = 1.22
chip skew: 24043/23593 = 1.02
number of total write accesses:
dram[0]:       585       563       432       414       505       506       508       504       581       602       564       612       703       718       719       729 
dram[1]:       629       584       430       459       504       524       504       531       570       612       556       643       683       689       712       722 
dram[2]:       598       583       443       457       562       514       492       499       634       559       590       604       676       705       689       700 
dram[3]:       556       552       474       503       538       510       516       539       612       537       611       606       695       731       727       711 
dram[4]:       575       554       490       479       558       505       495       548       622       587       594       624       737       684       681       724 
dram[5]:       572       591       469       453       500       532       539       548       615       569       609       638       719       725       726       724 
dram[6]:       604       583       474       431       502       504       553       555       592       587       653       626       705       703       768       732 
dram[7]:       561       585       496       484       495       501       526       534       575       605       649       621       699       660       714       737 
dram[8]:       574       537       499       452       529       475       530       587       566       568       644       606      1065       690       705       727 
dram[9]:       549       562       428       386       517       494       534       542       611       613       609       579       706       720       717       719 
dram[10]:       583       565       431       455       469       478       534       491       609       616       584       617       704       729       729       698 
total reads: 103652
bank skew: 1065/386 = 2.76
chip skew: 9754/9245 = 1.06
average mf latency per bank:
dram[0]:       4867      4815      5434      5227      5439      5458      5455      5454      5203      5409      5228      5031      3872      3755      3557      3772
dram[1]:       4626      4721      5390      5320      5365      5479      5574      5264      5491      5193      5240      4795      3750      3614      3514      3462
dram[2]:       4739      4766      5345      5106      5318      5655      5573      5759      4988      5537      5104      5123      3534      3631      3842      3741
dram[3]:       4952      4944      5407      4990      5297      5561      5413      5363      5166      5809      4954      5239      3827      3705      3578      3599
dram[4]:       4816      4978      5281      5118      5372      5500      5645      5366      5267      5406      5232      5276      3840      3769      3867      3639
dram[5]:       4688      5000      5315      5392      5561      5258      5406      5302      5249      5466      5149      5089      3508      3635      3610      3550
dram[6]:       4613      4698      5199      5556      5514      5611      5245      5518      5245      5078      4813      5246      3517      3617      3590      3335
dram[7]:       4810      4875      5133      5256      5611      5536      5522      5389      5296      5250      5360      5220      3583      4056      3669      3720
dram[8]:       4752      5172      4941      5095      5263      5916      5417      5225      5295      5431      5318      5188      6126      3740      3549      3471
dram[9]:       4915      5070      5257      5557      5402      5571      5172      5211      5190      5379      4908      4908      3608      3636      3631      3644
dram[10]:       4666      4729      5319      5367      5673      5730      5235      5474      5201      5323      4991      5034      3618      3545      3459      3582
maximum mf latency per bank:
dram[0]:     185248     65880     77248     62746    160696    131595    131660     59770    185481    185428    184907    185407    185156    184884    185342    184875
dram[1]:     185336    100913     86623    131808    100915    131685    160568    185132    185015    185348    184993    160346    185233    185415     54951    147476
dram[2]:     185190     47548    185470     91930    185444    185361    160705    185497    185511    185516     62891    184940     61967    185261    185444    160569
dram[3]:     131856    100863    185425    185425    185291    185469    160787     55088    185339    185447     52835    185360    184958    185252    185288    160213
dram[4]:     160614    185386    185360    100896    185305    160496    185497    185177    160770    185401    160319    185297    185414    132104    185415    185352
dram[5]:      91924    147366    131732    185294    160625     51826    185498    185047     73914    185545    147619    184935     62815    160585    185337    185424
dram[6]:     100987    185331    185372    185312    131626    185271     65884    185389    185315    160715     62874    185567     59661    185249    185308     51457
dram[7]:      77233    131904    185251    100910    185497    185436    255161    255231    185507    160723    185502    160737    160658    185233    185393    185366
dram[8]:      92029    160741    100903    131789    100871    185405    185409     62910    185480    185414    185352    184866    184895    160656    160522     91857
dram[9]:      91952    185149    185314    100849    185287    185151     50383    131570    185404    185357    118011     75770    185406    184893    185271    147574
dram[10]:      49421    100949    131760    185306    160618    160626    185072    131673    185034    185073     84828    185406    132087    184955    147458    185284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4004953 n_nop=3849222 n_act=19199 n_pre=19183 n_req=32875 n_rd=94520 n_write=22829 bw_util=0.0586
n_activity=636085 dram_eff=0.369
bk0: 6016a 3933972i bk1: 5944a 3935643i bk2: 5532a 3937909i bk3: 5588a 3941602i bk4: 5732a 3932191i bk5: 5884a 3933050i bk6: 5732a 3935269i bk7: 5752a 3934774i bk8: 5588a 3933235i bk9: 5692a 3931497i bk10: 5584a 3938432i bk11: 5676a 3934378i bk12: 6468a 3923235i bk13: 6480a 3925033i bk14: 6324a 3926232i bk15: 6528a 3922708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4004953 n_nop=3849170 n_act=19097 n_pre=19081 n_req=32966 n_rd=94456 n_write=23149 bw_util=0.05873
n_activity=628462 dram_eff=0.3743
bk0: 6184a 3929782i bk1: 6060a 3935633i bk2: 5564a 3938605i bk3: 5580a 3937071i bk4: 5764a 3934187i bk5: 5752a 3930157i bk6: 5672a 3935245i bk7: 5772a 3933680i bk8: 5660a 3933279i bk9: 5652a 3930947i bk10: 5612a 3939697i bk11: 5844a 3931118i bk12: 6192a 3928901i bk13: 6292a 3925233i bk14: 6380a 3927253i bk15: 6476a 3925655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4004953 n_nop=3848596 n_act=19311 n_pre=19295 n_req=33007 n_rd=94808 n_write=22943 bw_util=0.0588
n_activity=632339 dram_eff=0.3724
bk0: 6132a 3930670i bk1: 5988a 3934210i bk2: 5584a 3940423i bk3: 5648a 3937356i bk4: 5920a 3932785i bk5: 5748a 3930195i bk6: 5752a 3933346i bk7: 5796a 3933566i bk8: 5672a 3932092i bk9: 5632a 3935556i bk10: 5636a 3933168i bk11: 5804a 3935905i bk12: 6316a 3927539i bk13: 6496a 3923712i bk14: 6332a 3925898i bk15: 6352a 3924088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388623
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4004953 n_nop=3848154 n_act=19359 n_pre=19343 n_req=33143 n_rd=94900 n_write=23197 bw_util=0.05898
n_activity=640096 dram_eff=0.369
bk0: 6100a 3936262i bk1: 5884a 3936523i bk2: 5764a 3935713i bk3: 5704a 3935230i bk4: 5852a 3931520i bk5: 5772a 3933176i bk6: 5724a 3933453i bk7: 5740a 3933586i bk8: 5736a 3933240i bk9: 5576a 3937679i bk10: 5848a 3935894i bk11: 5676a 3935712i bk12: 6392a 3925620i bk13: 6384a 3924856i bk14: 6408a 3926015i bk15: 6340a 3927997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389378
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4004953 n_nop=3848060 n_act=19374 n_pre=19358 n_req=33153 n_rd=94784 n_write=23377 bw_util=0.05901
n_activity=635864 dram_eff=0.3717
bk0: 6140a 3931916i bk1: 5876a 3937077i bk2: 5652a 3936774i bk3: 5768a 3936335i bk4: 5800a 3932315i bk5: 5760a 3933464i bk6: 5668a 3934081i bk7: 5716a 3931231i bk8: 5712a 3932557i bk9: 5636a 3933370i bk10: 5772a 3936121i bk11: 5792a 3931383i bk12: 6464a 3923985i bk13: 6268a 3926372i bk14: 6348a 3927944i bk15: 6412a 3923707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388614
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4004953 n_nop=3847989 n_act=19273 n_pre=19257 n_req=33267 n_rd=94952 n_write=23482 bw_util=0.05914
n_activity=640915 dram_eff=0.3696
bk0: 5988a 3933340i bk1: 5944a 3934322i bk2: 5608a 3939239i bk3: 5556a 3940320i bk4: 5776a 3934024i bk5: 5792a 3931510i bk6: 5824a 3933772i bk7: 5888a 3930054i bk8: 5784a 3932514i bk9: 5444a 3935444i bk10: 5752a 3934240i bk11: 5772a 3932645i bk12: 6396a 3926663i bk13: 6480a 3925425i bk14: 6412a 3925442i bk15: 6536a 3925706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394804
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4004953 n_nop=3845999 n_act=19567 n_pre=19551 n_req=33615 n_rd=96172 n_write=23664 bw_util=0.05984
n_activity=644513 dram_eff=0.3719
bk0: 6212a 3929895i bk1: 6224a 3929391i bk2: 5776a 3935585i bk3: 5624a 3936441i bk4: 5648a 3932861i bk5: 5644a 3931719i bk6: 5936a 3930388i bk7: 6028a 3929700i bk8: 5780a 3932659i bk9: 5776a 3932148i bk10: 5988a 3928368i bk11: 5860a 3929756i bk12: 6372a 3926562i bk13: 6432a 3926237i bk14: 6456a 3921914i bk15: 6416a 3924734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.409031
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4004953 n_nop=3848350 n_act=19161 n_pre=19145 n_req=33196 n_rd=95016 n_write=23281 bw_util=0.05908
n_activity=633883 dram_eff=0.3732
bk0: 5888a 3937755i bk1: 6032a 3933917i bk2: 5732a 3938496i bk3: 5724a 3935074i bk4: 5764a 3936613i bk5: 5804a 3932740i bk6: 5672a 3933534i bk7: 5880a 3929927i bk8: 5704a 3933184i bk9: 5776a 3933955i bk10: 5832a 3931931i bk11: 5796a 3933349i bk12: 6364a 3928200i bk13: 6196a 3932109i bk14: 6436a 3924532i bk15: 6416a 3924082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.39119
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4004953 n_nop=3847963 n_act=19310 n_pre=19294 n_req=33471 n_rd=94868 n_write=23518 bw_util=0.05912
n_activity=639887 dram_eff=0.37
bk0: 6008a 3935578i bk1: 5980a 3935120i bk2: 5716a 3935348i bk3: 5656a 3937673i bk4: 5800a 3933163i bk5: 5604a 3937818i bk6: 5760a 3932567i bk7: 5916a 3928604i bk8: 5756a 3930843i bk9: 5652a 3932945i bk10: 5796a 3934433i bk11: 5640a 3935187i bk12: 6348a 3928251i bk13: 6392a 3927574i bk14: 6368a 3927887i bk15: 6476a 3924601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396072
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4004953 n_nop=3849682 n_act=19069 n_pre=19053 n_req=32879 n_rd=94372 n_write=22777 bw_util=0.0585
n_activity=637074 dram_eff=0.3678
bk0: 5988a 3933018i bk1: 5916a 3934443i bk2: 5512a 3940079i bk3: 5348a 3941720i bk4: 5748a 3931740i bk5: 5760a 3934778i bk6: 5888a 3931298i bk7: 5828a 3931333i bk8: 5652a 3932018i bk9: 5704a 3932132i bk10: 5772a 3934875i bk11: 5640a 3935790i bk12: 6344a 3926784i bk13: 6444a 3925005i bk14: 6488a 3925042i bk15: 6340a 3925656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394773
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4004953 n_nop=3849255 n_act=19068 n_pre=19052 n_req=32953 n_rd=94644 n_write=22934 bw_util=0.05872
n_activity=628836 dram_eff=0.374
bk0: 5996a 3930985i bk1: 6048a 3931562i bk2: 5576a 3940151i bk3: 5648a 3939137i bk4: 5636a 3936891i bk5: 5628a 3935805i bk6: 5952a 3930277i bk7: 5748a 3934371i bk8: 5752a 3931434i bk9: 5788a 3930942i bk10: 5744a 3933416i bk11: 5580a 3935866i bk12: 6352a 3924593i bk13: 6412a 3924329i bk14: 6396a 3926052i bk15: 6388a 3927332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388102

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11744, Miss_rate = 0.056, Pending_hits = 1136, Reservation_fails = 12
L2_cache_bank[1]: Access = 211439, Miss = 11886, Miss_rate = 0.056, Pending_hits = 1135, Reservation_fails = 7
L2_cache_bank[2]: Access = 210583, Miss = 11757, Miss_rate = 0.056, Pending_hits = 1156, Reservation_fails = 11
L2_cache_bank[3]: Access = 211052, Miss = 11857, Miss_rate = 0.056, Pending_hits = 1128, Reservation_fails = 19
L2_cache_bank[4]: Access = 210660, Miss = 11836, Miss_rate = 0.056, Pending_hits = 1148, Reservation_fails = 8
L2_cache_bank[5]: Access = 211508, Miss = 11866, Miss_rate = 0.056, Pending_hits = 1161, Reservation_fails = 23
L2_cache_bank[6]: Access = 211812, Miss = 11956, Miss_rate = 0.056, Pending_hits = 1184, Reservation_fails = 14
L2_cache_bank[7]: Access = 210419, Miss = 11769, Miss_rate = 0.056, Pending_hits = 1097, Reservation_fails = 9
L2_cache_bank[8]: Access = 211444, Miss = 11889, Miss_rate = 0.056, Pending_hits = 1174, Reservation_fails = 15
L2_cache_bank[9]: Access = 211073, Miss = 11807, Miss_rate = 0.056, Pending_hits = 1119, Reservation_fails = 8
L2_cache_bank[10]: Access = 211384, Miss = 11885, Miss_rate = 0.056, Pending_hits = 1157, Reservation_fails = 11
L2_cache_bank[11]: Access = 211175, Miss = 11853, Miss_rate = 0.056, Pending_hits = 1152, Reservation_fails = 17
L2_cache_bank[12]: Access = 211585, Miss = 12042, Miss_rate = 0.057, Pending_hits = 1208, Reservation_fails = 13
L2_cache_bank[13]: Access = 211988, Miss = 12001, Miss_rate = 0.057, Pending_hits = 1156, Reservation_fails = 9
L2_cache_bank[14]: Access = 211059, Miss = 11848, Miss_rate = 0.056, Pending_hits = 1078, Reservation_fails = 14
L2_cache_bank[15]: Access = 211734, Miss = 11906, Miss_rate = 0.056, Pending_hits = 1154, Reservation_fails = 5
L2_cache_bank[16]: Access = 245750, Miss = 11888, Miss_rate = 0.048, Pending_hits = 1454, Reservation_fails = 11
L2_cache_bank[17]: Access = 210842, Miss = 11829, Miss_rate = 0.056, Pending_hits = 1121, Reservation_fails = 8
L2_cache_bank[18]: Access = 209670, Miss = 11848, Miss_rate = 0.057, Pending_hits = 1166, Reservation_fails = 11
L2_cache_bank[19]: Access = 209380, Miss = 11745, Miss_rate = 0.056, Pending_hits = 1111, Reservation_fails = 16
L2_cache_bank[20]: Access = 209183, Miss = 11851, Miss_rate = 0.057, Pending_hits = 1181, Reservation_fails = 16
L2_cache_bank[21]: Access = 210121, Miss = 11810, Miss_rate = 0.056, Pending_hits = 1124, Reservation_fails = 12
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 260873
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 25500
L2_total_cache_reservation_fails = 269
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3270164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4857
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 269
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.544
	minimum = 6
	maximum = 48
Network latency average = 8.45221
	minimum = 6
	maximum = 41
Slowest packet = 9338141
Flit latency average = 8.28956
	minimum = 6
	maximum = 40
Slowest flit = 16071052
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0514547
	minimum = 0.0453401 (at node 0)
	maximum = 0.0585642 (at node 28)
Accepted packet rate average = 0.0514547
	minimum = 0.0453401 (at node 0)
	maximum = 0.0585642 (at node 28)
Injected flit rate average = 0.077182
	minimum = 0.0453401 (at node 0)
	maximum = 0.117128 (at node 28)
Accepted flit rate average= 0.077182
	minimum = 0.0579345 (at node 45)
	maximum = 0.0957179 (at node 5)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.7452 (22 samples)
	minimum = 6 (22 samples)
	maximum = 416.273 (22 samples)
Network latency average = 20.6444 (22 samples)
	minimum = 6 (22 samples)
	maximum = 329.682 (22 samples)
Flit latency average = 21.0467 (22 samples)
	minimum = 6 (22 samples)
	maximum = 328.955 (22 samples)
Fragmentation average = 0.00771746 (22 samples)
	minimum = 0 (22 samples)
	maximum = 106.136 (22 samples)
Injected packet rate average = 0.0540745 (22 samples)
	minimum = 0.044675 (22 samples)
	maximum = 0.125616 (22 samples)
Accepted packet rate average = 0.0540745 (22 samples)
	minimum = 0.044675 (22 samples)
	maximum = 0.125616 (22 samples)
Injected flit rate average = 0.0858481 (22 samples)
	minimum = 0.0551275 (22 samples)
	maximum = 0.180402 (22 samples)
Accepted flit rate average = 0.0858481 (22 samples)
	minimum = 0.0657716 (22 samples)
	maximum = 0.230933 (22 samples)
Injected packet size average = 1.58759 (22 samples)
Accepted packet size average = 1.58759 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 27 sec (4467 sec)
gpgpu_simulation_rate = 30280 (inst/sec)
gpgpu_simulation_rate = 1588 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 167295 Tlb_hit: 162600 Tlb_miss: 4695 Tlb_hit_rate: 0.971936
Shader1: Tlb_access: 165232 Tlb_hit: 160489 Tlb_miss: 4743 Tlb_hit_rate: 0.971295
Shader2: Tlb_access: 163821 Tlb_hit: 159154 Tlb_miss: 4667 Tlb_hit_rate: 0.971512
Shader3: Tlb_access: 163306 Tlb_hit: 158514 Tlb_miss: 4792 Tlb_hit_rate: 0.970656
Shader4: Tlb_access: 166086 Tlb_hit: 161396 Tlb_miss: 4690 Tlb_hit_rate: 0.971762
Shader5: Tlb_access: 162426 Tlb_hit: 157828 Tlb_miss: 4598 Tlb_hit_rate: 0.971692
Shader6: Tlb_access: 166106 Tlb_hit: 161568 Tlb_miss: 4538 Tlb_hit_rate: 0.972680
Shader7: Tlb_access: 165028 Tlb_hit: 160476 Tlb_miss: 4552 Tlb_hit_rate: 0.972417
Shader8: Tlb_access: 164948 Tlb_hit: 160527 Tlb_miss: 4421 Tlb_hit_rate: 0.973198
Shader9: Tlb_access: 164199 Tlb_hit: 159595 Tlb_miss: 4604 Tlb_hit_rate: 0.971961
Shader10: Tlb_access: 163756 Tlb_hit: 159146 Tlb_miss: 4610 Tlb_hit_rate: 0.971848
Shader11: Tlb_access: 166647 Tlb_hit: 161932 Tlb_miss: 4715 Tlb_hit_rate: 0.971707
Shader12: Tlb_access: 164888 Tlb_hit: 160055 Tlb_miss: 4833 Tlb_hit_rate: 0.970689
Shader13: Tlb_access: 166719 Tlb_hit: 162174 Tlb_miss: 4545 Tlb_hit_rate: 0.972739
Shader14: Tlb_access: 163731 Tlb_hit: 159134 Tlb_miss: 4597 Tlb_hit_rate: 0.971923
Shader15: Tlb_access: 165931 Tlb_hit: 161074 Tlb_miss: 4857 Tlb_hit_rate: 0.970729
Shader16: Tlb_access: 168718 Tlb_hit: 163845 Tlb_miss: 4873 Tlb_hit_rate: 0.971117
Shader17: Tlb_access: 170782 Tlb_hit: 166010 Tlb_miss: 4772 Tlb_hit_rate: 0.972058
Shader18: Tlb_access: 168564 Tlb_hit: 163762 Tlb_miss: 4802 Tlb_hit_rate: 0.971512
Shader19: Tlb_access: 168507 Tlb_hit: 163841 Tlb_miss: 4666 Tlb_hit_rate: 0.972310
Shader20: Tlb_access: 163268 Tlb_hit: 158714 Tlb_miss: 4554 Tlb_hit_rate: 0.972107
Shader21: Tlb_access: 162323 Tlb_hit: 157603 Tlb_miss: 4720 Tlb_hit_rate: 0.970922
Shader22: Tlb_access: 167076 Tlb_hit: 162418 Tlb_miss: 4658 Tlb_hit_rate: 0.972120
Shader23: Tlb_access: 166428 Tlb_hit: 161629 Tlb_miss: 4799 Tlb_hit_rate: 0.971165
Shader24: Tlb_access: 165570 Tlb_hit: 160866 Tlb_miss: 4704 Tlb_hit_rate: 0.971589
Shader25: Tlb_access: 166191 Tlb_hit: 161492 Tlb_miss: 4699 Tlb_hit_rate: 0.971725
Shader26: Tlb_access: 166420 Tlb_hit: 161848 Tlb_miss: 4572 Tlb_hit_rate: 0.972527
Shader27: Tlb_access: 165205 Tlb_hit: 160360 Tlb_miss: 4845 Tlb_hit_rate: 0.970673
Tlb_tot_access: 4639171 Tlb_tot_hit: 4508050, Tlb_tot_miss: 131121, Tlb_tot_hit_rate: 0.971736
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 917 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader1: Tlb_validate: 861 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader2: Tlb_validate: 888 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader3: Tlb_validate: 888 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader4: Tlb_validate: 904 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader5: Tlb_validate: 883 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader6: Tlb_validate: 894 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader7: Tlb_validate: 892 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader8: Tlb_validate: 886 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader9: Tlb_validate: 878 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader10: Tlb_validate: 895 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader11: Tlb_validate: 897 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader12: Tlb_validate: 896 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader13: Tlb_validate: 893 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader14: Tlb_validate: 875 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader15: Tlb_validate: 892 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader16: Tlb_validate: 891 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader17: Tlb_validate: 896 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader18: Tlb_validate: 893 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader19: Tlb_validate: 891 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader20: Tlb_validate: 883 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader21: Tlb_validate: 895 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader22: Tlb_validate: 892 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader23: Tlb_validate: 907 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader24: Tlb_validate: 890 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader25: Tlb_validate: 886 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader26: Tlb_validate: 898 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader27: Tlb_validate: 896 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Tlb_tot_valiate: 24957 Tlb_invalidate: 12540, Tlb_tot_evict: 0, Tlb_tot_evict page: 12540
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:4695 Page_hit: 4523 Page_miss: 172 Page_hit_rate: 0.963365
Shader1: Page_table_access:4743 Page_hit: 4613 Page_miss: 130 Page_hit_rate: 0.972591
Shader2: Page_table_access:4667 Page_hit: 4559 Page_miss: 108 Page_hit_rate: 0.976859
Shader3: Page_table_access:4792 Page_hit: 4668 Page_miss: 124 Page_hit_rate: 0.974124
Shader4: Page_table_access:4690 Page_hit: 4572 Page_miss: 118 Page_hit_rate: 0.974840
Shader5: Page_table_access:4598 Page_hit: 4468 Page_miss: 130 Page_hit_rate: 0.971727
Shader6: Page_table_access:4538 Page_hit: 4401 Page_miss: 137 Page_hit_rate: 0.969810
Shader7: Page_table_access:4552 Page_hit: 4428 Page_miss: 124 Page_hit_rate: 0.972759
Shader8: Page_table_access:4421 Page_hit: 4308 Page_miss: 113 Page_hit_rate: 0.974440
Shader9: Page_table_access:4604 Page_hit: 4482 Page_miss: 122 Page_hit_rate: 0.973501
Shader10: Page_table_access:4610 Page_hit: 4479 Page_miss: 131 Page_hit_rate: 0.971583
Shader11: Page_table_access:4715 Page_hit: 4603 Page_miss: 112 Page_hit_rate: 0.976246
Shader12: Page_table_access:4833 Page_hit: 4694 Page_miss: 139 Page_hit_rate: 0.971239
Shader13: Page_table_access:4545 Page_hit: 4422 Page_miss: 123 Page_hit_rate: 0.972937
Shader14: Page_table_access:4597 Page_hit: 4470 Page_miss: 127 Page_hit_rate: 0.972373
Shader15: Page_table_access:4857 Page_hit: 4729 Page_miss: 128 Page_hit_rate: 0.973646
Shader16: Page_table_access:4873 Page_hit: 4743 Page_miss: 130 Page_hit_rate: 0.973322
Shader17: Page_table_access:4772 Page_hit: 4621 Page_miss: 151 Page_hit_rate: 0.968357
Shader18: Page_table_access:4802 Page_hit: 4643 Page_miss: 159 Page_hit_rate: 0.966889
Shader19: Page_table_access:4666 Page_hit: 4525 Page_miss: 141 Page_hit_rate: 0.969781
Shader20: Page_table_access:4554 Page_hit: 4403 Page_miss: 151 Page_hit_rate: 0.966842
Shader21: Page_table_access:4720 Page_hit: 4567 Page_miss: 153 Page_hit_rate: 0.967585
Shader22: Page_table_access:4658 Page_hit: 4510 Page_miss: 148 Page_hit_rate: 0.968227
Shader23: Page_table_access:4799 Page_hit: 4649 Page_miss: 150 Page_hit_rate: 0.968744
Shader24: Page_table_access:4704 Page_hit: 4564 Page_miss: 140 Page_hit_rate: 0.970238
Shader25: Page_table_access:4699 Page_hit: 4556 Page_miss: 143 Page_hit_rate: 0.969568
Shader26: Page_table_access:4572 Page_hit: 4424 Page_miss: 148 Page_hit_rate: 0.967629
Shader27: Page_table_access:4845 Page_hit: 4683 Page_miss: 162 Page_hit_rate: 0.966563
Page_table_tot_access: 131121 Page_tot_hit: 127307, Page_tot_miss 3814, Page_tot_hit_rate: 0.970912 Page_tot_fault: 42 Page_tot_pending: 3505
Total_memory_access_page_fault: 42, Average_latency: 1759778.250000
========================================Page thrashing statistics==============================
Page_validate: 2496 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 267
dma_migration_read 31
dma_migration_write 11
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.023998
[0-25]: 0.016089, [26-50]: 0.004323, [51-75]: 0.028154, [76-100]: 0.951434
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   348828 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(83.823090)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   236104 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   236302----T:   238907 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238907----T:   239107 	 St: c02c0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   239107----T:   247347 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   247347----T:   247547 	 St: c0280000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   247920----T:   248120 	 St: c08c0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   248144----T:   250749 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   250749----T:   250949 	 St: c028c800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   250949----T:   266644 	 St: c0221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   266644----T:   266844 	 St: c028da00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   266844----T:   269449 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269449----T:   269649 	 St: c02b67e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   269649----T:   277889 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277889----T:   278089 	 St: c0282500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   278089----T:   281175 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   281175----T:   281375 	 St: c028ee40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   281375----T:   288697 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   288697----T:   288897 	 St: c029e5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   288897----T:   294858 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   294858----T:   299077 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   299077----T:   303718 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   303718----T:   309233 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   309233----T:   315194 	 St: c08c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   315194----T:   319413 	 St: c08ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   319413----T:   325374 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   325374----T:   329593 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   329593----T:   337833 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   337833----T:   346997 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   570978----T:   612797 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(28.237001)
F:   572424----T:   575510 	 St: c0280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   575510----T:   582832 	 St: c0283000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   583466----T:   591706 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   591706----T:   594311 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   595327----T:   607281 	 St: c02a0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   607281----T:   612796 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   612797----T:   615332 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   615333----T:   617868 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   840019----T:   956654 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(78.754219)
F:   840652----T:   840852 	 St: c0012800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   840852----T:   843457 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843457----T:   843657 	 St: c006d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   843657----T:   843857 	 St: c0064020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   843857----T:   844057 	 St: c00772a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   844057----T:   844257 	 St: c02f7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   844257----T:   844457 	 St: c02c0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   844457----T:   844657 	 St: c0407d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   844657----T:   844857 	 St: c03ecc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   844857----T:   845057 	 St: c04264a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   845057----T:   853297 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   853297----T:   857516 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   857516----T:   870871 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   870871----T:   894543 	 St: c0900000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:   894543----T:   933262 	 St: c0940000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:   933262----T:   949425 	 St: c09a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:   950380----T:   950580 	 St: c00f2e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   951312----T:   951512 	 St: c0599c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   951817----T:   952017 	 St: c01b3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   952686----T:   952886 	 St: c07dc720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1178804----T:  1182214 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.302498)
F:  1182214----T:  1184749 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1184750----T:  1187285 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1409436----T:  1440816 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(21.188387)
F:  1410120----T:  1410320 	 St: c002c1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1410320----T:  1410520 	 St: c002ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1410520----T:  1410720 	 St: c0044ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1410720----T:  1410920 	 St: c0041080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1410920----T:  1411120 	 St: c003ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1411120----T:  1411320 	 St: c003efc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1411320----T:  1411520 	 St: c0077060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1411520----T:  1411720 	 St: c02cfe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1411720----T:  1411920 	 St: c02e57e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1411920----T:  1412120 	 St: c02e7460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1412120----T:  1412320 	 St: c0344e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1412320----T:  1412520 	 St: c03412e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1412520----T:  1412720 	 St: c038f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1412720----T:  1412920 	 St: c0383aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1412920----T:  1413120 	 St: c03711e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1413120----T:  1413320 	 St: c037d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1413320----T:  1413520 	 St: c0425e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1413520----T:  1416606 	 St: c0070000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1416606----T:  1423928 	 St: c0073000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1423928----T:  1424128 	 St: c0419260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1424601----T:  1424801 	 St: c008ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1424824----T:  1425024 	 St: c00cb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1425024----T:  1425224 	 St: c00ae560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1425224----T:  1425424 	 St: c00cf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1425424----T:  1425624 	 St: c00eba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1425624----T:  1425824 	 St: c00d2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1425824----T:  1426024 	 St: c0103660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1426024----T:  1426224 	 St: c0466d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1426224----T:  1426424 	 St: c0523900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1426424----T:  1426624 	 St: c04cc100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1426624----T:  1426824 	 St: c052fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1426824----T:  1427024 	 St: c0584440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1427024----T:  1427224 	 St: c0539be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1427224----T:  1427424 	 St: c05cb180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1427959----T:  1428159 	 St: c0123c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1428159----T:  1428359 	 St: c0168a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1428359----T:  1428559 	 St: c011a380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1428559----T:  1428759 	 St: c0162880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1428759----T:  1428959 	 St: c0181c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1428959----T:  1429159 	 St: c0158500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1429159----T:  1429359 	 St: c0170c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1429359----T:  1429559 	 St: c0170e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1429559----T:  1429759 	 St: c0172fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1429759----T:  1429959 	 St: c062c4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1429959----T:  1430159 	 St: c06fab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1430159----T:  1430359 	 St: c060fd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1430359----T:  1430559 	 St: c06e86c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1430559----T:  1430759 	 St: c07461a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1430759----T:  1430959 	 St: c06c9b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1430959----T:  1431159 	 St: c07130a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1431159----T:  1431359 	 St: c0713740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1431359----T:  1431559 	 St: c0719960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1432168----T:  1432368 	 St: c019d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1432368----T:  1432568 	 St: c01ab880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1432568----T:  1432768 	 St: c01c08e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1432768----T:  1432968 	 St: c01b27a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1432968----T:  1433168 	 St: c01aef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1433168----T:  1433368 	 St: c01ed1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1433368----T:  1433568 	 St: c01fa100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1433568----T:  1433768 	 St: c0799480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1433768----T:  1433968 	 St: c07c3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1433968----T:  1434168 	 St: c0802140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1434168----T:  1434368 	 St: c07d8040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1434368----T:  1434568 	 St: c07cd840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1434568----T:  1434768 	 St: c08875a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1434768----T:  1434968 	 St: c08ae1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1662966----T:  1666475 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.369345)
F:  1666475----T:  1669010 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1669011----T:  1671546 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1893697----T:  2240837 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(234.395676)
F:  1894235----T:  1894435 	 St: c0019220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1894435----T:  1894635 	 St: c0014340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1894635----T:  1894835 	 St: c001ea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1894835----T:  1895035 	 St: c001a7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1895035----T:  1895235 	 St: c02dfae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1895235----T:  1895435 	 St: c030bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1895435----T:  1895635 	 St: c02fcde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1895635----T:  1895835 	 St: c031c3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1895835----T:  1896035 	 St: c030fca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1896035----T:  1901996 	 St: c0020000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1901996----T:  1906215 	 St: c002a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1906215----T:  1906415 	 St: c0321ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1906415----T:  1906615 	 St: c0328c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1906615----T:  1906815 	 St: c0339ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1906815----T:  1907015 	 St: c033bda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1907015----T:  1907215 	 St: c033cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1907215----T:  1907415 	 St: c0339cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1907415----T:  1916117 	 St: c0010000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1916117----T:  1918917 	 St: c0030000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1918917----T:  1949170 	 St: c0032000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  1949170----T:  1949370 	 St: c03527c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1949370----T:  1949570 	 St: c0355140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1949570----T:  1952175 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1952175----T:  1952375 	 St: c036e340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1952375----T:  1952575 	 St: c03cf300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1952575----T:  1952775 	 St: c038a9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1952775----T:  1952975 	 St: c0392a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1952975----T:  1953175 	 St: c0356c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1953175----T:  1953375 	 St: c03682c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1953375----T:  1953575 	 St: c03b3500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1953575----T:  1953775 	 St: c036ae00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1953775----T:  1953975 	 St: c03dd7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1953975----T:  1954175 	 St: c03dc500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1954175----T:  1954375 	 St: c03a3240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1954375----T:  1954575 	 St: c03aefe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1954575----T:  1954775 	 St: c0361d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1954775----T:  1954975 	 St: c03aa6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1954975----T:  1955175 	 St: c03fe6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1955175----T:  1955375 	 St: c03edca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1955375----T:  1955575 	 St: c03a04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1955575----T:  1955775 	 St: c03ab2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1955775----T:  1955975 	 St: c036a9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1955975----T:  1956175 	 St: c03c38c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1956175----T:  1956375 	 St: c03d5f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1956375----T:  1956575 	 St: c03dc0c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1956575----T:  1956775 	 St: c04015c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1956775----T:  1965015 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1965015----T:  1971427 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1971427----T:  1975239 	 St: c034b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1975239----T:  1979051 	 St: c0370000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1979051----T:  1985463 	 St: c0375000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1985463----T:  1994165 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1994673----T:  1997759 	 St: c0080000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1997759----T:  1997959 	 St: c043c060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1997959----T:  1998159 	 St: c0427ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1998159----T:  1998359 	 St: c0439c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1998359----T:  1998559 	 St: c043d920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1998559----T:  1998759 	 St: c0428320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1998759----T:  1998959 	 St: c043a720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1998959----T:  1999159 	 St: c0416f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1999159----T:  1999359 	 St: c041a5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1999359----T:  1999559 	 St: c043fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1999559----T:  1999759 	 St: c041cde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1999759----T:  1999959 	 St: c04cdfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1999959----T:  2000159 	 St: c0441380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2000159----T:  2000359 	 St: c0446100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2000359----T:  2000559 	 St: c0449720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2000559----T:  2060454 	 St: c0083000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  2060454----T:  2060654 	 St: c04ce000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2061012----T:  2061212 	 St: c04d3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2061212----T:  2061412 	 St: c055d5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2061412----T:  2061612 	 St: c0454a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2061612----T:  2061812 	 St: c04efec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2061812----T:  2062012 	 St: c04a8740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2062012----T:  2062212 	 St: c0464180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2062212----T:  2062412 	 St: c0503920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2062412----T:  2062612 	 St: c049be20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2062612----T:  2062812 	 St: c045b220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2062812----T:  2063012 	 St: c047b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2063012----T:  2063212 	 St: c0481ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2063212----T:  2063412 	 St: c049f8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2063412----T:  2063612 	 St: c0536ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2063612----T:  2063812 	 St: c0459cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2063812----T:  2064012 	 St: c04dafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2064012----T:  2064212 	 St: c0497060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2064212----T:  2064412 	 St: c046e080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2064412----T:  2064612 	 St: c04a5400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2064612----T:  2064812 	 St: c04bc2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2064812----T:  2065012 	 St: c04bc640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2065012----T:  2065212 	 St: c048b1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2065212----T:  2065412 	 St: c0497680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2065412----T:  2065612 	 St: c0577b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2065612----T:  2065812 	 St: c05652c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2065812----T:  2066012 	 St: c0579780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2066012----T:  2066212 	 St: c05b4be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2066212----T:  2066412 	 St: c056a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2066412----T:  2066612 	 St: c05bbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2066612----T:  2066812 	 St: c058db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2066812----T:  2071031 	 St: c0520000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2071031----T:  2076992 	 St: c0526000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2076992----T:  2085694 	 St: c0440000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2085694----T:  2090768 	 St: c0100000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2090768----T:  2208562 	 St: c0108000 Sz: 1015808 	 Sm: 0 	 T: memcpy_h2d(79.536797)
F:  2208562----T:  2208762 	 St: c05c83e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2208762----T:  2208962 	 St: c05d4660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2208962----T:  2209162 	 St: c05d6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2209162----T:  2209362 	 St: c066a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2209362----T:  2209562 	 St: c0609c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2209562----T:  2209762 	 St: c0611060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2209762----T:  2209962 	 St: c061cce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2209962----T:  2210162 	 St: c06351a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2210162----T:  2210362 	 St: c06617c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2210362----T:  2210562 	 St: c05dd720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2210562----T:  2210762 	 St: c0632860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2210762----T:  2210962 	 St: c0608180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2210962----T:  2211162 	 St: c05ddf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2211162----T:  2211362 	 St: c05f3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2211362----T:  2211562 	 St: c0661400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2211562----T:  2211762 	 St: c065d340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2211762----T:  2211962 	 St: c05f9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2211962----T:  2212162 	 St: c0607440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2212162----T:  2212362 	 St: c065d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213352----T:  2213552 	 St: c0681900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213552----T:  2213752 	 St: c068ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213752----T:  2213952 	 St: c06ea9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213952----T:  2214152 	 St: c0687180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2214152----T:  2214352 	 St: c0696ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2214352----T:  2214552 	 St: c06ff980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2214552----T:  2214752 	 St: c06f1ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2214752----T:  2214952 	 St: c06e3780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2214952----T:  2215152 	 St: c0732280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215152----T:  2215352 	 St: c0687860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215352----T:  2215552 	 St: c06f64e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215552----T:  2215752 	 St: c067e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215752----T:  2215952 	 St: c0685160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215952----T:  2216152 	 St: c0674bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2216152----T:  2216352 	 St: c06c88a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2216352----T:  2216552 	 St: c06d4300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2216552----T:  2216752 	 St: c06a7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2216752----T:  2216952 	 St: c06d4120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2216952----T:  2217152 	 St: c070a420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2217152----T:  2217352 	 St: c06fe4e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2217352----T:  2217552 	 St: c0775a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2217552----T:  2217752 	 St: c072d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2217752----T:  2217952 	 St: c07a7860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2217952----T:  2218152 	 St: c0749b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2218152----T:  2218352 	 St: c07a9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2218352----T:  2218552 	 St: c0767ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2218552----T:  2218752 	 St: c078e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2218752----T:  2218952 	 St: c079f8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2218952----T:  2219152 	 St: c07addc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2219152----T:  2219352 	 St: c07687c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2219352----T:  2219552 	 St: c07e10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2219552----T:  2219752 	 St: c07a6480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2219752----T:  2219952 	 St: c07bf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2219952----T:  2220152 	 St: c07d6ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2220152----T:  2220352 	 St: c07d0fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2220352----T:  2220552 	 St: c07c1320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2220552----T:  2220752 	 St: c0822ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2220752----T:  2220952 	 St: c07c4a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2220952----T:  2221152 	 St: c07ebd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221152----T:  2221352 	 St: c0830380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221352----T:  2221552 	 St: c0858400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221552----T:  2221752 	 St: c0826a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221752----T:  2221952 	 St: c0853020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2221952----T:  2222152 	 St: c0849620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222152----T:  2222352 	 St: c0837d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222352----T:  2222552 	 St: c08318c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222552----T:  2222752 	 St: c082d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2222752----T:  2225838 	 St: c0710000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2225838----T:  2233160 	 St: c0713000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2234104----T:  2234304 	 St: c0867120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2234304----T:  2234504 	 St: c08a13c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2234504----T:  2234704 	 St: c0898220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2234704----T:  2234904 	 St: c0865780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2234904----T:  2235104 	 St: c088fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2235104----T:  2235304 	 St: c08b66a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2235304----T:  2235504 	 St: c08a6040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2235504----T:  2235704 	 St: c08a8260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2235704----T:  2235904 	 St: c0876d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2462987----T:  2466858 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.613775)
F:  2466858----T:  2469393 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2469394----T:  2471929 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2694080----T:  3424379 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(493.112091)
F:  2695154----T:  2703856 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2703856----T:  2713020 	 St: c02d0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  2713020----T:  2721260 	 St: c02e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2721260----T:  2723865 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2723865----T:  2754588 	 St: c0301000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  2754588----T:  2770751 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2770751----T:  2786914 	 St: c0380000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2786914----T:  2855751 	 St: c03b0000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  2855751----T:  2909527 	 St: c0450000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  2910668----T:  2917990 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2917990----T:  2918190 	 St: c05050a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2918190----T:  2918390 	 St: c0504a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2918390----T:  2918590 	 St: c0500260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2918590----T:  2918790 	 St: c04e0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2918790----T:  2918990 	 St: c0510b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2918990----T:  2919190 	 St: c051b460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2919190----T:  2919390 	 St: c04e6880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2919390----T:  2919590 	 St: c0500d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2919590----T:  2919790 	 St: c055f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2919790----T:  2919990 	 St: c050b8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2919990----T:  2920190 	 St: c0511440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2920190----T:  2920390 	 St: c04eac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2920390----T:  2920590 	 St: c0518320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2920590----T:  2920790 	 St: c050cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2920790----T:  2920990 	 St: c0517b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2920990----T:  2924076 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2924076----T:  2930488 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2930488----T:  2934300 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2934300----T:  2937100 	 St: c0530000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2937100----T:  2944880 	 St: c0532000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2944880----T:  2952202 	 St: c0570000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2952202----T:  2955288 	 St: c057d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2955288----T:  2959929 	 St: c04e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2959929----T:  2987831 	 St: c04e7000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  2987831----T:  3011503 	 St: c0540000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3011503----T:  3042696 	 St: c0580000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  3042696----T:  3045301 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3045301----T:  3166390 	 St: c05c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3167664----T:  3167864 	 St: c06cebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3167864----T:  3168064 	 St: c06c3400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3168064----T:  3168264 	 St: c06ceec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3168264----T:  3168464 	 St: c0705ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3168464----T:  3168664 	 St: c07410c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3168664----T:  3177366 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3177366----T:  3182007 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3182007----T:  3187522 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3187522----T:  3198544 	 St: c06c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  3198544----T:  3204956 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3204956----T:  3213658 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3213658----T:  3229821 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3230843----T:  3231043 	 St: c07789a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3231043----T:  3251897 	 St: c0740000 Sz: 172032 	 Sm: 0 	 T: memcpy_h2d(14.081026)
F:  3251897----T:  3293439 	 St: c076a000 Sz: 352256 	 Sm: 0 	 T: memcpy_h2d(28.049967)
F:  3293439----T:  3304461 	 St: c07c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  3304461----T:  3416135 	 St: c07d5000 Sz: 962560 	 Sm: 0 	 T: memcpy_h2d(75.404457)
F:  3646529----T:  3654337 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.272113)
F:  3654337----T:  3656872 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3656873----T:  3659408 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3881559----T:  3920755 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.465902)
F:  4142905----T:  4157513 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.863605)
F:  4157513----T:  4160048 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4160049----T:  4162584 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4384735----T:  4511873 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(85.846046)
F:  4734023----T:  4749158 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.219446)
F:  4749158----T:  4751693 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4751694----T:  4754229 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4976380----T:  5282298 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(206.561783)
F:  5504448----T:  5519573 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.212694)
F:  5519573----T:  5522108 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5522109----T:  5524644 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5746795----T:  5934809 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(126.950706)
F:  6156959----T:  6167263 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.957461)
F:  6167263----T:  6169798 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6169799----T:  6172334 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6394485----T:  6414378 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(13.432140)
F:  6636528----T:  6639763 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.184335)
F:  6639763----T:  6642298 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6642299----T:  6644834 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6866985----T:  6872093 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(3.449021)
F:  7094243----T:  7097420 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.145172)
F:  7097420----T:  7099955 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7099956----T:  7102561 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7099956----T:  7108196 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7110801----T:  7113406 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7110801----T:  7119041 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7121646----T:  7124251 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7121646----T:  7137341 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7139946----T:  7142551 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7139946----T:  7170669 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7173274----T:  7175879 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7173274----T:  7234110 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7236715----T:  7239320 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7236715----T:  7327676 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2156864(cycle), 1456.356567(us)
Tot_kernel_exec_time_and_fault_time: 4955954(cycle), 3346.356445(us)
Tot_memcpy_h2d_time: 1323194(cycle), 893.446350(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 1351079(cycle), 912.274841(us)
Tot_devicesync_time: 230325(cycle), 155.519913(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 53400(cycle), 36.056717(us)
Tot_memcpy_d2h_sync_wb_time: 258210(cycle), 174.348419(us)
GPGPU-Sim: *** exit detected ***
