# risc-v
An easy implementation of RISC-V in Verilog.

**Features**
- Implemented only integer arithmetic instructions of RISC-V ISA 2.0.
- Clean code, fairly simple design with great extensibility.

**Status:** under development as a personal side project.
