$date
	Thu Feb 22 17:39:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder_testbench $end
$var wire 4 ! out3 [3:0] $end
$var wire 4 " out2 [3:0] $end
$var wire 4 # out1 [3:0] $end
$var reg 2 $ in [1:0] $end
$var integer 32 % i [31:0] $end
$scope module dut0 $end
$var wire 2 & decode_in [1:0] $end
$var wire 4 ' decode_out [3:0] $end
$upscope $end
$scope module dut1 $end
$var wire 2 ( decode_in [1:0] $end
$var wire 4 ) decode_out [3:0] $end
$upscope $end
$scope module dut2 $end
$var wire 2 * decode_in [1:0] $end
$var reg 4 + decode_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
bx *
bx )
bx (
bx '
bx &
b0 %
bx $
bx #
bx "
bx !
$end
#10
b1 #
b1 '
b1 "
b1 )
b1 !
b1 +
b1 %
b0 $
b0 &
b0 (
b0 *
#20
b10 #
b10 '
b10 "
b10 )
b10 !
b10 +
b10 %
b1 $
b1 &
b1 (
b1 *
#30
b100 #
b100 '
b100 "
b100 )
b100 !
b100 +
b11 %
b10 $
b10 &
b10 (
b10 *
#40
b1000 #
b1000 '
b1000 "
b1000 )
b1000 !
b1000 +
b100 %
b11 $
b11 &
b11 (
b11 *
#50
b1 #
b1 '
b1 "
b1 )
b1 !
b1 +
b101 %
b0 $
b0 &
b0 (
b0 *
#60
b10 #
b10 '
b10 "
b10 )
b10 !
b10 +
b110 %
b1 $
b1 &
b1 (
b1 *
#70
b100 #
b100 '
b100 "
b100 )
b100 !
b100 +
b111 %
b10 $
b10 &
b10 (
b10 *
#80
b1000 #
b1000 '
b1000 "
b1000 )
b1000 !
b1000 +
b1000 %
b11 $
b11 &
b11 (
b11 *
