// Seed: 3127503264
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3
);
  assign id_0 = id_1;
  assign id_0 = 1;
  module_2(
      id_0
  );
  if (id_3) wire id_5;
  else wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    output uwire id_4
);
  wor id_6;
  assign id_6 = 1;
  wire id_7;
  module_0(
      id_0, id_1, id_3, id_2
  );
endmodule
module module_2 (
    output supply1 id_0
);
  assign id_0 = 1;
endmodule
