###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =        13963   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =        18169   # Number of read requests issued
num_writes_done                =            0   # Number of read requests issued
num_cycles                     =       466127   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            0   # Number of epochs
num_read_cmds                  =        18169   # Number of READ/READP commands
num_act_cmds                   =         4210   # Number of ACT commands
num_write_row_hits             =            0   # Number of write row buffer hits
num_pre_cmds                   =         4188   # Number of PRE commands
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_ondemand_pres              =         3056   # Number of ondemend PRE commands
num_ref_cmds                   =           89   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =        22649   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        21401   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =       443478   # Cyles of rank active rank.0
rank_active_cycles.1           =       444726   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         8667   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3420   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1863   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1121   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          716   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          534   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          359   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          267   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          179   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          107   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          936   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        13431   # Read request latency (cycles)
read_latency[40-59]            =         1127   # Read request latency (cycles)
read_latency[60-79]            =         2928   # Read request latency (cycles)
read_latency[80-99]            =          169   # Read request latency (cycles)
read_latency[100-119]          =          149   # Read request latency (cycles)
read_latency[120-139]          =           61   # Read request latency (cycles)
read_latency[140-159]          =           15   # Read request latency (cycles)
read_latency[160-179]          =           12   # Read request latency (cycles)
read_latency[180-199]          =            5   # Read request latency (cycles)
read_latency[200-]             =          272   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  1.66784e+08   # Refresh energy
write_energy                   =            0   # Write energy
act_energy                     =  3.42728e+07   # Activation energy
read_energy                    =   1.1163e+08   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  3.49106e+08   # Active standby energy rank.0
act_stb_energy.1               =  3.50088e+08   # Active standby energy rank.1
pre_stb_energy.0               =  1.52201e+07   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.43815e+07   # Precharge standby energy rank.1
average_interarrival           =      25.6464   # Average request interarrival latency (cycles)
average_read_latency           =      40.8978   # Average read request latency (cycles)
average_power                  =      2234.33   # Average power (mW)
average_bandwidth              =      3.32618   # Average bandwidth
total_energy                   =  1.04148e+09   # Total energy (pJ)
