#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Dec  1 21:35:13 2018
# Process ID: 24611
# Current directory: /afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.runs/impl_1/design_1_wrapper.vdi
# Journal file: /afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado-2017.2/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found '/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.vhdl'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2379.852 ; gain = 640.773 ; free physical = 20409 ; free virtual = 34549
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESET'. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESET'. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_SW_C'. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_SW_C'. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_SW_W'. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_SW_W'. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.srcs/constrs_1/new/constrats.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2391.922 ; gain = 1167.688 ; free physical = 20479 ; free virtual = 34619
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -123 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2463.957 ; gain = 64.031 ; free physical = 20470 ; free virtual = 34610
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "a8e434c26712878a".
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "6bf8ac2b82dec247".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2485.621 ; gain = 0.000 ; free physical = 20296 ; free virtual = 34520
Phase 1 Generate And Synthesize Debug Cores | Checksum: 11f6b97fc

Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 2485.621 ; gain = 21.664 ; free physical = 20297 ; free virtual = 34520
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: f2c0830e

Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 2485.621 ; gain = 21.664 ; free physical = 20314 ; free virtual = 34537
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 47 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: d4452dd0

Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 2485.621 ; gain = 21.664 ; free physical = 20313 ; free virtual = 34536
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 115 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 13277a982

Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 2485.621 ; gain = 21.664 ; free physical = 20311 ; free virtual = 34534
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 245 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 13277a982

Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 2485.621 ; gain = 21.664 ; free physical = 20311 ; free virtual = 34535
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 13277a982

Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 2485.621 ; gain = 21.664 ; free physical = 20312 ; free virtual = 34536
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2485.621 ; gain = 0.000 ; free physical = 20311 ; free virtual = 34535
Ending Logic Optimization Task | Checksum: 13277a982

Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 2485.621 ; gain = 21.664 ; free physical = 20312 ; free virtual = 34535

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1961fb060

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20297 ; free virtual = 34528
Ending Power Optimization Task | Checksum: 1961fb060

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.879 ; gain = 318.258 ; free physical = 20301 ; free virtual = 34532
45 Infos, 11 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 2803.879 ; gain = 411.949 ; free physical = 20301 ; free virtual = 34532
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20294 ; free virtual = 34534
INFO: [Common 17-1381] The checkpoint '/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -123 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20278 ; free virtual = 34514
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 160316f3c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20278 ; free virtual = 34514
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20281 ; free virtual = 34517

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7a2de69b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20263 ; free virtual = 34506

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 118ec02e5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20255 ; free virtual = 34500

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 118ec02e5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20255 ; free virtual = 34500
Phase 1 Placer Initialization | Checksum: 118ec02e5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20255 ; free virtual = 34500

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 199f6ac8f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20174 ; free virtual = 34420

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 199f6ac8f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20174 ; free virtual = 34420

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 129b72431

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20170 ; free virtual = 34416

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16de26681

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20168 ; free virtual = 34414

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12cdcd264

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20168 ; free virtual = 34414

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e4d7e8c4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20168 ; free virtual = 34413

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 4bfb32fe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20161 ; free virtual = 34408

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 8f9bcce4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20161 ; free virtual = 34408

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 8f9bcce4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20161 ; free virtual = 34408
Phase 3 Detail Placement | Checksum: 8f9bcce4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20161 ; free virtual = 34408

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22aea8c30

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 22aea8c30

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20140 ; free virtual = 34387
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.641. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 194f6d8a6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20142 ; free virtual = 34389
Phase 4.1 Post Commit Optimization | Checksum: 194f6d8a6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20142 ; free virtual = 34390

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 194f6d8a6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20153 ; free virtual = 34400

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 194f6d8a6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20153 ; free virtual = 34400

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14ed4825f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20153 ; free virtual = 34400
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14ed4825f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20153 ; free virtual = 34400
Ending Placer Task | Checksum: ffa2dc08

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20221 ; free virtual = 34469
66 Infos, 11 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20221 ; free virtual = 34469
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20203 ; free virtual = 34466
INFO: [Common 17-1381] The checkpoint '/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20178 ; free virtual = 34430
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20211 ; free virtual = 34463
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2803.879 ; gain = 0.000 ; free physical = 20210 ; free virtual = 34462
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -123 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 65bf0f31 ConstDB: 0 ShapeSum: 99e3ccd7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15e1d53a7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2956.938 ; gain = 153.059 ; free physical = 19766 ; free virtual = 34036

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15e1d53a7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2956.938 ; gain = 153.059 ; free physical = 19774 ; free virtual = 34046

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15e1d53a7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.113 ; gain = 155.234 ; free physical = 19722 ; free virtual = 33994

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15e1d53a7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.113 ; gain = 155.234 ; free physical = 19722 ; free virtual = 33994
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7942090d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19731 ; free virtual = 34004
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.822  | TNS=0.000  | WHS=-0.297 | THS=-250.613|

Phase 2 Router Initialization | Checksum: 165091cf3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19728 ; free virtual = 34001

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18666eff7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19722 ; free virtual = 33994

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.544  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1977298de

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19725 ; free virtual = 33997
Phase 4 Rip-up And Reroute | Checksum: 1977298de

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19725 ; free virtual = 33997

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1977298de

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19725 ; free virtual = 33997

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1977298de

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19725 ; free virtual = 33997
Phase 5 Delay and Skew Optimization | Checksum: 1977298de

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19725 ; free virtual = 33997

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b241196d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19724 ; free virtual = 33996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.636  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1daabca1f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19724 ; free virtual = 33996
Phase 6 Post Hold Fix | Checksum: 1daabca1f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19724 ; free virtual = 33996

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0759319 %
  Global Horizontal Routing Utilization  = 0.0912402 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23736b806

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19721 ; free virtual = 33993

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23736b806

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19719 ; free virtual = 33992

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 206fed4cc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19719 ; free virtual = 33992

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.636  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 206fed4cc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19722 ; free virtual = 33995
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19794 ; free virtual = 34067

Routing Is Done.
79 Infos, 11 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 3056.824 ; gain = 252.945 ; free physical = 19794 ; free virtual = 34067
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3056.824 ; gain = 0.000 ; free physical = 19775 ; free virtual = 34066
INFO: [Common 17-1381] The checkpoint '/afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /afs/ece.cmu.edu/usr/dworpell/UART_Tester/UART_Tester.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 11 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 21:37:40 2018...
