# 1 "arch/arm64/boot/dts/mediatek/mt8173-evb.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/mediatek/mt8173-evb.dts"
# 15 "arch/arm64/boot/dts/mediatek/mt8173-evb.dts"
/dts-v1/;
# 1 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 1
# 14 "arch/arm64/boot/dts/mediatek/mt8173.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/mt8173-clk.h" 1
# 15 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 16 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 17 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/memory/mt8173-larb-port.h" 1
# 18 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/power/mt8173-power.h" 1
# 19 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/reset-controller/mt8173-resets.h" 1
# 20 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2
# 1 "arch/arm64/boot/dts/mediatek/mt8173-pinfunc.h" 1
# 18 "arch/arm64/boot/dts/mediatek/mt8173-pinfunc.h"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/pinctrl/mt65xx.h" 1
# 19 "arch/arm64/boot/dts/mediatek/mt8173-pinfunc.h" 2
# 21 "arch/arm64/boot/dts/mediatek/mt8173.dtsi" 2

/ {
 compatible = "mediatek,mt8173";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ovl0 = &ovl0;
  ovl1 = &ovl1;
  rdma0 = &rdma0;
  rdma1 = &rdma1;
  rdma2 = &rdma2;
  wdma0 = &wdma0;
  wdma1 = &wdma1;
  color0 = &color0;
  color1 = &color1;
  split0 = &split0;
  split1 = &split1;
  dpi0 = &dpi0;
  dsi0 = &dsi0;
  dsi1 = &dsi1;
  mdp_rdma0 = &mdp_rdma0;
  mdp_rdma1 = &mdp_rdma1;
  mdp_rsz0 = &mdp_rsz0;
  mdp_rsz1 = &mdp_rsz1;
  mdp_rsz2 = &mdp_rsz2;
  mdp_wdma0 = &mdp_wdma0;
  mdp_wrot0 = &mdp_wrot0;
  mdp_wrot1 = &mdp_wrot1;
 };

 cluster0_opp: opp_table0 {
  compatible = "operating-points-v2";
  opp-shared;
  opp@507000000 {
   opp-hz = /bits/ 64 <507000000>;
   opp-microvolt = <859000 859000 869000>;
  };
  opp@702000000 {
   opp-hz = /bits/ 64 <702000000>;
   opp-microvolt = <908000 908000 918000>;
  };
  opp@1001000000 {
   opp-hz = /bits/ 64 <1001000000>;
   opp-microvolt = <983000 983000 993000>;
  };
  opp@1105000000 {
   opp-hz = /bits/ 64 <1105000000>;
   opp-microvolt = <1009000 1009000 1019000>;
  };
  opp@1209000000 {
   opp-hz = /bits/ 64 <1209000000>;
   opp-microvolt = <1034000 1034000 1044000>;
  };
  opp@1300000000 {
   opp-hz = /bits/ 64 <1300000000>;
   opp-microvolt = <1057000 1057000 1067000>;
  };
  opp@1508000000 {
   opp-hz = /bits/ 64 <1508000000>;
   opp-microvolt = <1109000 1109000 1119000>;
  };
  opp@1703000000 {
   opp-hz = /bits/ 64 <1703000000>;
   opp-microvolt = <1125000 1125000 1135000>;
  };
 };

 cluster1_opp: opp_table1 {
  compatible = "operating-points-v2";
  opp-shared;
  opp@507000000 {
   opp-hz = /bits/ 64 <507000000>;
   opp-microvolt = <828000 828000 838000>;
  };
  opp@702000000 {
   opp-hz = /bits/ 64 <702000000>;
   opp-microvolt = <867000 867000 877000>;
  };
  opp@1001000000 {
   opp-hz = /bits/ 64 <1001000000>;
   opp-microvolt = <927000 927000 937000>;
  };
  opp@1209000000 {
   opp-hz = /bits/ 64 <1209000000>;
   opp-microvolt = <968000 968000 978000>;
  };
  opp@1404000000 {
   opp-hz = /bits/ 64 <1404000000>;
   opp-microvolt = <1007000 1007000 1017000>;
  };
  opp@1612000000 {
   opp-hz = /bits/ 64 <1612000000>;
   opp-microvolt = <1049000 1049000 1059000>;
  };
  opp@1807000000 {
   opp-hz = /bits/ 64 <1807000000>;
   opp-microvolt = <1089000 1089000 1099000>;
  };
  opp@1989000000 {
   opp-hz = /bits/ 64 <1989000000>;
   opp-microvolt = <1125000 1125000 1135000>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu2>;
    };
    core1 {
     cpu = <&cpu3>;
    };
   };
  };

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x000>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&infracfg 13>,
     <&apmixedsys 3>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
   #cooling-min-level = <0>;
   #cooling-max-level = <7>;
   dynamic-power-coefficient = <263>;
   sched-energy-costs = <&MT8173_TURBO_CPU_COST_0
           &MT8173_TURBO_CLUSTER_COST_0>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x001>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&infracfg 13>,
     <&apmixedsys 3>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
   #cooling-min-level = <0>;
   #cooling-max-level = <7>;
   dynamic-power-coefficient = <263>;
   sched-energy-costs = <&MT8173_TURBO_CPU_COST_0
           &MT8173_TURBO_CLUSTER_COST_0>;
  };

  cpu2: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x100>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&infracfg 14>,
     <&apmixedsys 3>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster1_opp>;
   #cooling-cells = <2>;
   #cooling-min-level = <0>;
   #cooling-max-level = <7>;
   dynamic-power-coefficient = <530>;
   sched-energy-costs = <&MT8173_TURBO_CPU_COST_1
           &MT8173_TURBO_CLUSTER_COST_1>;
  };

  cpu3: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x101>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&infracfg 14>,
     <&apmixedsys 3>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster1_opp>;
   #cooling-cells = <2>;
   #cooling-min-level = <0>;
   #cooling-max-level = <7>;
   dynamic-power-coefficient = <530>;
   sched-energy-costs = <&MT8173_TURBO_CPU_COST_1
           &MT8173_TURBO_CLUSTER_COST_1>;
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    local-timer-stop;
    entry-latency-us = <639>;
    exit-latency-us = <680>;
    min-residency-us = <1088>;
    arm,psci-suspend-param = <0x0010000>;
   };
  };

  /include/ "mt8173-sched-energy.dtsi"
 };

 psci {
  compatible = "arm,psci";
  method = "smc";
  cpu_suspend = <0x84000001>;
  cpu_off = <0x84000002>;
  cpu_on = <0x84000003>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <0 8 8>,
        <0 9 8>,
        <0 12 8>,
        <0 13 8>;
  interrupt-affinity = <&{/cpus/cpu@0}>,
         <&{/cpus/cpu@1}>,
         <&{/cpus/cpu@100}>,
         <&{/cpus/cpu@101}>;
 };

 clk26m: oscillator@0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
  clock-output-names = "clk26m";
 };

 clk32k: oscillator@1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32000>;
  clock-output-names = "clk32k";
 };

 cpum_ck: oscillator@2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
  clock-output-names = "cpum_ck";
 };

 thermal-zones {
  cpu_thermal: cpu_thermal {
   polling-delay-passive = <1000>;
   polling-delay = <1000>;

   thermal-sensors = <&thermal>;
   sustainable-power = <1500>;

   trips {
    threshold: trip-point@0 {
     temperature = <68000>;
     hysteresis = <2000>;
     type = "passive";
    };

    target: trip-point@1 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit: cpu_crit@0 {
     temperature = <115000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map@0 {
     trip = <&target>;
     cooling-device = <&cpu0 0 0>;
     contribution = <3072>;
    };
    map@1 {
     trip = <&target>;
     cooling-device = <&cpu2 0 0>;
     contribution = <1024>;
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13
         ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14
         ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11
         ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10
         ((((1 << (4)) - 1) << 8) | 8)>;
 };

 soc {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "simple-bus";
  ranges;

  topckgen: clock-controller@10000000 {
   compatible = "mediatek,mt8173-topckgen";
   reg = <0 0x10000000 0 0x1000>;
   #clock-cells = <1>;
  };

  infracfg: power-controller@10001000 {
   compatible = "mediatek,mt8173-infracfg", "syscon";
   reg = <0 0x10001000 0 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  pericfg: power-controller@10003000 {
   compatible = "mediatek,mt8173-pericfg", "syscon";
   reg = <0 0x10003000 0 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  syscfg_pctl_a: syscfg_pctl_a@10005000 {
   compatible = "mediatek,mt8173-pctl-a-syscfg", "syscon";
   reg = <0 0x10005000 0 0x1000>;
  };

  pio: pinctrl@0x10005000 {
   compatible = "mediatek,mt8173-pinctrl";
   reg = <0 0x1000b000 0 0x1000>;
   mediatek,pctl-regmap = <&syscfg_pctl_a>;
   pins-are-numbered;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 145 4>,
         <0 146 4>,
         <0 147 4>;

   i2c0_pins_a: i2c0 {
    pins1 {
     pinmux = <(((45) << 8) | 1)>,
       <(((46) << 8) | 1)>;
     bias-disable;
    };
   };

   i2c1_pins_a: i2c1 {
    pins1 {
     pinmux = <(((125) << 8) | 1)>,
       <(((126) << 8) | 1)>;
     bias-disable;
    };
   };

   i2c2_pins_a: i2c2 {
    pins1 {
     pinmux = <(((43) << 8) | 1)>,
       <(((44) << 8) | 1)>;
     bias-disable;
    };
   };

   i2c3_pins_a: i2c3 {
    pins1 {
     pinmux = <(((106) << 8) | 1)>,
       <(((107) << 8) | 1)>;
     bias-disable;
    };
   };

   i2c4_pins_a: i2c4 {
    pins1 {
     pinmux = <(((133) << 8) | 1)>,
       <(((134) << 8) | 1)>;
     bias-disable;
    };
   };

   i2c6_pins_a: i2c6 {
    pins1 {
     pinmux = <(((100) << 8) | 4)>,
       <(((101) << 8) | 4)>;
     bias-disable;
    };
   };
  };

  scpsys: scpsys@10006000 {
   compatible = "mediatek,mt8173-scpsys";
   #power-domain-cells = <1>;
   reg = <0 0x10006000 0 0x1000>;
   clocks = <&clk26m>,
     <&topckgen 85>,
     <&topckgen 88>,
     <&topckgen 105>;
   clock-names = "mfg", "mm", "venc", "venc_lt";
   infracfg = <&infracfg>;
  };

  watchdog: watchdog@10007000 {
   compatible = "mediatek,mt8173-wdt",
         "mediatek,mt6589-wdt";
   reg = <0 0x10007000 0 0x100>;
  };

  pwrap: pwrap@1000d000 {
   compatible = "mediatek,mt8173-pwrap";
   reg = <0 0x1000d000 0 0x1000>;
   reg-names = "pwrap";
   interrupts = <0 153 4>;
   resets = <&infracfg 7>;
   reset-names = "pwrap";
   clocks = <&infracfg 10>, <&infracfg 11>;
   clock-names = "spi", "wrap";
  };

  sysirq: intpol-controller@10200620 {
   compatible = "mediatek,mt8173-sysirq",
         "mediatek,mt6577-sysirq";
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   reg = <0 0x10200620 0 0x20>;
  };

  iommu: iommu@10205000 {
   compatible = "mediatek,mt8173-m4u";
   reg = <0 0x10205000 0 0x1000>;
   interrupts = <0 139 8>;
   clocks = <&infracfg 6>;
   clock-names = "bclk";
   mediatek,larbs = <&larb0 &larb1 &larb2
       &larb3 &larb4 &larb5>;
   #iommu-cells = <1>;
  };

  apmixedsys: clock-controller@10209000 {
   compatible = "mediatek,mt8173-apmixedsys";
   reg = <0 0x10209000 0 0x1000>;
   #clock-cells = <1>;
  };

  gce: gce@10212000 {
   compatible = "mediatek,mt8173-gce";
   reg = <0 0x10212000 0 0x1000>;
   interrupts = <0 135 8>;
   clocks = <&infracfg 4>;
   clock-names = "gce";

   #mbox-cells = <2>;
  };

  mipi_tx0: mipi-dphy@10215000 {
   compatible = "mediatek,mt8173-mipi-tx";
   reg = <0 0x10215000 0 0x1000>;
   clocks = <&clk26m>;
   clock-output-names = "mipi_tx0_pll";
   #clock-cells = <0>;
   #phy-cells = <0>;
   status = "disabled";
  };

  mipi_tx1: mipi-dphy@10216000 {
   compatible = "mediatek,mt8173-mipi-tx";
   reg = <0 0x10216000 0 0x1000>;
   clocks = <&clk26m>;
   clock-output-names = "mipi_tx1_pll";
   #clock-cells = <0>;
   #phy-cells = <0>;
   status = "disabled";
  };

  gic: interrupt-controller@10220000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupt-controller;
   reg = <0 0x10221000 0 0x1000>,
         <0 0x10222000 0 0x2000>,
         <0 0x10224000 0 0x2000>,
         <0 0x10226000 0 0x2000>;
   interrupts = <1 9
    ((((1 << (4)) - 1) << 8) | 4)>;
  };

  auxadc: auxadc@11001000 {
   compatible = "mediatek,mt8173-auxadc";
   reg = <0 0x11001000 0 0x1000>;
  };

  uart0: serial@11002000 {
   compatible = "mediatek,mt8173-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11002000 0 0x400>;
   interrupts = <0 83 8>;
   clocks = <&pericfg 36>, <&pericfg 20>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  uart1: serial@11003000 {
   compatible = "mediatek,mt8173-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11003000 0 0x400>;
   interrupts = <0 84 8>;
   clocks = <&pericfg 37>, <&pericfg 21>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  uart2: serial@11004000 {
   compatible = "mediatek,mt8173-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11004000 0 0x400>;
   interrupts = <0 85 8>;
   clocks = <&pericfg 38>, <&pericfg 22>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  uart3: serial@11005000 {
   compatible = "mediatek,mt8173-uart",
         "mediatek,mt6577-uart";
   reg = <0 0x11005000 0 0x400>;
   interrupts = <0 86 8>;
   clocks = <&pericfg 39>, <&pericfg 23>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  i2c0: i2c@11007000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11007000 0 0x70>,
         <0 0x11000100 0 0x80>;
   interrupts = <0 76 8>;
   clock-div = <16>;
   clocks = <&pericfg 24>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c0_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c@11008000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11008000 0 0x70>,
         <0 0x11000180 0 0x80>;
   interrupts = <0 77 8>;
   clock-div = <16>;
   clocks = <&pericfg 25>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c1_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c@11009000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11009000 0 0x70>,
         <0 0x11000200 0 0x80>;
   interrupts = <0 78 8>;
   clock-div = <16>;
   clocks = <&pericfg 26>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c2_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi: spi@1100a000 {
   compatible = "mediatek,mt8173-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x1100a000 0 0x1000>;
   interrupts = <0 110 8>;
   clocks = <&topckgen 52>,
     <&topckgen 92>,
     <&pericfg 30>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  thermal: thermal@1100b000 {
   #thermal-sensor-cells = <0>;
   compatible = "mediatek,mt8173-thermal";
   reg = <0 0x1100b000 0 0x1000>;
   interrupts = <0 70 8>;
   clocks = <&pericfg 2>, <&pericfg 29>;
   clock-names = "therm", "auxadc";
   resets = <&pericfg 16>;
   mediatek,auxadc = <&auxadc>;
   mediatek,apmixedsys = <&apmixedsys>;
  };

  i2c3: i2c@11010000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11010000 0 0x70>,
         <0 0x11000280 0 0x80>;
   interrupts = <0 79 8>;
   clock-div = <16>;
   clocks = <&pericfg 27>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c3_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c4: i2c@11011000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11011000 0 0x70>,
         <0 0x11000300 0 0x80>;
   interrupts = <0 80 8>;
   clock-div = <16>;
   clocks = <&pericfg 28>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c4_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c6: i2c@11013000 {
   compatible = "mediatek,mt8173-i2c";
   reg = <0 0x11013000 0 0x70>,
         <0 0x11000080 0 0x80>;
   interrupts = <0 82 8>;
   clock-div = <16>;
   clocks = <&pericfg 35>,
     <&pericfg 13>;
   clock-names = "main", "dma";
   pinctrl-names = "default";
   pinctrl-0 = <&i2c6_pins_a>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  afe: audio-controller@11220000 {
   compatible = "mediatek,mt8173-afe-pcm";
   reg = <0 0x11220000 0 0x1000>;
   interrupts = <0 134 2>;
   power-domains = <&scpsys 5>;
   clocks = <&infracfg 3>,
     <&topckgen 100>,
     <&topckgen 101>,
     <&topckgen 121>,
     <&topckgen 127>,
     <&topckgen 133>,
     <&topckgen 134>,
     <&topckgen 135>,
     <&topckgen 136>,
     <&topckgen 137>;
   clock-names = "infra_sys_audio_clk",
          "top_pdn_audio",
          "top_pdn_aud_intbus",
          "bck0",
          "bck1",
          "i2s0_m",
          "i2s1_m",
          "i2s2_m",
          "i2s3_m",
          "i2s3_b";
   assigned-clocks = <&topckgen 109>,
       <&topckgen 110>;
   assigned-clock-parents = <&topckgen 25>,
       <&topckgen 26>;
  };

  mmc0: mmc@11230000 {
   compatible = "mediatek,mt8173-mmc",
         "mediatek,mt8135-mmc";
   reg = <0 0x11230000 0 0x1000>;
   interrupts = <0 71 8>;
   clocks = <&pericfg 14>,
     <&topckgen 95>;
   clock-names = "source", "hclk";
   status = "disabled";
  };

  mmc1: mmc@11240000 {
   compatible = "mediatek,mt8173-mmc",
         "mediatek,mt8135-mmc";
   reg = <0 0x11240000 0 0x1000>;
   interrupts = <0 72 8>;
   clocks = <&pericfg 15>,
     <&topckgen 82>;
   clock-names = "source", "hclk";
   status = "disabled";
  };

  mmc2: mmc@11250000 {
   compatible = "mediatek,mt8173-mmc",
         "mediatek,mt8135-mmc";
   reg = <0 0x11250000 0 0x1000>;
   interrupts = <0 73 8>;
   clocks = <&pericfg 16>,
     <&topckgen 82>;
   clock-names = "source", "hclk";
   status = "disabled";
  };

  mmc3: mmc@11260000 {
   compatible = "mediatek,mt8173-mmc",
         "mediatek,mt8135-mmc";
   reg = <0 0x11260000 0 0x1000>;
   interrupts = <0 74 8>;
   clocks = <&pericfg 17>,
     <&topckgen 117>;
   clock-names = "source", "hclk";
   status = "disabled";
  };

  mdp_rdma0: rdma@14001000 {
   compatible = "mediatek,mt8173-mdp-rdma",
         "mediatek,mt8173-mdp";
   reg = <0 0x14001000 0 0x1000>;
   clocks = <&mmsys 4>,
     <&mmsys 15>;
   power-domains = <&scpsys 3>;
   iommus = <&iommu (((0) << 5) | (5))>;
   mediatek,larb = <&larb0>;
   mediatek,vcu = <&mdp_vcu>;
   mediatek,gce = <&gce>;
   mboxes = <&gce 2 0>;
  };

  mdp_rdma1: rdma@14002000 {
   compatible = "mediatek,mt8173-mdp-rdma";
   reg = <0 0x14002000 0 0x1000>;
   clocks = <&mmsys 5>,
     <&mmsys 15>;
   power-domains = <&scpsys 3>;
   iommus = <&iommu (((4) << 5) | (4))>;
   mediatek,larb = <&larb4>;
  };

  mdp_rsz0: rsz@14003000 {
   compatible = "mediatek,mt8173-mdp-rsz";
   reg = <0 0x14003000 0 0x1000>;
   clocks = <&mmsys 6>;
   power-domains = <&scpsys 3>;
  };

  mdp_rsz1: rsz@14004000 {
   compatible = "mediatek,mt8173-mdp-rsz";
   reg = <0 0x14004000 0 0x1000>;
   clocks = <&mmsys 7>;
   power-domains = <&scpsys 3>;
  };

  mdp_rsz2: rsz@14005000 {
   compatible = "mediatek,mt8173-mdp-rsz";
   reg = <0 0x14005000 0 0x1000>;
   clocks = <&mmsys 8>;
   power-domains = <&scpsys 3>;
  };

  mdp_wdma0: wdma@14006000 {
   compatible = "mediatek,mt8173-mdp-wdma";
   reg = <0 0x14006000 0 0x1000>;
   clocks = <&mmsys 11>;
   power-domains = <&scpsys 3>;
   iommus = <&iommu (((0) << 5) | (6))>;
   mediatek,larb = <&larb0>;
  };

  mdp_wrot0: wrot@14007000 {
   compatible = "mediatek,mt8173-mdp-wrot";
   reg = <0 0x14007000 0 0x1000>;
   clocks = <&mmsys 12>;
   power-domains = <&scpsys 3>;
   iommus = <&iommu (((0) << 5) | (7))>;
   mediatek,larb = <&larb0>;
  };

  mdp_wrot1: wrot@14008000 {
   compatible = "mediatek,mt8173-mdp-wrot";
   reg = <0 0x14008000 0 0x1000>;
   clocks = <&mmsys 13>;
   power-domains = <&scpsys 3>;
   iommus = <&iommu (((4) << 5) | (5))>;
   mediatek,larb = <&larb4>;
  };

  mmsys: clock-controller@14000000 {
   compatible = "mediatek,mt8173-mmsys", "syscon";
   reg = <0 0x14000000 0 0x1000>;
   power-domains = <&scpsys 3>;
   #clock-cells = <1>;
   mboxes = <&gce 0 1
      &gce 1 1>;
  };

  ovl0: ovl@1400c000 {
   compatible = "mediatek,mt8173-disp-ovl";
   reg = <0 0x1400c000 0 0x1000>;
   interrupts = <0 180 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 16>;
   iommus = <&iommu (((0) << 5) | (0))>;
   mediatek,larb = <&larb0>;
  };

  ovl1: ovl@1400d000 {
   compatible = "mediatek,mt8173-disp-ovl";
   reg = <0 0x1400d000 0 0x1000>;
   interrupts = <0 181 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 17>;
   iommus = <&iommu (((4) << 5) | (0))>;
   mediatek,larb = <&larb4>;
  };

  rdma0: rdma@1400e000 {
   compatible = "mediatek,mt8173-disp-rdma";
   reg = <0 0x1400e000 0 0x1000>;
   interrupts = <0 182 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 18>;
   iommus = <&iommu (((0) << 5) | (1))>;
   mediatek,larb = <&larb0>;
  };

  rdma1: rdma@1400f000 {
   compatible = "mediatek,mt8173-disp-rdma";
   reg = <0 0x1400f000 0 0x1000>;
   interrupts = <0 183 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 19>;
   iommus = <&iommu (((4) << 5) | (1))>;
   mediatek,larb = <&larb4>;
  };

  rdma2: rdma@14010000 {
   compatible = "mediatek,mt8173-disp-rdma";
   reg = <0 0x14010000 0 0x1000>;
   interrupts = <0 184 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 20>;
   iommus = <&iommu (((4) << 5) | (2))>;
   mediatek,larb = <&larb4>;
  };

  wdma0: wdma@14011000 {
   compatible = "mediatek,mt8173-disp-wdma";
   reg = <0 0x14011000 0 0x1000>;
   interrupts = <0 185 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 21>;
   iommus = <&iommu (((0) << 5) | (2))>;
   mediatek,larb = <&larb0>;
  };

  wdma1: wdma@14012000 {
   compatible = "mediatek,mt8173-disp-wdma";
   reg = <0 0x14012000 0 0x1000>;
   interrupts = <0 186 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 22>;
   iommus = <&iommu (((4) << 5) | (3))>;
   mediatek,larb = <&larb4>;
  };

  color0: color@14013000 {
   compatible = "mediatek,mt8173-disp-color";
   reg = <0 0x14013000 0 0x1000>;
   interrupts = <0 187 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 23>;
  };

  color1: color@14014000 {
   compatible = "mediatek,mt8173-disp-color";
   reg = <0 0x14014000 0 0x1000>;
   interrupts = <0 188 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 24>;
  };

  aal@14015000 {
   compatible = "mediatek,mt8173-disp-aal";
   reg = <0 0x14015000 0 0x1000>;
   interrupts = <0 189 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 25>;
  };

  gamma@14016000 {
   compatible = "mediatek,mt8173-disp-gamma";
   reg = <0 0x14016000 0 0x1000>;
   interrupts = <0 190 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 26>;
  };

  merge@14017000 {
   compatible = "mediatek,mt8173-disp-merge";
   reg = <0 0x14017000 0 0x1000>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 30>;
  };

  split0: split@14018000 {
   compatible = "mediatek,mt8173-disp-split";
   reg = <0 0x14018000 0 0x1000>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 28>;
  };

  split1: split@14019000 {
   compatible = "mediatek,mt8173-disp-split";
   reg = <0 0x14019000 0 0x1000>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 29>;
  };

  ufoe@1401a000 {
   compatible = "mediatek,mt8173-disp-ufoe";
   reg = <0 0x1401a000 0 0x1000>;
   interrupts = <0 191 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 27>;
  };

  dsi0: dsi@1401b000 {
   compatible = "mediatek,mt8173-dsi";
   reg = <0 0x1401b000 0 0x1000>;
   interrupts = <0 192 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 36>,
     <&mmsys 37>,
     <&mipi_tx0>;
   clock-names = "engine", "digital", "hs";
   phys = <&mipi_tx0>;
   phy-names = "dphy";
   status = "disabled";
  };

  dsi1: dsi@1401c000 {
   compatible = "mediatek,mt8173-dsi";
   reg = <0 0x1401c000 0 0x1000>;
   interrupts = <0 193 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 38>,
     <&mmsys 39>,
     <&mipi_tx1>;
   clock-names = "engine", "digital", "hs";
   phy = <&mipi_tx1>;
   phy-names = "dphy";
   status = "disabled";
  };

  dpi0: dpi@1401d000 {
   compatible = "mediatek,mt8173-dpi";
   reg = <0 0x1401d000 0 0x1000>;
   interrupts = <0 194 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 40>,
     <&mmsys 41>,
     <&apmixedsys 8>;
   clock-names = "pixel", "engine", "pll";
   status = "disabled";
  };

  pwm0: pwm@1401e000 {
   compatible = "mediatek,mt8173-disp-pwm",
         "mediatek,mt6595-disp-pwm";
   reg = <0 0x1401e000 0 0x1000>;
   #pwm-cells = <2>;
   clocks = <&mmsys 33>,
     <&mmsys 32>;
   clock-names = "main", "mm";
   status = "disabled";
  };

  pwm1: pwm@1401f000 {
   compatible = "mediatek,mt8173-disp-pwm",
         "mediatek,mt6595-disp-pwm";
   reg = <0 0x1401f000 0 0x1000>;
   #pwm-cells = <2>;
   clocks = <&mmsys 35>,
     <&mmsys 34>;
   clock-names = "main", "mm";
   status = "disabled";
  };

  mutex: mutex@14020000 {
   compatible = "mediatek,mt8173-disp-mutex";
   reg = <0 0x14020000 0 0x1000>;
   interrupts = <0 169 8>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 15>;
  };

  larb0: larb@14021000 {
   compatible = "mediatek,mt8173-smi-larb";
   reg = <0 0x14021000 0 0x1000>;
   mediatek,smi = <&smi_common>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 2>,
     <&mmsys 2>;
   clock-names = "apb", "smi";
  };

  smi_common: smi@14022000 {
   compatible = "mediatek,mt8173-smi-common";
   reg = <0 0x14022000 0 0x1000>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 1>,
     <&mmsys 1>;
   clock-names = "apb", "smi";
  };

  od@14023000 {
   compatible = "mediatek,mt8173-disp-od";
   reg = <0 0x14023000 0 0x1000>;
   clocks = <&mmsys 31>;
  };

  larb4: larb@14027000 {
   compatible = "mediatek,mt8173-smi-larb";
   reg = <0 0x14027000 0 0x1000>;
   mediatek,smi = <&smi_common>;
   power-domains = <&scpsys 3>;
   clocks = <&mmsys 50>,
     <&mmsys 50>;
   clock-names = "apb", "smi";
  };

  imgsys: clock-controller@15000000 {
   compatible = "mediatek,mt8173-imgsys", "syscon";
   reg = <0 0x15000000 0 0x1000>;
   #clock-cells = <1>;
  };

  larb2: larb@15001000 {
   compatible = "mediatek,mt8173-smi-larb";
   reg = <0 0x15001000 0 0x1000>;
   mediatek,smi = <&smi_common>;
   power-domains = <&scpsys 2>;
   clocks = <&imgsys 1>,
     <&imgsys 1>;
   clock-names = "apb", "smi";
  };

  vdecsys: clock-controller@16000000 {
   compatible = "mediatek,mt8173-vdecsys", "syscon";
   reg = <0 0x16000000 0 0x1000>;
   #clock-cells = <1>;
  };

  vcodec_dec: codec@16000000 {
   compatible = "mediatek,mt8173-vcodec-dec";
   reg = <0 0x16000000 0 0x100>,
     <0 0x16020000 0 0x1000>,
     <0 0x16021000 0 0x800>,
     <0 0x16021800 0 0x800>,
     <0 0x16022000 0 0x1000>,
     <0 0x16023000 0 0x1000>,
     <0 0x16024000 0 0x1000>,
     <0 0x16025000 0 0x1000>,
     <0 0x16026800 0 0x800>,
     <0 0x16027000 0 0x800>,
     <0 0x16027800 0 0x800>,
     <0 0x16028000 0 0x400>,
     <0 0x16028400 0 0x400>;
   interrupts = <0 204 8>;
   mediatek,larb = <&larb1>;
   iommus = <&iommu (((1) << 5) | (0))>,
     <&iommu (((1) << 5) | (1))>,
     <&iommu (((1) << 5) | (5))>,
     <&iommu (((1) << 5) | (6))>,
     <&iommu (((1) << 5) | (7))>,
     <&iommu (((1) << 5) | (2))>,
     <&iommu (((1) << 5) | (3))>,
     <&iommu (((1) << 5) | (4))>,
     <&iommu (((1) << 5) | (9))>,
     <&iommu (((1) << 5) | (2))>;
   mediatek,vcu = <&vcu>;
   power-domains = <&scpsys 0>;
   clocks = <&apmixedsys 10>,
     <&topckgen 62>,
     <&topckgen 108>,
     <&topckgen 87>,
     <&topckgen 77>,
     <&apmixedsys 7>,
     <&topckgen 105>,
     <&topckgen 78>;
   clock-names = "vcodecpll",
          "univpll_d2",
          "clk_cci400_sel",
          "vdec_sel",
          "vdecpll",
          "vencpll",
          "venc_lt_sel",
          "vdec_bus_clk_src";
  };

  vcu: vcu@0 {
   compatible = "mediatek,mt8173-vcu";
   mediatek,vcuid = <0>;
   mediatek,vcuname = "vpu";
   reg = <0 0x16000000 0 0x30000>,
     <0 0x18002000 0 0x1000>,
     <0 0x19002000 0 0x1000>;
   iommus = <&iommu (((3) << 5) | (0))>;
  };

  mdp_vcu: vcu@1 {
   compatible = "mediatek,mt8173-vcu";
   mediatek,vcuid = <1>;
   mediatek,vcuname = "vpu1";
   iommus = <&iommu (((3) << 5) | (0))>;
  };

  larb1: larb@16010000 {
   compatible = "mediatek,mt8173-smi-larb";
   reg = <0 0x16010000 0 0x1000>;
   mediatek,smi = <&smi_common>;
   power-domains = <&scpsys 0>;
   clocks = <&vdecsys 1>,
     <&vdecsys 2>;
   clock-names = "apb", "smi";
  };

  vencsys: clock-controller@18000000 {
   compatible = "mediatek,mt8173-vencsys", "syscon";
   reg = <0 0x18000000 0 0x1000>;
   #clock-cells = <1>;
  };

  larb3: larb@18001000 {
   compatible = "mediatek,mt8173-smi-larb";
   reg = <0 0x18001000 0 0x1000>;
   mediatek,smi = <&smi_common>;
   power-domains = <&scpsys 1>;
   clocks = <&vencsys 2>,
     <&vencsys 1>;
   clock-names = "apb", "smi";
  };

  vcodec_enc: codec@18002000 {
   compatible = "mediatek,mt8173-vcodec-enc";
   reg = <0 0x18002000 0 0x1000>,
         <0 0x19002000 0 0x1000>;
   interrupts = <0 198 8>,
         <0 202 8>;
   mediatek,larb = <&larb3>,
     <&larb5>;
   iommus = <&iommu (((3) << 5) | (0))>,
     <&iommu (((3) << 5) | (1))>,
     <&iommu (((3) << 5) | (2))>,
     <&iommu (((3) << 5) | (3))>,
     <&iommu (((3) << 5) | (4))>,
     <&iommu (((3) << 5) | (9))>,
     <&iommu (((3) << 5) | (10))>,
     <&iommu (((3) << 5) | (11))>,
     <&iommu (((3) << 5) | (12))>,
     <&iommu (((3) << 5) | (13))>,
     <&iommu (((3) << 5) | (14))>,
     <&iommu (((5) << 5) | (0))>,
     <&iommu (((5) << 5) | (1))>,
     <&iommu (((5) << 5) | (4))>,
     <&iommu (((5) << 5) | (8))>,
     <&iommu (((5) << 5) | (7))>,
     <&iommu (((5) << 5) | (5))>,
     <&iommu (((5) << 5) | (6))>,
     <&iommu (((5) << 5) | (2))>,
     <&iommu (((5) << 5) | (3))>;
   mediatek,vcu = <&vcu>;
   clocks = <&topckgen 80>,
     <&topckgen 88>,
     <&topckgen 63>,
     <&topckgen 105>;
   clock-names = "venc_sel_src",
          "venc_sel",
          "venc_lt_sel_src",
          "venc_lt_sel";
  };

  jpegdec: jpegdec@18004000 {
   compatible = "mediatek,mt8173-jpgdec";
   reg = <0 0x18004000 0 0x1000>;
   interrupts = <0 203 8>;
   clocks = <&vencsys 1>,
     <&vencsys 4>;
   clock-names = "jpgdec-smi",
          "jpgdec";
   power-domains = <&scpsys 1>;
   mediatek,larb = <&larb3>;
   iommus = <&iommu (((3) << 5) | (7))>,
     <&iommu (((3) << 5) | (8))>;
  };

  vencltsys: clock-controller@19000000 {
   compatible = "mediatek,mt8173-vencltsys", "syscon";
   reg = <0 0x19000000 0 0x1000>;
   #clock-cells = <1>;
  };

  larb5: larb@19001000 {
   compatible = "mediatek,mt8173-smi-larb";
   reg = <0 0x19001000 0 0x1000>;
   mediatek,smi = <&smi_common>;
   power-domains = <&scpsys 4>;
   clocks = <&vencltsys 2>,
     <&vencltsys 1>;
   clock-names = "apb", "smi";
  };
 };
};
# 17 "arch/arm64/boot/dts/mediatek/mt8173-evb.dts" 2

/ {
 model = "MediaTek MT8173 evaluation board";
 compatible = "mediatek,mt8173-evb", "mediatek,mt8173";

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x80000000>;
 };

 chosen { };
};

&cpu0 {
 proc-supply = <&mt6397_vpca15_reg>;
};

&cpu1 {
 proc-supply = <&mt6397_vpca15_reg>;
};

&cpu2 {
 proc-supply = <&da9211_vcpu_reg>;
 sram-supply = <&mt6397_vsramca7_reg>;
};

&cpu3 {
 proc-supply = <&da9211_vcpu_reg>;
 sram-supply = <&mt6397_vsramca7_reg>;
};

&i2c1 {
 status = "okay";

 buck: da9211@68 {
  compatible = "dlg,da9211";
  reg = <0x68>;

  regulators {
   da9211_vcpu_reg: BUCKA {
    regulator-name = "VBUCKA";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1310000>;
    regulator-min-microamp = <2000000>;
    regulator-max-microamp = <4400000>;
    regulator-ramp-delay = <10000>;
    regulator-always-on;
   };

   da9211_vgpu_reg: BUCKB {
    regulator-name = "VBUCKB";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1310000>;
    regulator-min-microamp = <2000000>;
    regulator-max-microamp = <3000000>;
    regulator-ramp-delay = <10000>;
   };
  };
 };
};

&mmc0 {
 status = "okay";
 pinctrl-names = "default", "state_uhs";
 pinctrl-0 = <&mmc0_pins_default>;
 pinctrl-1 = <&mmc0_pins_uhs>;
 bus-width = <8>;
 max-frequency = <50000000>;
 cap-mmc-highspeed;
 vmmc-supply = <&mt6397_vemc_3v3_reg>;
 vqmmc-supply = <&mt6397_vio18_reg>;
 non-removable;
};

&mmc1 {
 status = "okay";
 pinctrl-names = "default", "state_uhs";
 pinctrl-0 = <&mmc1_pins_default>;
 pinctrl-1 = <&mmc1_pins_uhs>;
 bus-width = <4>;
 max-frequency = <50000000>;
 cap-sd-highspeed;
 sd-uhs-sdr25;
 cd-gpios = <&pio 132 0>;
 vmmc-supply = <&mt6397_vmch_reg>;
 vqmmc-supply = <&mt6397_vmc_reg>;
};

&pio {
 disp_pwm0_pins: disp_pwm0_pins {
  pins1 {
   pinmux = <(((87) << 8) | 1)>;
   output-low;
  };
 };

 mmc0_pins_default: mmc0default {
  pins_cmd_dat {
   pinmux = <(((57) << 8) | 1)>,
     <(((58) << 8) | 1)>,
     <(((59) << 8) | 1)>,
     <(((60) << 8) | 1)>,
     <(((61) << 8) | 1)>,
     <(((62) << 8) | 1)>,
     <(((63) << 8) | 1)>,
     <(((64) << 8) | 1)>,
     <(((66) << 8) | 1)>;
   input-enable;
   bias-pull-up;
  };

  pins_clk {
   pinmux = <(((65) << 8) | 1)>;
   bias-pull-down;
  };

  pins_rst {
   pinmux = <(((68) << 8) | 1)>;
   bias-pull-up;
  };
 };

 mmc1_pins_default: mmc1default {
  pins_cmd_dat {
   pinmux = <(((73) << 8) | 1)>,
     <(((74) << 8) | 1)>,
     <(((75) << 8) | 1)>,
     <(((76) << 8) | 1)>,
     <(((78) << 8) | 1)>;
   input-enable;
   drive-strength = <4>;
   bias-pull-up = <102>;
  };

  pins_clk {
   pinmux = <(((77) << 8) | 1)>;
   bias-pull-down;
   drive-strength = <4>;
  };

  pins_insert {
   pinmux = <(((132) << 8) | 0)>;
   bias-pull-up;
  };
 };

 mmc0_pins_uhs: mmc0 {
  pins_cmd_dat {
   pinmux = <(((57) << 8) | 1)>,
     <(((58) << 8) | 1)>,
     <(((59) << 8) | 1)>,
     <(((60) << 8) | 1)>,
     <(((61) << 8) | 1)>,
     <(((62) << 8) | 1)>,
     <(((63) << 8) | 1)>,
     <(((64) << 8) | 1)>,
     <(((66) << 8) | 1)>;
   input-enable;
   drive-strength = <2>;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((65) << 8) | 1)>;
   drive-strength = <2>;
   bias-pull-down = <101>;
  };

  pins_rst {
   pinmux = <(((68) << 8) | 1)>;
   bias-pull-up;
  };
 };

 mmc1_pins_uhs: mmc1 {
  pins_cmd_dat {
   pinmux = <(((73) << 8) | 1)>,
     <(((74) << 8) | 1)>,
     <(((75) << 8) | 1)>,
     <(((76) << 8) | 1)>,
     <(((78) << 8) | 1)>;
   input-enable;
   drive-strength = <4>;
   bias-pull-up = <102>;
  };

  pins_clk {
   pinmux = <(((77) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-down = <102>;
  };
 };
};

&pwm0 {
 pinctrl-names = "default";
 pinctrl-0 = <&disp_pwm0_pins>;
 status = "okay";
};

&pwrap {
 pmic: mt6397 {
  compatible = "mediatek,mt6397";
  interrupt-parent = <&pio>;
  interrupts = <11 4>;
  interrupt-controller;
  #interrupt-cells = <2>;

  mt6397regulator: mt6397regulator {
   compatible = "mediatek,mt6397-regulator";

   mt6397_vpca15_reg: buck_vpca15 {
    regulator-compatible = "buck_vpca15";
    regulator-name = "vpca15";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vpca7_reg: buck_vpca7 {
    regulator-compatible = "buck_vpca7";
    regulator-name = "vpca7";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-enable-ramp-delay = <115>;
   };

   mt6397_vsramca15_reg: buck_vsramca15 {
    regulator-compatible = "buck_vsramca15";
    regulator-name = "vsramca15";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vsramca7_reg: buck_vsramca7 {
    regulator-compatible = "buck_vsramca7";
    regulator-name = "vsramca7";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vcore_reg: buck_vcore {
    regulator-compatible = "buck_vcore";
    regulator-name = "vcore";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vgpu_reg: buck_vgpu {
    regulator-compatible = "buck_vgpu";
    regulator-name = "vgpu";
    regulator-min-microvolt = < 700000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <12500>;
    regulator-enable-ramp-delay = <115>;
   };

   mt6397_vdrm_reg: buck_vdrm {
    regulator-compatible = "buck_vdrm";
    regulator-name = "vdrm";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1400000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vio18_reg: buck_vio18 {
    regulator-compatible = "buck_vio18";
    regulator-name = "vio18";
    regulator-min-microvolt = <1620000>;
    regulator-max-microvolt = <1980000>;
    regulator-ramp-delay = <12500>;
    regulator-always-on;
   };

   mt6397_vtcxo_reg: ldo_vtcxo {
    regulator-compatible = "ldo_vtcxo";
    regulator-name = "vtcxo";
    regulator-always-on;
   };

   mt6397_va28_reg: ldo_va28 {
    regulator-compatible = "ldo_va28";
    regulator-name = "va28";
    regulator-always-on;
   };

   mt6397_vcama_reg: ldo_vcama {
    regulator-compatible = "ldo_vcama";
    regulator-name = "vcama";
    regulator-min-microvolt = <1500000>;
    regulator-max-microvolt = <2800000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vio28_reg: ldo_vio28 {
    regulator-compatible = "ldo_vio28";
    regulator-name = "vio28";
    regulator-always-on;
   };

   mt6397_vusb_reg: ldo_vusb {
    regulator-compatible = "ldo_vusb";
    regulator-name = "vusb";
   };

   mt6397_vmc_reg: ldo_vmc {
    regulator-compatible = "ldo_vmc";
    regulator-name = "vmc";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vmch_reg: ldo_vmch {
    regulator-compatible = "ldo_vmch";
    regulator-name = "vmch";
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vemc_3v3_reg: ldo_vemc3v3 {
    regulator-compatible = "ldo_vemc3v3";
    regulator-name = "vemc_3v3";
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vgp1_reg: ldo_vgp1 {
    regulator-compatible = "ldo_vgp1";
    regulator-name = "vcamd";
    regulator-min-microvolt = <1220000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <240>;
   };

   mt6397_vgp2_reg: ldo_vgp2 {
    regulator-compatible = "ldo_vgp2";
    regulator-name = "vcamio";
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vgp3_reg: ldo_vgp3 {
    regulator-compatible = "ldo_vgp3";
    regulator-name = "vcamaf";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vgp4_reg: ldo_vgp4 {
    regulator-compatible = "ldo_vgp4";
    regulator-name = "vgp4";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vgp5_reg: ldo_vgp5 {
    regulator-compatible = "ldo_vgp5";
    regulator-name = "vgp5";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3000000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vgp6_reg: ldo_vgp6 {
    regulator-compatible = "ldo_vgp6";
    regulator-name = "vgp6";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };

   mt6397_vibr_reg: ldo_vibr {
    regulator-compatible = "ldo_vibr";
    regulator-name = "vibr";
    regulator-min-microvolt = <1300000>;
    regulator-max-microvolt = <3300000>;
    regulator-enable-ramp-delay = <218>;
   };
  };
 };
};

&pio {
 spi_pins_a: spi0 {
  pins_spi {
   pinmux = <(((69) << 8) | 1)>,
    <(((70) << 8) | 1)>,
    <(((71) << 8) | 1)>,
    <(((72) << 8) | 1)>;
  };
 };
};

&spi {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_a>;
 mediatek,pad-select = <0>;
 status = "okay";
};

&uart0 {
 status = "okay";
};
