Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jun  9 05:38:22 2023
| Host         : DESKTOP-K4MR4E5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Laboratorio4_timing_summary_routed.rpt -pb Laboratorio4_timing_summary_routed.pb -rpx Laboratorio4_timing_summary_routed.rpx -warn_on_violation
| Design       : Laboratorio4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.730        0.000                      0                  265        0.168        0.000                      0                  265        4.500        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.730        0.000                      0                  265        0.168        0.000                      0                  265        4.500        0.000                       0                   188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.890ns (21.915%)  route 3.171ns (78.085%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564     5.085    moduloUARTC/moduloTransmisorUARTInstancia/CLK
    SLICE_X8Y13          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/Q
                         net (fo=2, routed)           1.105     6.709    moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg_n_0_[3]
    SLICE_X6Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_4__1/O
                         net (fo=2, routed)           0.452     7.285    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_4__1_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.409 f  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_3__1/O
                         net (fo=16, routed)          0.993     8.401    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_3__1_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124     8.525 r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_1__1/O
                         net (fo=4, routed)           0.621     9.146    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_1__1_n_0
    SLICE_X5Y10          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.515    14.856    moduloUARTC/moduloTransmisorUARTInstancia/CLK
    SLICE_X5Y10          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y10          FDCE (Setup_fdce_C_CE)      -0.205    14.876    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.890ns (21.915%)  route 3.171ns (78.085%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564     5.085    moduloUARTC/moduloTransmisorUARTInstancia/CLK
    SLICE_X8Y13          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/Q
                         net (fo=2, routed)           1.105     6.709    moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg_n_0_[3]
    SLICE_X6Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_4__1/O
                         net (fo=2, routed)           0.452     7.285    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_4__1_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.409 f  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_3__1/O
                         net (fo=16, routed)          0.993     8.401    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_3__1_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124     8.525 r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_1__1/O
                         net (fo=4, routed)           0.621     9.146    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_1__1_n_0
    SLICE_X5Y10          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.515    14.856    moduloUARTC/moduloTransmisorUARTInstancia/CLK
    SLICE_X5Y10          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y10          FDCE (Setup_fdce_C_CE)      -0.205    14.876    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[1]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.890ns (21.915%)  route 3.171ns (78.085%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564     5.085    moduloUARTC/moduloTransmisorUARTInstancia/CLK
    SLICE_X8Y13          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/Q
                         net (fo=2, routed)           1.105     6.709    moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg_n_0_[3]
    SLICE_X6Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_4__1/O
                         net (fo=2, routed)           0.452     7.285    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_4__1_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.409 f  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_3__1/O
                         net (fo=16, routed)          0.993     8.401    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_3__1_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124     8.525 r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_1__1/O
                         net (fo=4, routed)           0.621     9.146    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_1__1_n_0
    SLICE_X5Y10          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.515    14.856    moduloUARTC/moduloTransmisorUARTInstancia/CLK
    SLICE_X5Y10          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y10          FDCE (Setup_fdce_C_CE)      -0.205    14.876    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[2]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.890ns (21.915%)  route 3.171ns (78.085%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564     5.085    moduloUARTC/moduloTransmisorUARTInstancia/CLK
    SLICE_X8Y13          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/Q
                         net (fo=2, routed)           1.105     6.709    moduloUARTC/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg_n_0_[3]
    SLICE_X6Y13          LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_4__1/O
                         net (fo=2, routed)           0.452     7.285    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_4__1_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.409 f  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_3__1/O
                         net (fo=16, routed)          0.993     8.401    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_3__1_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.124     8.525 r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_1__1/O
                         net (fo=4, routed)           0.621     9.146    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir[3]_i_1__1_n_0
    SLICE_X5Y10          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.515    14.856    moduloUARTC/moduloTransmisorUARTInstancia/CLK
    SLICE_X5Y10          FDCE                                         r  moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y10          FDCE (Setup_fdce_C_CE)      -0.205    14.876    moduloUARTC/moduloTransmisorUARTInstancia/registroIndiceBitTransmitir_reg[3]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.828ns (20.929%)  route 3.128ns (79.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.633     5.154    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y14          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/Q
                         net (fo=4, routed)           1.018     6.628    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg_n_0_[7]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.752 f  moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1/O
                         net (fo=3, routed)           0.955     7.707    moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1/O
                         net (fo=14, routed)          0.356     8.187    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     8.311 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__4/O
                         net (fo=14, routed)          0.800     9.110    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__4_n_0
    SLICE_X0Y13          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.514    14.855    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y13          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.889    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[1]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.828ns (20.929%)  route 3.128ns (79.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.633     5.154    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y14          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/Q
                         net (fo=4, routed)           1.018     6.628    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg_n_0_[7]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.752 f  moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1/O
                         net (fo=3, routed)           0.955     7.707    moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1/O
                         net (fo=14, routed)          0.356     8.187    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     8.311 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__4/O
                         net (fo=14, routed)          0.800     9.110    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__4_n_0
    SLICE_X0Y13          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.514    14.855    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y13          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.889    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[2]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.828ns (20.929%)  route 3.128ns (79.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.633     5.154    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y14          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/Q
                         net (fo=4, routed)           1.018     6.628    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg_n_0_[7]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.752 f  moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1/O
                         net (fo=3, routed)           0.955     7.707    moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1/O
                         net (fo=14, routed)          0.356     8.187    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     8.311 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__4/O
                         net (fo=14, routed)          0.800     9.110    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__4_n_0
    SLICE_X0Y13          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.514    14.855    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y13          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.889    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[3]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.828ns (20.929%)  route 3.128ns (79.071%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.633     5.154    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y14          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/Q
                         net (fo=4, routed)           1.018     6.628    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg_n_0_[7]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.752 f  moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1/O
                         net (fo=3, routed)           0.955     7.707    moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1/O
                         net (fo=14, routed)          0.356     8.187    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     8.311 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__4/O
                         net (fo=14, routed)          0.800     9.110    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__4_n_0
    SLICE_X0Y13          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.514    14.855    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y13          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Setup_fdce_C_CE)      -0.205    14.889    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[4]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.828ns (20.853%)  route 3.143ns (79.147%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.633     5.154    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y14          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/Q
                         net (fo=4, routed)           1.018     6.628    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg_n_0_[7]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.752 r  moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1/O
                         net (fo=3, routed)           0.955     7.707    moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.831 f  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1/O
                         net (fo=14, routed)          1.170     9.001    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.124     9.125 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[8]_i_1__4/O
                         net (fo=1, routed)           0.000     9.125    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[8]_i_1__4_n_0
    SLICE_X0Y14          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.514    14.855    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y14          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[8]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.032    15.151    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[8]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.202%)  route 2.901ns (77.798%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.633     5.154    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y14          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[7]/Q
                         net (fo=4, routed)           1.018     6.628    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg_n_0_[7]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     6.752 f  moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1/O
                         net (fo=3, routed)           0.955     7.707    moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_3__1_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1/O
                         net (fo=14, routed)          0.356     8.187    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_3__1_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     8.311 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__4/O
                         net (fo=14, routed)          0.573     8.884    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[13]_i_1__4_n_0
    SLICE_X0Y14          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  reloj (IN)
                         net (fo=0)                   0.000    10.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.514    14.855    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X0Y14          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[5]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.914    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[5]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  6.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 moduloProcesadorInstancia/registroDatoConsumido_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.209ns (76.490%)  route 0.064ns (23.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.563     1.446    moduloProcesadorInstancia/CLK
    SLICE_X8Y12          FDRE                                         r  moduloProcesadorInstancia/registroDatoConsumido_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  moduloProcesadorInstancia/registroDatoConsumido_reg[3]/Q
                         net (fo=7, routed)           0.064     1.674    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/Q[3]
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos[6]_i_1/O
                         net (fo=1, routed)           0.000     1.719    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos[6]
    SLICE_X9Y12          FDSE                                         r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/CLK
    SLICE_X9Y12          FDSE                                         r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[6]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X9Y12          FDSE (Hold_fdse_C_D)         0.092     1.551    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.178%)  route 0.134ns (41.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.593     1.476    moduloUARTB/moduloReceptorUARTInstancia/CLK
    SLICE_X3Y11          FDCE                                         r  moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg[0]/Q
                         net (fo=25, routed)          0.134     1.751    moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg_n_0_[0]
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.796    moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual[1]_i_1__2_n_0
    SLICE_X2Y11          FDCE                                         r  moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.864     1.991    moduloUARTB/moduloReceptorUARTInstancia/CLK
    SLICE_X2Y11          FDCE                                         r  moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.120     1.609    moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 moduloProcesadorInstancia/registroDatoConsumido_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.563     1.446    moduloProcesadorInstancia/CLK
    SLICE_X8Y12          FDRE                                         r  moduloProcesadorInstancia/registroDatoConsumido_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  moduloProcesadorInstancia/registroDatoConsumido_reg[0]/Q
                         net (fo=7, routed)           0.115     1.726    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.048     1.774 r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos[1]
    SLICE_X9Y12          FDSE                                         r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/CLK
    SLICE_X9Y12          FDSE                                         r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[1]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X9Y12          FDSE (Hold_fdse_C_D)         0.107     1.566    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 moduloProcesadorInstancia/registroDatoConsumido_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.563     1.446    moduloProcesadorInstancia/CLK
    SLICE_X8Y12          FDRE                                         r  moduloProcesadorInstancia/registroDatoConsumido_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  moduloProcesadorInstancia/registroDatoConsumido_reg[0]/Q
                         net (fo=7, routed)           0.116     1.727    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.049     1.776 r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos[3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos[3]
    SLICE_X9Y12          FDSE                                         r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/CLK
    SLICE_X9Y12          FDSE                                         r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[3]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X9Y12          FDSE (Hold_fdse_C_D)         0.107     1.566    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 moduloProcesadorInstancia/registroDatoConsumido_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.563     1.446    moduloProcesadorInstancia/CLK
    SLICE_X8Y12          FDRE                                         r  moduloProcesadorInstancia/registroDatoConsumido_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  moduloProcesadorInstancia/registroDatoConsumido_reg[0]/Q
                         net (fo=7, routed)           0.115     1.726    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I1_O)        0.045     1.771 r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos[0]
    SLICE_X9Y12          FDSE                                         r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/CLK
    SLICE_X9Y12          FDSE                                         r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[0]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X9Y12          FDSE (Hold_fdse_C_D)         0.091     1.550    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 moduloProcesadorInstancia/registroDatoConsumido_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.563     1.446    moduloProcesadorInstancia/CLK
    SLICE_X8Y12          FDRE                                         r  moduloProcesadorInstancia/registroDatoConsumido_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  moduloProcesadorInstancia/registroDatoConsumido_reg[0]/Q
                         net (fo=7, routed)           0.116     1.727    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I3_O)        0.045     1.772 r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos[2]
    SLICE_X9Y12          FDSE                                         r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/CLK
    SLICE_X9Y12          FDSE                                         r  moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[2]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X9Y12          FDSE (Hold_fdse_C_D)         0.092     1.551    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.240%)  route 0.170ns (47.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.591     1.474    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X3Y15          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual_reg[0]/Q
                         net (fo=25, routed)          0.170     1.785    moduloUARTC/moduloReceptorUARTInstancia/registroEstadoActual_reg_n_0_[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[9]_i_1__4/O
                         net (fo=1, routed)           0.000     1.830    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj[9]_i_1__4_n_0
    SLICE_X2Y15          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.860     1.987    moduloUARTC/moduloReceptorUARTInstancia/CLK
    SLICE_X2Y15          FDCE                                         r  moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[9]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.120     1.607    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTB/moduloReceptorUARTInstancia/registroRecepcionFinalizada_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.213ns (61.988%)  route 0.131ns (38.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.593     1.476    moduloUARTB/moduloReceptorUARTInstancia/CLK
    SLICE_X2Y11          FDCE                                         r  moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg[1]/Q
                         net (fo=26, routed)          0.131     1.771    moduloUARTB/moduloReceptorUARTInstancia/registroEstadoActual_reg_n_0_[1]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.049     1.820 r  moduloUARTB/moduloReceptorUARTInstancia/registroRecepcionFinalizada_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    moduloUARTB/moduloReceptorUARTInstancia/registroRecepcionFinalizada_i_1__0_n_0
    SLICE_X3Y11          FDCE                                         r  moduloUARTB/moduloReceptorUARTInstancia/registroRecepcionFinalizada_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.864     1.991    moduloUARTB/moduloReceptorUARTInstancia/CLK
    SLICE_X3Y11          FDCE                                         r  moduloUARTB/moduloReceptorUARTInstancia/registroRecepcionFinalizada_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.107     1.596    moduloUARTB/moduloReceptorUARTInstancia/registroRecepcionFinalizada_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloProcesadorInstancia/registroDatoConsumido_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.564     1.447    moduloUARTA/moduloReceptorUARTInstancia/CLK
    SLICE_X8Y10          FDCE                                         r  moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos_reg[7]/Q
                         net (fo=1, routed)           0.151     1.763    moduloUARTA/moduloReceptorUARTInstancia/wireBitsRecibidosA[7]
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.808 r  moduloUARTA/moduloReceptorUARTInstancia/registroDatoConsumido[3]_i_2/O
                         net (fo=1, routed)           0.000     1.808    moduloProcesadorInstancia/D[3]
    SLICE_X8Y12          FDRE                                         r  moduloProcesadorInstancia/registroDatoConsumido_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    moduloProcesadorInstancia/CLK
    SLICE_X8Y12          FDRE                                         r  moduloProcesadorInstancia/registroDatoConsumido_reg[3]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.121     1.582    moduloProcesadorInstancia/registroDatoConsumido_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.877%)  route 0.146ns (41.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.562     1.445    moduloUARTA/moduloTransmisorUARTInstancia/CLK
    SLICE_X10Y15         FDCE                                         r  moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[12]/Q
                         net (fo=18, routed)          0.146     1.755    moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg_n_0_[12]
    SLICE_X9Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj[11]_i_1/O
                         net (fo=1, routed)           0.000     1.800    moduloUARTA/moduloTransmisorUARTInstancia/p_1_in[11]
    SLICE_X9Y15          FDCE                                         r  moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  reloj (IN)
                         net (fo=0)                   0.000     0.000    reloj
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  reloj_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    reloj_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  reloj_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.957    moduloUARTA/moduloTransmisorUARTInstancia/CLK
    SLICE_X9Y15          FDCE                                         r  moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[11]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X9Y15          FDCE (Hold_fdce_C_D)         0.091     1.570    moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reloj }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  reloj_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y11    moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10    moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y10    moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y7     moduloUARTA/moduloReceptorUARTInstancia/registroEstadoActual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y7     moduloUARTA/moduloReceptorUARTInstancia/registroEstadoActual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y8     moduloUARTA/moduloReceptorUARTInstancia/registroEstadoActual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y15    moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y15   moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    moduloUARTA/moduloReceptorUARTInstancia/registroBitsRecibidos_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   moduloUARTA/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[8]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    moduloHexadecimalDisplaySieteSegmentosDatoConsumido/salidaDisplaySieteSegmentos_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    moduloUARTB/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y7    moduloUARTB/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y7     moduloUARTB/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y7     moduloUARTB/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y7    moduloUARTB/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y8    moduloUARTB/moduloTransmisorUARTInstancia/registroContadorCiclosReloj_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7     moduloUARTB/moduloTransmisorUARTInstancia/registroEstadoActual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7     moduloUARTB/moduloTransmisorUARTInstancia/registroEstadoActual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    moduloUARTC/moduloReceptorUARTInstancia/registroContadorCiclosReloj_reg[10]/C



