
cariomart_mss_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ad0  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000530  20002ad0  20002ad0  0000aad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b0  20003000  20003000  0000b000  2**2
                  ALLOC
  3 .stack        00003000  200030b0  200030b0  0000b000  2**0
                  ALLOC
  4 .comment      000001d9  00000000  00000000  0000b000  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000640  00000000  00000000  0000b1d9  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00001158  00000000  00000000  0000b819  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000a431  00000000  00000000  0000c971  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000110c  00000000  00000000  00016da2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000032a1  00000000  00000000  00017eae  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000174c  00000000  00000000  0001b150  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00003b9c  00000000  00000000  0001c89c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000226c  00000000  00000000  00020438  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00046ab1  00000000  00000000  000226a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  00069155  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 000005f0  00000000  00000000  0006917a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000117d 	.word	0x2000117d
2000006c:	200011a9 	.word	0x200011a9
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200017e5 	.word	0x200017e5
2000021c:	2000180d 	.word	0x2000180d
20000220:	20001835 	.word	0x20001835
20000224:	2000185d 	.word	0x2000185d
20000228:	20001885 	.word	0x20001885
2000022c:	200018ad 	.word	0x200018ad
20000230:	200018d5 	.word	0x200018d5
20000234:	200018fd 	.word	0x200018fd
20000238:	20001925 	.word	0x20001925
2000023c:	2000194d 	.word	0x2000194d
20000240:	20001975 	.word	0x20001975
20000244:	2000199d 	.word	0x2000199d
20000248:	200019c5 	.word	0x200019c5
2000024c:	200019ed 	.word	0x200019ed
20000250:	20001a15 	.word	0x20001a15
20000254:	20001a3d 	.word	0x20001a3d
20000258:	20001a65 	.word	0x20001a65
2000025c:	20001a8d 	.word	0x20001a8d
20000260:	20001ab5 	.word	0x20001ab5
20000264:	20001add 	.word	0x20001add
20000268:	20001b05 	.word	0x20001b05
2000026c:	20001b2d 	.word	0x20001b2d
20000270:	20001b55 	.word	0x20001b55
20000274:	20001b7d 	.word	0x20001b7d
20000278:	20001ba5 	.word	0x20001ba5
2000027c:	20001bcd 	.word	0x20001bcd
20000280:	20001bf5 	.word	0x20001bf5
20000284:	20001c1d 	.word	0x20001c1d
20000288:	20001c45 	.word	0x20001c45
2000028c:	20001c6d 	.word	0x20001c6d
20000290:	20001c95 	.word	0x20001c95
20000294:	20001cbd 	.word	0x20001cbd

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20001391 	.word	0x20001391
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20002ad0 	.word	0x20002ad0
20000450:	20002ad0 	.word	0x20002ad0
20000454:	20002ad0 	.word	0x20002ad0
20000458:	20003000 	.word	0x20003000
2000045c:	00000000 	.word	0x00000000
20000460:	20003000 	.word	0x20003000
20000464:	200030b0 	.word	0x200030b0
20000468:	20001ce5 	.word	0x20001ce5
2000046c:	200004b9 	.word	0x200004b9

20000470 <__do_global_dtors_aux>:
20000470:	f243 0300 	movw	r3, #12288	; 0x3000
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f642 20d0 	movw	r0, #10960	; 0x2ad0
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <MSS_GPIO_get_inputs>:
        gpio_inputs = MSS_GPIO_get_inputs();
    @endcode
 */
static __INLINE uint32_t
MSS_GPIO_get_inputs( void )
{
200004a0:	b480      	push	{r7}
200004a2:	af00      	add	r7, sp, #0
    return GPIO->GPIO_IN;
200004a4:	f243 0300 	movw	r3, #12288	; 0x3000
200004a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
200004ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
200004b0:	4618      	mov	r0, r3
200004b2:	46bd      	mov	sp, r7
200004b4:	bc80      	pop	{r7}
200004b6:	4770      	bx	lr

200004b8 <main>:
#include "drivers/mss_ace/mss_ace.h"
#include "drivers/mss_gpio/mss_gpio.h"

ace_channel_handle_t adc_handler;

int main() {
200004b8:	b590      	push	{r4, r7, lr}
200004ba:	b08b      	sub	sp, #44	; 0x2c
200004bc:	af00      	add	r7, sp, #0
	ACE_init();
200004be:	f000 fefb 	bl	200012b8 <ACE_init>
	XBEE_init();
200004c2:	f000 f945 	bl	20000750 <XBEE_init>
	MSS_GPIO_init();
200004c6:	f000 fea3 	bl	20001210 <MSS_GPIO_init>
	MSS_GPIO_config( MSS_GPIO_0 , MSS_GPIO_INPUT_MODE );
200004ca:	f04f 0000 	mov.w	r0, #0
200004ce:	f04f 0102 	mov.w	r1, #2
200004d2:	f000 fed3 	bl	2000127c <MSS_GPIO_config>
	MSS_GPIO_config( MSS_GPIO_1 , MSS_GPIO_INPUT_MODE );
200004d6:	f04f 0001 	mov.w	r0, #1
200004da:	f04f 0102 	mov.w	r1, #2
200004de:	f000 fecd 	bl	2000127c <MSS_GPIO_config>

	// handler for ADC channel 2
	adc_handler = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
200004e2:	f642 102c 	movw	r0, #10540	; 0x292c
200004e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004ea:	f000 feed 	bl	200012c8 <ACE_get_channel_handle>
200004ee:	4603      	mov	r3, r0
200004f0:	461a      	mov	r2, r3
200004f2:	f243 0350 	movw	r3, #12368	; 0x3050
200004f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004fa:	701a      	strb	r2, [r3, #0]

	// Calibrate the accelerometer 659
	uint16_t center_position = 655;
200004fc:	f240 238f 	movw	r3, #655	; 0x28f
20000500:	833b      	strh	r3, [r7, #24]
20000502:	e000      	b.n	20000506 <main+0x4e>
			strcat(packet, adc_string);
			free(adc_string);
			strcat(packet, "\r\n");
			XBEE_send(packet);
		}
	}
20000504:	bf00      	nop
	// Calibrate the accelerometer 659
	uint16_t center_position = 655;


	while(1){
		if (game_enabled) {
20000506:	f243 0354 	movw	r3, #12372	; 0x3054
2000050a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000050e:	681b      	ldr	r3, [r3, #0]
20000510:	2b00      	cmp	r3, #0
20000512:	d0f7      	beq.n	20000504 <main+0x4c>
			uint16_t adc_data = (ACE_get_ppe_sample(adc_handler) >> 2) - center_position + 335;
20000514:	f243 0350 	movw	r3, #12368	; 0x3050
20000518:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000051c:	781b      	ldrb	r3, [r3, #0]
2000051e:	4618      	mov	r0, r3
20000520:	f000 ff0c 	bl	2000133c <ACE_get_ppe_sample>
20000524:	4603      	mov	r3, r0
20000526:	ea4f 0393 	mov.w	r3, r3, lsr #2
2000052a:	b29a      	uxth	r2, r3
2000052c:	8b3b      	ldrh	r3, [r7, #24]
2000052e:	ebc3 0302 	rsb	r3, r3, r2
20000532:	b29b      	uxth	r3, r3
20000534:	f503 73a6 	add.w	r3, r3, #332	; 0x14c
20000538:	f103 0303 	add.w	r3, r3, #3
2000053c:	837b      	strh	r3, [r7, #26]
			uint32_t button_state = (MSS_GPIO_get_inputs() & (MSS_GPIO_0_MASK | MSS_GPIO_1_MASK)) % 3;
2000053e:	f7ff ffaf 	bl	200004a0 <MSS_GPIO_get_inputs>
20000542:	4603      	mov	r3, r0
20000544:	f003 0203 	and.w	r2, r3, #3
20000548:	f64a 23ab 	movw	r3, #43691	; 0xaaab
2000054c:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
20000550:	fba3 1302 	umull	r1, r3, r3, r2
20000554:	ea4f 0153 	mov.w	r1, r3, lsr #1
20000558:	460b      	mov	r3, r1
2000055a:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000055e:	440b      	add	r3, r1
20000560:	ebc3 0302 	rsb	r3, r3, r2
20000564:	61fb      	str	r3, [r7, #28]
			char packet[20] = "2,";
20000566:	f642 4332 	movw	r3, #11314	; 0x2c32
2000056a:	607b      	str	r3, [r7, #4]
2000056c:	f107 0308 	add.w	r3, r7, #8
20000570:	f04f 0200 	mov.w	r2, #0
20000574:	601a      	str	r2, [r3, #0]
20000576:	f103 0304 	add.w	r3, r3, #4
2000057a:	f04f 0200 	mov.w	r2, #0
2000057e:	601a      	str	r2, [r3, #0]
20000580:	f103 0304 	add.w	r3, r3, #4
20000584:	f04f 0200 	mov.w	r2, #0
20000588:	601a      	str	r2, [r3, #0]
2000058a:	f103 0304 	add.w	r3, r3, #4
2000058e:	f04f 0200 	mov.w	r2, #0
20000592:	601a      	str	r2, [r3, #0]
20000594:	f103 0304 	add.w	r3, r3, #4
			char* button_string = itoa(button_state);
20000598:	69fb      	ldr	r3, [r7, #28]
2000059a:	4618      	mov	r0, r3
2000059c:	f000 f86e 	bl	2000067c <itoa>
200005a0:	4603      	mov	r3, r0
200005a2:	623b      	str	r3, [r7, #32]
			if (strlen(button_string) == 0) strcat(packet,"0");
200005a4:	6a3b      	ldr	r3, [r7, #32]
200005a6:	781b      	ldrb	r3, [r3, #0]
200005a8:	2b00      	cmp	r3, #0
200005aa:	d112      	bne.n	200005d2 <main+0x11a>
200005ac:	f107 0404 	add.w	r4, r7, #4
200005b0:	f107 0304 	add.w	r3, r7, #4
200005b4:	4618      	mov	r0, r3
200005b6:	f002 f801 	bl	200025bc <strlen>
200005ba:	4603      	mov	r3, r0
200005bc:	4423      	add	r3, r4
200005be:	4618      	mov	r0, r3
200005c0:	f642 1140 	movw	r1, #10560	; 0x2940
200005c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200005c8:	f04f 0202 	mov.w	r2, #2
200005cc:	f001 fe94 	bl	200022f8 <memcpy>
200005d0:	e005      	b.n	200005de <main+0x126>
			else strcat(packet, button_string);
200005d2:	f107 0304 	add.w	r3, r7, #4
200005d6:	4618      	mov	r0, r3
200005d8:	6a39      	ldr	r1, [r7, #32]
200005da:	f001 ff6d 	bl	200024b8 <strcat>
			free(button_string);
200005de:	6a38      	ldr	r0, [r7, #32]
200005e0:	f001 fba8 	bl	20001d34 <free>
			strcat(packet, ",");
200005e4:	f107 0304 	add.w	r3, r7, #4
200005e8:	4618      	mov	r0, r3
200005ea:	f642 1144 	movw	r1, #10564	; 0x2944
200005ee:	f2c2 0100 	movt	r1, #8192	; 0x2000
200005f2:	f001 ff61 	bl	200024b8 <strcat>
			char* adc_string = itoa(adc_data);
200005f6:	8b7b      	ldrh	r3, [r7, #26]
200005f8:	4618      	mov	r0, r3
200005fa:	f000 f83f 	bl	2000067c <itoa>
200005fe:	4603      	mov	r3, r0
20000600:	627b      	str	r3, [r7, #36]	; 0x24
			strcat(packet, adc_string);
20000602:	f107 0304 	add.w	r3, r7, #4
20000606:	4618      	mov	r0, r3
20000608:	6a79      	ldr	r1, [r7, #36]	; 0x24
2000060a:	f001 ff55 	bl	200024b8 <strcat>
			free(adc_string);
2000060e:	6a78      	ldr	r0, [r7, #36]	; 0x24
20000610:	f001 fb90 	bl	20001d34 <free>
			strcat(packet, "\r\n");
20000614:	f107 0304 	add.w	r3, r7, #4
20000618:	4618      	mov	r0, r3
2000061a:	f642 1148 	movw	r1, #10568	; 0x2948
2000061e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000622:	f001 ff49 	bl	200024b8 <strcat>
			XBEE_send(packet);
20000626:	f107 0304 	add.w	r3, r7, #4
2000062a:	4618      	mov	r0, r3
2000062c:	f000 f8aa 	bl	20000784 <XBEE_send>
		}
	}
20000630:	e769      	b.n	20000506 <main+0x4e>
20000632:	bf00      	nop

20000634 <no_of_digits>:
	MSS_TIM2_load_immediate(ms * 100000);
	MSS_TIM2_start();
	while (MSS_TIM2_get_current_value() > 0);
}

int no_of_digits(int num) {
20000634:	b480      	push	{r7}
20000636:	b085      	sub	sp, #20
20000638:	af00      	add	r7, sp, #0
2000063a:	6078      	str	r0, [r7, #4]
    int digit_count = 0;
2000063c:	f04f 0300 	mov.w	r3, #0
20000640:	60fb      	str	r3, [r7, #12]

    while(num > 0) {
20000642:	e011      	b.n	20000668 <no_of_digits+0x34>
        digit_count++;
20000644:	68fb      	ldr	r3, [r7, #12]
20000646:	f103 0301 	add.w	r3, r3, #1
2000064a:	60fb      	str	r3, [r7, #12]
        num /= 10;
2000064c:	687a      	ldr	r2, [r7, #4]
2000064e:	f246 6367 	movw	r3, #26215	; 0x6667
20000652:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000656:	fb83 1302 	smull	r1, r3, r3, r2
2000065a:	ea4f 01a3 	mov.w	r1, r3, asr #2
2000065e:	ea4f 73e2 	mov.w	r3, r2, asr #31
20000662:	ebc3 0301 	rsb	r3, r3, r1
20000666:	607b      	str	r3, [r7, #4]
}

int no_of_digits(int num) {
    int digit_count = 0;

    while(num > 0) {
20000668:	687b      	ldr	r3, [r7, #4]
2000066a:	2b00      	cmp	r3, #0
2000066c:	dcea      	bgt.n	20000644 <no_of_digits+0x10>
        digit_count++;
        num /= 10;
    }

    return digit_count;
2000066e:	68fb      	ldr	r3, [r7, #12]
}
20000670:	4618      	mov	r0, r3
20000672:	f107 0714 	add.w	r7, r7, #20
20000676:	46bd      	mov	sp, r7
20000678:	bc80      	pop	{r7}
2000067a:	4770      	bx	lr

2000067c <itoa>:

char* itoa(int num)
{
2000067c:	b580      	push	{r7, lr}
2000067e:	b084      	sub	sp, #16
20000680:	af00      	add	r7, sp, #0
20000682:	6078      	str	r0, [r7, #4]
    char *str;
    int digit_count = 0;
20000684:	f04f 0300 	mov.w	r3, #0
20000688:	60fb      	str	r3, [r7, #12]

    if(num < 0)
2000068a:	687b      	ldr	r3, [r7, #4]
2000068c:	2b00      	cmp	r3, #0
2000068e:	da07      	bge.n	200006a0 <itoa+0x24>
    {
        num = -1*num;
20000690:	687b      	ldr	r3, [r7, #4]
20000692:	f1c3 0300 	rsb	r3, r3, #0
20000696:	607b      	str	r3, [r7, #4]
        digit_count++;
20000698:	68fb      	ldr	r3, [r7, #12]
2000069a:	f103 0301 	add.w	r3, r3, #1
2000069e:	60fb      	str	r3, [r7, #12]
    }

    digit_count += no_of_digits(num);
200006a0:	6878      	ldr	r0, [r7, #4]
200006a2:	f7ff ffc7 	bl	20000634 <no_of_digits>
200006a6:	4603      	mov	r3, r0
200006a8:	68fa      	ldr	r2, [r7, #12]
200006aa:	4413      	add	r3, r2
200006ac:	60fb      	str	r3, [r7, #12]
    str = malloc(sizeof(char)*(digit_count+1));
200006ae:	68fb      	ldr	r3, [r7, #12]
200006b0:	f103 0301 	add.w	r3, r3, #1
200006b4:	4618      	mov	r0, r3
200006b6:	f001 fb45 	bl	20001d44 <malloc>
200006ba:	4603      	mov	r3, r0
200006bc:	60bb      	str	r3, [r7, #8]

    str[digit_count] = '\0';
200006be:	68fa      	ldr	r2, [r7, #12]
200006c0:	68bb      	ldr	r3, [r7, #8]
200006c2:	4413      	add	r3, r2
200006c4:	f04f 0200 	mov.w	r2, #0
200006c8:	701a      	strb	r2, [r3, #0]

    while(num > 0)
200006ca:	e031      	b.n	20000730 <itoa+0xb4>
    {
        str[digit_count-1] = num%10 + '0';
200006cc:	68fb      	ldr	r3, [r7, #12]
200006ce:	f103 32ff 	add.w	r2, r3, #4294967295
200006d2:	68bb      	ldr	r3, [r7, #8]
200006d4:	eb02 0003 	add.w	r0, r2, r3
200006d8:	6879      	ldr	r1, [r7, #4]
200006da:	f246 6367 	movw	r3, #26215	; 0x6667
200006de:	f2c6 6366 	movt	r3, #26214	; 0x6666
200006e2:	fb83 2301 	smull	r2, r3, r3, r1
200006e6:	ea4f 02a3 	mov.w	r2, r3, asr #2
200006ea:	ea4f 73e1 	mov.w	r3, r1, asr #31
200006ee:	ebc3 0202 	rsb	r2, r3, r2
200006f2:	4613      	mov	r3, r2
200006f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
200006f8:	4413      	add	r3, r2
200006fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
200006fe:	ebc3 0201 	rsb	r2, r3, r1
20000702:	b2d3      	uxtb	r3, r2
20000704:	f103 0330 	add.w	r3, r3, #48	; 0x30
20000708:	b2db      	uxtb	r3, r3
2000070a:	7003      	strb	r3, [r0, #0]
        num = num/10;
2000070c:	687a      	ldr	r2, [r7, #4]
2000070e:	f246 6367 	movw	r3, #26215	; 0x6667
20000712:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000716:	fb83 1302 	smull	r1, r3, r3, r2
2000071a:	ea4f 01a3 	mov.w	r1, r3, asr #2
2000071e:	ea4f 73e2 	mov.w	r3, r2, asr #31
20000722:	ebc3 0301 	rsb	r3, r3, r1
20000726:	607b      	str	r3, [r7, #4]
        digit_count--;
20000728:	68fb      	ldr	r3, [r7, #12]
2000072a:	f103 33ff 	add.w	r3, r3, #4294967295
2000072e:	60fb      	str	r3, [r7, #12]
    digit_count += no_of_digits(num);
    str = malloc(sizeof(char)*(digit_count+1));

    str[digit_count] = '\0';

    while(num > 0)
20000730:	687b      	ldr	r3, [r7, #4]
20000732:	2b00      	cmp	r3, #0
20000734:	dcca      	bgt.n	200006cc <itoa+0x50>
        str[digit_count-1] = num%10 + '0';
        num = num/10;
        digit_count--;
    }

    if(digit_count == 1)
20000736:	68fb      	ldr	r3, [r7, #12]
20000738:	2b01      	cmp	r3, #1
2000073a:	d103      	bne.n	20000744 <itoa+0xc8>
        str[0] = '-';
2000073c:	68bb      	ldr	r3, [r7, #8]
2000073e:	f04f 022d 	mov.w	r2, #45	; 0x2d
20000742:	701a      	strb	r2, [r3, #0]

    return str;
20000744:	68bb      	ldr	r3, [r7, #8]
}
20000746:	4618      	mov	r0, r3
20000748:	f107 0710 	add.w	r7, r7, #16
2000074c:	46bd      	mov	sp, r7
2000074e:	bd80      	pop	{r7, pc}

20000750 <XBEE_init>:
#include "xbee.h"
#include "drivers/mss_uart/mss_uart.h"

void XBEE_init(void) {
20000750:	b580      	push	{r7, lr}
20000752:	af00      	add	r7, sp, #0
	MSS_UART_init(
20000754:	f243 0058 	movw	r0, #12376	; 0x3058
20000758:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000075c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000760:	f04f 0203 	mov.w	r2, #3
20000764:	f000 f95a 	bl	20000a1c <MSS_UART_init>
		&g_mss_uart1,
		MSS_UART_115200_BAUD,
		MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);
	MSS_UART_set_rx_handler( &g_mss_uart1, XBEE_rx_handler, MSS_UART_FIFO_SINGLE_BYTE);
20000768:	f243 0058 	movw	r0, #12376	; 0x3058
2000076c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000770:	f240 71a5 	movw	r1, #1957	; 0x7a5
20000774:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000778:	f04f 0200 	mov.w	r2, #0
2000077c:	f000 fcaa 	bl	200010d4 <MSS_UART_set_rx_handler>
}
20000780:	bd80      	pop	{r7, pc}
20000782:	bf00      	nop

20000784 <XBEE_send>:

void XBEE_send(char* data) {
20000784:	b580      	push	{r7, lr}
20000786:	b082      	sub	sp, #8
20000788:	af00      	add	r7, sp, #0
2000078a:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string( &g_mss_uart1, (uint8_t*)data);
2000078c:	f243 0058 	movw	r0, #12376	; 0x3058
20000790:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000794:	6879      	ldr	r1, [r7, #4]
20000796:	f000 fab5 	bl	20000d04 <MSS_UART_polled_tx_string>
}
2000079a:	f107 0708 	add.w	r7, r7, #8
2000079e:	46bd      	mov	sp, r7
200007a0:	bd80      	pop	{r7, pc}
200007a2:	bf00      	nop

200007a4 <XBEE_rx_handler>:

void XBEE_rx_handler( mss_uart_instance_t * this_uart ) {
200007a4:	b580      	push	{r7, lr}
200007a6:	b094      	sub	sp, #80	; 0x50
200007a8:	af00      	add	r7, sp, #0
200007aa:	6078      	str	r0, [r7, #4]
	char rx_buff[1];
	char recieved_data[50];
	int rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
200007ac:	f107 0340 	add.w	r3, r7, #64	; 0x40
200007b0:	6878      	ldr	r0, [r7, #4]
200007b2:	4619      	mov	r1, r3
200007b4:	f04f 0201 	mov.w	r2, #1
200007b8:	f000 fb0c 	bl	20000dd4 <MSS_UART_get_rx>
200007bc:	4603      	mov	r3, r0
200007be:	647b      	str	r3, [r7, #68]	; 0x44
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
200007c0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
200007c4:	2b0d      	cmp	r3, #13
200007c6:	d003      	beq.n	200007d0 <XBEE_rx_handler+0x2c>
200007c8:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
200007cc:	2b0a      	cmp	r3, #10
200007ce:	d109      	bne.n	200007e4 <XBEE_rx_handler+0x40>
200007d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
200007d4:	6878      	ldr	r0, [r7, #4]
200007d6:	4619      	mov	r1, r3
200007d8:	f04f 0201 	mov.w	r2, #1
200007dc:	f000 fafa 	bl	20000dd4 <MSS_UART_get_rx>
200007e0:	4603      	mov	r3, r0
200007e2:	647b      	str	r3, [r7, #68]	; 0x44
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
200007e4:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
200007e8:	2b0d      	cmp	r3, #13
200007ea:	d003      	beq.n	200007f4 <XBEE_rx_handler+0x50>
200007ec:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
200007f0:	2b0a      	cmp	r3, #10
200007f2:	d109      	bne.n	20000808 <XBEE_rx_handler+0x64>
200007f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
200007f8:	6878      	ldr	r0, [r7, #4]
200007fa:	4619      	mov	r1, r3
200007fc:	f04f 0201 	mov.w	r2, #1
20000800:	f000 fae8 	bl	20000dd4 <MSS_UART_get_rx>
20000804:	4603      	mov	r3, r0
20000806:	647b      	str	r3, [r7, #68]	; 0x44

	int i = 0, no_rcv = 0;
20000808:	f04f 0300 	mov.w	r3, #0
2000080c:	64bb      	str	r3, [r7, #72]	; 0x48
2000080e:	f04f 0300 	mov.w	r3, #0
20000812:	64fb      	str	r3, [r7, #76]	; 0x4c
	while (*rx_buff != '\n' && *rx_buff != '\r' && i < 50 && no_rcv < 500) {
20000814:	e020      	b.n	20000858 <XBEE_rx_handler+0xb4>
		if (rx_size > 0) {
20000816:	6c7b      	ldr	r3, [r7, #68]	; 0x44
20000818:	2b00      	cmp	r3, #0
2000081a:	dd0f      	ble.n	2000083c <XBEE_rx_handler+0x98>
			recieved_data[i++] = *rx_buff;
2000081c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
2000081e:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
20000822:	f107 0150 	add.w	r1, r7, #80	; 0x50
20000826:	440b      	add	r3, r1
20000828:	f803 2c44 	strb.w	r2, [r3, #-68]
2000082c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
2000082e:	f103 0301 	add.w	r3, r3, #1
20000832:	64bb      	str	r3, [r7, #72]	; 0x48
			no_rcv = 0;
20000834:	f04f 0300 	mov.w	r3, #0
20000838:	64fb      	str	r3, [r7, #76]	; 0x4c
2000083a:	e003      	b.n	20000844 <XBEE_rx_handler+0xa0>
		}
		else no_rcv++;
2000083c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
2000083e:	f103 0301 	add.w	r3, r3, #1
20000842:	64fb      	str	r3, [r7, #76]	; 0x4c
		rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
20000844:	f107 0340 	add.w	r3, r7, #64	; 0x40
20000848:	6878      	ldr	r0, [r7, #4]
2000084a:	4619      	mov	r1, r3
2000084c:	f04f 0201 	mov.w	r2, #1
20000850:	f000 fac0 	bl	20000dd4 <MSS_UART_get_rx>
20000854:	4603      	mov	r3, r0
20000856:	647b      	str	r3, [r7, #68]	; 0x44
	int rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );

	int i = 0, no_rcv = 0;
	while (*rx_buff != '\n' && *rx_buff != '\r' && i < 50 && no_rcv < 500) {
20000858:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
2000085c:	2b0a      	cmp	r3, #10
2000085e:	d00b      	beq.n	20000878 <XBEE_rx_handler+0xd4>
20000860:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
20000864:	2b0d      	cmp	r3, #13
20000866:	d007      	beq.n	20000878 <XBEE_rx_handler+0xd4>
20000868:	6cbb      	ldr	r3, [r7, #72]	; 0x48
2000086a:	2b31      	cmp	r3, #49	; 0x31
2000086c:	dc04      	bgt.n	20000878 <XBEE_rx_handler+0xd4>
2000086e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
20000870:	f240 13f3 	movw	r3, #499	; 0x1f3
20000874:	429a      	cmp	r2, r3
20000876:	ddce      	ble.n	20000816 <XBEE_rx_handler+0x72>
			no_rcv = 0;
		}
		else no_rcv++;
		rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
	}
	recieved_data[i] = '\0';
20000878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
2000087a:	f107 0250 	add.w	r2, r7, #80	; 0x50
2000087e:	4413      	add	r3, r2
20000880:	f04f 0200 	mov.w	r2, #0
20000884:	f803 2c44 	strb.w	r2, [r3, #-68]

	// Process the packet string recieved data, i is the length of the recieved data
	if (recieved_data[0] == '0') {
20000888:	7b3b      	ldrb	r3, [r7, #12]
2000088a:	2b30      	cmp	r3, #48	; 0x30
2000088c:	d109      	bne.n	200008a2 <XBEE_rx_handler+0xfe>
		game_enabled = (recieved_data[2] == '0') ? 0 : 1;
2000088e:	7bbb      	ldrb	r3, [r7, #14]
20000890:	2b30      	cmp	r3, #48	; 0x30
20000892:	bf0c      	ite	eq
20000894:	2200      	moveq	r2, #0
20000896:	2201      	movne	r2, #1
20000898:	f243 0354 	movw	r3, #12372	; 0x3054
2000089c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008a0:	601a      	str	r2, [r3, #0]
	}
}
200008a2:	f107 0750 	add.w	r7, r7, #80	; 0x50
200008a6:	46bd      	mov	sp, r7
200008a8:	bd80      	pop	{r7, pc}
200008aa:	bf00      	nop

200008ac <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200008ac:	b480      	push	{r7}
200008ae:	b083      	sub	sp, #12
200008b0:	af00      	add	r7, sp, #0
200008b2:	6078      	str	r0, [r7, #4]
200008b4:	e7fe      	b.n	200008b4 <_exit+0x8>
200008b6:	bf00      	nop

200008b8 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200008b8:	b580      	push	{r7, lr}
200008ba:	b084      	sub	sp, #16
200008bc:	af00      	add	r7, sp, #0
200008be:	60f8      	str	r0, [r7, #12]
200008c0:	60b9      	str	r1, [r7, #8]
200008c2:	607a      	str	r2, [r7, #4]
200008c4:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200008c6:	f243 0304 	movw	r3, #12292	; 0x3004
200008ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008ce:	681b      	ldr	r3, [r3, #0]
200008d0:	2b00      	cmp	r3, #0
200008d2:	d110      	bne.n	200008f6 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200008d4:	f243 0080 	movw	r0, #12416	; 0x3080
200008d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008dc:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200008e0:	f04f 0203 	mov.w	r2, #3
200008e4:	f000 f89a 	bl	20000a1c <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200008e8:	f243 0304 	movw	r3, #12292	; 0x3004
200008ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008f0:	f04f 0201 	mov.w	r2, #1
200008f4:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200008f6:	683b      	ldr	r3, [r7, #0]
200008f8:	f243 0080 	movw	r0, #12416	; 0x3080
200008fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000900:	6879      	ldr	r1, [r7, #4]
20000902:	461a      	mov	r2, r3
20000904:	f000 f98c 	bl	20000c20 <MSS_UART_polled_tx>
    
    return len;
20000908:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
2000090a:	4618      	mov	r0, r3
2000090c:	f107 0710 	add.w	r7, r7, #16
20000910:	46bd      	mov	sp, r7
20000912:	bd80      	pop	{r7, pc}

20000914 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20000914:	b580      	push	{r7, lr}
20000916:	b084      	sub	sp, #16
20000918:	af00      	add	r7, sp, #0
2000091a:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
2000091c:	f243 0308 	movw	r3, #12296	; 0x3008
20000920:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000924:	681b      	ldr	r3, [r3, #0]
20000926:	2b00      	cmp	r3, #0
20000928:	d108      	bne.n	2000093c <_sbrk+0x28>
    {
      heap_end = &_end;
2000092a:	f243 0308 	movw	r3, #12296	; 0x3008
2000092e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000932:	f243 02b0 	movw	r2, #12464	; 0x30b0
20000936:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000093a:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
2000093c:	f243 0308 	movw	r3, #12296	; 0x3008
20000940:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000944:	681b      	ldr	r3, [r3, #0]
20000946:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20000948:	f3ef 8308 	mrs	r3, MSP
2000094c:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
2000094e:	f243 0308 	movw	r3, #12296	; 0x3008
20000952:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000956:	681a      	ldr	r2, [r3, #0]
20000958:	687b      	ldr	r3, [r7, #4]
2000095a:	441a      	add	r2, r3
2000095c:	68fb      	ldr	r3, [r7, #12]
2000095e:	429a      	cmp	r2, r3
20000960:	d90f      	bls.n	20000982 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20000962:	f04f 0000 	mov.w	r0, #0
20000966:	f04f 0101 	mov.w	r1, #1
2000096a:	f642 124c 	movw	r2, #10572	; 0x294c
2000096e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000972:	f04f 0319 	mov.w	r3, #25
20000976:	f7ff ff9f 	bl	200008b8 <_write_r>
      _exit (1);
2000097a:	f04f 0001 	mov.w	r0, #1
2000097e:	f7ff ff95 	bl	200008ac <_exit>
    }
  
    heap_end += incr;
20000982:	f243 0308 	movw	r3, #12296	; 0x3008
20000986:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000098a:	681a      	ldr	r2, [r3, #0]
2000098c:	687b      	ldr	r3, [r7, #4]
2000098e:	441a      	add	r2, r3
20000990:	f243 0308 	movw	r3, #12296	; 0x3008
20000994:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000998:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
2000099a:	68bb      	ldr	r3, [r7, #8]
}
2000099c:	4618      	mov	r0, r3
2000099e:	f107 0710 	add.w	r7, r7, #16
200009a2:	46bd      	mov	sp, r7
200009a4:	bd80      	pop	{r7, pc}
200009a6:	bf00      	nop

200009a8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200009a8:	b480      	push	{r7}
200009aa:	b083      	sub	sp, #12
200009ac:	af00      	add	r7, sp, #0
200009ae:	4603      	mov	r3, r0
200009b0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200009b2:	f24e 1300 	movw	r3, #57600	; 0xe100
200009b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200009ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200009be:	ea4f 1252 	mov.w	r2, r2, lsr #5
200009c2:	88f9      	ldrh	r1, [r7, #6]
200009c4:	f001 011f 	and.w	r1, r1, #31
200009c8:	f04f 0001 	mov.w	r0, #1
200009cc:	fa00 f101 	lsl.w	r1, r0, r1
200009d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200009d4:	f107 070c 	add.w	r7, r7, #12
200009d8:	46bd      	mov	sp, r7
200009da:	bc80      	pop	{r7}
200009dc:	4770      	bx	lr
200009de:	bf00      	nop

200009e0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200009e0:	b480      	push	{r7}
200009e2:	b083      	sub	sp, #12
200009e4:	af00      	add	r7, sp, #0
200009e6:	4603      	mov	r3, r0
200009e8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200009ea:	f24e 1300 	movw	r3, #57600	; 0xe100
200009ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
200009f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200009f6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200009fa:	88f9      	ldrh	r1, [r7, #6]
200009fc:	f001 011f 	and.w	r1, r1, #31
20000a00:	f04f 0001 	mov.w	r0, #1
20000a04:	fa00 f101 	lsl.w	r1, r0, r1
20000a08:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000a0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000a10:	f107 070c 	add.w	r7, r7, #12
20000a14:	46bd      	mov	sp, r7
20000a16:	bc80      	pop	{r7}
20000a18:	4770      	bx	lr
20000a1a:	bf00      	nop

20000a1c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000a1c:	b580      	push	{r7, lr}
20000a1e:	b088      	sub	sp, #32
20000a20:	af00      	add	r7, sp, #0
20000a22:	60f8      	str	r0, [r7, #12]
20000a24:	60b9      	str	r1, [r7, #8]
20000a26:	4613      	mov	r3, r2
20000a28:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20000a2a:	f04f 0301 	mov.w	r3, #1
20000a2e:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20000a30:	f04f 0300 	mov.w	r3, #0
20000a34:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000a36:	68fa      	ldr	r2, [r7, #12]
20000a38:	f243 0380 	movw	r3, #12416	; 0x3080
20000a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a40:	429a      	cmp	r2, r3
20000a42:	d007      	beq.n	20000a54 <MSS_UART_init+0x38>
20000a44:	68fa      	ldr	r2, [r7, #12]
20000a46:	f243 0358 	movw	r3, #12376	; 0x3058
20000a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a4e:	429a      	cmp	r2, r3
20000a50:	d000      	beq.n	20000a54 <MSS_UART_init+0x38>
20000a52:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000a54:	68bb      	ldr	r3, [r7, #8]
20000a56:	2b00      	cmp	r3, #0
20000a58:	d100      	bne.n	20000a5c <MSS_UART_init+0x40>
20000a5a:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000a5c:	f000 fc9e 	bl	2000139c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000a60:	68fa      	ldr	r2, [r7, #12]
20000a62:	f243 0380 	movw	r3, #12416	; 0x3080
20000a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a6a:	429a      	cmp	r2, r3
20000a6c:	d12e      	bne.n	20000acc <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000a6e:	68fb      	ldr	r3, [r7, #12]
20000a70:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000a74:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20000a76:	68fb      	ldr	r3, [r7, #12]
20000a78:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000a7c:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000a7e:	68fb      	ldr	r3, [r7, #12]
20000a80:	f04f 020a 	mov.w	r2, #10
20000a84:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20000a86:	f642 23dc 	movw	r3, #10972	; 0x2adc
20000a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a8e:	681b      	ldr	r3, [r3, #0]
20000a90:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000a92:	f242 0300 	movw	r3, #8192	; 0x2000
20000a96:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000a9a:	f242 0200 	movw	r2, #8192	; 0x2000
20000a9e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000aa2:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000aa4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000aa8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000aaa:	f04f 000a 	mov.w	r0, #10
20000aae:	f7ff ff97 	bl	200009e0 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000ab2:	f242 0300 	movw	r3, #8192	; 0x2000
20000ab6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000aba:	f242 0200 	movw	r2, #8192	; 0x2000
20000abe:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000ac2:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000ac4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000ac8:	631a      	str	r2, [r3, #48]	; 0x30
20000aca:	e031      	b.n	20000b30 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000acc:	68fa      	ldr	r2, [r7, #12]
20000ace:	f240 0300 	movw	r3, #0
20000ad2:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000ad6:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000ad8:	68fa      	ldr	r2, [r7, #12]
20000ada:	f240 0300 	movw	r3, #0
20000ade:	f2c4 2320 	movt	r3, #16928	; 0x4220
20000ae2:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20000ae4:	68fb      	ldr	r3, [r7, #12]
20000ae6:	f04f 020b 	mov.w	r2, #11
20000aea:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20000aec:	f642 23e0 	movw	r3, #10976	; 0x2ae0
20000af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000af4:	681b      	ldr	r3, [r3, #0]
20000af6:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000af8:	f242 0300 	movw	r3, #8192	; 0x2000
20000afc:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000b00:	f242 0200 	movw	r2, #8192	; 0x2000
20000b04:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000b08:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000b0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20000b0e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20000b10:	f04f 000b 	mov.w	r0, #11
20000b14:	f7ff ff64 	bl	200009e0 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000b18:	f242 0300 	movw	r3, #8192	; 0x2000
20000b1c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000b20:	f242 0200 	movw	r2, #8192	; 0x2000
20000b24:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000b28:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000b2a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000b2e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000b30:	68fb      	ldr	r3, [r7, #12]
20000b32:	681b      	ldr	r3, [r3, #0]
20000b34:	f04f 0200 	mov.w	r2, #0
20000b38:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000b3a:	68bb      	ldr	r3, [r7, #8]
20000b3c:	2b00      	cmp	r3, #0
20000b3e:	d021      	beq.n	20000b84 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000b40:	69ba      	ldr	r2, [r7, #24]
20000b42:	68bb      	ldr	r3, [r7, #8]
20000b44:	fbb2 f3f3 	udiv	r3, r2, r3
20000b48:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20000b4a:	69fb      	ldr	r3, [r7, #28]
20000b4c:	f003 0308 	and.w	r3, r3, #8
20000b50:	2b00      	cmp	r3, #0
20000b52:	d006      	beq.n	20000b62 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000b54:	69fb      	ldr	r3, [r7, #28]
20000b56:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000b5a:	f103 0301 	add.w	r3, r3, #1
20000b5e:	61fb      	str	r3, [r7, #28]
20000b60:	e003      	b.n	20000b6a <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20000b62:	69fb      	ldr	r3, [r7, #28]
20000b64:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000b68:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000b6a:	69fa      	ldr	r2, [r7, #28]
20000b6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000b70:	429a      	cmp	r2, r3
20000b72:	d900      	bls.n	20000b76 <MSS_UART_init+0x15a>
20000b74:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20000b76:	69fa      	ldr	r2, [r7, #28]
20000b78:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000b7c:	429a      	cmp	r2, r3
20000b7e:	d801      	bhi.n	20000b84 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000b80:	69fb      	ldr	r3, [r7, #28]
20000b82:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000b84:	68fb      	ldr	r3, [r7, #12]
20000b86:	685b      	ldr	r3, [r3, #4]
20000b88:	f04f 0201 	mov.w	r2, #1
20000b8c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000b90:	68fb      	ldr	r3, [r7, #12]
20000b92:	681b      	ldr	r3, [r3, #0]
20000b94:	8afa      	ldrh	r2, [r7, #22]
20000b96:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000b9a:	b292      	uxth	r2, r2
20000b9c:	b2d2      	uxtb	r2, r2
20000b9e:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000ba0:	68fb      	ldr	r3, [r7, #12]
20000ba2:	681b      	ldr	r3, [r3, #0]
20000ba4:	8afa      	ldrh	r2, [r7, #22]
20000ba6:	b2d2      	uxtb	r2, r2
20000ba8:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000baa:	68fb      	ldr	r3, [r7, #12]
20000bac:	685b      	ldr	r3, [r3, #4]
20000bae:	f04f 0200 	mov.w	r2, #0
20000bb2:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000bb6:	68fb      	ldr	r3, [r7, #12]
20000bb8:	681b      	ldr	r3, [r3, #0]
20000bba:	79fa      	ldrb	r2, [r7, #7]
20000bbc:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000bbe:	68fb      	ldr	r3, [r7, #12]
20000bc0:	681b      	ldr	r3, [r3, #0]
20000bc2:	f04f 020e 	mov.w	r2, #14
20000bc6:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000bc8:	68fb      	ldr	r3, [r7, #12]
20000bca:	685b      	ldr	r3, [r3, #4]
20000bcc:	f04f 0200 	mov.w	r2, #0
20000bd0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000bd4:	68fb      	ldr	r3, [r7, #12]
20000bd6:	f04f 0200 	mov.w	r2, #0
20000bda:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000bdc:	68fb      	ldr	r3, [r7, #12]
20000bde:	f04f 0200 	mov.w	r2, #0
20000be2:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20000be4:	68fb      	ldr	r3, [r7, #12]
20000be6:	f04f 0200 	mov.w	r2, #0
20000bea:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000bec:	68fb      	ldr	r3, [r7, #12]
20000bee:	f04f 0200 	mov.w	r2, #0
20000bf2:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20000bf4:	68fa      	ldr	r2, [r7, #12]
20000bf6:	f640 73cd 	movw	r3, #4045	; 0xfcd
20000bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bfe:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000c00:	68fb      	ldr	r3, [r7, #12]
20000c02:	f04f 0200 	mov.w	r2, #0
20000c06:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000c08:	68fb      	ldr	r3, [r7, #12]
20000c0a:	f04f 0200 	mov.w	r2, #0
20000c0e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000c10:	68fb      	ldr	r3, [r7, #12]
20000c12:	f04f 0200 	mov.w	r2, #0
20000c16:	729a      	strb	r2, [r3, #10]
}
20000c18:	f107 0720 	add.w	r7, r7, #32
20000c1c:	46bd      	mov	sp, r7
20000c1e:	bd80      	pop	{r7, pc}

20000c20 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000c20:	b480      	push	{r7}
20000c22:	b089      	sub	sp, #36	; 0x24
20000c24:	af00      	add	r7, sp, #0
20000c26:	60f8      	str	r0, [r7, #12]
20000c28:	60b9      	str	r1, [r7, #8]
20000c2a:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20000c2c:	f04f 0300 	mov.w	r3, #0
20000c30:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000c32:	68fa      	ldr	r2, [r7, #12]
20000c34:	f243 0380 	movw	r3, #12416	; 0x3080
20000c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c3c:	429a      	cmp	r2, r3
20000c3e:	d007      	beq.n	20000c50 <MSS_UART_polled_tx+0x30>
20000c40:	68fa      	ldr	r2, [r7, #12]
20000c42:	f243 0358 	movw	r3, #12376	; 0x3058
20000c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c4a:	429a      	cmp	r2, r3
20000c4c:	d000      	beq.n	20000c50 <MSS_UART_polled_tx+0x30>
20000c4e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000c50:	68bb      	ldr	r3, [r7, #8]
20000c52:	2b00      	cmp	r3, #0
20000c54:	d100      	bne.n	20000c58 <MSS_UART_polled_tx+0x38>
20000c56:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000c58:	687b      	ldr	r3, [r7, #4]
20000c5a:	2b00      	cmp	r3, #0
20000c5c:	d100      	bne.n	20000c60 <MSS_UART_polled_tx+0x40>
20000c5e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000c60:	68fa      	ldr	r2, [r7, #12]
20000c62:	f243 0380 	movw	r3, #12416	; 0x3080
20000c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c6a:	429a      	cmp	r2, r3
20000c6c:	d006      	beq.n	20000c7c <MSS_UART_polled_tx+0x5c>
20000c6e:	68fa      	ldr	r2, [r7, #12]
20000c70:	f243 0358 	movw	r3, #12376	; 0x3058
20000c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c78:	429a      	cmp	r2, r3
20000c7a:	d13d      	bne.n	20000cf8 <MSS_UART_polled_tx+0xd8>
20000c7c:	68bb      	ldr	r3, [r7, #8]
20000c7e:	2b00      	cmp	r3, #0
20000c80:	d03a      	beq.n	20000cf8 <MSS_UART_polled_tx+0xd8>
20000c82:	687b      	ldr	r3, [r7, #4]
20000c84:	2b00      	cmp	r3, #0
20000c86:	d037      	beq.n	20000cf8 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000c88:	68fb      	ldr	r3, [r7, #12]
20000c8a:	681b      	ldr	r3, [r3, #0]
20000c8c:	7d1b      	ldrb	r3, [r3, #20]
20000c8e:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000c90:	68fb      	ldr	r3, [r7, #12]
20000c92:	7a9a      	ldrb	r2, [r3, #10]
20000c94:	7efb      	ldrb	r3, [r7, #27]
20000c96:	ea42 0303 	orr.w	r3, r2, r3
20000c9a:	b2da      	uxtb	r2, r3
20000c9c:	68fb      	ldr	r3, [r7, #12]
20000c9e:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000ca0:	7efb      	ldrb	r3, [r7, #27]
20000ca2:	f003 0320 	and.w	r3, r3, #32
20000ca6:	2b00      	cmp	r3, #0
20000ca8:	d023      	beq.n	20000cf2 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000caa:	f04f 0310 	mov.w	r3, #16
20000cae:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000cb0:	687b      	ldr	r3, [r7, #4]
20000cb2:	2b0f      	cmp	r3, #15
20000cb4:	d801      	bhi.n	20000cba <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000cb6:	687b      	ldr	r3, [r7, #4]
20000cb8:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000cba:	f04f 0300 	mov.w	r3, #0
20000cbe:	617b      	str	r3, [r7, #20]
20000cc0:	e00e      	b.n	20000ce0 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000cc2:	68fb      	ldr	r3, [r7, #12]
20000cc4:	681b      	ldr	r3, [r3, #0]
20000cc6:	68b9      	ldr	r1, [r7, #8]
20000cc8:	693a      	ldr	r2, [r7, #16]
20000cca:	440a      	add	r2, r1
20000ccc:	7812      	ldrb	r2, [r2, #0]
20000cce:	701a      	strb	r2, [r3, #0]
20000cd0:	693b      	ldr	r3, [r7, #16]
20000cd2:	f103 0301 	add.w	r3, r3, #1
20000cd6:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000cd8:	697b      	ldr	r3, [r7, #20]
20000cda:	f103 0301 	add.w	r3, r3, #1
20000cde:	617b      	str	r3, [r7, #20]
20000ce0:	697a      	ldr	r2, [r7, #20]
20000ce2:	69fb      	ldr	r3, [r7, #28]
20000ce4:	429a      	cmp	r2, r3
20000ce6:	d3ec      	bcc.n	20000cc2 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000ce8:	687a      	ldr	r2, [r7, #4]
20000cea:	697b      	ldr	r3, [r7, #20]
20000cec:	ebc3 0302 	rsb	r3, r3, r2
20000cf0:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000cf2:	687b      	ldr	r3, [r7, #4]
20000cf4:	2b00      	cmp	r3, #0
20000cf6:	d1c7      	bne.n	20000c88 <MSS_UART_polled_tx+0x68>
    }
}
20000cf8:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000cfc:	46bd      	mov	sp, r7
20000cfe:	bc80      	pop	{r7}
20000d00:	4770      	bx	lr
20000d02:	bf00      	nop

20000d04 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20000d04:	b480      	push	{r7}
20000d06:	b087      	sub	sp, #28
20000d08:	af00      	add	r7, sp, #0
20000d0a:	6078      	str	r0, [r7, #4]
20000d0c:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20000d0e:	f04f 0300 	mov.w	r3, #0
20000d12:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000d14:	687a      	ldr	r2, [r7, #4]
20000d16:	f243 0380 	movw	r3, #12416	; 0x3080
20000d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d1e:	429a      	cmp	r2, r3
20000d20:	d007      	beq.n	20000d32 <MSS_UART_polled_tx_string+0x2e>
20000d22:	687a      	ldr	r2, [r7, #4]
20000d24:	f243 0358 	movw	r3, #12376	; 0x3058
20000d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d2c:	429a      	cmp	r2, r3
20000d2e:	d000      	beq.n	20000d32 <MSS_UART_polled_tx_string+0x2e>
20000d30:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20000d32:	683b      	ldr	r3, [r7, #0]
20000d34:	2b00      	cmp	r3, #0
20000d36:	d100      	bne.n	20000d3a <MSS_UART_polled_tx_string+0x36>
20000d38:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000d3a:	687a      	ldr	r2, [r7, #4]
20000d3c:	f243 0380 	movw	r3, #12416	; 0x3080
20000d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d44:	429a      	cmp	r2, r3
20000d46:	d006      	beq.n	20000d56 <MSS_UART_polled_tx_string+0x52>
20000d48:	687a      	ldr	r2, [r7, #4]
20000d4a:	f243 0358 	movw	r3, #12376	; 0x3058
20000d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d52:	429a      	cmp	r2, r3
20000d54:	d138      	bne.n	20000dc8 <MSS_UART_polled_tx_string+0xc4>
20000d56:	683b      	ldr	r3, [r7, #0]
20000d58:	2b00      	cmp	r3, #0
20000d5a:	d035      	beq.n	20000dc8 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000d5c:	683a      	ldr	r2, [r7, #0]
20000d5e:	68bb      	ldr	r3, [r7, #8]
20000d60:	4413      	add	r3, r2
20000d62:	781b      	ldrb	r3, [r3, #0]
20000d64:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000d66:	e02c      	b.n	20000dc2 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20000d68:	687b      	ldr	r3, [r7, #4]
20000d6a:	681b      	ldr	r3, [r3, #0]
20000d6c:	7d1b      	ldrb	r3, [r3, #20]
20000d6e:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20000d70:	687b      	ldr	r3, [r7, #4]
20000d72:	7a9a      	ldrb	r2, [r3, #10]
20000d74:	7dfb      	ldrb	r3, [r7, #23]
20000d76:	ea42 0303 	orr.w	r3, r2, r3
20000d7a:	b2da      	uxtb	r2, r3
20000d7c:	687b      	ldr	r3, [r7, #4]
20000d7e:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20000d80:	7dfb      	ldrb	r3, [r7, #23]
20000d82:	f003 0320 	and.w	r3, r3, #32
20000d86:	2b00      	cmp	r3, #0
20000d88:	d0ee      	beq.n	20000d68 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20000d8a:	f04f 0300 	mov.w	r3, #0
20000d8e:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000d90:	e011      	b.n	20000db6 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20000d92:	687b      	ldr	r3, [r7, #4]
20000d94:	681b      	ldr	r3, [r3, #0]
20000d96:	693a      	ldr	r2, [r7, #16]
20000d98:	b2d2      	uxtb	r2, r2
20000d9a:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20000d9c:	68fb      	ldr	r3, [r7, #12]
20000d9e:	f103 0301 	add.w	r3, r3, #1
20000da2:	60fb      	str	r3, [r7, #12]
                char_idx++;
20000da4:	68bb      	ldr	r3, [r7, #8]
20000da6:	f103 0301 	add.w	r3, r3, #1
20000daa:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000dac:	683a      	ldr	r2, [r7, #0]
20000dae:	68bb      	ldr	r3, [r7, #8]
20000db0:	4413      	add	r3, r2
20000db2:	781b      	ldrb	r3, [r3, #0]
20000db4:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000db6:	693b      	ldr	r3, [r7, #16]
20000db8:	2b00      	cmp	r3, #0
20000dba:	d002      	beq.n	20000dc2 <MSS_UART_polled_tx_string+0xbe>
20000dbc:	68fb      	ldr	r3, [r7, #12]
20000dbe:	2b0f      	cmp	r3, #15
20000dc0:	d9e7      	bls.n	20000d92 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000dc2:	693b      	ldr	r3, [r7, #16]
20000dc4:	2b00      	cmp	r3, #0
20000dc6:	d1cf      	bne.n	20000d68 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20000dc8:	f107 071c 	add.w	r7, r7, #28
20000dcc:	46bd      	mov	sp, r7
20000dce:	bc80      	pop	{r7}
20000dd0:	4770      	bx	lr
20000dd2:	bf00      	nop

20000dd4 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000dd4:	b480      	push	{r7}
20000dd6:	b087      	sub	sp, #28
20000dd8:	af00      	add	r7, sp, #0
20000dda:	60f8      	str	r0, [r7, #12]
20000ddc:	60b9      	str	r1, [r7, #8]
20000dde:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20000de0:	f04f 0300 	mov.w	r3, #0
20000de4:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20000de6:	f04f 0300 	mov.w	r3, #0
20000dea:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000dec:	68fa      	ldr	r2, [r7, #12]
20000dee:	f243 0380 	movw	r3, #12416	; 0x3080
20000df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000df6:	429a      	cmp	r2, r3
20000df8:	d007      	beq.n	20000e0a <MSS_UART_get_rx+0x36>
20000dfa:	68fa      	ldr	r2, [r7, #12]
20000dfc:	f243 0358 	movw	r3, #12376	; 0x3058
20000e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e04:	429a      	cmp	r2, r3
20000e06:	d000      	beq.n	20000e0a <MSS_UART_get_rx+0x36>
20000e08:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000e0a:	68bb      	ldr	r3, [r7, #8]
20000e0c:	2b00      	cmp	r3, #0
20000e0e:	d100      	bne.n	20000e12 <MSS_UART_get_rx+0x3e>
20000e10:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000e12:	687b      	ldr	r3, [r7, #4]
20000e14:	2b00      	cmp	r3, #0
20000e16:	d100      	bne.n	20000e1a <MSS_UART_get_rx+0x46>
20000e18:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000e1a:	68fa      	ldr	r2, [r7, #12]
20000e1c:	f243 0380 	movw	r3, #12416	; 0x3080
20000e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e24:	429a      	cmp	r2, r3
20000e26:	d006      	beq.n	20000e36 <MSS_UART_get_rx+0x62>
20000e28:	68fa      	ldr	r2, [r7, #12]
20000e2a:	f243 0358 	movw	r3, #12376	; 0x3058
20000e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e32:	429a      	cmp	r2, r3
20000e34:	d134      	bne.n	20000ea0 <MSS_UART_get_rx+0xcc>
20000e36:	68bb      	ldr	r3, [r7, #8]
20000e38:	2b00      	cmp	r3, #0
20000e3a:	d031      	beq.n	20000ea0 <MSS_UART_get_rx+0xcc>
20000e3c:	687b      	ldr	r3, [r7, #4]
20000e3e:	2b00      	cmp	r3, #0
20000e40:	d02e      	beq.n	20000ea0 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000e42:	68fb      	ldr	r3, [r7, #12]
20000e44:	681b      	ldr	r3, [r3, #0]
20000e46:	7d1b      	ldrb	r3, [r3, #20]
20000e48:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20000e4a:	68fb      	ldr	r3, [r7, #12]
20000e4c:	7a9a      	ldrb	r2, [r3, #10]
20000e4e:	7dfb      	ldrb	r3, [r7, #23]
20000e50:	ea42 0303 	orr.w	r3, r2, r3
20000e54:	b2da      	uxtb	r2, r3
20000e56:	68fb      	ldr	r3, [r7, #12]
20000e58:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000e5a:	e017      	b.n	20000e8c <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20000e5c:	68ba      	ldr	r2, [r7, #8]
20000e5e:	693b      	ldr	r3, [r7, #16]
20000e60:	4413      	add	r3, r2
20000e62:	68fa      	ldr	r2, [r7, #12]
20000e64:	6812      	ldr	r2, [r2, #0]
20000e66:	7812      	ldrb	r2, [r2, #0]
20000e68:	b2d2      	uxtb	r2, r2
20000e6a:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20000e6c:	693b      	ldr	r3, [r7, #16]
20000e6e:	f103 0301 	add.w	r3, r3, #1
20000e72:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20000e74:	68fb      	ldr	r3, [r7, #12]
20000e76:	681b      	ldr	r3, [r3, #0]
20000e78:	7d1b      	ldrb	r3, [r3, #20]
20000e7a:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20000e7c:	68fb      	ldr	r3, [r7, #12]
20000e7e:	7a9a      	ldrb	r2, [r3, #10]
20000e80:	7dfb      	ldrb	r3, [r7, #23]
20000e82:	ea42 0303 	orr.w	r3, r2, r3
20000e86:	b2da      	uxtb	r2, r3
20000e88:	68fb      	ldr	r3, [r7, #12]
20000e8a:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000e8c:	7dfb      	ldrb	r3, [r7, #23]
20000e8e:	f003 0301 	and.w	r3, r3, #1
20000e92:	b2db      	uxtb	r3, r3
20000e94:	2b00      	cmp	r3, #0
20000e96:	d003      	beq.n	20000ea0 <MSS_UART_get_rx+0xcc>
20000e98:	693a      	ldr	r2, [r7, #16]
20000e9a:	687b      	ldr	r3, [r7, #4]
20000e9c:	429a      	cmp	r2, r3
20000e9e:	d3dd      	bcc.n	20000e5c <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20000ea0:	693b      	ldr	r3, [r7, #16]
}
20000ea2:	4618      	mov	r0, r3
20000ea4:	f107 071c 	add.w	r7, r7, #28
20000ea8:	46bd      	mov	sp, r7
20000eaa:	bc80      	pop	{r7}
20000eac:	4770      	bx	lr
20000eae:	bf00      	nop

20000eb0 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000eb0:	b580      	push	{r7, lr}
20000eb2:	b084      	sub	sp, #16
20000eb4:	af00      	add	r7, sp, #0
20000eb6:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000eb8:	687a      	ldr	r2, [r7, #4]
20000eba:	f243 0380 	movw	r3, #12416	; 0x3080
20000ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ec2:	429a      	cmp	r2, r3
20000ec4:	d007      	beq.n	20000ed6 <MSS_UART_isr+0x26>
20000ec6:	687a      	ldr	r2, [r7, #4]
20000ec8:	f243 0358 	movw	r3, #12376	; 0x3058
20000ecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed0:	429a      	cmp	r2, r3
20000ed2:	d000      	beq.n	20000ed6 <MSS_UART_isr+0x26>
20000ed4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20000ed6:	687a      	ldr	r2, [r7, #4]
20000ed8:	f243 0380 	movw	r3, #12416	; 0x3080
20000edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee0:	429a      	cmp	r2, r3
20000ee2:	d006      	beq.n	20000ef2 <MSS_UART_isr+0x42>
20000ee4:	687a      	ldr	r2, [r7, #4]
20000ee6:	f243 0358 	movw	r3, #12376	; 0x3058
20000eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eee:	429a      	cmp	r2, r3
20000ef0:	d167      	bne.n	20000fc2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000ef2:	687b      	ldr	r3, [r7, #4]
20000ef4:	681b      	ldr	r3, [r3, #0]
20000ef6:	7a1b      	ldrb	r3, [r3, #8]
20000ef8:	b2db      	uxtb	r3, r3
20000efa:	f003 030f 	and.w	r3, r3, #15
20000efe:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20000f00:	7bfb      	ldrb	r3, [r7, #15]
20000f02:	2b0c      	cmp	r3, #12
20000f04:	d854      	bhi.n	20000fb0 <MSS_UART_isr+0x100>
20000f06:	a201      	add	r2, pc, #4	; (adr r2, 20000f0c <MSS_UART_isr+0x5c>)
20000f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000f0c:	20000f41 	.word	0x20000f41
20000f10:	20000fb1 	.word	0x20000fb1
20000f14:	20000f5d 	.word	0x20000f5d
20000f18:	20000fb1 	.word	0x20000fb1
20000f1c:	20000f79 	.word	0x20000f79
20000f20:	20000fb1 	.word	0x20000fb1
20000f24:	20000f95 	.word	0x20000f95
20000f28:	20000fb1 	.word	0x20000fb1
20000f2c:	20000fb1 	.word	0x20000fb1
20000f30:	20000fb1 	.word	0x20000fb1
20000f34:	20000fb1 	.word	0x20000fb1
20000f38:	20000fb1 	.word	0x20000fb1
20000f3c:	20000f79 	.word	0x20000f79
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000f40:	687b      	ldr	r3, [r7, #4]
20000f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000f44:	2b00      	cmp	r3, #0
20000f46:	d100      	bne.n	20000f4a <MSS_UART_isr+0x9a>
20000f48:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20000f4a:	687b      	ldr	r3, [r7, #4]
20000f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000f4e:	2b00      	cmp	r3, #0
20000f50:	d030      	beq.n	20000fb4 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20000f52:	687b      	ldr	r3, [r7, #4]
20000f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000f56:	6878      	ldr	r0, [r7, #4]
20000f58:	4798      	blx	r3
                }
            }
            break;
20000f5a:	e032      	b.n	20000fc2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20000f5c:	687b      	ldr	r3, [r7, #4]
20000f5e:	6a1b      	ldr	r3, [r3, #32]
20000f60:	2b00      	cmp	r3, #0
20000f62:	d100      	bne.n	20000f66 <MSS_UART_isr+0xb6>
20000f64:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20000f66:	687b      	ldr	r3, [r7, #4]
20000f68:	6a1b      	ldr	r3, [r3, #32]
20000f6a:	2b00      	cmp	r3, #0
20000f6c:	d024      	beq.n	20000fb8 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20000f6e:	687b      	ldr	r3, [r7, #4]
20000f70:	6a1b      	ldr	r3, [r3, #32]
20000f72:	6878      	ldr	r0, [r7, #4]
20000f74:	4798      	blx	r3
                }
            }
            break;
20000f76:	e024      	b.n	20000fc2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20000f78:	687b      	ldr	r3, [r7, #4]
20000f7a:	69db      	ldr	r3, [r3, #28]
20000f7c:	2b00      	cmp	r3, #0
20000f7e:	d100      	bne.n	20000f82 <MSS_UART_isr+0xd2>
20000f80:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20000f82:	687b      	ldr	r3, [r7, #4]
20000f84:	69db      	ldr	r3, [r3, #28]
20000f86:	2b00      	cmp	r3, #0
20000f88:	d018      	beq.n	20000fbc <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20000f8a:	687b      	ldr	r3, [r7, #4]
20000f8c:	69db      	ldr	r3, [r3, #28]
20000f8e:	6878      	ldr	r0, [r7, #4]
20000f90:	4798      	blx	r3
                }
            }
            break;
20000f92:	e016      	b.n	20000fc2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20000f94:	687b      	ldr	r3, [r7, #4]
20000f96:	699b      	ldr	r3, [r3, #24]
20000f98:	2b00      	cmp	r3, #0
20000f9a:	d100      	bne.n	20000f9e <MSS_UART_isr+0xee>
20000f9c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20000f9e:	687b      	ldr	r3, [r7, #4]
20000fa0:	699b      	ldr	r3, [r3, #24]
20000fa2:	2b00      	cmp	r3, #0
20000fa4:	d00c      	beq.n	20000fc0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20000fa6:	687b      	ldr	r3, [r7, #4]
20000fa8:	699b      	ldr	r3, [r3, #24]
20000faa:	6878      	ldr	r0, [r7, #4]
20000fac:	4798      	blx	r3
                }
            }
            break;
20000fae:	e008      	b.n	20000fc2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20000fb0:	be00      	bkpt	0x0000
20000fb2:	e006      	b.n	20000fc2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20000fb4:	bf00      	nop
20000fb6:	e004      	b.n	20000fc2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20000fb8:	bf00      	nop
20000fba:	e002      	b.n	20000fc2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20000fbc:	bf00      	nop
20000fbe:	e000      	b.n	20000fc2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20000fc0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20000fc2:	f107 0710 	add.w	r7, r7, #16
20000fc6:	46bd      	mov	sp, r7
20000fc8:	bd80      	pop	{r7, pc}
20000fca:	bf00      	nop

20000fcc <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20000fcc:	b480      	push	{r7}
20000fce:	b087      	sub	sp, #28
20000fd0:	af00      	add	r7, sp, #0
20000fd2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000fd4:	687a      	ldr	r2, [r7, #4]
20000fd6:	f243 0380 	movw	r3, #12416	; 0x3080
20000fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fde:	429a      	cmp	r2, r3
20000fe0:	d007      	beq.n	20000ff2 <default_tx_handler+0x26>
20000fe2:	687a      	ldr	r2, [r7, #4]
20000fe4:	f243 0358 	movw	r3, #12376	; 0x3058
20000fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fec:	429a      	cmp	r2, r3
20000fee:	d000      	beq.n	20000ff2 <default_tx_handler+0x26>
20000ff0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20000ff2:	687b      	ldr	r3, [r7, #4]
20000ff4:	68db      	ldr	r3, [r3, #12]
20000ff6:	2b00      	cmp	r3, #0
20000ff8:	d100      	bne.n	20000ffc <default_tx_handler+0x30>
20000ffa:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20000ffc:	687b      	ldr	r3, [r7, #4]
20000ffe:	691b      	ldr	r3, [r3, #16]
20001000:	2b00      	cmp	r3, #0
20001002:	d100      	bne.n	20001006 <default_tx_handler+0x3a>
20001004:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001006:	687a      	ldr	r2, [r7, #4]
20001008:	f243 0380 	movw	r3, #12416	; 0x3080
2000100c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001010:	429a      	cmp	r2, r3
20001012:	d006      	beq.n	20001022 <default_tx_handler+0x56>
20001014:	687a      	ldr	r2, [r7, #4]
20001016:	f243 0358 	movw	r3, #12376	; 0x3058
2000101a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000101e:	429a      	cmp	r2, r3
20001020:	d152      	bne.n	200010c8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20001022:	687b      	ldr	r3, [r7, #4]
20001024:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001026:	2b00      	cmp	r3, #0
20001028:	d04e      	beq.n	200010c8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
2000102a:	687b      	ldr	r3, [r7, #4]
2000102c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000102e:	2b00      	cmp	r3, #0
20001030:	d04a      	beq.n	200010c8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001032:	687b      	ldr	r3, [r7, #4]
20001034:	681b      	ldr	r3, [r3, #0]
20001036:	7d1b      	ldrb	r3, [r3, #20]
20001038:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
2000103a:	687b      	ldr	r3, [r7, #4]
2000103c:	7a9a      	ldrb	r2, [r3, #10]
2000103e:	7afb      	ldrb	r3, [r7, #11]
20001040:	ea42 0303 	orr.w	r3, r2, r3
20001044:	b2da      	uxtb	r2, r3
20001046:	687b      	ldr	r3, [r7, #4]
20001048:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
2000104a:	7afb      	ldrb	r3, [r7, #11]
2000104c:	f003 0320 	and.w	r3, r3, #32
20001050:	2b00      	cmp	r3, #0
20001052:	d029      	beq.n	200010a8 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001054:	f04f 0310 	mov.w	r3, #16
20001058:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000105a:	687b      	ldr	r3, [r7, #4]
2000105c:	691a      	ldr	r2, [r3, #16]
2000105e:	687b      	ldr	r3, [r7, #4]
20001060:	695b      	ldr	r3, [r3, #20]
20001062:	ebc3 0302 	rsb	r3, r3, r2
20001066:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001068:	697b      	ldr	r3, [r7, #20]
2000106a:	2b0f      	cmp	r3, #15
2000106c:	d801      	bhi.n	20001072 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000106e:	697b      	ldr	r3, [r7, #20]
20001070:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001072:	f04f 0300 	mov.w	r3, #0
20001076:	60fb      	str	r3, [r7, #12]
20001078:	e012      	b.n	200010a0 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000107a:	687b      	ldr	r3, [r7, #4]
2000107c:	681b      	ldr	r3, [r3, #0]
2000107e:	687a      	ldr	r2, [r7, #4]
20001080:	68d1      	ldr	r1, [r2, #12]
20001082:	687a      	ldr	r2, [r7, #4]
20001084:	6952      	ldr	r2, [r2, #20]
20001086:	440a      	add	r2, r1
20001088:	7812      	ldrb	r2, [r2, #0]
2000108a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
2000108c:	687b      	ldr	r3, [r7, #4]
2000108e:	695b      	ldr	r3, [r3, #20]
20001090:	f103 0201 	add.w	r2, r3, #1
20001094:	687b      	ldr	r3, [r7, #4]
20001096:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001098:	68fb      	ldr	r3, [r7, #12]
2000109a:	f103 0301 	add.w	r3, r3, #1
2000109e:	60fb      	str	r3, [r7, #12]
200010a0:	68fa      	ldr	r2, [r7, #12]
200010a2:	693b      	ldr	r3, [r7, #16]
200010a4:	429a      	cmp	r2, r3
200010a6:	d3e8      	bcc.n	2000107a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
200010a8:	687b      	ldr	r3, [r7, #4]
200010aa:	695a      	ldr	r2, [r3, #20]
200010ac:	687b      	ldr	r3, [r7, #4]
200010ae:	691b      	ldr	r3, [r3, #16]
200010b0:	429a      	cmp	r2, r3
200010b2:	d109      	bne.n	200010c8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
200010b4:	687b      	ldr	r3, [r7, #4]
200010b6:	f04f 0200 	mov.w	r2, #0
200010ba:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
200010bc:	687b      	ldr	r3, [r7, #4]
200010be:	685b      	ldr	r3, [r3, #4]
200010c0:	f04f 0200 	mov.w	r2, #0
200010c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
200010c8:	f107 071c 	add.w	r7, r7, #28
200010cc:	46bd      	mov	sp, r7
200010ce:	bc80      	pop	{r7}
200010d0:	4770      	bx	lr
200010d2:	bf00      	nop

200010d4 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
200010d4:	b580      	push	{r7, lr}
200010d6:	b084      	sub	sp, #16
200010d8:	af00      	add	r7, sp, #0
200010da:	60f8      	str	r0, [r7, #12]
200010dc:	60b9      	str	r1, [r7, #8]
200010de:	4613      	mov	r3, r2
200010e0:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200010e2:	68fa      	ldr	r2, [r7, #12]
200010e4:	f243 0380 	movw	r3, #12416	; 0x3080
200010e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ec:	429a      	cmp	r2, r3
200010ee:	d007      	beq.n	20001100 <MSS_UART_set_rx_handler+0x2c>
200010f0:	68fa      	ldr	r2, [r7, #12]
200010f2:	f243 0358 	movw	r3, #12376	; 0x3058
200010f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010fa:	429a      	cmp	r2, r3
200010fc:	d000      	beq.n	20001100 <MSS_UART_set_rx_handler+0x2c>
200010fe:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001100:	68bb      	ldr	r3, [r7, #8]
20001102:	2b00      	cmp	r3, #0
20001104:	d100      	bne.n	20001108 <MSS_UART_set_rx_handler+0x34>
20001106:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20001108:	79fb      	ldrb	r3, [r7, #7]
2000110a:	2bc0      	cmp	r3, #192	; 0xc0
2000110c:	d900      	bls.n	20001110 <MSS_UART_set_rx_handler+0x3c>
2000110e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001110:	68fa      	ldr	r2, [r7, #12]
20001112:	f243 0380 	movw	r3, #12416	; 0x3080
20001116:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000111a:	429a      	cmp	r2, r3
2000111c:	d006      	beq.n	2000112c <MSS_UART_set_rx_handler+0x58>
2000111e:	68fa      	ldr	r2, [r7, #12]
20001120:	f243 0358 	movw	r3, #12376	; 0x3058
20001124:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001128:	429a      	cmp	r2, r3
2000112a:	d123      	bne.n	20001174 <MSS_UART_set_rx_handler+0xa0>
2000112c:	68bb      	ldr	r3, [r7, #8]
2000112e:	2b00      	cmp	r3, #0
20001130:	d020      	beq.n	20001174 <MSS_UART_set_rx_handler+0xa0>
20001132:	79fb      	ldrb	r3, [r7, #7]
20001134:	2bc0      	cmp	r3, #192	; 0xc0
20001136:	d81d      	bhi.n	20001174 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20001138:	68fb      	ldr	r3, [r7, #12]
2000113a:	68ba      	ldr	r2, [r7, #8]
2000113c:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
2000113e:	68fb      	ldr	r3, [r7, #12]
20001140:	681a      	ldr	r2, [r3, #0]
20001142:	79fb      	ldrb	r3, [r7, #7]
20001144:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
20001148:	f043 030a 	orr.w	r3, r3, #10
2000114c:	b2db      	uxtb	r3, r3
2000114e:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001150:	68fb      	ldr	r3, [r7, #12]
20001152:	891b      	ldrh	r3, [r3, #8]
20001154:	b21b      	sxth	r3, r3
20001156:	4618      	mov	r0, r3
20001158:	f7ff fc42 	bl	200009e0 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
2000115c:	68fb      	ldr	r3, [r7, #12]
2000115e:	685b      	ldr	r3, [r3, #4]
20001160:	f04f 0201 	mov.w	r2, #1
20001164:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001168:	68fb      	ldr	r3, [r7, #12]
2000116a:	891b      	ldrh	r3, [r3, #8]
2000116c:	b21b      	sxth	r3, r3
2000116e:	4618      	mov	r0, r3
20001170:	f7ff fc1a 	bl	200009a8 <NVIC_EnableIRQ>
    }
}
20001174:	f107 0710 	add.w	r7, r7, #16
20001178:	46bd      	mov	sp, r7
2000117a:	bd80      	pop	{r7, pc}

2000117c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
2000117c:	4668      	mov	r0, sp
2000117e:	f020 0107 	bic.w	r1, r0, #7
20001182:	468d      	mov	sp, r1
20001184:	b589      	push	{r0, r3, r7, lr}
20001186:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001188:	f243 0080 	movw	r0, #12416	; 0x3080
2000118c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001190:	f7ff fe8e 	bl	20000eb0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001194:	f04f 000a 	mov.w	r0, #10
20001198:	f7ff fc22 	bl	200009e0 <NVIC_ClearPendingIRQ>
}
2000119c:	46bd      	mov	sp, r7
2000119e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200011a2:	4685      	mov	sp, r0
200011a4:	4770      	bx	lr
200011a6:	bf00      	nop

200011a8 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200011a8:	4668      	mov	r0, sp
200011aa:	f020 0107 	bic.w	r1, r0, #7
200011ae:	468d      	mov	sp, r1
200011b0:	b589      	push	{r0, r3, r7, lr}
200011b2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200011b4:	f243 0058 	movw	r0, #12376	; 0x3058
200011b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011bc:	f7ff fe78 	bl	20000eb0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200011c0:	f04f 000b 	mov.w	r0, #11
200011c4:	f7ff fc0c 	bl	200009e0 <NVIC_ClearPendingIRQ>
}
200011c8:	46bd      	mov	sp, r7
200011ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200011ce:	4685      	mov	sp, r0
200011d0:	4770      	bx	lr
200011d2:	bf00      	nop

200011d4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200011d4:	b480      	push	{r7}
200011d6:	b083      	sub	sp, #12
200011d8:	af00      	add	r7, sp, #0
200011da:	4603      	mov	r3, r0
200011dc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200011de:	f24e 1300 	movw	r3, #57600	; 0xe100
200011e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200011e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200011ea:	ea4f 1252 	mov.w	r2, r2, lsr #5
200011ee:	88f9      	ldrh	r1, [r7, #6]
200011f0:	f001 011f 	and.w	r1, r1, #31
200011f4:	f04f 0001 	mov.w	r0, #1
200011f8:	fa00 f101 	lsl.w	r1, r0, r1
200011fc:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001200:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001204:	f107 070c 	add.w	r7, r7, #12
20001208:	46bd      	mov	sp, r7
2000120a:	bc80      	pop	{r7}
2000120c:	4770      	bx	lr
2000120e:	bf00      	nop

20001210 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20001210:	b580      	push	{r7, lr}
20001212:	b082      	sub	sp, #8
20001214:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20001216:	f242 0300 	movw	r3, #8192	; 0x2000
2000121a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000121e:	f242 0200 	movw	r2, #8192	; 0x2000
20001222:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001226:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001228:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
2000122c:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
2000122e:	f04f 0300 	mov.w	r3, #0
20001232:	607b      	str	r3, [r7, #4]
20001234:	e00e      	b.n	20001254 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20001236:	687a      	ldr	r2, [r7, #4]
20001238:	f642 13e8 	movw	r3, #10728	; 0x29e8
2000123c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001240:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20001244:	b21b      	sxth	r3, r3
20001246:	4618      	mov	r0, r3
20001248:	f7ff ffc4 	bl	200011d4 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
2000124c:	687b      	ldr	r3, [r7, #4]
2000124e:	f103 0301 	add.w	r3, r3, #1
20001252:	607b      	str	r3, [r7, #4]
20001254:	687b      	ldr	r3, [r7, #4]
20001256:	2b1f      	cmp	r3, #31
20001258:	d9ed      	bls.n	20001236 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
2000125a:	f242 0300 	movw	r3, #8192	; 0x2000
2000125e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001262:	f242 0200 	movw	r2, #8192	; 0x2000
20001266:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000126a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000126c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20001270:	631a      	str	r2, [r3, #48]	; 0x30
}
20001272:	f107 0708 	add.w	r7, r7, #8
20001276:	46bd      	mov	sp, r7
20001278:	bd80      	pop	{r7, pc}
2000127a:	bf00      	nop

2000127c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
2000127c:	b480      	push	{r7}
2000127e:	b085      	sub	sp, #20
20001280:	af00      	add	r7, sp, #0
20001282:	4603      	mov	r3, r0
20001284:	6039      	str	r1, [r7, #0]
20001286:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20001288:	79fb      	ldrb	r3, [r7, #7]
2000128a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000128c:	68fb      	ldr	r3, [r7, #12]
2000128e:	2b1f      	cmp	r3, #31
20001290:	d900      	bls.n	20001294 <MSS_GPIO_config+0x18>
20001292:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20001294:	68fb      	ldr	r3, [r7, #12]
20001296:	2b1f      	cmp	r3, #31
20001298:	d808      	bhi.n	200012ac <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
2000129a:	68fa      	ldr	r2, [r7, #12]
2000129c:	f642 1368 	movw	r3, #10600	; 0x2968
200012a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200012a8:	683a      	ldr	r2, [r7, #0]
200012aa:	601a      	str	r2, [r3, #0]
    }
}
200012ac:	f107 0714 	add.w	r7, r7, #20
200012b0:	46bd      	mov	sp, r7
200012b2:	bc80      	pop	{r7}
200012b4:	4770      	bx	lr
200012b6:	bf00      	nop

200012b8 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
200012b8:	b580      	push	{r7, lr}
200012ba:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
200012bc:	f000 fa82 	bl	200017c4 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
200012c0:	f000 f988 	bl	200015d4 <ace_init_convert>
}
200012c4:	bd80      	pop	{r7, pc}
200012c6:	bf00      	nop

200012c8 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
200012c8:	b580      	push	{r7, lr}
200012ca:	b084      	sub	sp, #16
200012cc:	af00      	add	r7, sp, #0
200012ce:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
200012d0:	f04f 0301 	mov.w	r3, #1
200012d4:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
200012d6:	f04f 0300 	mov.w	r3, #0
200012da:	813b      	strh	r3, [r7, #8]
200012dc:	e025      	b.n	2000132a <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
200012de:	893a      	ldrh	r2, [r7, #8]
200012e0:	f642 23ec 	movw	r3, #10988	; 0x2aec
200012e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012e8:	ea4f 1202 	mov.w	r2, r2, lsl #4
200012ec:	4413      	add	r3, r2
200012ee:	681b      	ldr	r3, [r3, #0]
200012f0:	2b00      	cmp	r3, #0
200012f2:	d016      	beq.n	20001322 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
200012f4:	893a      	ldrh	r2, [r7, #8]
200012f6:	f642 23ec 	movw	r3, #10988	; 0x2aec
200012fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012fe:	ea4f 1202 	mov.w	r2, r2, lsl #4
20001302:	4413      	add	r3, r2
20001304:	681b      	ldr	r3, [r3, #0]
20001306:	6878      	ldr	r0, [r7, #4]
20001308:	4619      	mov	r1, r3
2000130a:	f04f 0210 	mov.w	r2, #16
2000130e:	f001 f985 	bl	2000261c <strncmp>
20001312:	4603      	mov	r3, r0
20001314:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
20001316:	68fb      	ldr	r3, [r7, #12]
20001318:	2b00      	cmp	r3, #0
2000131a:	d102      	bne.n	20001322 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
2000131c:	893b      	ldrh	r3, [r7, #8]
2000131e:	72fb      	strb	r3, [r7, #11]
                break;
20001320:	e006      	b.n	20001330 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
20001322:	893b      	ldrh	r3, [r7, #8]
20001324:	f103 0301 	add.w	r3, r3, #1
20001328:	813b      	strh	r3, [r7, #8]
2000132a:	893b      	ldrh	r3, [r7, #8]
2000132c:	2b00      	cmp	r3, #0
2000132e:	d0d6      	beq.n	200012de <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
20001330:	7afb      	ldrb	r3, [r7, #11]
}
20001332:	4618      	mov	r0, r3
20001334:	f107 0710 	add.w	r7, r7, #16
20001338:	46bd      	mov	sp, r7
2000133a:	bd80      	pop	{r7, pc}

2000133c <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
2000133c:	b480      	push	{r7}
2000133e:	b085      	sub	sp, #20
20001340:	af00      	add	r7, sp, #0
20001342:	4603      	mov	r3, r0
20001344:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
20001346:	79fa      	ldrb	r2, [r7, #7]
20001348:	f642 23ec 	movw	r3, #10988	; 0x2aec
2000134c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001350:	ea4f 1202 	mov.w	r2, r2, lsl #4
20001354:	4413      	add	r3, r2
20001356:	88db      	ldrh	r3, [r3, #6]
20001358:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
2000135a:	f240 0300 	movw	r3, #0
2000135e:	f2c4 0302 	movt	r3, #16386	; 0x4002
20001362:	89fa      	ldrh	r2, [r7, #14]
20001364:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
20001368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000136c:	ea4f 4313 	mov.w	r3, r3, lsr #16
20001370:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
20001372:	89bb      	ldrh	r3, [r7, #12]
20001374:	b21b      	sxth	r3, r3
20001376:	2b00      	cmp	r3, #0
20001378:	da02      	bge.n	20001380 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
2000137a:	f04f 0300 	mov.w	r3, #0
2000137e:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
20001380:	89bb      	ldrh	r3, [r7, #12]
}
20001382:	4618      	mov	r0, r3
20001384:	f107 0714 	add.w	r7, r7, #20
20001388:	46bd      	mov	sp, r7
2000138a:	bc80      	pop	{r7}
2000138c:	4770      	bx	lr
2000138e:	bf00      	nop

20001390 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20001390:	b480      	push	{r7}
20001392:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001394:	46bd      	mov	sp, r7
20001396:	bc80      	pop	{r7}
20001398:	4770      	bx	lr
2000139a:	bf00      	nop

2000139c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
2000139c:	b580      	push	{r7, lr}
2000139e:	b08a      	sub	sp, #40	; 0x28
200013a0:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200013a2:	f642 2328 	movw	r3, #10792	; 0x2a28
200013a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013aa:	46bc      	mov	ip, r7
200013ac:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200013ae:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200013b2:	f242 0300 	movw	r3, #8192	; 0x2000
200013b6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200013bc:	ea4f 0393 	mov.w	r3, r3, lsr #2
200013c0:	f003 0303 	and.w	r3, r3, #3
200013c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
200013c8:	f107 0228 	add.w	r2, r7, #40	; 0x28
200013cc:	4413      	add	r3, r2
200013ce:	f853 3c28 	ldr.w	r3, [r3, #-40]
200013d2:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200013d4:	f242 0300 	movw	r3, #8192	; 0x2000
200013d8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200013de:	ea4f 1313 	mov.w	r3, r3, lsr #4
200013e2:	f003 0303 	and.w	r3, r3, #3
200013e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
200013ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
200013ee:	4413      	add	r3, r2
200013f0:	f853 3c28 	ldr.w	r3, [r3, #-40]
200013f4:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
200013f6:	f242 0300 	movw	r3, #8192	; 0x2000
200013fa:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001400:	ea4f 1393 	mov.w	r3, r3, lsr #6
20001404:	f003 0303 	and.w	r3, r3, #3
20001408:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000140c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001410:	4413      	add	r3, r2
20001412:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001416:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20001418:	f242 0300 	movw	r3, #8192	; 0x2000
2000141c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001422:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001426:	f003 031f 	and.w	r3, r3, #31
2000142a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
2000142c:	f242 0300 	movw	r3, #8192	; 0x2000
20001430:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001436:	ea4f 3353 	mov.w	r3, r3, lsr #13
2000143a:	f003 0301 	and.w	r3, r3, #1
2000143e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20001440:	6a3b      	ldr	r3, [r7, #32]
20001442:	f103 0301 	add.w	r3, r3, #1
20001446:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20001448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000144a:	2b00      	cmp	r3, #0
2000144c:	d003      	beq.n	20001456 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000144e:	69fb      	ldr	r3, [r7, #28]
20001450:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001454:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001456:	f000 f849 	bl	200014ec <GetSystemClock>
2000145a:	4602      	mov	r2, r0
2000145c:	f642 23d8 	movw	r3, #10968	; 0x2ad8
20001460:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001464:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001466:	f642 23d8 	movw	r3, #10968	; 0x2ad8
2000146a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000146e:	681a      	ldr	r2, [r3, #0]
20001470:	693b      	ldr	r3, [r7, #16]
20001472:	fbb2 f2f3 	udiv	r2, r2, r3
20001476:	f642 23dc 	movw	r3, #10972	; 0x2adc
2000147a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000147e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001480:	f642 23d8 	movw	r3, #10968	; 0x2ad8
20001484:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001488:	681a      	ldr	r2, [r3, #0]
2000148a:	697b      	ldr	r3, [r7, #20]
2000148c:	fbb2 f2f3 	udiv	r2, r2, r3
20001490:	f642 23e0 	movw	r3, #10976	; 0x2ae0
20001494:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001498:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000149a:	f642 23d8 	movw	r3, #10968	; 0x2ad8
2000149e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014a2:	681a      	ldr	r2, [r3, #0]
200014a4:	69bb      	ldr	r3, [r7, #24]
200014a6:	fbb2 f2f3 	udiv	r2, r2, r3
200014aa:	f642 23e4 	movw	r3, #10980	; 0x2ae4
200014ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014b2:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200014b4:	f642 23d8 	movw	r3, #10968	; 0x2ad8
200014b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014bc:	681a      	ldr	r2, [r3, #0]
200014be:	69fb      	ldr	r3, [r7, #28]
200014c0:	fbb2 f2f3 	udiv	r2, r2, r3
200014c4:	f642 23e8 	movw	r3, #10984	; 0x2ae8
200014c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014cc:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200014ce:	f642 23d8 	movw	r3, #10968	; 0x2ad8
200014d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014d6:	681a      	ldr	r2, [r3, #0]
200014d8:	f642 23d4 	movw	r3, #10964	; 0x2ad4
200014dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014e0:	601a      	str	r2, [r3, #0]
}
200014e2:	f107 0728 	add.w	r7, r7, #40	; 0x28
200014e6:	46bd      	mov	sp, r7
200014e8:	bd80      	pop	{r7, pc}
200014ea:	bf00      	nop

200014ec <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200014ec:	b480      	push	{r7}
200014ee:	b08b      	sub	sp, #44	; 0x2c
200014f0:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
200014f2:	f04f 0300 	mov.w	r3, #0
200014f6:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
200014f8:	f640 031c 	movw	r3, #2076	; 0x81c
200014fc:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001500:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20001502:	f240 2330 	movw	r3, #560	; 0x230
20001506:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000150a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
2000150c:	68fb      	ldr	r3, [r7, #12]
2000150e:	681b      	ldr	r3, [r3, #0]
20001510:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20001514:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20001516:	693a      	ldr	r2, [r7, #16]
20001518:	f241 13cf 	movw	r3, #4559	; 0x11cf
2000151c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001520:	429a      	cmp	r2, r3
20001522:	d108      	bne.n	20001536 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20001524:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001528:	f2c6 0301 	movt	r3, #24577	; 0x6001
2000152c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000152e:	697b      	ldr	r3, [r7, #20]
20001530:	681b      	ldr	r3, [r3, #0]
20001532:	607b      	str	r3, [r7, #4]
20001534:	e03d      	b.n	200015b2 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001536:	68bb      	ldr	r3, [r7, #8]
20001538:	681a      	ldr	r2, [r3, #0]
2000153a:	f244 3341 	movw	r3, #17217	; 0x4341
2000153e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20001542:	429a      	cmp	r2, r3
20001544:	d135      	bne.n	200015b2 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20001546:	f640 0340 	movw	r3, #2112	; 0x840
2000154a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000154e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20001550:	69bb      	ldr	r3, [r7, #24]
20001552:	681b      	ldr	r3, [r3, #0]
20001554:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001556:	69fb      	ldr	r3, [r7, #28]
20001558:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
2000155c:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000155e:	69fa      	ldr	r2, [r7, #28]
20001560:	f240 3300 	movw	r3, #768	; 0x300
20001564:	f2c0 0301 	movt	r3, #1
20001568:	429a      	cmp	r2, r3
2000156a:	d922      	bls.n	200015b2 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
2000156c:	69fa      	ldr	r2, [r7, #28]
2000156e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001572:	f2c0 0301 	movt	r3, #1
20001576:	429a      	cmp	r2, r3
20001578:	d808      	bhi.n	2000158c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
2000157a:	f241 632c 	movw	r3, #5676	; 0x162c
2000157e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001582:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20001584:	6a3b      	ldr	r3, [r7, #32]
20001586:	681b      	ldr	r3, [r3, #0]
20001588:	607b      	str	r3, [r7, #4]
2000158a:	e012      	b.n	200015b2 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
2000158c:	69fa      	ldr	r2, [r7, #28]
2000158e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001592:	f2c0 0302 	movt	r3, #2
20001596:	429a      	cmp	r2, r3
20001598:	d808      	bhi.n	200015ac <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
2000159a:	f641 63ac 	movw	r3, #7852	; 0x1eac
2000159e:	f2c6 0308 	movt	r3, #24584	; 0x6008
200015a2:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200015a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200015a6:	681b      	ldr	r3, [r3, #0]
200015a8:	607b      	str	r3, [r7, #4]
200015aa:	e002      	b.n	200015b2 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200015ac:	f04f 0300 	mov.w	r3, #0
200015b0:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200015b2:	687b      	ldr	r3, [r7, #4]
200015b4:	2b00      	cmp	r3, #0
200015b6:	d105      	bne.n	200015c4 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200015b8:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200015ba:	f647 0340 	movw	r3, #30784	; 0x7840
200015be:	f2c0 137d 	movt	r3, #381	; 0x17d
200015c2:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200015c4:	687b      	ldr	r3, [r7, #4]
}
200015c6:	4618      	mov	r0, r3
200015c8:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200015cc:	46bd      	mov	sp, r7
200015ce:	bc80      	pop	{r7}
200015d0:	4770      	bx	lr
200015d2:	bf00      	nop

200015d4 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
200015d4:	b480      	push	{r7}
200015d6:	b087      	sub	sp, #28
200015d8:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
200015da:	f240 0300 	movw	r3, #0
200015de:	f2c4 0302 	movt	r3, #16386	; 0x4002
200015e2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
200015e6:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
200015e8:	f240 0300 	movw	r3, #0
200015ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
200015f0:	f04f 0200 	mov.w	r2, #0
200015f4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
200015f8:	f04f 0300 	mov.w	r3, #0
200015fc:	71fb      	strb	r3, [r7, #7]
200015fe:	e039      	b.n	20001674 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
20001600:	79fb      	ldrb	r3, [r7, #7]
20001602:	ea4f 0353 	mov.w	r3, r3, lsr #1
20001606:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
20001608:	f240 0200 	movw	r2, #0
2000160c:	f2c4 0202 	movt	r2, #16386	; 0x4002
20001610:	7c79      	ldrb	r1, [r7, #17]
20001612:	460b      	mov	r3, r1
20001614:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001618:	440b      	add	r3, r1
2000161a:	ea4f 1303 	mov.w	r3, r3, lsl #4
2000161e:	4413      	add	r3, r2
20001620:	f503 7308 	add.w	r3, r3, #544	; 0x220
20001624:	791b      	ldrb	r3, [r3, #4]
20001626:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
20001628:	79fb      	ldrb	r3, [r7, #7]
2000162a:	f003 0301 	and.w	r3, r3, #1
2000162e:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
20001630:	7cfb      	ldrb	r3, [r7, #19]
20001632:	2b00      	cmp	r3, #0
20001634:	d00d      	beq.n	20001652 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
20001636:	79f9      	ldrb	r1, [r7, #7]
20001638:	7cbb      	ldrb	r3, [r7, #18]
2000163a:	ea4f 1353 	mov.w	r3, r3, lsr #5
2000163e:	b2db      	uxtb	r3, r3
20001640:	461a      	mov	r2, r3
20001642:	f002 0203 	and.w	r2, r2, #3
20001646:	f243 030c 	movw	r3, #12300	; 0x300c
2000164a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000164e:	545a      	strb	r2, [r3, r1]
20001650:	e00c      	b.n	2000166c <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
20001652:	79f9      	ldrb	r1, [r7, #7]
20001654:	7cbb      	ldrb	r3, [r7, #18]
20001656:	ea4f 0353 	mov.w	r3, r3, lsr #1
2000165a:	b2db      	uxtb	r3, r3
2000165c:	461a      	mov	r2, r3
2000165e:	f002 0203 	and.w	r2, r2, #3
20001662:	f243 030c 	movw	r3, #12300	; 0x300c
20001666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000166a:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
2000166c:	79fb      	ldrb	r3, [r7, #7]
2000166e:	f103 0301 	add.w	r3, r3, #1
20001672:	71fb      	strb	r3, [r7, #7]
20001674:	79fb      	ldrb	r3, [r7, #7]
20001676:	2b09      	cmp	r3, #9
20001678:	d9c2      	bls.n	20001600 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
2000167a:	f04f 0300 	mov.w	r3, #0
2000167e:	60bb      	str	r3, [r7, #8]
20001680:	e073      	b.n	2000176a <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
20001682:	68ba      	ldr	r2, [r7, #8]
20001684:	f642 23ec 	movw	r3, #10988	; 0x2aec
20001688:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000168c:	ea4f 1202 	mov.w	r2, r2, lsl #4
20001690:	4413      	add	r3, r2
20001692:	791b      	ldrb	r3, [r3, #4]
20001694:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
20001696:	7dba      	ldrb	r2, [r7, #22]
20001698:	f642 237c 	movw	r3, #10876	; 0x2a7c
2000169c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016a0:	5c9b      	ldrb	r3, [r3, r2]
200016a2:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
200016a4:	7dba      	ldrb	r2, [r7, #22]
200016a6:	f642 234c 	movw	r3, #10828	; 0x2a4c
200016aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016ae:	5c9b      	ldrb	r3, [r3, r2]
200016b0:	2b01      	cmp	r3, #1
200016b2:	d007      	beq.n	200016c4 <ace_init_convert+0xf0>
200016b4:	2b02      	cmp	r3, #2
200016b6:	d027      	beq.n	20001708 <ace_init_convert+0x134>
200016b8:	2b00      	cmp	r3, #0
200016ba:	d147      	bne.n	2000174c <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
200016bc:	f04f 0300 	mov.w	r3, #0
200016c0:	75fb      	strb	r3, [r7, #23]
                break;
200016c2:	e047      	b.n	20001754 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
200016c4:	7d3b      	ldrb	r3, [r7, #20]
200016c6:	2bff      	cmp	r3, #255	; 0xff
200016c8:	d100      	bne.n	200016cc <ace_init_convert+0xf8>
200016ca:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
200016cc:	f240 0200 	movw	r2, #0
200016d0:	f2c4 0202 	movt	r2, #16386	; 0x4002
200016d4:	7d39      	ldrb	r1, [r7, #20]
200016d6:	460b      	mov	r3, r1
200016d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
200016dc:	440b      	add	r3, r1
200016de:	ea4f 1303 	mov.w	r3, r3, lsl #4
200016e2:	4413      	add	r3, r2
200016e4:	f503 7308 	add.w	r3, r3, #544	; 0x220
200016e8:	7a1b      	ldrb	r3, [r3, #8]
200016ea:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
200016ec:	7d7b      	ldrb	r3, [r7, #21]
200016ee:	f003 0301 	and.w	r3, r3, #1
200016f2:	b2db      	uxtb	r3, r3
200016f4:	2b00      	cmp	r3, #0
200016f6:	d003      	beq.n	20001700 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
200016f8:	f04f 0300 	mov.w	r3, #0
200016fc:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
200016fe:	e029      	b.n	20001754 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
20001700:	f04f 0301 	mov.w	r3, #1
20001704:	75fb      	strb	r3, [r7, #23]
                }
                break;
20001706:	e025      	b.n	20001754 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
20001708:	7d3b      	ldrb	r3, [r7, #20]
2000170a:	2bff      	cmp	r3, #255	; 0xff
2000170c:	d100      	bne.n	20001710 <ace_init_convert+0x13c>
2000170e:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
20001710:	f240 0200 	movw	r2, #0
20001714:	f2c4 0202 	movt	r2, #16386	; 0x4002
20001718:	7d39      	ldrb	r1, [r7, #20]
2000171a:	460b      	mov	r3, r1
2000171c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001720:	440b      	add	r3, r1
20001722:	ea4f 1303 	mov.w	r3, r3, lsl #4
20001726:	4413      	add	r3, r2
20001728:	f503 730a 	add.w	r3, r3, #552	; 0x228
2000172c:	791b      	ldrb	r3, [r3, #4]
2000172e:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
20001730:	7d7b      	ldrb	r3, [r7, #21]
20001732:	f003 0301 	and.w	r3, r3, #1
20001736:	b2db      	uxtb	r3, r3
20001738:	2b00      	cmp	r3, #0
2000173a:	d003      	beq.n	20001744 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
2000173c:	f04f 0300 	mov.w	r3, #0
20001740:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
20001742:	e007      	b.n	20001754 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
20001744:	f04f 0302 	mov.w	r3, #2
20001748:	75fb      	strb	r3, [r7, #23]
                }
                break;
2000174a:	e003      	b.n	20001754 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
2000174c:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
2000174e:	f04f 0300 	mov.w	r3, #0
20001752:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
20001754:	68ba      	ldr	r2, [r7, #8]
20001756:	f243 0318 	movw	r3, #12312	; 0x3018
2000175a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000175e:	7df9      	ldrb	r1, [r7, #23]
20001760:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
20001762:	68bb      	ldr	r3, [r7, #8]
20001764:	f103 0301 	add.w	r3, r3, #1
20001768:	60bb      	str	r3, [r7, #8]
2000176a:	68bb      	ldr	r3, [r7, #8]
2000176c:	2b00      	cmp	r3, #0
2000176e:	dd88      	ble.n	20001682 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
20001770:	f240 0300 	movw	r3, #0
20001774:	f2c4 0302 	movt	r3, #16386	; 0x4002
20001778:	68fa      	ldr	r2, [r7, #12]
2000177a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
2000177e:	f107 071c 	add.w	r7, r7, #28
20001782:	46bd      	mov	sp, r7
20001784:	bc80      	pop	{r7}
20001786:	4770      	bx	lr

20001788 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001788:	b480      	push	{r7}
2000178a:	b083      	sub	sp, #12
2000178c:	af00      	add	r7, sp, #0
2000178e:	4603      	mov	r3, r0
20001790:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001792:	f24e 1300 	movw	r3, #57600	; 0xe100
20001796:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000179a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000179e:	ea4f 1252 	mov.w	r2, r2, lsr #5
200017a2:	88f9      	ldrh	r1, [r7, #6]
200017a4:	f001 011f 	and.w	r1, r1, #31
200017a8:	f04f 0001 	mov.w	r0, #1
200017ac:	fa00 f101 	lsl.w	r1, r0, r1
200017b0:	f102 0260 	add.w	r2, r2, #96	; 0x60
200017b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200017b8:	f107 070c 	add.w	r7, r7, #12
200017bc:	46bd      	mov	sp, r7
200017be:	bc80      	pop	{r7}
200017c0:	4770      	bx	lr
200017c2:	bf00      	nop

200017c4 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
200017c4:	b480      	push	{r7}
200017c6:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
200017c8:	46bd      	mov	sp, r7
200017ca:	bc80      	pop	{r7}
200017cc:	4770      	bx	lr
200017ce:	bf00      	nop

200017d0 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
200017d0:	b480      	push	{r7}
200017d2:	b083      	sub	sp, #12
200017d4:	af00      	add	r7, sp, #0
200017d6:	4603      	mov	r3, r0
200017d8:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
200017da:	f107 070c 	add.w	r7, r7, #12
200017de:	46bd      	mov	sp, r7
200017e0:	bc80      	pop	{r7}
200017e2:	4770      	bx	lr

200017e4 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
200017e4:	4668      	mov	r0, sp
200017e6:	f020 0107 	bic.w	r1, r0, #7
200017ea:	468d      	mov	sp, r1
200017ec:	b589      	push	{r0, r3, r7, lr}
200017ee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
200017f0:	f04f 0000 	mov.w	r0, #0
200017f4:	f7ff ffec 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
200017f8:	f04f 0076 	mov.w	r0, #118	; 0x76
200017fc:	f7ff ffc4 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001800:	46bd      	mov	sp, r7
20001802:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001806:	4685      	mov	sp, r0
20001808:	4770      	bx	lr
2000180a:	bf00      	nop

2000180c <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
2000180c:	4668      	mov	r0, sp
2000180e:	f020 0107 	bic.w	r1, r0, #7
20001812:	468d      	mov	sp, r1
20001814:	b589      	push	{r0, r3, r7, lr}
20001816:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20001818:	f04f 0001 	mov.w	r0, #1
2000181c:	f7ff ffd8 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20001820:	f04f 0077 	mov.w	r0, #119	; 0x77
20001824:	f7ff ffb0 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001828:	46bd      	mov	sp, r7
2000182a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000182e:	4685      	mov	sp, r0
20001830:	4770      	bx	lr
20001832:	bf00      	nop

20001834 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20001834:	4668      	mov	r0, sp
20001836:	f020 0107 	bic.w	r1, r0, #7
2000183a:	468d      	mov	sp, r1
2000183c:	b589      	push	{r0, r3, r7, lr}
2000183e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20001840:	f04f 0002 	mov.w	r0, #2
20001844:	f7ff ffc4 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20001848:	f04f 0078 	mov.w	r0, #120	; 0x78
2000184c:	f7ff ff9c 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001850:	46bd      	mov	sp, r7
20001852:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001856:	4685      	mov	sp, r0
20001858:	4770      	bx	lr
2000185a:	bf00      	nop

2000185c <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
2000185c:	4668      	mov	r0, sp
2000185e:	f020 0107 	bic.w	r1, r0, #7
20001862:	468d      	mov	sp, r1
20001864:	b589      	push	{r0, r3, r7, lr}
20001866:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20001868:	f04f 0003 	mov.w	r0, #3
2000186c:	f7ff ffb0 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20001870:	f04f 0079 	mov.w	r0, #121	; 0x79
20001874:	f7ff ff88 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001878:	46bd      	mov	sp, r7
2000187a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000187e:	4685      	mov	sp, r0
20001880:	4770      	bx	lr
20001882:	bf00      	nop

20001884 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20001884:	4668      	mov	r0, sp
20001886:	f020 0107 	bic.w	r1, r0, #7
2000188a:	468d      	mov	sp, r1
2000188c:	b589      	push	{r0, r3, r7, lr}
2000188e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
20001890:	f04f 0004 	mov.w	r0, #4
20001894:	f7ff ff9c 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
20001898:	f04f 007a 	mov.w	r0, #122	; 0x7a
2000189c:	f7ff ff74 	bl	20001788 <NVIC_ClearPendingIRQ>
}
200018a0:	46bd      	mov	sp, r7
200018a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200018a6:	4685      	mov	sp, r0
200018a8:	4770      	bx	lr
200018aa:	bf00      	nop

200018ac <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
200018ac:	4668      	mov	r0, sp
200018ae:	f020 0107 	bic.w	r1, r0, #7
200018b2:	468d      	mov	sp, r1
200018b4:	b589      	push	{r0, r3, r7, lr}
200018b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
200018b8:	f04f 0005 	mov.w	r0, #5
200018bc:	f7ff ff88 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
200018c0:	f04f 007b 	mov.w	r0, #123	; 0x7b
200018c4:	f7ff ff60 	bl	20001788 <NVIC_ClearPendingIRQ>
}
200018c8:	46bd      	mov	sp, r7
200018ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200018ce:	4685      	mov	sp, r0
200018d0:	4770      	bx	lr
200018d2:	bf00      	nop

200018d4 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
200018d4:	4668      	mov	r0, sp
200018d6:	f020 0107 	bic.w	r1, r0, #7
200018da:	468d      	mov	sp, r1
200018dc:	b589      	push	{r0, r3, r7, lr}
200018de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
200018e0:	f04f 0006 	mov.w	r0, #6
200018e4:	f7ff ff74 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
200018e8:	f04f 007c 	mov.w	r0, #124	; 0x7c
200018ec:	f7ff ff4c 	bl	20001788 <NVIC_ClearPendingIRQ>
}
200018f0:	46bd      	mov	sp, r7
200018f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200018f6:	4685      	mov	sp, r0
200018f8:	4770      	bx	lr
200018fa:	bf00      	nop

200018fc <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
200018fc:	4668      	mov	r0, sp
200018fe:	f020 0107 	bic.w	r1, r0, #7
20001902:	468d      	mov	sp, r1
20001904:	b589      	push	{r0, r3, r7, lr}
20001906:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20001908:	f04f 0007 	mov.w	r0, #7
2000190c:	f7ff ff60 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20001910:	f04f 007d 	mov.w	r0, #125	; 0x7d
20001914:	f7ff ff38 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001918:	46bd      	mov	sp, r7
2000191a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000191e:	4685      	mov	sp, r0
20001920:	4770      	bx	lr
20001922:	bf00      	nop

20001924 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20001924:	4668      	mov	r0, sp
20001926:	f020 0107 	bic.w	r1, r0, #7
2000192a:	468d      	mov	sp, r1
2000192c:	b589      	push	{r0, r3, r7, lr}
2000192e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20001930:	f04f 0008 	mov.w	r0, #8
20001934:	f7ff ff4c 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20001938:	f04f 007e 	mov.w	r0, #126	; 0x7e
2000193c:	f7ff ff24 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001940:	46bd      	mov	sp, r7
20001942:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001946:	4685      	mov	sp, r0
20001948:	4770      	bx	lr
2000194a:	bf00      	nop

2000194c <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
2000194c:	4668      	mov	r0, sp
2000194e:	f020 0107 	bic.w	r1, r0, #7
20001952:	468d      	mov	sp, r1
20001954:	b589      	push	{r0, r3, r7, lr}
20001956:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20001958:	f04f 0009 	mov.w	r0, #9
2000195c:	f7ff ff38 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
20001960:	f04f 007f 	mov.w	r0, #127	; 0x7f
20001964:	f7ff ff10 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001968:	46bd      	mov	sp, r7
2000196a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000196e:	4685      	mov	sp, r0
20001970:	4770      	bx	lr
20001972:	bf00      	nop

20001974 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20001974:	4668      	mov	r0, sp
20001976:	f020 0107 	bic.w	r1, r0, #7
2000197a:	468d      	mov	sp, r1
2000197c:	b589      	push	{r0, r3, r7, lr}
2000197e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
20001980:	f04f 000a 	mov.w	r0, #10
20001984:	f7ff ff24 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
20001988:	f04f 0080 	mov.w	r0, #128	; 0x80
2000198c:	f7ff fefc 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001990:	46bd      	mov	sp, r7
20001992:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001996:	4685      	mov	sp, r0
20001998:	4770      	bx	lr
2000199a:	bf00      	nop

2000199c <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
2000199c:	4668      	mov	r0, sp
2000199e:	f020 0107 	bic.w	r1, r0, #7
200019a2:	468d      	mov	sp, r1
200019a4:	b589      	push	{r0, r3, r7, lr}
200019a6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
200019a8:	f04f 000b 	mov.w	r0, #11
200019ac:	f7ff ff10 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
200019b0:	f04f 0081 	mov.w	r0, #129	; 0x81
200019b4:	f7ff fee8 	bl	20001788 <NVIC_ClearPendingIRQ>
}
200019b8:	46bd      	mov	sp, r7
200019ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200019be:	4685      	mov	sp, r0
200019c0:	4770      	bx	lr
200019c2:	bf00      	nop

200019c4 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
200019c4:	4668      	mov	r0, sp
200019c6:	f020 0107 	bic.w	r1, r0, #7
200019ca:	468d      	mov	sp, r1
200019cc:	b589      	push	{r0, r3, r7, lr}
200019ce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
200019d0:	f04f 000c 	mov.w	r0, #12
200019d4:	f7ff fefc 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
200019d8:	f04f 0082 	mov.w	r0, #130	; 0x82
200019dc:	f7ff fed4 	bl	20001788 <NVIC_ClearPendingIRQ>
}
200019e0:	46bd      	mov	sp, r7
200019e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200019e6:	4685      	mov	sp, r0
200019e8:	4770      	bx	lr
200019ea:	bf00      	nop

200019ec <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
200019ec:	4668      	mov	r0, sp
200019ee:	f020 0107 	bic.w	r1, r0, #7
200019f2:	468d      	mov	sp, r1
200019f4:	b589      	push	{r0, r3, r7, lr}
200019f6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
200019f8:	f04f 000d 	mov.w	r0, #13
200019fc:	f7ff fee8 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20001a00:	f04f 0083 	mov.w	r0, #131	; 0x83
20001a04:	f7ff fec0 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001a08:	46bd      	mov	sp, r7
20001a0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001a0e:	4685      	mov	sp, r0
20001a10:	4770      	bx	lr
20001a12:	bf00      	nop

20001a14 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20001a14:	4668      	mov	r0, sp
20001a16:	f020 0107 	bic.w	r1, r0, #7
20001a1a:	468d      	mov	sp, r1
20001a1c:	b589      	push	{r0, r3, r7, lr}
20001a1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20001a20:	f04f 000e 	mov.w	r0, #14
20001a24:	f7ff fed4 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20001a28:	f04f 0084 	mov.w	r0, #132	; 0x84
20001a2c:	f7ff feac 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001a30:	46bd      	mov	sp, r7
20001a32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001a36:	4685      	mov	sp, r0
20001a38:	4770      	bx	lr
20001a3a:	bf00      	nop

20001a3c <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20001a3c:	4668      	mov	r0, sp
20001a3e:	f020 0107 	bic.w	r1, r0, #7
20001a42:	468d      	mov	sp, r1
20001a44:	b589      	push	{r0, r3, r7, lr}
20001a46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20001a48:	f04f 000f 	mov.w	r0, #15
20001a4c:	f7ff fec0 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20001a50:	f04f 0085 	mov.w	r0, #133	; 0x85
20001a54:	f7ff fe98 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001a58:	46bd      	mov	sp, r7
20001a5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001a5e:	4685      	mov	sp, r0
20001a60:	4770      	bx	lr
20001a62:	bf00      	nop

20001a64 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20001a64:	4668      	mov	r0, sp
20001a66:	f020 0107 	bic.w	r1, r0, #7
20001a6a:	468d      	mov	sp, r1
20001a6c:	b589      	push	{r0, r3, r7, lr}
20001a6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20001a70:	f04f 0010 	mov.w	r0, #16
20001a74:	f7ff feac 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20001a78:	f04f 0086 	mov.w	r0, #134	; 0x86
20001a7c:	f7ff fe84 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001a80:	46bd      	mov	sp, r7
20001a82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001a86:	4685      	mov	sp, r0
20001a88:	4770      	bx	lr
20001a8a:	bf00      	nop

20001a8c <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20001a8c:	4668      	mov	r0, sp
20001a8e:	f020 0107 	bic.w	r1, r0, #7
20001a92:	468d      	mov	sp, r1
20001a94:	b589      	push	{r0, r3, r7, lr}
20001a96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
20001a98:	f04f 0011 	mov.w	r0, #17
20001a9c:	f7ff fe98 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20001aa0:	f04f 0087 	mov.w	r0, #135	; 0x87
20001aa4:	f7ff fe70 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001aa8:	46bd      	mov	sp, r7
20001aaa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001aae:	4685      	mov	sp, r0
20001ab0:	4770      	bx	lr
20001ab2:	bf00      	nop

20001ab4 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20001ab4:	4668      	mov	r0, sp
20001ab6:	f020 0107 	bic.w	r1, r0, #7
20001aba:	468d      	mov	sp, r1
20001abc:	b589      	push	{r0, r3, r7, lr}
20001abe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20001ac0:	f04f 0012 	mov.w	r0, #18
20001ac4:	f7ff fe84 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20001ac8:	f04f 0088 	mov.w	r0, #136	; 0x88
20001acc:	f7ff fe5c 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001ad0:	46bd      	mov	sp, r7
20001ad2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001ad6:	4685      	mov	sp, r0
20001ad8:	4770      	bx	lr
20001ada:	bf00      	nop

20001adc <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20001adc:	4668      	mov	r0, sp
20001ade:	f020 0107 	bic.w	r1, r0, #7
20001ae2:	468d      	mov	sp, r1
20001ae4:	b589      	push	{r0, r3, r7, lr}
20001ae6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20001ae8:	f04f 0013 	mov.w	r0, #19
20001aec:	f7ff fe70 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20001af0:	f04f 0089 	mov.w	r0, #137	; 0x89
20001af4:	f7ff fe48 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001af8:	46bd      	mov	sp, r7
20001afa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001afe:	4685      	mov	sp, r0
20001b00:	4770      	bx	lr
20001b02:	bf00      	nop

20001b04 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20001b04:	4668      	mov	r0, sp
20001b06:	f020 0107 	bic.w	r1, r0, #7
20001b0a:	468d      	mov	sp, r1
20001b0c:	b589      	push	{r0, r3, r7, lr}
20001b0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20001b10:	f04f 0014 	mov.w	r0, #20
20001b14:	f7ff fe5c 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20001b18:	f04f 008a 	mov.w	r0, #138	; 0x8a
20001b1c:	f7ff fe34 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001b20:	46bd      	mov	sp, r7
20001b22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b26:	4685      	mov	sp, r0
20001b28:	4770      	bx	lr
20001b2a:	bf00      	nop

20001b2c <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20001b2c:	4668      	mov	r0, sp
20001b2e:	f020 0107 	bic.w	r1, r0, #7
20001b32:	468d      	mov	sp, r1
20001b34:	b589      	push	{r0, r3, r7, lr}
20001b36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20001b38:	f04f 0015 	mov.w	r0, #21
20001b3c:	f7ff fe48 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20001b40:	f04f 008b 	mov.w	r0, #139	; 0x8b
20001b44:	f7ff fe20 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001b48:	46bd      	mov	sp, r7
20001b4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b4e:	4685      	mov	sp, r0
20001b50:	4770      	bx	lr
20001b52:	bf00      	nop

20001b54 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20001b54:	4668      	mov	r0, sp
20001b56:	f020 0107 	bic.w	r1, r0, #7
20001b5a:	468d      	mov	sp, r1
20001b5c:	b589      	push	{r0, r3, r7, lr}
20001b5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20001b60:	f04f 0016 	mov.w	r0, #22
20001b64:	f7ff fe34 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20001b68:	f04f 008c 	mov.w	r0, #140	; 0x8c
20001b6c:	f7ff fe0c 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001b70:	46bd      	mov	sp, r7
20001b72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b76:	4685      	mov	sp, r0
20001b78:	4770      	bx	lr
20001b7a:	bf00      	nop

20001b7c <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20001b7c:	4668      	mov	r0, sp
20001b7e:	f020 0107 	bic.w	r1, r0, #7
20001b82:	468d      	mov	sp, r1
20001b84:	b589      	push	{r0, r3, r7, lr}
20001b86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20001b88:	f04f 0017 	mov.w	r0, #23
20001b8c:	f7ff fe20 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20001b90:	f04f 008d 	mov.w	r0, #141	; 0x8d
20001b94:	f7ff fdf8 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001b98:	46bd      	mov	sp, r7
20001b9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b9e:	4685      	mov	sp, r0
20001ba0:	4770      	bx	lr
20001ba2:	bf00      	nop

20001ba4 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20001ba4:	4668      	mov	r0, sp
20001ba6:	f020 0107 	bic.w	r1, r0, #7
20001baa:	468d      	mov	sp, r1
20001bac:	b589      	push	{r0, r3, r7, lr}
20001bae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20001bb0:	f04f 0018 	mov.w	r0, #24
20001bb4:	f7ff fe0c 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20001bb8:	f04f 008e 	mov.w	r0, #142	; 0x8e
20001bbc:	f7ff fde4 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001bc0:	46bd      	mov	sp, r7
20001bc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001bc6:	4685      	mov	sp, r0
20001bc8:	4770      	bx	lr
20001bca:	bf00      	nop

20001bcc <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20001bcc:	4668      	mov	r0, sp
20001bce:	f020 0107 	bic.w	r1, r0, #7
20001bd2:	468d      	mov	sp, r1
20001bd4:	b589      	push	{r0, r3, r7, lr}
20001bd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20001bd8:	f04f 0019 	mov.w	r0, #25
20001bdc:	f7ff fdf8 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20001be0:	f04f 008f 	mov.w	r0, #143	; 0x8f
20001be4:	f7ff fdd0 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001be8:	46bd      	mov	sp, r7
20001bea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001bee:	4685      	mov	sp, r0
20001bf0:	4770      	bx	lr
20001bf2:	bf00      	nop

20001bf4 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20001bf4:	4668      	mov	r0, sp
20001bf6:	f020 0107 	bic.w	r1, r0, #7
20001bfa:	468d      	mov	sp, r1
20001bfc:	b589      	push	{r0, r3, r7, lr}
20001bfe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20001c00:	f04f 001a 	mov.w	r0, #26
20001c04:	f7ff fde4 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20001c08:	f04f 0090 	mov.w	r0, #144	; 0x90
20001c0c:	f7ff fdbc 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001c10:	46bd      	mov	sp, r7
20001c12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001c16:	4685      	mov	sp, r0
20001c18:	4770      	bx	lr
20001c1a:	bf00      	nop

20001c1c <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20001c1c:	4668      	mov	r0, sp
20001c1e:	f020 0107 	bic.w	r1, r0, #7
20001c22:	468d      	mov	sp, r1
20001c24:	b589      	push	{r0, r3, r7, lr}
20001c26:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20001c28:	f04f 001b 	mov.w	r0, #27
20001c2c:	f7ff fdd0 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20001c30:	f04f 0091 	mov.w	r0, #145	; 0x91
20001c34:	f7ff fda8 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001c38:	46bd      	mov	sp, r7
20001c3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001c3e:	4685      	mov	sp, r0
20001c40:	4770      	bx	lr
20001c42:	bf00      	nop

20001c44 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20001c44:	4668      	mov	r0, sp
20001c46:	f020 0107 	bic.w	r1, r0, #7
20001c4a:	468d      	mov	sp, r1
20001c4c:	b589      	push	{r0, r3, r7, lr}
20001c4e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20001c50:	f04f 001c 	mov.w	r0, #28
20001c54:	f7ff fdbc 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20001c58:	f04f 0092 	mov.w	r0, #146	; 0x92
20001c5c:	f7ff fd94 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001c60:	46bd      	mov	sp, r7
20001c62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001c66:	4685      	mov	sp, r0
20001c68:	4770      	bx	lr
20001c6a:	bf00      	nop

20001c6c <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20001c6c:	4668      	mov	r0, sp
20001c6e:	f020 0107 	bic.w	r1, r0, #7
20001c72:	468d      	mov	sp, r1
20001c74:	b589      	push	{r0, r3, r7, lr}
20001c76:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20001c78:	f04f 001d 	mov.w	r0, #29
20001c7c:	f7ff fda8 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20001c80:	f04f 0093 	mov.w	r0, #147	; 0x93
20001c84:	f7ff fd80 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001c88:	46bd      	mov	sp, r7
20001c8a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001c8e:	4685      	mov	sp, r0
20001c90:	4770      	bx	lr
20001c92:	bf00      	nop

20001c94 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20001c94:	4668      	mov	r0, sp
20001c96:	f020 0107 	bic.w	r1, r0, #7
20001c9a:	468d      	mov	sp, r1
20001c9c:	b589      	push	{r0, r3, r7, lr}
20001c9e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20001ca0:	f04f 001e 	mov.w	r0, #30
20001ca4:	f7ff fd94 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20001ca8:	f04f 0094 	mov.w	r0, #148	; 0x94
20001cac:	f7ff fd6c 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001cb0:	46bd      	mov	sp, r7
20001cb2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001cb6:	4685      	mov	sp, r0
20001cb8:	4770      	bx	lr
20001cba:	bf00      	nop

20001cbc <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20001cbc:	4668      	mov	r0, sp
20001cbe:	f020 0107 	bic.w	r1, r0, #7
20001cc2:	468d      	mov	sp, r1
20001cc4:	b589      	push	{r0, r3, r7, lr}
20001cc6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20001cc8:	f04f 001f 	mov.w	r0, #31
20001ccc:	f7ff fd80 	bl	200017d0 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20001cd0:	f04f 0095 	mov.w	r0, #149	; 0x95
20001cd4:	f7ff fd58 	bl	20001788 <NVIC_ClearPendingIRQ>
}
20001cd8:	46bd      	mov	sp, r7
20001cda:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001cde:	4685      	mov	sp, r0
20001ce0:	4770      	bx	lr
20001ce2:	bf00      	nop

20001ce4 <__libc_init_array>:
20001ce4:	b570      	push	{r4, r5, r6, lr}
20001ce6:	f642 26c8 	movw	r6, #10952	; 0x2ac8
20001cea:	f642 25c8 	movw	r5, #10952	; 0x2ac8
20001cee:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001cf2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001cf6:	1b76      	subs	r6, r6, r5
20001cf8:	10b6      	asrs	r6, r6, #2
20001cfa:	d006      	beq.n	20001d0a <__libc_init_array+0x26>
20001cfc:	2400      	movs	r4, #0
20001cfe:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001d02:	3401      	adds	r4, #1
20001d04:	4798      	blx	r3
20001d06:	42a6      	cmp	r6, r4
20001d08:	d8f9      	bhi.n	20001cfe <__libc_init_array+0x1a>
20001d0a:	f642 25c8 	movw	r5, #10952	; 0x2ac8
20001d0e:	f642 26cc 	movw	r6, #10956	; 0x2acc
20001d12:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001d16:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001d1a:	1b76      	subs	r6, r6, r5
20001d1c:	f000 fec8 	bl	20002ab0 <_init>
20001d20:	10b6      	asrs	r6, r6, #2
20001d22:	d006      	beq.n	20001d32 <__libc_init_array+0x4e>
20001d24:	2400      	movs	r4, #0
20001d26:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001d2a:	3401      	adds	r4, #1
20001d2c:	4798      	blx	r3
20001d2e:	42a6      	cmp	r6, r4
20001d30:	d8f9      	bhi.n	20001d26 <__libc_init_array+0x42>
20001d32:	bd70      	pop	{r4, r5, r6, pc}

20001d34 <free>:
20001d34:	f642 23fc 	movw	r3, #11004	; 0x2afc
20001d38:	4601      	mov	r1, r0
20001d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d3e:	6818      	ldr	r0, [r3, #0]
20001d40:	f000 bd14 	b.w	2000276c <_free_r>

20001d44 <malloc>:
20001d44:	f642 23fc 	movw	r3, #11004	; 0x2afc
20001d48:	4601      	mov	r1, r0
20001d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d4e:	6818      	ldr	r0, [r3, #0]
20001d50:	f000 b800 	b.w	20001d54 <_malloc_r>

20001d54 <_malloc_r>:
20001d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20001d58:	f101 040b 	add.w	r4, r1, #11
20001d5c:	2c16      	cmp	r4, #22
20001d5e:	b083      	sub	sp, #12
20001d60:	4606      	mov	r6, r0
20001d62:	d82f      	bhi.n	20001dc4 <_malloc_r+0x70>
20001d64:	2300      	movs	r3, #0
20001d66:	2410      	movs	r4, #16
20001d68:	428c      	cmp	r4, r1
20001d6a:	bf2c      	ite	cs
20001d6c:	4619      	movcs	r1, r3
20001d6e:	f043 0101 	orrcc.w	r1, r3, #1
20001d72:	2900      	cmp	r1, #0
20001d74:	d130      	bne.n	20001dd8 <_malloc_r+0x84>
20001d76:	4630      	mov	r0, r6
20001d78:	f000 fb86 	bl	20002488 <__malloc_lock>
20001d7c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20001d80:	d22e      	bcs.n	20001de0 <_malloc_r+0x8c>
20001d82:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20001d86:	f642 35f0 	movw	r5, #11248	; 0x2bf0
20001d8a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001d8e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20001d92:	68d3      	ldr	r3, [r2, #12]
20001d94:	4293      	cmp	r3, r2
20001d96:	f000 8206 	beq.w	200021a6 <_malloc_r+0x452>
20001d9a:	685a      	ldr	r2, [r3, #4]
20001d9c:	f103 0508 	add.w	r5, r3, #8
20001da0:	68d9      	ldr	r1, [r3, #12]
20001da2:	4630      	mov	r0, r6
20001da4:	f022 0c03 	bic.w	ip, r2, #3
20001da8:	689a      	ldr	r2, [r3, #8]
20001daa:	4463      	add	r3, ip
20001dac:	685c      	ldr	r4, [r3, #4]
20001dae:	608a      	str	r2, [r1, #8]
20001db0:	f044 0401 	orr.w	r4, r4, #1
20001db4:	60d1      	str	r1, [r2, #12]
20001db6:	605c      	str	r4, [r3, #4]
20001db8:	f000 fb68 	bl	2000248c <__malloc_unlock>
20001dbc:	4628      	mov	r0, r5
20001dbe:	b003      	add	sp, #12
20001dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20001dc4:	f024 0407 	bic.w	r4, r4, #7
20001dc8:	0fe3      	lsrs	r3, r4, #31
20001dca:	428c      	cmp	r4, r1
20001dcc:	bf2c      	ite	cs
20001dce:	4619      	movcs	r1, r3
20001dd0:	f043 0101 	orrcc.w	r1, r3, #1
20001dd4:	2900      	cmp	r1, #0
20001dd6:	d0ce      	beq.n	20001d76 <_malloc_r+0x22>
20001dd8:	230c      	movs	r3, #12
20001dda:	2500      	movs	r5, #0
20001ddc:	6033      	str	r3, [r6, #0]
20001dde:	e7ed      	b.n	20001dbc <_malloc_r+0x68>
20001de0:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20001de4:	bf04      	itt	eq
20001de6:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20001dea:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20001dee:	f040 8090 	bne.w	20001f12 <_malloc_r+0x1be>
20001df2:	f642 35f0 	movw	r5, #11248	; 0x2bf0
20001df6:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001dfa:	1828      	adds	r0, r5, r0
20001dfc:	68c3      	ldr	r3, [r0, #12]
20001dfe:	4298      	cmp	r0, r3
20001e00:	d106      	bne.n	20001e10 <_malloc_r+0xbc>
20001e02:	e00d      	b.n	20001e20 <_malloc_r+0xcc>
20001e04:	2a00      	cmp	r2, #0
20001e06:	f280 816f 	bge.w	200020e8 <_malloc_r+0x394>
20001e0a:	68db      	ldr	r3, [r3, #12]
20001e0c:	4298      	cmp	r0, r3
20001e0e:	d007      	beq.n	20001e20 <_malloc_r+0xcc>
20001e10:	6859      	ldr	r1, [r3, #4]
20001e12:	f021 0103 	bic.w	r1, r1, #3
20001e16:	1b0a      	subs	r2, r1, r4
20001e18:	2a0f      	cmp	r2, #15
20001e1a:	ddf3      	ble.n	20001e04 <_malloc_r+0xb0>
20001e1c:	f10e 3eff 	add.w	lr, lr, #4294967295
20001e20:	f10e 0e01 	add.w	lr, lr, #1
20001e24:	f642 37f0 	movw	r7, #11248	; 0x2bf0
20001e28:	f2c2 0700 	movt	r7, #8192	; 0x2000
20001e2c:	f107 0108 	add.w	r1, r7, #8
20001e30:	688b      	ldr	r3, [r1, #8]
20001e32:	4299      	cmp	r1, r3
20001e34:	bf08      	it	eq
20001e36:	687a      	ldreq	r2, [r7, #4]
20001e38:	d026      	beq.n	20001e88 <_malloc_r+0x134>
20001e3a:	685a      	ldr	r2, [r3, #4]
20001e3c:	f022 0c03 	bic.w	ip, r2, #3
20001e40:	ebc4 020c 	rsb	r2, r4, ip
20001e44:	2a0f      	cmp	r2, #15
20001e46:	f300 8194 	bgt.w	20002172 <_malloc_r+0x41e>
20001e4a:	2a00      	cmp	r2, #0
20001e4c:	60c9      	str	r1, [r1, #12]
20001e4e:	6089      	str	r1, [r1, #8]
20001e50:	f280 8099 	bge.w	20001f86 <_malloc_r+0x232>
20001e54:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20001e58:	f080 8165 	bcs.w	20002126 <_malloc_r+0x3d2>
20001e5c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20001e60:	f04f 0a01 	mov.w	sl, #1
20001e64:	687a      	ldr	r2, [r7, #4]
20001e66:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20001e6a:	ea4f 0cac 	mov.w	ip, ip, asr #2
20001e6e:	fa0a fc0c 	lsl.w	ip, sl, ip
20001e72:	60d8      	str	r0, [r3, #12]
20001e74:	f8d0 8008 	ldr.w	r8, [r0, #8]
20001e78:	ea4c 0202 	orr.w	r2, ip, r2
20001e7c:	607a      	str	r2, [r7, #4]
20001e7e:	f8c3 8008 	str.w	r8, [r3, #8]
20001e82:	f8c8 300c 	str.w	r3, [r8, #12]
20001e86:	6083      	str	r3, [r0, #8]
20001e88:	f04f 0c01 	mov.w	ip, #1
20001e8c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20001e90:	fa0c fc03 	lsl.w	ip, ip, r3
20001e94:	4594      	cmp	ip, r2
20001e96:	f200 8082 	bhi.w	20001f9e <_malloc_r+0x24a>
20001e9a:	ea12 0f0c 	tst.w	r2, ip
20001e9e:	d108      	bne.n	20001eb2 <_malloc_r+0x15e>
20001ea0:	f02e 0e03 	bic.w	lr, lr, #3
20001ea4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20001ea8:	f10e 0e04 	add.w	lr, lr, #4
20001eac:	ea12 0f0c 	tst.w	r2, ip
20001eb0:	d0f8      	beq.n	20001ea4 <_malloc_r+0x150>
20001eb2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20001eb6:	46f2      	mov	sl, lr
20001eb8:	46c8      	mov	r8, r9
20001eba:	f8d8 300c 	ldr.w	r3, [r8, #12]
20001ebe:	4598      	cmp	r8, r3
20001ec0:	d107      	bne.n	20001ed2 <_malloc_r+0x17e>
20001ec2:	e168      	b.n	20002196 <_malloc_r+0x442>
20001ec4:	2a00      	cmp	r2, #0
20001ec6:	f280 8178 	bge.w	200021ba <_malloc_r+0x466>
20001eca:	68db      	ldr	r3, [r3, #12]
20001ecc:	4598      	cmp	r8, r3
20001ece:	f000 8162 	beq.w	20002196 <_malloc_r+0x442>
20001ed2:	6858      	ldr	r0, [r3, #4]
20001ed4:	f020 0003 	bic.w	r0, r0, #3
20001ed8:	1b02      	subs	r2, r0, r4
20001eda:	2a0f      	cmp	r2, #15
20001edc:	ddf2      	ble.n	20001ec4 <_malloc_r+0x170>
20001ede:	461d      	mov	r5, r3
20001ee0:	191f      	adds	r7, r3, r4
20001ee2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20001ee6:	f044 0e01 	orr.w	lr, r4, #1
20001eea:	f855 4f08 	ldr.w	r4, [r5, #8]!
20001eee:	4630      	mov	r0, r6
20001ef0:	50ba      	str	r2, [r7, r2]
20001ef2:	f042 0201 	orr.w	r2, r2, #1
20001ef6:	f8c3 e004 	str.w	lr, [r3, #4]
20001efa:	f8cc 4008 	str.w	r4, [ip, #8]
20001efe:	f8c4 c00c 	str.w	ip, [r4, #12]
20001f02:	608f      	str	r7, [r1, #8]
20001f04:	60cf      	str	r7, [r1, #12]
20001f06:	607a      	str	r2, [r7, #4]
20001f08:	60b9      	str	r1, [r7, #8]
20001f0a:	60f9      	str	r1, [r7, #12]
20001f0c:	f000 fabe 	bl	2000248c <__malloc_unlock>
20001f10:	e754      	b.n	20001dbc <_malloc_r+0x68>
20001f12:	f1be 0f04 	cmp.w	lr, #4
20001f16:	bf9e      	ittt	ls
20001f18:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20001f1c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20001f20:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001f24:	f67f af65 	bls.w	20001df2 <_malloc_r+0x9e>
20001f28:	f1be 0f14 	cmp.w	lr, #20
20001f2c:	bf9c      	itt	ls
20001f2e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20001f32:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001f36:	f67f af5c 	bls.w	20001df2 <_malloc_r+0x9e>
20001f3a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20001f3e:	bf9e      	ittt	ls
20001f40:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20001f44:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20001f48:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001f4c:	f67f af51 	bls.w	20001df2 <_malloc_r+0x9e>
20001f50:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20001f54:	bf9e      	ittt	ls
20001f56:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20001f5a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20001f5e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001f62:	f67f af46 	bls.w	20001df2 <_malloc_r+0x9e>
20001f66:	f240 5354 	movw	r3, #1364	; 0x554
20001f6a:	459e      	cmp	lr, r3
20001f6c:	bf95      	itete	ls
20001f6e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20001f72:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20001f76:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20001f7a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20001f7e:	bf98      	it	ls
20001f80:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001f84:	e735      	b.n	20001df2 <_malloc_r+0x9e>
20001f86:	eb03 020c 	add.w	r2, r3, ip
20001f8a:	f103 0508 	add.w	r5, r3, #8
20001f8e:	4630      	mov	r0, r6
20001f90:	6853      	ldr	r3, [r2, #4]
20001f92:	f043 0301 	orr.w	r3, r3, #1
20001f96:	6053      	str	r3, [r2, #4]
20001f98:	f000 fa78 	bl	2000248c <__malloc_unlock>
20001f9c:	e70e      	b.n	20001dbc <_malloc_r+0x68>
20001f9e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001fa2:	f8d8 3004 	ldr.w	r3, [r8, #4]
20001fa6:	f023 0903 	bic.w	r9, r3, #3
20001faa:	ebc4 0209 	rsb	r2, r4, r9
20001fae:	454c      	cmp	r4, r9
20001fb0:	bf94      	ite	ls
20001fb2:	2300      	movls	r3, #0
20001fb4:	2301      	movhi	r3, #1
20001fb6:	2a0f      	cmp	r2, #15
20001fb8:	bfd8      	it	le
20001fba:	f043 0301 	orrle.w	r3, r3, #1
20001fbe:	2b00      	cmp	r3, #0
20001fc0:	f000 80a1 	beq.w	20002106 <_malloc_r+0x3b2>
20001fc4:	f243 0b1c 	movw	fp, #12316	; 0x301c
20001fc8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20001fcc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20001fd0:	f8db 3000 	ldr.w	r3, [fp]
20001fd4:	3310      	adds	r3, #16
20001fd6:	191b      	adds	r3, r3, r4
20001fd8:	f1b2 3fff 	cmp.w	r2, #4294967295
20001fdc:	d006      	beq.n	20001fec <_malloc_r+0x298>
20001fde:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20001fe2:	331f      	adds	r3, #31
20001fe4:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20001fe8:	f023 031f 	bic.w	r3, r3, #31
20001fec:	4619      	mov	r1, r3
20001fee:	4630      	mov	r0, r6
20001ff0:	9301      	str	r3, [sp, #4]
20001ff2:	f000 fa4d 	bl	20002490 <_sbrk_r>
20001ff6:	9b01      	ldr	r3, [sp, #4]
20001ff8:	f1b0 3fff 	cmp.w	r0, #4294967295
20001ffc:	4682      	mov	sl, r0
20001ffe:	f000 80f4 	beq.w	200021ea <_malloc_r+0x496>
20002002:	eb08 0109 	add.w	r1, r8, r9
20002006:	4281      	cmp	r1, r0
20002008:	f200 80ec 	bhi.w	200021e4 <_malloc_r+0x490>
2000200c:	f8db 2004 	ldr.w	r2, [fp, #4]
20002010:	189a      	adds	r2, r3, r2
20002012:	4551      	cmp	r1, sl
20002014:	f8cb 2004 	str.w	r2, [fp, #4]
20002018:	f000 8145 	beq.w	200022a6 <_malloc_r+0x552>
2000201c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20002020:	f642 30f0 	movw	r0, #11248	; 0x2bf0
20002024:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002028:	f1b5 3fff 	cmp.w	r5, #4294967295
2000202c:	bf08      	it	eq
2000202e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20002032:	d003      	beq.n	2000203c <_malloc_r+0x2e8>
20002034:	4452      	add	r2, sl
20002036:	1a51      	subs	r1, r2, r1
20002038:	f8cb 1004 	str.w	r1, [fp, #4]
2000203c:	f01a 0507 	ands.w	r5, sl, #7
20002040:	4630      	mov	r0, r6
20002042:	bf17      	itett	ne
20002044:	f1c5 0508 	rsbne	r5, r5, #8
20002048:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
2000204c:	44aa      	addne	sl, r5
2000204e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20002052:	4453      	add	r3, sl
20002054:	051b      	lsls	r3, r3, #20
20002056:	0d1b      	lsrs	r3, r3, #20
20002058:	1aed      	subs	r5, r5, r3
2000205a:	4629      	mov	r1, r5
2000205c:	f000 fa18 	bl	20002490 <_sbrk_r>
20002060:	f1b0 3fff 	cmp.w	r0, #4294967295
20002064:	f000 812c 	beq.w	200022c0 <_malloc_r+0x56c>
20002068:	ebca 0100 	rsb	r1, sl, r0
2000206c:	1949      	adds	r1, r1, r5
2000206e:	f041 0101 	orr.w	r1, r1, #1
20002072:	f8db 2004 	ldr.w	r2, [fp, #4]
20002076:	f243 031c 	movw	r3, #12316	; 0x301c
2000207a:	f8c7 a008 	str.w	sl, [r7, #8]
2000207e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002082:	18aa      	adds	r2, r5, r2
20002084:	45b8      	cmp	r8, r7
20002086:	f8cb 2004 	str.w	r2, [fp, #4]
2000208a:	f8ca 1004 	str.w	r1, [sl, #4]
2000208e:	d017      	beq.n	200020c0 <_malloc_r+0x36c>
20002090:	f1b9 0f0f 	cmp.w	r9, #15
20002094:	f240 80df 	bls.w	20002256 <_malloc_r+0x502>
20002098:	f1a9 010c 	sub.w	r1, r9, #12
2000209c:	2505      	movs	r5, #5
2000209e:	f021 0107 	bic.w	r1, r1, #7
200020a2:	eb08 0001 	add.w	r0, r8, r1
200020a6:	290f      	cmp	r1, #15
200020a8:	6085      	str	r5, [r0, #8]
200020aa:	6045      	str	r5, [r0, #4]
200020ac:	f8d8 0004 	ldr.w	r0, [r8, #4]
200020b0:	f000 0001 	and.w	r0, r0, #1
200020b4:	ea41 0000 	orr.w	r0, r1, r0
200020b8:	f8c8 0004 	str.w	r0, [r8, #4]
200020bc:	f200 80ac 	bhi.w	20002218 <_malloc_r+0x4c4>
200020c0:	46d0      	mov	r8, sl
200020c2:	f243 031c 	movw	r3, #12316	; 0x301c
200020c6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200020ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020ce:	428a      	cmp	r2, r1
200020d0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200020d4:	bf88      	it	hi
200020d6:	62da      	strhi	r2, [r3, #44]	; 0x2c
200020d8:	f243 031c 	movw	r3, #12316	; 0x301c
200020dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020e0:	428a      	cmp	r2, r1
200020e2:	bf88      	it	hi
200020e4:	631a      	strhi	r2, [r3, #48]	; 0x30
200020e6:	e082      	b.n	200021ee <_malloc_r+0x49a>
200020e8:	185c      	adds	r4, r3, r1
200020ea:	689a      	ldr	r2, [r3, #8]
200020ec:	68d9      	ldr	r1, [r3, #12]
200020ee:	4630      	mov	r0, r6
200020f0:	6866      	ldr	r6, [r4, #4]
200020f2:	f103 0508 	add.w	r5, r3, #8
200020f6:	608a      	str	r2, [r1, #8]
200020f8:	f046 0301 	orr.w	r3, r6, #1
200020fc:	60d1      	str	r1, [r2, #12]
200020fe:	6063      	str	r3, [r4, #4]
20002100:	f000 f9c4 	bl	2000248c <__malloc_unlock>
20002104:	e65a      	b.n	20001dbc <_malloc_r+0x68>
20002106:	eb08 0304 	add.w	r3, r8, r4
2000210a:	f042 0201 	orr.w	r2, r2, #1
2000210e:	f044 0401 	orr.w	r4, r4, #1
20002112:	4630      	mov	r0, r6
20002114:	f8c8 4004 	str.w	r4, [r8, #4]
20002118:	f108 0508 	add.w	r5, r8, #8
2000211c:	605a      	str	r2, [r3, #4]
2000211e:	60bb      	str	r3, [r7, #8]
20002120:	f000 f9b4 	bl	2000248c <__malloc_unlock>
20002124:	e64a      	b.n	20001dbc <_malloc_r+0x68>
20002126:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000212a:	2a04      	cmp	r2, #4
2000212c:	d954      	bls.n	200021d8 <_malloc_r+0x484>
2000212e:	2a14      	cmp	r2, #20
20002130:	f200 8089 	bhi.w	20002246 <_malloc_r+0x4f2>
20002134:	325b      	adds	r2, #91	; 0x5b
20002136:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000213a:	44a8      	add	r8, r5
2000213c:	f642 37f0 	movw	r7, #11248	; 0x2bf0
20002140:	f2c2 0700 	movt	r7, #8192	; 0x2000
20002144:	f8d8 0008 	ldr.w	r0, [r8, #8]
20002148:	4540      	cmp	r0, r8
2000214a:	d103      	bne.n	20002154 <_malloc_r+0x400>
2000214c:	e06f      	b.n	2000222e <_malloc_r+0x4da>
2000214e:	6880      	ldr	r0, [r0, #8]
20002150:	4580      	cmp	r8, r0
20002152:	d004      	beq.n	2000215e <_malloc_r+0x40a>
20002154:	6842      	ldr	r2, [r0, #4]
20002156:	f022 0203 	bic.w	r2, r2, #3
2000215a:	4594      	cmp	ip, r2
2000215c:	d3f7      	bcc.n	2000214e <_malloc_r+0x3fa>
2000215e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20002162:	f8c3 c00c 	str.w	ip, [r3, #12]
20002166:	6098      	str	r0, [r3, #8]
20002168:	687a      	ldr	r2, [r7, #4]
2000216a:	60c3      	str	r3, [r0, #12]
2000216c:	f8cc 3008 	str.w	r3, [ip, #8]
20002170:	e68a      	b.n	20001e88 <_malloc_r+0x134>
20002172:	191f      	adds	r7, r3, r4
20002174:	4630      	mov	r0, r6
20002176:	f044 0401 	orr.w	r4, r4, #1
2000217a:	60cf      	str	r7, [r1, #12]
2000217c:	605c      	str	r4, [r3, #4]
2000217e:	f103 0508 	add.w	r5, r3, #8
20002182:	50ba      	str	r2, [r7, r2]
20002184:	f042 0201 	orr.w	r2, r2, #1
20002188:	608f      	str	r7, [r1, #8]
2000218a:	607a      	str	r2, [r7, #4]
2000218c:	60b9      	str	r1, [r7, #8]
2000218e:	60f9      	str	r1, [r7, #12]
20002190:	f000 f97c 	bl	2000248c <__malloc_unlock>
20002194:	e612      	b.n	20001dbc <_malloc_r+0x68>
20002196:	f10a 0a01 	add.w	sl, sl, #1
2000219a:	f01a 0f03 	tst.w	sl, #3
2000219e:	d05f      	beq.n	20002260 <_malloc_r+0x50c>
200021a0:	f103 0808 	add.w	r8, r3, #8
200021a4:	e689      	b.n	20001eba <_malloc_r+0x166>
200021a6:	f103 0208 	add.w	r2, r3, #8
200021aa:	68d3      	ldr	r3, [r2, #12]
200021ac:	429a      	cmp	r2, r3
200021ae:	bf08      	it	eq
200021b0:	f10e 0e02 	addeq.w	lr, lr, #2
200021b4:	f43f ae36 	beq.w	20001e24 <_malloc_r+0xd0>
200021b8:	e5ef      	b.n	20001d9a <_malloc_r+0x46>
200021ba:	461d      	mov	r5, r3
200021bc:	1819      	adds	r1, r3, r0
200021be:	68da      	ldr	r2, [r3, #12]
200021c0:	4630      	mov	r0, r6
200021c2:	f855 3f08 	ldr.w	r3, [r5, #8]!
200021c6:	684c      	ldr	r4, [r1, #4]
200021c8:	6093      	str	r3, [r2, #8]
200021ca:	f044 0401 	orr.w	r4, r4, #1
200021ce:	60da      	str	r2, [r3, #12]
200021d0:	604c      	str	r4, [r1, #4]
200021d2:	f000 f95b 	bl	2000248c <__malloc_unlock>
200021d6:	e5f1      	b.n	20001dbc <_malloc_r+0x68>
200021d8:	ea4f 129c 	mov.w	r2, ip, lsr #6
200021dc:	3238      	adds	r2, #56	; 0x38
200021de:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200021e2:	e7aa      	b.n	2000213a <_malloc_r+0x3e6>
200021e4:	45b8      	cmp	r8, r7
200021e6:	f43f af11 	beq.w	2000200c <_malloc_r+0x2b8>
200021ea:	f8d7 8008 	ldr.w	r8, [r7, #8]
200021ee:	f8d8 2004 	ldr.w	r2, [r8, #4]
200021f2:	f022 0203 	bic.w	r2, r2, #3
200021f6:	4294      	cmp	r4, r2
200021f8:	bf94      	ite	ls
200021fa:	2300      	movls	r3, #0
200021fc:	2301      	movhi	r3, #1
200021fe:	1b12      	subs	r2, r2, r4
20002200:	2a0f      	cmp	r2, #15
20002202:	bfd8      	it	le
20002204:	f043 0301 	orrle.w	r3, r3, #1
20002208:	2b00      	cmp	r3, #0
2000220a:	f43f af7c 	beq.w	20002106 <_malloc_r+0x3b2>
2000220e:	4630      	mov	r0, r6
20002210:	2500      	movs	r5, #0
20002212:	f000 f93b 	bl	2000248c <__malloc_unlock>
20002216:	e5d1      	b.n	20001dbc <_malloc_r+0x68>
20002218:	f108 0108 	add.w	r1, r8, #8
2000221c:	4630      	mov	r0, r6
2000221e:	9301      	str	r3, [sp, #4]
20002220:	f000 faa4 	bl	2000276c <_free_r>
20002224:	9b01      	ldr	r3, [sp, #4]
20002226:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000222a:	685a      	ldr	r2, [r3, #4]
2000222c:	e749      	b.n	200020c2 <_malloc_r+0x36e>
2000222e:	f04f 0a01 	mov.w	sl, #1
20002232:	f8d7 8004 	ldr.w	r8, [r7, #4]
20002236:	1092      	asrs	r2, r2, #2
20002238:	4684      	mov	ip, r0
2000223a:	fa0a f202 	lsl.w	r2, sl, r2
2000223e:	ea48 0202 	orr.w	r2, r8, r2
20002242:	607a      	str	r2, [r7, #4]
20002244:	e78d      	b.n	20002162 <_malloc_r+0x40e>
20002246:	2a54      	cmp	r2, #84	; 0x54
20002248:	d824      	bhi.n	20002294 <_malloc_r+0x540>
2000224a:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000224e:	326e      	adds	r2, #110	; 0x6e
20002250:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002254:	e771      	b.n	2000213a <_malloc_r+0x3e6>
20002256:	2301      	movs	r3, #1
20002258:	46d0      	mov	r8, sl
2000225a:	f8ca 3004 	str.w	r3, [sl, #4]
2000225e:	e7c6      	b.n	200021ee <_malloc_r+0x49a>
20002260:	464a      	mov	r2, r9
20002262:	f01e 0f03 	tst.w	lr, #3
20002266:	4613      	mov	r3, r2
20002268:	f10e 3eff 	add.w	lr, lr, #4294967295
2000226c:	d033      	beq.n	200022d6 <_malloc_r+0x582>
2000226e:	f853 2908 	ldr.w	r2, [r3], #-8
20002272:	429a      	cmp	r2, r3
20002274:	d0f5      	beq.n	20002262 <_malloc_r+0x50e>
20002276:	687b      	ldr	r3, [r7, #4]
20002278:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000227c:	459c      	cmp	ip, r3
2000227e:	f63f ae8e 	bhi.w	20001f9e <_malloc_r+0x24a>
20002282:	f1bc 0f00 	cmp.w	ip, #0
20002286:	f43f ae8a 	beq.w	20001f9e <_malloc_r+0x24a>
2000228a:	ea1c 0f03 	tst.w	ip, r3
2000228e:	d027      	beq.n	200022e0 <_malloc_r+0x58c>
20002290:	46d6      	mov	lr, sl
20002292:	e60e      	b.n	20001eb2 <_malloc_r+0x15e>
20002294:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20002298:	d815      	bhi.n	200022c6 <_malloc_r+0x572>
2000229a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000229e:	3277      	adds	r2, #119	; 0x77
200022a0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200022a4:	e749      	b.n	2000213a <_malloc_r+0x3e6>
200022a6:	0508      	lsls	r0, r1, #20
200022a8:	0d00      	lsrs	r0, r0, #20
200022aa:	2800      	cmp	r0, #0
200022ac:	f47f aeb6 	bne.w	2000201c <_malloc_r+0x2c8>
200022b0:	f8d7 8008 	ldr.w	r8, [r7, #8]
200022b4:	444b      	add	r3, r9
200022b6:	f043 0301 	orr.w	r3, r3, #1
200022ba:	f8c8 3004 	str.w	r3, [r8, #4]
200022be:	e700      	b.n	200020c2 <_malloc_r+0x36e>
200022c0:	2101      	movs	r1, #1
200022c2:	2500      	movs	r5, #0
200022c4:	e6d5      	b.n	20002072 <_malloc_r+0x31e>
200022c6:	f240 5054 	movw	r0, #1364	; 0x554
200022ca:	4282      	cmp	r2, r0
200022cc:	d90d      	bls.n	200022ea <_malloc_r+0x596>
200022ce:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200022d2:	227e      	movs	r2, #126	; 0x7e
200022d4:	e731      	b.n	2000213a <_malloc_r+0x3e6>
200022d6:	687b      	ldr	r3, [r7, #4]
200022d8:	ea23 030c 	bic.w	r3, r3, ip
200022dc:	607b      	str	r3, [r7, #4]
200022de:	e7cb      	b.n	20002278 <_malloc_r+0x524>
200022e0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200022e4:	f10a 0a04 	add.w	sl, sl, #4
200022e8:	e7cf      	b.n	2000228a <_malloc_r+0x536>
200022ea:	ea4f 429c 	mov.w	r2, ip, lsr #18
200022ee:	327c      	adds	r2, #124	; 0x7c
200022f0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200022f4:	e721      	b.n	2000213a <_malloc_r+0x3e6>
200022f6:	bf00      	nop

200022f8 <memcpy>:
200022f8:	2a03      	cmp	r2, #3
200022fa:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
200022fe:	d80b      	bhi.n	20002318 <memcpy+0x20>
20002300:	b13a      	cbz	r2, 20002312 <memcpy+0x1a>
20002302:	2300      	movs	r3, #0
20002304:	f811 c003 	ldrb.w	ip, [r1, r3]
20002308:	f800 c003 	strb.w	ip, [r0, r3]
2000230c:	3301      	adds	r3, #1
2000230e:	4293      	cmp	r3, r2
20002310:	d1f8      	bne.n	20002304 <memcpy+0xc>
20002312:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20002316:	4770      	bx	lr
20002318:	1882      	adds	r2, r0, r2
2000231a:	460c      	mov	r4, r1
2000231c:	4603      	mov	r3, r0
2000231e:	e003      	b.n	20002328 <memcpy+0x30>
20002320:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20002324:	f803 1c01 	strb.w	r1, [r3, #-1]
20002328:	f003 0603 	and.w	r6, r3, #3
2000232c:	4619      	mov	r1, r3
2000232e:	46a4      	mov	ip, r4
20002330:	3301      	adds	r3, #1
20002332:	3401      	adds	r4, #1
20002334:	2e00      	cmp	r6, #0
20002336:	d1f3      	bne.n	20002320 <memcpy+0x28>
20002338:	f01c 0403 	ands.w	r4, ip, #3
2000233c:	4663      	mov	r3, ip
2000233e:	bf08      	it	eq
20002340:	ebc1 0c02 	rsbeq	ip, r1, r2
20002344:	d068      	beq.n	20002418 <memcpy+0x120>
20002346:	4265      	negs	r5, r4
20002348:	f1c4 0a04 	rsb	sl, r4, #4
2000234c:	eb0c 0705 	add.w	r7, ip, r5
20002350:	4633      	mov	r3, r6
20002352:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20002356:	f85c 6005 	ldr.w	r6, [ip, r5]
2000235a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000235e:	1a55      	subs	r5, r2, r1
20002360:	e008      	b.n	20002374 <memcpy+0x7c>
20002362:	f857 4f04 	ldr.w	r4, [r7, #4]!
20002366:	4626      	mov	r6, r4
20002368:	fa04 f40a 	lsl.w	r4, r4, sl
2000236c:	ea49 0404 	orr.w	r4, r9, r4
20002370:	50cc      	str	r4, [r1, r3]
20002372:	3304      	adds	r3, #4
20002374:	185c      	adds	r4, r3, r1
20002376:	2d03      	cmp	r5, #3
20002378:	fa26 f908 	lsr.w	r9, r6, r8
2000237c:	f1a5 0504 	sub.w	r5, r5, #4
20002380:	eb0c 0603 	add.w	r6, ip, r3
20002384:	dced      	bgt.n	20002362 <memcpy+0x6a>
20002386:	2300      	movs	r3, #0
20002388:	e002      	b.n	20002390 <memcpy+0x98>
2000238a:	5cf1      	ldrb	r1, [r6, r3]
2000238c:	54e1      	strb	r1, [r4, r3]
2000238e:	3301      	adds	r3, #1
20002390:	1919      	adds	r1, r3, r4
20002392:	4291      	cmp	r1, r2
20002394:	d3f9      	bcc.n	2000238a <memcpy+0x92>
20002396:	e7bc      	b.n	20002312 <memcpy+0x1a>
20002398:	f853 4c40 	ldr.w	r4, [r3, #-64]
2000239c:	f841 4c40 	str.w	r4, [r1, #-64]
200023a0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200023a4:	f841 4c3c 	str.w	r4, [r1, #-60]
200023a8:	f853 4c38 	ldr.w	r4, [r3, #-56]
200023ac:	f841 4c38 	str.w	r4, [r1, #-56]
200023b0:	f853 4c34 	ldr.w	r4, [r3, #-52]
200023b4:	f841 4c34 	str.w	r4, [r1, #-52]
200023b8:	f853 4c30 	ldr.w	r4, [r3, #-48]
200023bc:	f841 4c30 	str.w	r4, [r1, #-48]
200023c0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200023c4:	f841 4c2c 	str.w	r4, [r1, #-44]
200023c8:	f853 4c28 	ldr.w	r4, [r3, #-40]
200023cc:	f841 4c28 	str.w	r4, [r1, #-40]
200023d0:	f853 4c24 	ldr.w	r4, [r3, #-36]
200023d4:	f841 4c24 	str.w	r4, [r1, #-36]
200023d8:	f853 4c20 	ldr.w	r4, [r3, #-32]
200023dc:	f841 4c20 	str.w	r4, [r1, #-32]
200023e0:	f853 4c1c 	ldr.w	r4, [r3, #-28]
200023e4:	f841 4c1c 	str.w	r4, [r1, #-28]
200023e8:	f853 4c18 	ldr.w	r4, [r3, #-24]
200023ec:	f841 4c18 	str.w	r4, [r1, #-24]
200023f0:	f853 4c14 	ldr.w	r4, [r3, #-20]
200023f4:	f841 4c14 	str.w	r4, [r1, #-20]
200023f8:	f853 4c10 	ldr.w	r4, [r3, #-16]
200023fc:	f841 4c10 	str.w	r4, [r1, #-16]
20002400:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20002404:	f841 4c0c 	str.w	r4, [r1, #-12]
20002408:	f853 4c08 	ldr.w	r4, [r3, #-8]
2000240c:	f841 4c08 	str.w	r4, [r1, #-8]
20002410:	f853 4c04 	ldr.w	r4, [r3, #-4]
20002414:	f841 4c04 	str.w	r4, [r1, #-4]
20002418:	461c      	mov	r4, r3
2000241a:	460d      	mov	r5, r1
2000241c:	3340      	adds	r3, #64	; 0x40
2000241e:	3140      	adds	r1, #64	; 0x40
20002420:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20002424:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20002428:	dcb6      	bgt.n	20002398 <memcpy+0xa0>
2000242a:	4621      	mov	r1, r4
2000242c:	462b      	mov	r3, r5
2000242e:	1b54      	subs	r4, r2, r5
20002430:	e00f      	b.n	20002452 <memcpy+0x15a>
20002432:	f851 5c10 	ldr.w	r5, [r1, #-16]
20002436:	f843 5c10 	str.w	r5, [r3, #-16]
2000243a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000243e:	f843 5c0c 	str.w	r5, [r3, #-12]
20002442:	f851 5c08 	ldr.w	r5, [r1, #-8]
20002446:	f843 5c08 	str.w	r5, [r3, #-8]
2000244a:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000244e:	f843 5c04 	str.w	r5, [r3, #-4]
20002452:	2c0f      	cmp	r4, #15
20002454:	460d      	mov	r5, r1
20002456:	469c      	mov	ip, r3
20002458:	f101 0110 	add.w	r1, r1, #16
2000245c:	f103 0310 	add.w	r3, r3, #16
20002460:	f1a4 0410 	sub.w	r4, r4, #16
20002464:	dce5      	bgt.n	20002432 <memcpy+0x13a>
20002466:	ebcc 0102 	rsb	r1, ip, r2
2000246a:	2300      	movs	r3, #0
2000246c:	e003      	b.n	20002476 <memcpy+0x17e>
2000246e:	58ec      	ldr	r4, [r5, r3]
20002470:	f84c 4003 	str.w	r4, [ip, r3]
20002474:	3304      	adds	r3, #4
20002476:	195e      	adds	r6, r3, r5
20002478:	2903      	cmp	r1, #3
2000247a:	eb03 040c 	add.w	r4, r3, ip
2000247e:	f1a1 0104 	sub.w	r1, r1, #4
20002482:	dcf4      	bgt.n	2000246e <memcpy+0x176>
20002484:	e77f      	b.n	20002386 <memcpy+0x8e>
20002486:	bf00      	nop

20002488 <__malloc_lock>:
20002488:	4770      	bx	lr
2000248a:	bf00      	nop

2000248c <__malloc_unlock>:
2000248c:	4770      	bx	lr
2000248e:	bf00      	nop

20002490 <_sbrk_r>:
20002490:	b538      	push	{r3, r4, r5, lr}
20002492:	f243 04a8 	movw	r4, #12456	; 0x30a8
20002496:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000249a:	4605      	mov	r5, r0
2000249c:	4608      	mov	r0, r1
2000249e:	2300      	movs	r3, #0
200024a0:	6023      	str	r3, [r4, #0]
200024a2:	f7fe fa37 	bl	20000914 <_sbrk>
200024a6:	f1b0 3fff 	cmp.w	r0, #4294967295
200024aa:	d000      	beq.n	200024ae <_sbrk_r+0x1e>
200024ac:	bd38      	pop	{r3, r4, r5, pc}
200024ae:	6823      	ldr	r3, [r4, #0]
200024b0:	2b00      	cmp	r3, #0
200024b2:	d0fb      	beq.n	200024ac <_sbrk_r+0x1c>
200024b4:	602b      	str	r3, [r5, #0]
200024b6:	bd38      	pop	{r3, r4, r5, pc}

200024b8 <strcat>:
200024b8:	f010 0f03 	tst.w	r0, #3
200024bc:	b510      	push	{r4, lr}
200024be:	4604      	mov	r4, r0
200024c0:	bf18      	it	ne
200024c2:	4600      	movne	r0, r0
200024c4:	d111      	bne.n	200024ea <strcat+0x32>
200024c6:	6823      	ldr	r3, [r4, #0]
200024c8:	4620      	mov	r0, r4
200024ca:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
200024ce:	ea22 0303 	bic.w	r3, r2, r3
200024d2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
200024d6:	d108      	bne.n	200024ea <strcat+0x32>
200024d8:	f850 3f04 	ldr.w	r3, [r0, #4]!
200024dc:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
200024e0:	ea22 0303 	bic.w	r3, r2, r3
200024e4:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
200024e8:	d0f6      	beq.n	200024d8 <strcat+0x20>
200024ea:	7803      	ldrb	r3, [r0, #0]
200024ec:	b11b      	cbz	r3, 200024f6 <strcat+0x3e>
200024ee:	f810 3f01 	ldrb.w	r3, [r0, #1]!
200024f2:	2b00      	cmp	r3, #0
200024f4:	d1fb      	bne.n	200024ee <strcat+0x36>
200024f6:	f000 f803 	bl	20002500 <strcpy>
200024fa:	4620      	mov	r0, r4
200024fc:	bd10      	pop	{r4, pc}
200024fe:	bf00      	nop

20002500 <strcpy>:
20002500:	ea80 0201 	eor.w	r2, r0, r1
20002504:	4684      	mov	ip, r0
20002506:	f012 0f03 	tst.w	r2, #3
2000250a:	d14f      	bne.n	200025ac <strcpy+0xac>
2000250c:	f011 0f03 	tst.w	r1, #3
20002510:	d132      	bne.n	20002578 <strcpy+0x78>
20002512:	f84d 4d04 	str.w	r4, [sp, #-4]!
20002516:	f011 0f04 	tst.w	r1, #4
2000251a:	f851 3b04 	ldr.w	r3, [r1], #4
2000251e:	d00b      	beq.n	20002538 <strcpy+0x38>
20002520:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20002524:	439a      	bics	r2, r3
20002526:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
2000252a:	bf04      	itt	eq
2000252c:	f84c 3b04 	streq.w	r3, [ip], #4
20002530:	f851 3b04 	ldreq.w	r3, [r1], #4
20002534:	d116      	bne.n	20002564 <strcpy+0x64>
20002536:	bf00      	nop
20002538:	f851 4b04 	ldr.w	r4, [r1], #4
2000253c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20002540:	439a      	bics	r2, r3
20002542:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
20002546:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
2000254a:	d10b      	bne.n	20002564 <strcpy+0x64>
2000254c:	f84c 3b04 	str.w	r3, [ip], #4
20002550:	43a2      	bics	r2, r4
20002552:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
20002556:	bf04      	itt	eq
20002558:	f851 3b04 	ldreq.w	r3, [r1], #4
2000255c:	f84c 4b04 	streq.w	r4, [ip], #4
20002560:	d0ea      	beq.n	20002538 <strcpy+0x38>
20002562:	4623      	mov	r3, r4
20002564:	f80c 3b01 	strb.w	r3, [ip], #1
20002568:	f013 0fff 	tst.w	r3, #255	; 0xff
2000256c:	ea4f 2333 	mov.w	r3, r3, ror #8
20002570:	d1f8      	bne.n	20002564 <strcpy+0x64>
20002572:	f85d 4b04 	ldr.w	r4, [sp], #4
20002576:	4770      	bx	lr
20002578:	f011 0f01 	tst.w	r1, #1
2000257c:	d006      	beq.n	2000258c <strcpy+0x8c>
2000257e:	f811 2b01 	ldrb.w	r2, [r1], #1
20002582:	f80c 2b01 	strb.w	r2, [ip], #1
20002586:	2a00      	cmp	r2, #0
20002588:	bf08      	it	eq
2000258a:	4770      	bxeq	lr
2000258c:	f011 0f02 	tst.w	r1, #2
20002590:	d0bf      	beq.n	20002512 <strcpy+0x12>
20002592:	f831 2b02 	ldrh.w	r2, [r1], #2
20002596:	f012 0fff 	tst.w	r2, #255	; 0xff
2000259a:	bf16      	itet	ne
2000259c:	f82c 2b02 	strhne.w	r2, [ip], #2
200025a0:	f88c 2000 	strbeq.w	r2, [ip]
200025a4:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
200025a8:	d1b3      	bne.n	20002512 <strcpy+0x12>
200025aa:	4770      	bx	lr
200025ac:	f811 2b01 	ldrb.w	r2, [r1], #1
200025b0:	f80c 2b01 	strb.w	r2, [ip], #1
200025b4:	2a00      	cmp	r2, #0
200025b6:	d1f9      	bne.n	200025ac <strcpy+0xac>
200025b8:	4770      	bx	lr
200025ba:	bf00      	nop

200025bc <strlen>:
200025bc:	f020 0103 	bic.w	r1, r0, #3
200025c0:	f010 0003 	ands.w	r0, r0, #3
200025c4:	f1c0 0000 	rsb	r0, r0, #0
200025c8:	f851 3b04 	ldr.w	r3, [r1], #4
200025cc:	f100 0c04 	add.w	ip, r0, #4
200025d0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200025d4:	f06f 0200 	mvn.w	r2, #0
200025d8:	bf1c      	itt	ne
200025da:	fa22 f20c 	lsrne.w	r2, r2, ip
200025de:	4313      	orrne	r3, r2
200025e0:	f04f 0c01 	mov.w	ip, #1
200025e4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200025e8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
200025ec:	eba3 020c 	sub.w	r2, r3, ip
200025f0:	ea22 0203 	bic.w	r2, r2, r3
200025f4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200025f8:	bf04      	itt	eq
200025fa:	f851 3b04 	ldreq.w	r3, [r1], #4
200025fe:	3004      	addeq	r0, #4
20002600:	d0f4      	beq.n	200025ec <strlen+0x30>
20002602:	f013 0fff 	tst.w	r3, #255	; 0xff
20002606:	bf1f      	itttt	ne
20002608:	3001      	addne	r0, #1
2000260a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
2000260e:	3001      	addne	r0, #1
20002610:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20002614:	bf18      	it	ne
20002616:	3001      	addne	r0, #1
20002618:	4770      	bx	lr
2000261a:	bf00      	nop

2000261c <strncmp>:
2000261c:	b430      	push	{r4, r5}
2000261e:	4613      	mov	r3, r2
20002620:	2a00      	cmp	r2, #0
20002622:	d043      	beq.n	200026ac <strncmp+0x90>
20002624:	ea41 0200 	orr.w	r2, r1, r0
20002628:	f012 0f03 	tst.w	r2, #3
2000262c:	d125      	bne.n	2000267a <strncmp+0x5e>
2000262e:	2b03      	cmp	r3, #3
20002630:	4604      	mov	r4, r0
20002632:	460d      	mov	r5, r1
20002634:	d93d      	bls.n	200026b2 <strncmp+0x96>
20002636:	6802      	ldr	r2, [r0, #0]
20002638:	6809      	ldr	r1, [r1, #0]
2000263a:	428a      	cmp	r2, r1
2000263c:	d139      	bne.n	200026b2 <strncmp+0x96>
2000263e:	3b04      	subs	r3, #4
20002640:	d034      	beq.n	200026ac <strncmp+0x90>
20002642:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
20002646:	ea21 0202 	bic.w	r2, r1, r2
2000264a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
2000264e:	d00d      	beq.n	2000266c <strncmp+0x50>
20002650:	e02c      	b.n	200026ac <strncmp+0x90>
20002652:	6822      	ldr	r2, [r4, #0]
20002654:	6829      	ldr	r1, [r5, #0]
20002656:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
2000265a:	428a      	cmp	r2, r1
2000265c:	ea20 0002 	bic.w	r0, r0, r2
20002660:	d127      	bne.n	200026b2 <strncmp+0x96>
20002662:	3b04      	subs	r3, #4
20002664:	d022      	beq.n	200026ac <strncmp+0x90>
20002666:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
2000266a:	d11f      	bne.n	200026ac <strncmp+0x90>
2000266c:	3404      	adds	r4, #4
2000266e:	3504      	adds	r5, #4
20002670:	2b03      	cmp	r3, #3
20002672:	d8ee      	bhi.n	20002652 <strncmp+0x36>
20002674:	4620      	mov	r0, r4
20002676:	4629      	mov	r1, r5
20002678:	b1f3      	cbz	r3, 200026b8 <strncmp+0x9c>
2000267a:	7804      	ldrb	r4, [r0, #0]
2000267c:	3b01      	subs	r3, #1
2000267e:	f891 c000 	ldrb.w	ip, [r1]
20002682:	4564      	cmp	r4, ip
20002684:	d10f      	bne.n	200026a6 <strncmp+0x8a>
20002686:	b18b      	cbz	r3, 200026ac <strncmp+0x90>
20002688:	b184      	cbz	r4, 200026ac <strncmp+0x90>
2000268a:	3b01      	subs	r3, #1
2000268c:	2200      	movs	r2, #0
2000268e:	e002      	b.n	20002696 <strncmp+0x7a>
20002690:	b163      	cbz	r3, 200026ac <strncmp+0x90>
20002692:	b15c      	cbz	r4, 200026ac <strncmp+0x90>
20002694:	3b01      	subs	r3, #1
20002696:	1884      	adds	r4, r0, r2
20002698:	188d      	adds	r5, r1, r2
2000269a:	3201      	adds	r2, #1
2000269c:	7864      	ldrb	r4, [r4, #1]
2000269e:	f895 c001 	ldrb.w	ip, [r5, #1]
200026a2:	4564      	cmp	r4, ip
200026a4:	d0f4      	beq.n	20002690 <strncmp+0x74>
200026a6:	ebcc 0004 	rsb	r0, ip, r4
200026aa:	e000      	b.n	200026ae <strncmp+0x92>
200026ac:	2000      	movs	r0, #0
200026ae:	bc30      	pop	{r4, r5}
200026b0:	4770      	bx	lr
200026b2:	4620      	mov	r0, r4
200026b4:	4629      	mov	r1, r5
200026b6:	e7e0      	b.n	2000267a <strncmp+0x5e>
200026b8:	7824      	ldrb	r4, [r4, #0]
200026ba:	f895 c000 	ldrb.w	ip, [r5]
200026be:	ebcc 0004 	rsb	r0, ip, r4
200026c2:	e7f4      	b.n	200026ae <strncmp+0x92>

200026c4 <_malloc_trim_r>:
200026c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200026c6:	f642 34f0 	movw	r4, #11248	; 0x2bf0
200026ca:	f2c2 0400 	movt	r4, #8192	; 0x2000
200026ce:	460f      	mov	r7, r1
200026d0:	4605      	mov	r5, r0
200026d2:	f7ff fed9 	bl	20002488 <__malloc_lock>
200026d6:	68a3      	ldr	r3, [r4, #8]
200026d8:	685e      	ldr	r6, [r3, #4]
200026da:	f026 0603 	bic.w	r6, r6, #3
200026de:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
200026e2:	330f      	adds	r3, #15
200026e4:	1bdf      	subs	r7, r3, r7
200026e6:	0b3f      	lsrs	r7, r7, #12
200026e8:	3f01      	subs	r7, #1
200026ea:	033f      	lsls	r7, r7, #12
200026ec:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200026f0:	db07      	blt.n	20002702 <_malloc_trim_r+0x3e>
200026f2:	2100      	movs	r1, #0
200026f4:	4628      	mov	r0, r5
200026f6:	f7ff fecb 	bl	20002490 <_sbrk_r>
200026fa:	68a3      	ldr	r3, [r4, #8]
200026fc:	18f3      	adds	r3, r6, r3
200026fe:	4283      	cmp	r3, r0
20002700:	d004      	beq.n	2000270c <_malloc_trim_r+0x48>
20002702:	4628      	mov	r0, r5
20002704:	f7ff fec2 	bl	2000248c <__malloc_unlock>
20002708:	2000      	movs	r0, #0
2000270a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000270c:	4279      	negs	r1, r7
2000270e:	4628      	mov	r0, r5
20002710:	f7ff febe 	bl	20002490 <_sbrk_r>
20002714:	f1b0 3fff 	cmp.w	r0, #4294967295
20002718:	d010      	beq.n	2000273c <_malloc_trim_r+0x78>
2000271a:	68a2      	ldr	r2, [r4, #8]
2000271c:	f243 0320 	movw	r3, #12320	; 0x3020
20002720:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002724:	1bf6      	subs	r6, r6, r7
20002726:	f046 0601 	orr.w	r6, r6, #1
2000272a:	4628      	mov	r0, r5
2000272c:	6056      	str	r6, [r2, #4]
2000272e:	681a      	ldr	r2, [r3, #0]
20002730:	1bd7      	subs	r7, r2, r7
20002732:	601f      	str	r7, [r3, #0]
20002734:	f7ff feaa 	bl	2000248c <__malloc_unlock>
20002738:	2001      	movs	r0, #1
2000273a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000273c:	2100      	movs	r1, #0
2000273e:	4628      	mov	r0, r5
20002740:	f7ff fea6 	bl	20002490 <_sbrk_r>
20002744:	68a3      	ldr	r3, [r4, #8]
20002746:	1ac2      	subs	r2, r0, r3
20002748:	2a0f      	cmp	r2, #15
2000274a:	ddda      	ble.n	20002702 <_malloc_trim_r+0x3e>
2000274c:	f642 74f8 	movw	r4, #12280	; 0x2ff8
20002750:	f243 0120 	movw	r1, #12320	; 0x3020
20002754:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002758:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000275c:	f042 0201 	orr.w	r2, r2, #1
20002760:	6824      	ldr	r4, [r4, #0]
20002762:	1b00      	subs	r0, r0, r4
20002764:	6008      	str	r0, [r1, #0]
20002766:	605a      	str	r2, [r3, #4]
20002768:	e7cb      	b.n	20002702 <_malloc_trim_r+0x3e>
2000276a:	bf00      	nop

2000276c <_free_r>:
2000276c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002770:	4605      	mov	r5, r0
20002772:	460c      	mov	r4, r1
20002774:	2900      	cmp	r1, #0
20002776:	f000 8088 	beq.w	2000288a <_free_r+0x11e>
2000277a:	f7ff fe85 	bl	20002488 <__malloc_lock>
2000277e:	f1a4 0208 	sub.w	r2, r4, #8
20002782:	f642 30f0 	movw	r0, #11248	; 0x2bf0
20002786:	6856      	ldr	r6, [r2, #4]
20002788:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000278c:	f026 0301 	bic.w	r3, r6, #1
20002790:	f8d0 c008 	ldr.w	ip, [r0, #8]
20002794:	18d1      	adds	r1, r2, r3
20002796:	458c      	cmp	ip, r1
20002798:	684f      	ldr	r7, [r1, #4]
2000279a:	f027 0703 	bic.w	r7, r7, #3
2000279e:	f000 8095 	beq.w	200028cc <_free_r+0x160>
200027a2:	f016 0601 	ands.w	r6, r6, #1
200027a6:	604f      	str	r7, [r1, #4]
200027a8:	d05f      	beq.n	2000286a <_free_r+0xfe>
200027aa:	2600      	movs	r6, #0
200027ac:	19cc      	adds	r4, r1, r7
200027ae:	6864      	ldr	r4, [r4, #4]
200027b0:	f014 0f01 	tst.w	r4, #1
200027b4:	d106      	bne.n	200027c4 <_free_r+0x58>
200027b6:	19db      	adds	r3, r3, r7
200027b8:	2e00      	cmp	r6, #0
200027ba:	d07a      	beq.n	200028b2 <_free_r+0x146>
200027bc:	688c      	ldr	r4, [r1, #8]
200027be:	68c9      	ldr	r1, [r1, #12]
200027c0:	608c      	str	r4, [r1, #8]
200027c2:	60e1      	str	r1, [r4, #12]
200027c4:	f043 0101 	orr.w	r1, r3, #1
200027c8:	50d3      	str	r3, [r2, r3]
200027ca:	6051      	str	r1, [r2, #4]
200027cc:	2e00      	cmp	r6, #0
200027ce:	d147      	bne.n	20002860 <_free_r+0xf4>
200027d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
200027d4:	d35b      	bcc.n	2000288e <_free_r+0x122>
200027d6:	0a59      	lsrs	r1, r3, #9
200027d8:	2904      	cmp	r1, #4
200027da:	bf9e      	ittt	ls
200027dc:	ea4f 1c93 	movls.w	ip, r3, lsr #6
200027e0:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
200027e4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200027e8:	d928      	bls.n	2000283c <_free_r+0xd0>
200027ea:	2914      	cmp	r1, #20
200027ec:	bf9c      	itt	ls
200027ee:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
200027f2:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200027f6:	d921      	bls.n	2000283c <_free_r+0xd0>
200027f8:	2954      	cmp	r1, #84	; 0x54
200027fa:	bf9e      	ittt	ls
200027fc:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20002800:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20002804:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002808:	d918      	bls.n	2000283c <_free_r+0xd0>
2000280a:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
2000280e:	bf9e      	ittt	ls
20002810:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20002814:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20002818:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000281c:	d90e      	bls.n	2000283c <_free_r+0xd0>
2000281e:	f240 5c54 	movw	ip, #1364	; 0x554
20002822:	4561      	cmp	r1, ip
20002824:	bf95      	itete	ls
20002826:	ea4f 4c93 	movls.w	ip, r3, lsr #18
2000282a:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
2000282e:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20002832:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20002836:	bf98      	it	ls
20002838:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000283c:	1904      	adds	r4, r0, r4
2000283e:	68a1      	ldr	r1, [r4, #8]
20002840:	42a1      	cmp	r1, r4
20002842:	d103      	bne.n	2000284c <_free_r+0xe0>
20002844:	e064      	b.n	20002910 <_free_r+0x1a4>
20002846:	6889      	ldr	r1, [r1, #8]
20002848:	428c      	cmp	r4, r1
2000284a:	d004      	beq.n	20002856 <_free_r+0xea>
2000284c:	6848      	ldr	r0, [r1, #4]
2000284e:	f020 0003 	bic.w	r0, r0, #3
20002852:	4283      	cmp	r3, r0
20002854:	d3f7      	bcc.n	20002846 <_free_r+0xda>
20002856:	68cb      	ldr	r3, [r1, #12]
20002858:	60d3      	str	r3, [r2, #12]
2000285a:	6091      	str	r1, [r2, #8]
2000285c:	60ca      	str	r2, [r1, #12]
2000285e:	609a      	str	r2, [r3, #8]
20002860:	4628      	mov	r0, r5
20002862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20002866:	f7ff be11 	b.w	2000248c <__malloc_unlock>
2000286a:	f854 4c08 	ldr.w	r4, [r4, #-8]
2000286e:	f100 0c08 	add.w	ip, r0, #8
20002872:	1b12      	subs	r2, r2, r4
20002874:	191b      	adds	r3, r3, r4
20002876:	6894      	ldr	r4, [r2, #8]
20002878:	4564      	cmp	r4, ip
2000287a:	d047      	beq.n	2000290c <_free_r+0x1a0>
2000287c:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20002880:	f8cc 4008 	str.w	r4, [ip, #8]
20002884:	f8c4 c00c 	str.w	ip, [r4, #12]
20002888:	e790      	b.n	200027ac <_free_r+0x40>
2000288a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000288e:	08db      	lsrs	r3, r3, #3
20002890:	f04f 0c01 	mov.w	ip, #1
20002894:	6846      	ldr	r6, [r0, #4]
20002896:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
2000289a:	109b      	asrs	r3, r3, #2
2000289c:	fa0c f303 	lsl.w	r3, ip, r3
200028a0:	60d1      	str	r1, [r2, #12]
200028a2:	688c      	ldr	r4, [r1, #8]
200028a4:	ea46 0303 	orr.w	r3, r6, r3
200028a8:	6043      	str	r3, [r0, #4]
200028aa:	6094      	str	r4, [r2, #8]
200028ac:	60e2      	str	r2, [r4, #12]
200028ae:	608a      	str	r2, [r1, #8]
200028b0:	e7d6      	b.n	20002860 <_free_r+0xf4>
200028b2:	688c      	ldr	r4, [r1, #8]
200028b4:	4f1c      	ldr	r7, [pc, #112]	; (20002928 <_free_r+0x1bc>)
200028b6:	42bc      	cmp	r4, r7
200028b8:	d181      	bne.n	200027be <_free_r+0x52>
200028ba:	50d3      	str	r3, [r2, r3]
200028bc:	f043 0301 	orr.w	r3, r3, #1
200028c0:	60e2      	str	r2, [r4, #12]
200028c2:	60a2      	str	r2, [r4, #8]
200028c4:	6053      	str	r3, [r2, #4]
200028c6:	6094      	str	r4, [r2, #8]
200028c8:	60d4      	str	r4, [r2, #12]
200028ca:	e7c9      	b.n	20002860 <_free_r+0xf4>
200028cc:	18fb      	adds	r3, r7, r3
200028ce:	f016 0f01 	tst.w	r6, #1
200028d2:	d107      	bne.n	200028e4 <_free_r+0x178>
200028d4:	f854 1c08 	ldr.w	r1, [r4, #-8]
200028d8:	1a52      	subs	r2, r2, r1
200028da:	185b      	adds	r3, r3, r1
200028dc:	68d4      	ldr	r4, [r2, #12]
200028de:	6891      	ldr	r1, [r2, #8]
200028e0:	60a1      	str	r1, [r4, #8]
200028e2:	60cc      	str	r4, [r1, #12]
200028e4:	f642 71fc 	movw	r1, #12284	; 0x2ffc
200028e8:	6082      	str	r2, [r0, #8]
200028ea:	f2c2 0100 	movt	r1, #8192	; 0x2000
200028ee:	f043 0001 	orr.w	r0, r3, #1
200028f2:	6050      	str	r0, [r2, #4]
200028f4:	680a      	ldr	r2, [r1, #0]
200028f6:	4293      	cmp	r3, r2
200028f8:	d3b2      	bcc.n	20002860 <_free_r+0xf4>
200028fa:	f243 031c 	movw	r3, #12316	; 0x301c
200028fe:	4628      	mov	r0, r5
20002900:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002904:	6819      	ldr	r1, [r3, #0]
20002906:	f7ff fedd 	bl	200026c4 <_malloc_trim_r>
2000290a:	e7a9      	b.n	20002860 <_free_r+0xf4>
2000290c:	2601      	movs	r6, #1
2000290e:	e74d      	b.n	200027ac <_free_r+0x40>
20002910:	2601      	movs	r6, #1
20002912:	6844      	ldr	r4, [r0, #4]
20002914:	ea4f 0cac 	mov.w	ip, ip, asr #2
20002918:	460b      	mov	r3, r1
2000291a:	fa06 fc0c 	lsl.w	ip, r6, ip
2000291e:	ea44 040c 	orr.w	r4, r4, ip
20002922:	6044      	str	r4, [r0, #4]
20002924:	e798      	b.n	20002858 <_free_r+0xec>
20002926:	bf00      	nop
20002928:	20002bf8 	.word	0x20002bf8
2000292c:	44434441 	.word	0x44434441
20002930:	63657269 	.word	0x63657269
20002934:	706e4974 	.word	0x706e4974
20002938:	305f7475 	.word	0x305f7475
2000293c:	00000000 	.word	0x00000000
20002940:	00000030 	.word	0x00000030
20002944:	0000002c 	.word	0x0000002c
20002948:	00000a0d 	.word	0x00000a0d
2000294c:	70616548 	.word	0x70616548
20002950:	646e6120 	.word	0x646e6120
20002954:	61747320 	.word	0x61747320
20002958:	63206b63 	.word	0x63206b63
2000295c:	696c6c6f 	.word	0x696c6c6f
20002960:	6e6f6973 	.word	0x6e6f6973
20002964:	0000000a 	.word	0x0000000a

20002968 <g_config_reg_lut>:
20002968:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
20002978:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
20002988:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
20002998:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
200029a8:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
200029b8:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
200029c8:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
200029d8:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

200029e8 <g_gpio_irqn_lut>:
200029e8:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
200029f8:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
20002a08:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
20002a18:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

20002a28 <C.18.2576>:
20002a28:	00000001 00000002 00000004 00000001     ................

20002a38 <g_ace_channel_0_name>:
20002a38:	44434441 63657269 706e4974 305f7475     ADCDirectInput_0
20002a48:	00000000                                ....

20002a4c <channel_type_lut>:
20002a4c:	01000000 01000002 00000002 00ffff00     ................
20002a5c:	01000000 01000002 00000002 00ffff00     ................
20002a6c:	01000000 ffffff02 000000ff 00ffff00     ................

20002a7c <channel_quad_lut>:
20002a7c:	000000ff 01010100 ffffff01 ffffffff     ................
20002a8c:	020202ff 03030302 ffffff03 ffffffff     ................
20002a9c:	040404ff ffffff04 ffffffff ffffffff     ................
20002aac:	00000043                                C...

20002ab0 <_init>:
20002ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002ab2:	bf00      	nop
20002ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002ab6:	bc08      	pop	{r3}
20002ab8:	469e      	mov	lr, r3
20002aba:	4770      	bx	lr

20002abc <_fini>:
20002abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002abe:	bf00      	nop
20002ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002ac2:	bc08      	pop	{r3}
20002ac4:	469e      	mov	lr, r3
20002ac6:	4770      	bx	lr

20002ac8 <__frame_dummy_init_array_entry>:
20002ac8:	0485 2000                                   ... 

20002acc <__do_global_dtors_aux_fini_array_entry>:
20002acc:	0471 2000                                   q.. 
