{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 03:33:31 2015 " "Info: Processing started: Thu Apr 16 03:33:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock25 " "Info: Assuming node \"clock25\" is an undefined clock" {  } { { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock25" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock25 register MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\] register MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[0\] 242.19 MHz 4.129 ns Internal " "Info: Clock \"clock25\" has Internal fmax of 242.19 MHz between source register \"MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\]\" and destination register \"MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[0\]\" (period= 4.129 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.890 ns + Longest register register " "Info: + Longest register to register delay is 3.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\] 1 REG LCFF_X23_Y18_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_k7j.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.455 ns) 1.359 ns MII_to_RCV:phy_inst\|Equal0~0 2 COMB LCCOMB_X24_Y18_N24 2 " "Info: 2: + IC(0.904 ns) + CELL(0.455 ns) = 1.359 ns; Loc. = LCCOMB_X24_Y18_N24; Fanout = 2; COMB Node = 'MII_to_RCV:phy_inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] MII_to_RCV:phy_inst|Equal0~0 } "NODE_NAME" } } { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.178 ns) 2.069 ns MII_to_RCV:phy_inst\|Selector3~0 3 COMB LCCOMB_X23_Y18_N0 2 " "Info: 3: + IC(0.532 ns) + CELL(0.178 ns) = 2.069 ns; Loc. = LCCOMB_X23_Y18_N0; Fanout = 2; COMB Node = 'MII_to_RCV:phy_inst\|Selector3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { MII_to_RCV:phy_inst|Equal0~0 MII_to_RCV:phy_inst|Selector3~0 } "NODE_NAME" } } { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 2.881 ns MII_to_RCV:phy_inst\|Selector3~1 4 COMB LCCOMB_X23_Y18_N30 12 " "Info: 4: + IC(0.291 ns) + CELL(0.521 ns) = 2.881 ns; Loc. = LCCOMB_X23_Y18_N30; Fanout = 12; COMB Node = 'MII_to_RCV:phy_inst\|Selector3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { MII_to_RCV:phy_inst|Selector3~0 MII_to_RCV:phy_inst|Selector3~1 } "NODE_NAME" } } { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.740 ns) 3.890 ns MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[0\] 5 REG LCFF_X23_Y18_N7 4 " "Info: 5: + IC(0.269 ns) + CELL(0.740 ns) = 3.890 ns; Loc. = LCFF_X23_Y18_N7; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { MII_to_RCV:phy_inst|Selector3~1 MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_k7j.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.894 ns ( 48.69 % ) " "Info: Total cell delay = 1.894 ns ( 48.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.996 ns ( 51.31 % ) " "Info: Total interconnect delay = 1.996 ns ( 51.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.890 ns" { MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] MII_to_RCV:phy_inst|Equal0~0 MII_to_RCV:phy_inst|Selector3~0 MII_to_RCV:phy_inst|Selector3~1 MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.890 ns" { MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} MII_to_RCV:phy_inst|Equal0~0 {} MII_to_RCV:phy_inst|Selector3~0 {} MII_to_RCV:phy_inst|Selector3~1 {} MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] {} } { 0.000ns 0.904ns 0.532ns 0.291ns 0.269ns } { 0.000ns 0.455ns 0.178ns 0.521ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 2.820 ns + Shortest register " "Info: + Shortest clock path from clock \"clock25\" to destination register is 2.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.820 ns MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[0\] 3 REG LCFF_X23_Y18_N7 4 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.820 ns; Loc. = LCFF_X23_Y18_N7; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clock25~clkctrl MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_k7j.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.67 % ) " "Info: Total cell delay = 1.598 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 43.33 % ) " "Info: Total interconnect delay = 1.222 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clock25 clock25~clkctrl MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.820 ns - Longest register " "Info: - Longest clock path from clock \"clock25\" to source register is 2.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.820 ns MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\] 3 REG LCFF_X23_Y18_N25 4 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.820 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst\|cntr12bit:cntrx\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clock25~clkctrl MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_k7j.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.67 % ) " "Info: Total cell delay = 1.598 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 43.33 % ) " "Info: Total interconnect delay = 1.222 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clock25 clock25~clkctrl MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clock25 clock25~clkctrl MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clock25 clock25~clkctrl MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_k7j.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_k7j.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/cntr_k7j.tdf" 103 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.890 ns" { MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] MII_to_RCV:phy_inst|Equal0~0 MII_to_RCV:phy_inst|Selector3~0 MII_to_RCV:phy_inst|Selector3~1 MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.890 ns" { MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} MII_to_RCV:phy_inst|Equal0~0 {} MII_to_RCV:phy_inst|Selector3~0 {} MII_to_RCV:phy_inst|Selector3~1 {} MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] {} } { 0.000ns 0.904ns 0.532ns 0.291ns 0.269ns } { 0.000ns 0.455ns 0.178ns 0.521ns 0.740ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clock25 clock25~clkctrl MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clock25 clock25~clkctrl MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\] comp_en clock25 5.592 ns register " "Info: tsu for register \"crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\]\" (data pin = \"comp_en\", clock pin = \"clock25\") is 5.592 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.453 ns + Longest pin register " "Info: + Longest pin to register delay is 8.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns comp_en 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'comp_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_en } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.814 ns) + CELL(0.278 ns) 6.925 ns crc32x4r:crc_inst\|crcreg_clock_enable 2 COMB LCCOMB_X48_Y8_N10 32 " "Info: 2: + IC(5.814 ns) + CELL(0.278 ns) = 6.925 ns; Loc. = LCCOMB_X48_Y8_N10; Fanout = 32; COMB Node = 'crc32x4r:crc_inst\|crcreg_clock_enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { comp_en crc32x4r:crc_inst|crcreg_clock_enable } "NODE_NAME" } } { "crc32x4r.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc32x4r.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.758 ns) 8.453 ns crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\] 3 REG LCFF_X46_Y8_N17 6 " "Info: 3: + IC(0.770 ns) + CELL(0.758 ns) = 8.453 ns; Loc. = LCFF_X46_Y8_N17; Fanout = 6; REG Node = 'crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { crc32x4r:crc_inst|crcreg_clock_enable crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 22.11 % ) " "Info: Total cell delay = 1.869 ns ( 22.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.584 ns ( 77.89 % ) " "Info: Total interconnect delay = 6.584 ns ( 77.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.453 ns" { comp_en crc32x4r:crc_inst|crcreg_clock_enable crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.453 ns" { comp_en {} comp_en~combout {} crc32x4r:crc_inst|crcreg_clock_enable {} crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] {} } { 0.000ns 0.000ns 5.814ns 0.770ns } { 0.000ns 0.833ns 0.278ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 2.823 ns - Shortest register " "Info: - Shortest clock path from clock \"clock25\" to destination register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.823 ns crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\] 3 REG LCFF_X46_Y8_N17 6 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X46_Y8_N17; Fanout = 6; REG Node = 'crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clock25~clkctrl crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.61 % ) " "Info: Total cell delay = 1.598 ns ( 56.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 43.39 % ) " "Info: Total interconnect delay = 1.225 ns ( 43.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clock25 clock25~clkctrl crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.453 ns" { comp_en crc32x4r:crc_inst|crcreg_clock_enable crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.453 ns" { comp_en {} comp_en~combout {} crc32x4r:crc_inst|crcreg_clock_enable {} crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] {} } { 0.000ns 0.000ns 5.814ns 0.770ns } { 0.000ns 0.833ns 0.278ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clock25 clock25~clkctrl crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock25 out_input\[3\] MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_e781:auto_generated\|q_a\[3\] 8.675 ns memory " "Info: tco from clock \"clock25\" to destination pin \"out_input\[3\]\" through memory \"MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_e781:auto_generated\|q_a\[3\]\" is 8.675 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.887 ns + Longest memory " "Info: + Longest clock path from clock \"clock25\" to source memory is 2.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.724 ns) 2.887 ns MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_e781:auto_generated\|q_a\[3\] 3 MEM M4K_X41_Y11 7 " "Info: 3: + IC(0.929 ns) + CELL(0.724 ns) = 2.887 ns; Loc. = M4K_X41_Y11; Fanout = 7; MEM Node = 'MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_e781:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { clock25~clkctrl MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_e781.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_e781.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 59.58 % ) " "Info: Total cell delay = 1.720 ns ( 59.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 40.42 % ) " "Info: Total interconnect delay = 1.167 ns ( 40.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { clock25 clock25~clkctrl MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.238ns 0.929ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_e781.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_e781.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.554 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_e781:auto_generated\|q_a\[3\] 1 MEM M4K_X41_Y11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y11; Fanout = 7; MEM Node = 'MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_e781:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_e781.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_e781.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.636 ns) + CELL(2.820 ns) 5.554 ns out_input\[3\] 2 PIN PIN_K15 0 " "Info: 2: + IC(2.636 ns) + CELL(2.820 ns) = 5.554 ns; Loc. = PIN_K15; Fanout = 0; PIN Node = 'out_input\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.456 ns" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] out_input[3] } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.918 ns ( 52.54 % ) " "Info: Total cell delay = 2.918 ns ( 52.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.636 ns ( 47.46 % ) " "Info: Total interconnect delay = 2.636 ns ( 47.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] out_input[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.554 ns" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] {} out_input[3] {} } { 0.000ns 2.636ns } { 0.098ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { clock25 clock25~clkctrl MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.238ns 0.929ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] out_input[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.554 ns" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] {} out_input[3] {} } { 0.000ns 2.636ns } { 0.098ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[21\] init clock25 -3.525 ns register " "Info: th for register \"crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[21\]\" (data pin = \"init\", clock pin = \"clock25\") is -3.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 2.824 ns + Longest register " "Info: + Longest clock path from clock \"clock25\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.824 ns crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[21\] 3 REG LCFF_X48_Y8_N31 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.824 ns; Loc. = LCFF_X48_Y8_N31; Fanout = 2; REG Node = 'crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock25~clkctrl crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.59 % ) " "Info: Total cell delay = 1.598 ns ( 56.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 43.41 % ) " "Info: Total interconnect delay = 1.226 ns ( 43.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clock25 clock25~clkctrl crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.635 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns init 1 PIN PIN_M15 33 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_M15; Fanout = 33; PIN Node = 'init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "crc_compute.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crc_compute.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.517 ns) + CELL(0.178 ns) 6.539 ns crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|_~23 2 COMB LCCOMB_X48_Y8_N30 1 " "Info: 2: + IC(5.517 ns) + CELL(0.178 ns) = 6.539 ns; Loc. = LCCOMB_X48_Y8_N30; Fanout = 1; COMB Node = 'crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|_~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.695 ns" { init crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~23 } "NODE_NAME" } } { "crcreg32.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/crcreg32.vhd" 82 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.635 ns crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[21\] 3 REG LCFF_X48_Y8_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.635 ns; Loc. = LCFF_X48_Y8_N31; Fanout = 2; REG Node = 'crc32x4r:crc_inst\|crcreg32:crcreg32r\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~23 crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 16.85 % ) " "Info: Total cell delay = 1.118 ns ( 16.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.517 ns ( 83.15 % ) " "Info: Total interconnect delay = 5.517 ns ( 83.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { init crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~23 crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { init {} init~combout {} crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~23 {} crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] {} } { 0.000ns 0.000ns 5.517ns 0.000ns } { 0.000ns 0.844ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clock25 clock25~clkctrl crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { init crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~23 crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { init {} init~combout {} crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~23 {} crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] {} } { 0.000ns 0.000ns 5.517ns 0.000ns } { 0.000ns 0.844ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 03:33:32 2015 " "Info: Processing ended: Thu Apr 16 03:33:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
