###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 02:45:18 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[0] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.198
- Arrival Time                 17.909
= Slack Time                    2.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.290 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |    2.314 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |    2.344 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |    2.492 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |    2.569 | 
     | REF_CLK_M__L2_I0                          | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.421 |    2.711 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |    2.771 | 
     | REF_CLK_M__L4_I0                          | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |    2.832 | 
     | REF_CLK_M__L5_I0                          | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |    2.908 | 
     | REF_CLK_M__L6_I0                          | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.084 |   0.703 |    2.992 | 
     | REF_CLK_M__L7_I2                          | A v -> Y ^   | CLKINVX32M | 0.056 | 0.061 |   0.764 |    3.053 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.685 | 0.707 |   1.471 |    3.760 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.190 |   1.660 |    3.950 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M    | 0.101 | 0.257 |   1.918 |    4.207 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M    | 0.114 | 0.213 |   2.131 |    4.421 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M    | 0.166 | 0.318 |   2.449 |    4.739 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.255 |   2.704 |    4.994 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.483 |   3.188 |    5.478 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M    | 0.286 | 0.329 |   3.517 |    5.806 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.140 | 0.295 |   3.812 |    6.102 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.473 |   4.285 |    6.574 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |   4.601 |    6.891 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M    | 0.221 | 0.293 |   4.894 |    7.184 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.256 |   5.150 |    7.439 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   5.620 |    7.909 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   5.955 |    8.245 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.312 |   6.268 |    8.557 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M    | 0.261 | 0.317 |   6.585 |    8.875 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.124 | 0.260 |   6.845 |    9.134 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   7.318 |    9.608 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   7.662 |    9.951 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   8.000 |   10.290 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   8.314 |   10.604 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M    | 0.320 | 0.441 |   8.755 |   11.045 | 
     | ALU_UNIT/div_25/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.285 |   9.040 |   11.329 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.468 |   9.508 |   11.798 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.135 | 0.345 |   9.853 |   12.143 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.347 |  10.200 |   12.490 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.128 | 0.337 |  10.537 |   12.827 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |  10.851 |   13.140 | 
     | ALU_UNIT/div_25/U69                       | A v -> Y v   | AND2X1M    | 0.347 | 0.370 |  11.220 |   13.510 | 
     | ALU_UNIT/div_25/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.296 |  11.517 |   13.806 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.470 |  11.986 |   14.276 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  12.326 |   14.615 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.133 | 0.343 |  12.669 |   14.958 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  13.015 |   15.305 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |  13.355 |   15.645 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |  13.670 |   15.959 | 
     | ALU_UNIT/div_25/U71                       | A v -> Y v   | AND2X1M    | 0.455 | 0.434 |  14.104 |   16.394 | 
     | ALU_UNIT/div_25/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.104 | 0.287 |  14.391 |   16.681 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.466 |  14.857 |   17.147 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.136 | 0.348 |  15.205 |   17.495 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |  15.551 |   17.840 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.142 | 0.358 |  15.908 |   18.198 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.129 | 0.340 |  16.248 |   18.538 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.136 | 0.347 |  16.596 |   18.885 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.129 | 0.339 |  16.934 |   19.224 | 
     | ALU_UNIT/U36                              | C0 v -> Y ^  | AOI222X1M  | 0.644 | 0.510 |  17.445 |   19.734 | 
     | ALU_UNIT/U86                              | A1 ^ -> Y v  | AOI31X2M   | 0.159 | 0.160 |  17.605 |   19.894 | 
     | ALU_UNIT/U85                              | B0 v -> Y v  | AO21XLM    | 0.125 | 0.304 |  17.909 |   20.198 | 
     | ALU_UNIT/\ALU_OUT_reg[0]                  | D v          | SDFFQX2M   | 0.125 | 0.000 |  17.909 |   20.198 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.290 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |   -2.265 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |   -2.236 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |   -2.088 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |   -2.011 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |   -1.927 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |   -1.760 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |   -1.760 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |   -1.696 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |   -1.576 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |   -1.527 | 
     | ALU_UNIT/\ALU_OUT_reg[0]    | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.764 |   -1.525 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.198
- Arrival Time                 14.932
= Slack Time                    5.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.266 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |    5.291 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |    5.320 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |    5.468 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |    5.545 | 
     | REF_CLK_M__L2_I0                          | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.421 |    5.688 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |    5.748 | 
     | REF_CLK_M__L4_I0                          | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |    5.808 | 
     | REF_CLK_M__L5_I0                          | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |    5.885 | 
     | REF_CLK_M__L6_I0                          | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.084 |   0.703 |    5.969 | 
     | REF_CLK_M__L7_I2                          | A v -> Y ^   | CLKINVX32M | 0.056 | 0.061 |   0.764 |    6.030 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.685 | 0.707 |   1.471 |    6.737 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.190 |   1.660 |    6.927 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M    | 0.101 | 0.257 |   1.918 |    7.184 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M    | 0.114 | 0.213 |   2.131 |    7.397 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M    | 0.166 | 0.318 |   2.449 |    7.715 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.255 |   2.704 |    7.971 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.483 |   3.188 |    8.454 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M    | 0.286 | 0.329 |   3.517 |    8.783 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.140 | 0.295 |   3.812 |    9.078 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.473 |   4.285 |    9.551 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |   4.601 |    9.868 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M    | 0.221 | 0.293 |   4.894 |   10.160 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.256 |   5.150 |   10.416 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   5.620 |   10.886 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   5.955 |   11.222 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.312 |   6.268 |   11.534 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M    | 0.261 | 0.317 |   6.585 |   11.851 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.124 | 0.260 |   6.845 |   12.111 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   7.318 |   12.585 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   7.662 |   12.928 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   8.000 |   13.267 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   8.314 |   13.581 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M    | 0.320 | 0.441 |   8.755 |   14.021 | 
     | ALU_UNIT/div_25/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.285 |   9.040 |   14.306 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.468 |   9.508 |   14.774 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.135 | 0.345 |   9.853 |   15.120 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.347 |  10.200 |   15.466 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.128 | 0.337 |  10.538 |   15.804 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |  10.851 |   16.117 | 
     | ALU_UNIT/div_25/U69                       | A v -> Y v   | AND2X1M    | 0.347 | 0.370 |  11.220 |   16.487 | 
     | ALU_UNIT/div_25/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.296 |  11.517 |   16.783 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.470 |  11.986 |   17.253 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  12.326 |   17.592 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.133 | 0.343 |  12.669 |   17.935 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  13.015 |   18.281 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.130 | 0.340 |  13.355 |   18.622 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |  13.670 |   18.936 | 
     | ALU_UNIT/div_25/U71                       | A v -> Y v   | AND2X1M    | 0.455 | 0.434 |  14.104 |   19.370 | 
     | ALU_UNIT/U92                              | A0 v -> Y ^  | AOI222X1M  | 0.490 | 0.356 |  14.460 |   19.726 | 
     | ALU_UNIT/U90                              | A1 ^ -> Y v  | AOI31X2M   | 0.187 | 0.161 |  14.621 |   19.887 | 
     | ALU_UNIT/U89                              | B0 v -> Y v  | AO21XLM    | 0.125 | 0.311 |  14.932 |   20.198 | 
     | ALU_UNIT/\ALU_OUT_reg[1]                  | D v          | SDFFQX2M   | 0.125 | 0.000 |  14.932 |   20.198 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.266 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |   -5.242 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |   -5.212 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |   -5.065 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |   -4.987 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |   -4.904 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |   -4.736 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |   -4.736 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |   -4.673 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |   -4.553 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |   -4.504 | 
     | ALU_UNIT/\ALU_OUT_reg[1]    | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.764 |   -4.502 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.367
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.198
- Arrival Time                 12.238
= Slack Time                    7.960
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    7.960 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |    7.985 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |    8.014 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |    8.162 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |    8.239 | 
     | REF_CLK_M__L2_I0                          | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.421 |    8.382 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |    8.441 | 
     | REF_CLK_M__L4_I0                          | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |    8.502 | 
     | REF_CLK_M__L5_I0                          | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |    8.579 | 
     | REF_CLK_M__L6_I0                          | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.084 |   0.703 |    8.663 | 
     | REF_CLK_M__L7_I2                          | A v -> Y ^   | CLKINVX32M | 0.056 | 0.061 |   0.764 |    8.724 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.685 | 0.707 |   1.471 |    9.431 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.190 |   1.660 |    9.621 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M    | 0.101 | 0.257 |   1.918 |    9.878 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M    | 0.114 | 0.213 |   2.131 |   10.091 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M    | 0.166 | 0.318 |   2.449 |   10.409 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.255 |   2.704 |   10.665 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.483 |   3.188 |   11.148 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M    | 0.286 | 0.329 |   3.517 |   11.477 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.140 | 0.295 |   3.812 |   11.772 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.473 |   4.285 |   12.245 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |   4.601 |   12.561 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M    | 0.221 | 0.293 |   4.894 |   12.854 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.256 |   5.150 |   13.110 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   5.620 |   13.580 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   5.955 |   13.915 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.312 |   6.268 |   14.228 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M    | 0.261 | 0.317 |   6.585 |   14.545 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.124 | 0.260 |   6.845 |   14.805 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   7.318 |   15.279 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   7.662 |   15.622 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   8.000 |   15.960 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   8.314 |   16.275 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M    | 0.320 | 0.441 |   8.755 |   16.715 | 
     | ALU_UNIT/div_25/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.136 | 0.285 |   9.040 |   17.000 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.468 |   9.508 |   17.468 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.135 | 0.345 |   9.853 |   17.814 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.347 |  10.200 |   18.160 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.128 | 0.337 |  10.538 |   18.498 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |  10.851 |   18.811 | 
     | ALU_UNIT/div_25/U69                       | A v -> Y v   | AND2X1M    | 0.347 | 0.370 |  11.220 |   19.180 | 
     | ALU_UNIT/U37                              | C0 v -> Y ^  | AOI222X1M  | 0.598 | 0.530 |  11.750 |   19.710 | 
     | ALU_UNIT/U94                              | A1 ^ -> Y v  | AOI31X2M   | 0.174 | 0.178 |  11.927 |   19.887 | 
     | ALU_UNIT/U93                              | B0 v -> Y v  | AO21XLM    | 0.127 | 0.310 |  12.238 |   20.198 | 
     | ALU_UNIT/\ALU_OUT_reg[2]                  | D v          | SDFFQX2M   | 0.127 | 0.000 |  12.238 |   20.198 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -7.960 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |   -7.935 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |   -7.906 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |   -7.758 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |   -7.681 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |   -7.598 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |   -7.430 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |   -7.430 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |   -7.367 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |   -7.247 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |   -7.197 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.764 |   -7.196 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[3] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.200
- Arrival Time                  9.779
= Slack Time                   10.420
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |   10.420 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   10.445 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   10.474 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   10.622 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   10.700 | 
     | REF_CLK_M__L2_I0                          | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   10.842 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   10.902 | 
     | REF_CLK_M__L4_I0                          | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   10.963 | 
     | REF_CLK_M__L5_I0                          | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.619 |   11.039 | 
     | REF_CLK_M__L6_I0                          | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.084 |   0.703 |   11.123 | 
     | REF_CLK_M__L7_I2                          | A v -> Y ^   | CLKINVX32M | 0.056 | 0.061 |   0.764 |   11.184 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.685 | 0.707 |   1.471 |   11.891 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.190 |   1.661 |   12.081 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M    | 0.101 | 0.257 |   1.918 |   12.338 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M    | 0.114 | 0.213 |   2.131 |   12.552 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M    | 0.166 | 0.318 |   2.449 |   12.870 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.255 |   2.705 |   13.125 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.483 |   3.188 |   13.608 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M    | 0.286 | 0.329 |   3.517 |   13.937 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.140 | 0.295 |   3.812 |   14.233 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.473 |   4.285 |   14.705 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |   4.601 |   15.022 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M    | 0.221 | 0.293 |   4.894 |   15.314 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.256 |   5.150 |   15.570 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   5.620 |   16.040 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   5.955 |   16.376 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.312 |   6.268 |   16.688 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M    | 0.261 | 0.317 |   6.585 |   17.006 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.124 | 0.260 |   6.845 |   17.265 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   7.318 |   17.739 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   7.662 |   18.082 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |   8.000 |   18.421 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |   8.314 |   18.735 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M    | 0.320 | 0.441 |   8.755 |   19.175 | 
     | ALU_UNIT/U38                              | C0 v -> Y ^  | AOI222X1M  | 0.604 | 0.527 |   9.282 |   19.702 | 
     | ALU_UNIT/U98                              | A1 ^ -> Y v  | AOI31X2M   | 0.190 | 0.193 |   9.475 |   19.895 | 
     | ALU_UNIT/U97                              | B0 v -> Y v  | AO21XLM    | 0.117 | 0.305 |   9.779 |   20.200 | 
     | ALU_UNIT/\ALU_OUT_reg[3]                  | D v          | SDFFQX2M   | 0.117 | 0.000 |   9.779 |   20.200 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.420 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -10.396 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -10.367 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -10.219 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -10.142 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -10.058 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |   -9.891 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |   -9.891 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |   -9.827 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |   -9.707 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |   -9.658 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.764 |   -9.656 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.201
- Arrival Time                  8.395
= Slack Time                   11.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.000 |       |   0.000 |   11.806 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   11.831 | 
     | REF_CLK__L2_I0                    | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   11.860 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   12.008 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   12.085 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   12.227 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   12.287 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   12.348 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.619 |   12.424 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   12.507 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   12.573 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.637 | 0.691 |   1.458 |   13.264 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.251 | 0.258 |   1.716 |   13.521 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.285 | 0.238 |   1.954 |   13.760 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.179 |   2.133 |   13.939 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.553 |   2.686 |   14.492 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.248 |   15.054 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.805 |   15.611 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.367 |   16.172 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.568 |   4.934 |   16.740 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.156 | 0.594 |   5.528 |   17.334 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.852 |   17.657 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.083 | 0.084 |   5.936 |   17.742 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.137 | 0.388 |   6.324 |   18.130 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   6.595 |   18.401 | 
     | ALU_UNIT/mult_24/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.150 | 0.418 |   7.014 |   18.819 | 
     | ALU_UNIT/mult_24/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.398 | 0.291 |   7.304 |   19.110 | 
     | ALU_UNIT/mult_24/FS_1/U19         | A1 ^ -> Y v  | OAI21X1M   | 0.126 | 0.148 |   7.452 |   19.258 | 
     | ALU_UNIT/mult_24/FS_1/U3          | B0N v -> Y v | AOI21BX2M  | 0.063 | 0.184 |   7.636 |   19.442 | 
     | ALU_UNIT/mult_24/FS_1/U8          | B v -> Y v   | XNOR2X2M   | 0.137 | 0.184 |   7.820 |   19.626 | 
     | ALU_UNIT/U84                      | B0 v -> Y ^  | AOI221XLM  | 0.639 | 0.493 |   8.313 |   20.119 | 
     | ALU_UNIT/U83                      | A ^ -> Y v   | INVX2M     | 0.115 | 0.082 |   8.395 |   20.201 | 
     | ALU_UNIT/\ALU_OUT_reg[15]         | D v          | SDFFQX2M   | 0.115 | 0.000 |   8.395 |   20.201 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -11.806 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -11.781 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -11.752 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -11.604 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -11.527 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -11.444 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -11.276 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -11.276 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -11.212 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |  -11.092 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -11.043 | 
     | ALU_UNIT/\ALU_OUT_reg[15]   | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.765 |  -11.041 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.202
- Arrival Time                  8.140
= Slack Time                   12.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.063 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   12.087 | 
     | REF_CLK__L2_I0                    | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   12.117 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   12.265 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   12.342 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   12.484 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   12.544 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   12.605 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.619 |   12.681 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   12.764 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   12.829 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.637 | 0.691 |   1.458 |   13.521 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.251 | 0.258 |   1.716 |   13.778 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.285 | 0.238 |   1.954 |   14.016 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.179 |   2.133 |   14.196 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.553 |   2.686 |   14.749 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.248 |   15.311 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.805 |   15.867 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.367 |   16.429 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.568 |   4.934 |   16.997 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.156 | 0.594 |   5.528 |   17.591 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.852 |   17.914 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.083 | 0.084 |   5.936 |   17.999 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.137 | 0.388 |   6.324 |   18.387 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   6.595 |   18.658 | 
     | ALU_UNIT/mult_24/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.150 | 0.418 |   7.014 |   19.076 | 
     | ALU_UNIT/mult_24/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.398 | 0.291 |   7.304 |   19.367 | 
     | ALU_UNIT/mult_24/FS_1/U20         | C ^ -> Y v   | XOR3XLM    | 0.188 | 0.290 |   7.595 |   19.657 | 
     | ALU_UNIT/U82                      | B0 v -> Y ^  | AOI221XLM  | 0.569 | 0.464 |   8.059 |   20.121 | 
     | ALU_UNIT/U81                      | A ^ -> Y v   | INVX2M     | 0.108 | 0.081 |   8.140 |   20.202 | 
     | ALU_UNIT/\ALU_OUT_reg[14]         | D v          | SDFFQX2M   | 0.108 | 0.000 |   8.140 |   20.202 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.063 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -12.038 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -12.009 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -11.861 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -11.784 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -11.700 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -11.533 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -11.533 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -11.469 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.713 |  -11.349 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -11.300 | 
     | ALU_UNIT/\ALU_OUT_reg[14]   | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.765 |  -11.297 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.201
- Arrival Time                  7.750
= Slack Time                   12.451
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.451 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   12.476 | 
     | REF_CLK__L2_I0                    | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   12.505 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   12.653 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   12.730 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   12.873 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   12.932 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   12.993 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.619 |   13.070 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   13.152 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   13.218 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.637 | 0.691 |   1.458 |   13.909 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.251 | 0.258 |   1.716 |   14.167 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.285 | 0.238 |   1.954 |   14.405 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.179 |   2.133 |   14.584 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.553 |   2.686 |   15.138 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.248 |   15.699 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.805 |   16.256 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.367 |   16.818 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.568 |   4.934 |   17.385 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.156 | 0.594 |   5.528 |   17.979 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.852 |   18.303 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.083 | 0.084 |   5.936 |   18.387 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.137 | 0.388 |   6.324 |   18.775 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   6.595 |   19.046 | 
     | ALU_UNIT/mult_24/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.150 | 0.418 |   7.014 |   19.465 | 
     | ALU_UNIT/mult_24/FS_1/U22         | A v -> Y v   | XNOR2X1M   | 0.103 | 0.151 |   7.164 |   19.615 | 
     | ALU_UNIT/U80                      | B0 v -> Y ^  | AOI221XLM  | 0.678 | 0.507 |   7.671 |   20.122 | 
     | ALU_UNIT/U79                      | A ^ -> Y v   | INVX2M     | 0.115 | 0.079 |   7.750 |   20.201 | 
     | ALU_UNIT/\ALU_OUT_reg[13]         | D v          | SDFFQX2M   | 0.115 | 0.000 |   7.750 |   20.201 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.451 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -12.426 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -12.397 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -12.249 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -12.172 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -12.089 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -11.921 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -11.921 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -11.858 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.713 |  -11.738 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -11.688 | 
     | ALU_UNIT/\ALU_OUT_reg[13]   | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.765 |  -11.686 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[4] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.200
- Arrival Time                  7.571
= Slack Time                   12.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.629 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   12.653 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   12.683 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   12.831 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   12.908 | 
     | REF_CLK_M__L2_I0                          | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.421 |   13.050 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   13.110 | 
     | REF_CLK_M__L4_I0                          | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   13.171 | 
     | REF_CLK_M__L5_I0                          | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |   13.247 | 
     | REF_CLK_M__L6_I0                          | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.084 |   0.703 |   13.331 | 
     | REF_CLK_M__L7_I2                          | A v -> Y ^   | CLKINVX32M | 0.056 | 0.061 |   0.764 |   13.392 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.685 | 0.707 |   1.471 |   14.099 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.190 |   1.660 |   14.289 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M    | 0.101 | 0.257 |   1.918 |   14.546 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M    | 0.114 | 0.213 |   2.131 |   14.760 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M    | 0.166 | 0.318 |   2.449 |   15.078 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.255 |   2.704 |   15.333 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.483 |   3.188 |   15.817 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M    | 0.286 | 0.329 |   3.517 |   16.145 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.140 | 0.295 |   3.812 |   16.441 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.473 |   4.285 |   16.913 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |   4.601 |   17.230 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M    | 0.221 | 0.293 |   4.894 |   17.523 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.256 |   5.150 |   17.778 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   5.620 |   18.249 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.335 |   5.955 |   18.584 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.312 |   6.268 |   18.896 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M    | 0.261 | 0.317 |   6.585 |   19.214 | 
     | ALU_UNIT/U39                              | C0 v -> Y ^  | AOI222X1M  | 0.557 | 0.489 |   7.074 |   19.703 | 
     | ALU_UNIT/U102                             | A1 ^ -> Y v  | AOI31X2M   | 0.189 | 0.193 |   7.268 |   19.896 | 
     | ALU_UNIT/U101                             | B0 v -> Y v  | AO21XLM    | 0.116 | 0.303 |   7.571 |   20.200 | 
     | ALU_UNIT/\ALU_OUT_reg[4]                  | D v          | SDFFQX2M   | 0.116 | 0.000 |   7.571 |   20.200 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.629 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -12.604 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -12.575 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -12.427 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -12.350 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -12.266 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -12.099 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -12.099 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -12.035 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |  -11.915 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -11.866 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | CK ^          | SDFFQX2M    | 0.050 | 0.001 |   0.764 |  -11.865 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.200
- Arrival Time                  7.381
= Slack Time                   12.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.819 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   12.844 | 
     | REF_CLK__L2_I0                    | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   12.873 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   13.021 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   13.098 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   13.240 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   13.300 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   13.361 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.619 |   13.437 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   13.520 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   13.586 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.637 | 0.691 |   1.458 |   14.277 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.251 | 0.258 |   1.716 |   14.534 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.285 | 0.238 |   1.954 |   14.773 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.179 |   2.133 |   14.952 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.553 |   2.686 |   15.505 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.248 |   16.067 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.805 |   16.624 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.367 |   17.185 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.568 |   4.934 |   17.753 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.156 | 0.594 |   5.528 |   18.347 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.852 |   18.670 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.083 | 0.084 |   5.936 |   18.755 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.137 | 0.388 |   6.324 |   19.143 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   6.595 |   19.414 | 
     | ALU_UNIT/mult_24/FS_1/U27         | B v -> Y v   | CLKXOR2X2M | 0.084 | 0.226 |   6.821 |   19.640 | 
     | ALU_UNIT/U78                      | B0 v -> Y ^  | AOI221XLM  | 0.614 | 0.466 |   7.287 |   20.106 | 
     | ALU_UNIT/U77                      | A ^ -> Y v   | INVX2M     | 0.122 | 0.094 |   7.381 |   20.200 | 
     | ALU_UNIT/\ALU_OUT_reg[12]         | D v          | SDFFQX2M   | 0.122 | 0.000 |   7.381 |   20.200 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.819 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -12.794 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -12.765 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -12.617 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -12.540 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -12.457 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -12.289 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -12.289 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -12.225 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.713 |  -12.105 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -12.056 | 
     | ALU_UNIT/\ALU_OUT_reg[12]   | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.765 |  -12.054 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.200
- Arrival Time                  7.046
= Slack Time                   13.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.155 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   13.180 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   13.209 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   13.357 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   13.434 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   13.576 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   13.636 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   13.697 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.619 |   13.773 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   13.856 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.767 |   13.921 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.637 | 0.691 |   1.458 |   14.613 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.251 | 0.258 |   1.716 |   14.870 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^  | NOR2X1M    | 0.285 | 0.238 |   1.954 |   15.108 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.179 |   2.133 |   15.288 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.553 |   2.686 |   15.841 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.248 |   16.403 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.557 |   3.805 |   16.959 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.367 |   17.521 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.568 |   4.934 |   18.089 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.156 | 0.594 |   5.528 |   18.683 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^  | CLKXOR2X2M | 0.127 | 0.324 |   5.852 |   19.006 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v  | NAND2X2M   | 0.083 | 0.084 |   5.936 |   19.091 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v | OA21X1M    | 0.137 | 0.388 |   6.324 |   19.479 | 
     | ALU_UNIT/mult_24/FS_1/U15         | A v -> Y v  | XNOR2X1M   | 0.117 | 0.155 |   6.479 |   19.634 | 
     | ALU_UNIT/U76                      | B0 v -> Y ^ | AOI221XLM  | 0.624 | 0.479 |   6.958 |   20.113 | 
     | ALU_UNIT/U75                      | A ^ -> Y v  | INVX2M     | 0.118 | 0.087 |   7.046 |   20.200 | 
     | ALU_UNIT/\ALU_OUT_reg[11]         | D v         | SDFFQX2M   | 0.118 | 0.000 |   7.046 |   20.200 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.155 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -13.130 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -13.101 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -12.953 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -12.876 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -12.792 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -12.625 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -12.625 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -12.561 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |  -12.441 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -12.392 | 
     | ALU_UNIT/\ALU_OUT_reg[11]   | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.765 |  -12.390 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.202
- Arrival Time                  6.821
= Slack Time                   13.381
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.381 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   13.406 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   13.435 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   13.583 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   13.660 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   13.803 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   13.862 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   13.923 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.619 |   14.000 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   14.082 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.767 |   14.148 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.637 | 0.691 |   1.458 |   14.839 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.251 | 0.258 |   1.716 |   15.097 | 
     | ALU_UNIT/mult_24/U107             | B v -> Y ^  | NOR2X1M    | 0.248 | 0.217 |   1.932 |   15.314 | 
     | ALU_UNIT/mult_24/U5               | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.171 |   2.103 |   15.484 | 
     | ALU_UNIT/mult_24/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.556 |   2.659 |   16.040 | 
     | ALU_UNIT/mult_24/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.222 |   16.603 | 
     | ALU_UNIT/mult_24/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.779 |   17.161 | 
     | ALU_UNIT/mult_24/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   4.340 |   17.722 | 
     | ALU_UNIT/mult_24/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   4.904 |   18.285 | 
     | ALU_UNIT/mult_24/S4_3             | B ^ -> S v  | ADDFX2M    | 0.160 | 0.598 |   5.502 |   18.883 | 
     | ALU_UNIT/mult_24/U13              | B v -> Y v  | CLKXOR2X2M | 0.119 | 0.272 |   5.774 |   19.155 | 
     | ALU_UNIT/mult_24/FS_1/U33         | B v -> Y ^  | NOR2X1M    | 0.168 | 0.146 |   5.919 |   19.300 | 
     | ALU_UNIT/mult_24/FS_1/U18         | AN ^ -> Y ^ | NAND2BX1M  | 0.116 | 0.159 |   6.079 |   19.460 | 
     | ALU_UNIT/mult_24/FS_1/U17         | A ^ -> Y v  | CLKXOR2X2M | 0.088 | 0.214 |   6.293 |   19.674 | 
     | ALU_UNIT/U74                      | B0 v -> Y ^ | AOI221XLM  | 0.582 | 0.449 |   6.741 |   20.123 | 
     | ALU_UNIT/U73                      | A ^ -> Y v  | INVX2M     | 0.108 | 0.080 |   6.821 |   20.202 | 
     | ALU_UNIT/\ALU_OUT_reg[10]         | D v         | SDFFQX2M   | 0.108 | 0.000 |   6.821 |   20.202 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.381 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -13.356 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -13.327 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -13.179 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -13.102 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -13.019 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -12.851 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -12.851 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -12.788 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |  -12.668 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -12.618 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.765 |  -12.616 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[9] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.201
- Arrival Time                  6.525
= Slack Time                   13.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.676 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   13.701 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   13.730 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   13.878 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   13.955 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |   14.097 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   14.157 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   14.218 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |   14.294 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   14.377 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.767 |   14.442 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.637 | 0.691 |   1.458 |   15.134 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.251 | 0.258 |   1.716 |   15.391 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^  | NOR2X1M    | 0.285 | 0.238 |   1.954 |   15.629 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.179 |   2.133 |   15.809 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.553 |   2.686 |   16.362 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.248 |   16.924 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.557 |   3.805 |   17.480 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.366 |   18.042 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.568 |   4.934 |   18.610 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.156 | 0.594 |   5.528 |   19.204 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y v  | CLKXOR2X2M | 0.142 | 0.289 |   5.817 |   19.493 | 
     | ALU_UNIT/mult_24/FS_1/U6          | A v -> Y v  | XNOR2X2M   | 0.101 | 0.139 |   5.956 |   19.631 | 
     | ALU_UNIT/U72                      | B0 v -> Y ^ | AOI221XLM  | 0.646 | 0.488 |   6.444 |   20.120 | 
     | ALU_UNIT/U71                      | A ^ -> Y v  | INVX2M     | 0.115 | 0.081 |   6.525 |   20.201 | 
     | ALU_UNIT/\ALU_OUT_reg[9]          | D v         | SDFFQX2M   | 0.115 | 0.000 |   6.525 |   20.201 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.676 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -13.651 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -13.622 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -13.474 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -13.397 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -13.313 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -13.146 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -13.146 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -13.082 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |  -12.962 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -12.913 | 
     | ALU_UNIT/\ALU_OUT_reg[9]    | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.765 |  -12.911 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[8] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.367
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.198
- Arrival Time                  6.366
= Slack Time                   13.831
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.831 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   13.856 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   13.885 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   14.033 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   14.110 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |   14.253 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   14.312 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   14.373 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |   14.450 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   14.532 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.767 |   14.598 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.637 | 0.691 |   1.458 |   15.289 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.251 | 0.258 |   1.716 |   15.547 | 
     | ALU_UNIT/mult_24/U109             | B v -> Y ^  | NOR2X1M    | 0.250 | 0.217 |   1.932 |   15.764 | 
     | ALU_UNIT/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.169 |   2.101 |   15.933 | 
     | ALU_UNIT/mult_24/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.547 |   2.648 |   16.479 | 
     | ALU_UNIT/mult_24/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.564 |   3.212 |   17.043 | 
     | ALU_UNIT/mult_24/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.775 |   17.607 | 
     | ALU_UNIT/mult_24/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   4.338 |   18.169 | 
     | ALU_UNIT/mult_24/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   4.902 |   18.733 | 
     | ALU_UNIT/mult_24/S4_1             | B ^ -> S v  | ADDFX2M    | 0.165 | 0.604 |   5.506 |   19.337 | 
     | ALU_UNIT/mult_24/U23              | A v -> Y ^  | INVX2M     | 0.077 | 0.084 |   5.590 |   19.421 | 
     | ALU_UNIT/mult_24/U22              | B ^ -> Y v  | XNOR2X2M   | 0.117 | 0.103 |   5.693 |   19.524 | 
     | ALU_UNIT/mult_24/FS_1/U4          | A v -> Y ^  | INVX2M     | 0.072 | 0.077 |   5.770 |   19.601 | 
     | ALU_UNIT/mult_24/FS_1/U5          | A ^ -> Y v  | INVX2M     | 0.038 | 0.044 |   5.815 |   19.646 | 
     | ALU_UNIT/U69                      | C0 v -> Y ^ | AOI222X1M  | 0.490 | 0.402 |   6.217 |   20.048 | 
     | ALU_UNIT/U68                      | A0 ^ -> Y v | OAI211X2M  | 0.129 | 0.149 |   6.366 |   20.197 | 
     | ALU_UNIT/\ALU_OUT_reg[8]          | D v         | SDFFQX2M   | 0.129 | 0.000 |   6.366 |   20.198 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.831 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -13.806 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -13.777 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -13.629 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -13.552 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -13.469 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -13.301 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -13.301 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -13.238 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |  -13.118 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -13.068 | 
     | ALU_UNIT/\ALU_OUT_reg[8]    | CK ^          | SDFFQX2M    | 0.050 | 0.002 |   0.764 |  -13.067 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[7] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.201
- Arrival Time                  6.317
= Slack Time                   13.884
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.884 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   13.908 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   13.938 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   14.085 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   14.163 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |   14.305 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   14.365 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   14.426 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |   14.502 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   14.584 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.767 |   14.650 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.637 | 0.691 |   1.458 |   15.342 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.251 | 0.258 |   1.716 |   15.599 | 
     | ALU_UNIT/mult_24/U110             | B v -> Y ^  | NOR2X1M    | 0.243 | 0.212 |   1.928 |   15.812 | 
     | ALU_UNIT/mult_24/U7               | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.170 |   2.098 |   15.981 | 
     | ALU_UNIT/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.138 | 0.568 |   2.666 |   16.549 | 
     | ALU_UNIT/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.568 |   3.233 |   17.117 | 
     | ALU_UNIT/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.565 |   3.799 |   17.682 | 
     | ALU_UNIT/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   4.363 |   18.247 | 
     | ALU_UNIT/mult_24/S1_6_0           | B ^ -> CO ^ | ADDFX2M    | 0.129 | 0.570 |   4.934 |   18.817 | 
     | ALU_UNIT/mult_24/S4_0             | B ^ -> S v  | ADDFX2M    | 0.135 | 0.565 |   5.498 |   19.382 | 
     | ALU_UNIT/mult_24/FS_1/U14         | A v -> Y v  | BUFX2M     | 0.059 | 0.160 |   5.658 |   19.542 | 
     | ALU_UNIT/U115                     | B0 v -> Y ^ | AOI22X1M   | 0.294 | 0.226 |   5.884 |   19.768 | 
     | ALU_UNIT/U114                     | A1 ^ -> Y v | AOI31X2M   | 0.184 | 0.136 |   6.020 |   19.904 | 
     | ALU_UNIT/U113                     | B0 v -> Y v | AO21XLM    | 0.111 | 0.297 |   6.317 |   20.201 | 
     | ALU_UNIT/\ALU_OUT_reg[7]          | D v         | SDFFQX2M   | 0.111 | 0.000 |   6.317 |   20.201 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.884 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -13.859 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -13.830 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -13.682 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -13.605 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -13.521 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -13.354 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -13.354 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -13.290 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |  -13.170 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -13.121 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | CK ^          | SDFFQX2M    | 0.050 | 0.001 |   0.764 |  -13.120 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[5] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.370
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.194
- Arrival Time                  5.904
= Slack Time                   14.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.290 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   14.315 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   14.344 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   14.492 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   14.569 | 
     | REF_CLK_M__L2_I0                          | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.421 |   14.711 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   14.771 | 
     | REF_CLK_M__L4_I0                          | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   14.832 | 
     | REF_CLK_M__L5_I0                          | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |   14.908 | 
     | REF_CLK_M__L6_I0                          | A ^ -> Y v   | CLKINVX40M | 0.090 | 0.084 |   0.703 |   14.993 | 
     | REF_CLK_M__L7_I2                          | A v -> Y ^   | CLKINVX32M | 0.056 | 0.061 |   0.764 |   15.053 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M  | 0.685 | 0.707 |   1.471 |   15.761 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M    | 0.204 | 0.190 |   1.660 |   15.950 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M    | 0.101 | 0.257 |   1.918 |   16.208 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M    | 0.114 | 0.213 |   2.131 |   16.421 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M    | 0.166 | 0.318 |   2.449 |   16.739 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.126 | 0.255 |   2.704 |   16.994 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.116 | 0.483 |   3.188 |   17.478 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M    | 0.286 | 0.329 |   3.517 |   17.806 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.140 | 0.295 |   3.812 |   18.102 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.473 |   4.285 |   18.575 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |   4.601 |   18.891 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M    | 0.221 | 0.293 |   4.894 |   19.184 | 
     | ALU_UNIT/U40                              | C0 v -> Y ^  | AOI222X1M  | 0.571 | 0.489 |   5.383 |   19.673 | 
     | ALU_UNIT/U106                             | A1 ^ -> Y v  | AOI31X2M   | 0.187 | 0.191 |   5.574 |   19.864 | 
     | ALU_UNIT/U105                             | B0 v -> Y v  | AO21XLM    | 0.144 | 0.330 |   5.904 |   20.194 | 
     | ALU_UNIT/\ALU_OUT_reg[5]                  | D v          | SDFFQX2M   | 0.144 | 0.000 |   5.904 |   20.194 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.290 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -14.265 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -14.236 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -14.088 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -14.011 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -13.928 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -13.760 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -13.760 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -13.696 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |  -13.576 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -13.527 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | CK ^          | SDFFQX2M    | 0.050 | 0.001 |   0.764 |  -13.526 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[6] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.200
- Arrival Time                  5.873
= Slack Time                   14.326
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.326 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   14.351 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   14.380 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   14.528 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   14.606 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   14.748 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   14.808 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   14.869 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.619 |   14.945 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   15.027 | 
     | REF_CLK_M__L7_I7                  | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.767 |   15.093 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.637 | 0.691 |   1.458 |   15.784 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.251 | 0.258 |   1.716 |   16.042 | 
     | ALU_UNIT/mult_24/U110             | B v -> Y ^  | NOR2X1M    | 0.243 | 0.212 |   1.928 |   16.254 | 
     | ALU_UNIT/mult_24/U7               | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.170 |   2.098 |   16.424 | 
     | ALU_UNIT/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.138 | 0.568 |   2.666 |   16.992 | 
     | ALU_UNIT/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.568 |   3.234 |   17.560 | 
     | ALU_UNIT/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.565 |   3.799 |   18.125 | 
     | ALU_UNIT/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   4.363 |   18.690 | 
     | ALU_UNIT/mult_24/S1_6_0           | B ^ -> S v  | ADDFX2M    | 0.140 | 0.569 |   4.932 |   19.259 | 
     | ALU_UNIT/mult_24/FS_1/U13         | A v -> Y v  | BUFX2M     | 0.055 | 0.158 |   5.090 |   19.417 | 
     | ALU_UNIT/U41                      | A0 v -> Y ^ | AOI222X1M  | 0.538 | 0.285 |   5.375 |   19.702 | 
     | ALU_UNIT/U110                     | A1 ^ -> Y v | AOI31X2M   | 0.223 | 0.187 |   5.562 |   19.888 | 
     | ALU_UNIT/U109                     | B0 v -> Y v | AO21XLM    | 0.115 | 0.312 |   5.873 |   20.200 | 
     | ALU_UNIT/\ALU_OUT_reg[6]          | D v         | SDFFQX2M   | 0.115 | 0.000 |   5.873 |   20.200 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.326 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -14.302 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -14.272 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -14.125 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -14.047 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -13.964 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -13.797 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -13.797 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -13.733 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |  -13.613 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -13.564 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | CK ^          | SDFFQX2M    | 0.050 | 0.001 |   0.764 |  -13.563 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU_UNIT/OUT_VALID_reg/CK 
Endpoint:   ALU_UNIT/OUT_VALID_reg/D  (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.362
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.202
- Arrival Time                  3.770
= Slack Time                   16.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.432 | 
     | REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.457 | 
     | REF_CLK__L2_I0             | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.486 | 
     | U0_mux2X1/U1               | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.634 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.711 | 
     | REF_CLK_M__L2_I0           | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.854 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   16.913 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   16.974 | 
     | REF_CLK_M__L5_I0           | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.051 | 
     | REF_CLK_M__L6_I1           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.133 | 
     | REF_CLK_M__L7_I4           | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |   17.197 | 
     | RST_SYN_REF/\ff_reg[1]     | CK ^ -> Q ^ | SDFFRQX1M  | 0.162 | 0.433 |   1.198 |   17.631 | 
     | U5_mux2X1/U1               | A0 ^ -> Y ^ | AO2B2X4M   | 1.216 | 0.788 |   1.987 |   18.419 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A ^ -> Y ^  | CLKBUFX8M  | 1.200 | 0.914 |   2.901 |   19.333 | 
     | ALU_UNIT/U58               | A ^ -> Y v  | CLKINVX2M  | 0.324 | 0.361 |   3.261 |   19.694 | 
     | ALU_UNIT/U160              | AN v -> Y v | NAND2BX2M  | 0.146 | 0.283 |   3.544 |   19.976 | 
     | ALU_UNIT/U65               | A v -> Y ^  | INVX2M     | 0.099 | 0.099 |   3.643 |   20.076 | 
     | ALU_UNIT/U67               | A1 ^ -> Y v | OAI32X1M   | 0.141 | 0.127 |   3.770 |   20.202 | 
     | ALU_UNIT/OUT_VALID_reg     | D v         | SDFFX1M    | 0.141 | 0.000 |   3.770 |   20.202 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -16.432 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.017 | 0.025 |   0.025 |  -16.407 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX8M   | 0.034 | 0.029 |   0.054 |  -16.378 | 
     | U0_mux2X1/U1                | A0 ^ -> Y ^   | AO2B2X4M    | 0.103 | 0.148 |   0.202 |  -16.231 | 
     | REF_CLK_M__L1_I0            | A ^ -> Y v    | CLKINVX8M   | 0.071 | 0.077 |   0.279 |  -16.153 | 
     | REF_CLK_M__L2_I1            | A v -> Y ^    | CLKINVX6M   | 0.105 | 0.083 |   0.362 |  -16.070 | 
     | CLOCK_GATING/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.100 | 0.168 |   0.530 |  -15.902 | 
     | CLOCK_GATING                | GATED_CLK ^   | CLK_GATE    |       |       |   0.530 |  -15.902 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.064 |   0.593 |  -15.839 | 
     | GATED_CLK__L2_I0            | A v -> Y v    | BUFX14M     | 0.053 | 0.120 |   0.714 |  -15.719 | 
     | GATED_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M  | 0.050 | 0.049 |   0.763 |  -15.669 | 
     | ALU_UNIT/OUT_VALID_reg      | CK ^          | SDFFX1M     | 0.050 | 0.001 |   0.764 |  -15.668 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[5] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[5] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.768
- Setup                         0.362
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.206
- Arrival Time                  3.757
= Slack Time                   16.449
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.449 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.474 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.503 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.651 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.729 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.871 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   16.931 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   16.992 | 
     | REF_CLK_M__L5_I1             | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.062 | 
     | REF_CLK_M__L6_I3             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.145 | 
     | REF_CLK_M__L7_I13            | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   0.761 |   17.210 | 
     | CONTROL_UNIT/\Address_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.134 | 0.403 |   1.163 |   17.613 | 
     | U5                           | A ^ -> Y ^  | BUFX2M     | 0.740 | 0.489 |   1.653 |   18.102 | 
     | REGISTER_FILE/U231           | A ^ -> Y v  | INVX2M     | 0.239 | 0.234 |   1.886 |   18.335 | 
     | REGISTER_FILE/U146           | A v -> Y ^  | INVX4M     | 0.864 | 0.546 |   2.432 |   18.881 | 
     | REGISTER_FILE/U188           | S0 ^ -> Y v | MX4X1M     | 0.218 | 0.564 |   2.995 |   19.445 | 
     | REGISTER_FILE/U220           | C v -> Y v  | MX4X1M     | 0.161 | 0.417 |   3.412 |   19.862 | 
     | REGISTER_FILE/U219           | A0 v -> Y v | AO22X1M    | 0.112 | 0.344 |   3.757 |   20.206 | 
     | REGISTER_FILE/\RdData_reg[5] | D v         | SDFFQX2M   | 0.112 | 0.000 |   3.757 |   20.206 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.449 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.425 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.396 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.248 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.171 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.028 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -15.968 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.908 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -15.831 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -15.749 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.766 |  -15.683 | 
     | REGISTER_FILE/\RdData_reg[5] | CK ^        | SDFFQX2M   | 0.056 | 0.002 |   0.768 |  -15.681 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[7] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[7] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.200
- Arrival Time                  3.750
= Slack Time                   16.450
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.450 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.475 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.504 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.652 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.729 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.871 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   16.931 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   16.992 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.068 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.151 | 
     | REF_CLK_M__L7_I4             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |   17.215 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.162 | 0.433 |   1.198 |   17.648 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.216 | 0.788 |   1.987 |   18.437 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M  | 1.200 | 0.914 |   2.901 |   19.351 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M   | 0.356 | 0.358 |   3.259 |   19.709 | 
     | REGISTER_FILE/U227           | B1 v -> Y v | AO22X1M    | 0.123 | 0.491 |   3.750 |   20.200 | 
     | REGISTER_FILE/\RdData_reg[7] | D v         | SDFFQX2M   | 0.123 | 0.000 |   3.750 |   20.200 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.450 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.425 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.396 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.248 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.171 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.029 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -15.969 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.908 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -15.832 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -15.749 | 
     | REF_CLK_M__L7_I6             | A v -> Y ^  | CLKINVX32M | 0.054 | 0.064 |   0.764 |  -15.686 | 
     | REGISTER_FILE/\RdData_reg[7] | CK ^        | SDFFQX2M   | 0.054 | 0.000 |   0.765 |  -15.685 | 
     +----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[2] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[2] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.201
- Arrival Time                  3.745
= Slack Time                   16.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.456 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.481 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.510 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.658 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.735 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.878 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   16.938 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   16.998 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.075 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.157 | 
     | REF_CLK_M__L7_I4             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |   17.221 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.162 | 0.433 |   1.198 |   17.655 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.216 | 0.788 |   1.987 |   18.443 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M  | 1.200 | 0.914 |   2.901 |   19.357 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M   | 0.356 | 0.358 |   3.259 |   19.715 | 
     | REGISTER_FILE/U207           | B1 v -> Y v | AO22X1M    | 0.118 | 0.486 |   3.745 |   20.201 | 
     | REGISTER_FILE/\RdData_reg[2] | D v         | SDFFQX2M   | 0.118 | 0.000 |   3.745 |   20.201 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.456 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.432 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.402 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.255 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.177 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.035 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -15.975 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.914 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -15.838 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -15.756 | 
     | REF_CLK_M__L7_I6             | A v -> Y ^  | CLKINVX32M | 0.054 | 0.064 |   0.764 |  -15.692 | 
     | REGISTER_FILE/\RdData_reg[2] | CK ^        | SDFFQX2M   | 0.054 | 0.000 |   0.764 |  -15.692 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[6] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[6] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.768
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.205
- Arrival Time                  3.744
= Slack Time                   16.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.461 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.486 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.515 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.663 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.740 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.883 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   16.942 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.003 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.619 |   17.080 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.162 | 
     | REF_CLK_M__L7_I4             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |   17.226 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.162 | 0.433 |   1.198 |   17.659 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.216 | 0.788 |   1.987 |   18.448 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M  | 1.200 | 0.914 |   2.901 |   19.362 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M   | 0.356 | 0.358 |   3.259 |   19.720 | 
     | REGISTER_FILE/U223           | B1 v -> Y v | AO22X1M    | 0.117 | 0.485 |   3.744 |   20.205 | 
     | REGISTER_FILE/\RdData_reg[6] | D v         | SDFFQX2M   | 0.117 | 0.000 |   3.744 |   20.205 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.461 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.436 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.407 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.259 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.182 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.040 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -15.980 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.919 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -15.843 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -15.760 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.766 |  -15.695 | 
     | REGISTER_FILE/\RdData_reg[6] | CK ^        | SDFFQX2M   | 0.056 | 0.002 |   0.768 |  -15.693 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[0] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[0] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.768
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.205
- Arrival Time                  3.743
= Slack Time                   16.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.461 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.486 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.515 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.663 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.740 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.883 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   16.942 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.003 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.080 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.162 | 
     | REF_CLK_M__L7_I4             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |   17.226 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.162 | 0.433 |   1.198 |   17.659 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.216 | 0.788 |   1.987 |   18.448 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M  | 1.200 | 0.914 |   2.901 |   19.362 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M   | 0.356 | 0.358 |   3.259 |   19.720 | 
     | REGISTER_FILE/U199           | B1 v -> Y v | AO22X1M    | 0.117 | 0.485 |   3.743 |   20.205 | 
     | REGISTER_FILE/\RdData_reg[0] | D v         | SDFFQX2M   | 0.117 | 0.000 |   3.743 |   20.205 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.461 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.436 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.407 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.260 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.182 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.040 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -15.980 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.919 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -15.843 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -15.760 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.767 |  -15.695 | 
     | REGISTER_FILE/\RdData_reg[0] | CK ^        | SDFFQX2M   | 0.056 | 0.001 |   0.768 |  -15.693 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[1] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[1] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.767
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.204
- Arrival Time                  3.742
= Slack Time                   16.462
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.462 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.487 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.516 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.664 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.742 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.884 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   16.944 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.005 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.619 |   17.081 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.163 | 
     | REF_CLK_M__L7_I4             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |   17.227 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.162 | 0.433 |   1.198 |   17.661 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.216 | 0.788 |   1.987 |   18.449 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M  | 1.200 | 0.914 |   2.901 |   19.363 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M   | 0.356 | 0.358 |   3.259 |   19.721 | 
     | REGISTER_FILE/U203           | B1 v -> Y v | AO22X1M    | 0.115 | 0.483 |   3.742 |   20.204 | 
     | REGISTER_FILE/\RdData_reg[1] | D v         | SDFFQX2M   | 0.115 | 0.000 |   3.742 |   20.204 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.462 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.438 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.409 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.261 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.184 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.041 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -15.981 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.920 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -15.844 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -15.762 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.767 |  -15.696 | 
     | REGISTER_FILE/\RdData_reg[1] | CK ^        | SDFFQX2M   | 0.056 | 0.000 |   0.767 |  -15.696 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[4] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[4] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.768
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.205
- Arrival Time                  3.742
= Slack Time                   16.463
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.463 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.487 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.517 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.665 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.742 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.884 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   16.944 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.005 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.081 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.164 | 
     | REF_CLK_M__L7_I4             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |   17.227 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.162 | 0.433 |   1.198 |   17.661 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.216 | 0.788 |   1.987 |   18.449 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M  | 1.200 | 0.914 |   2.901 |   19.363 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M   | 0.356 | 0.358 |   3.259 |   19.722 | 
     | REGISTER_FILE/U215           | B1 v -> Y v | AO22X1M    | 0.116 | 0.483 |   3.742 |   20.205 | 
     | REGISTER_FILE/\RdData_reg[4] | D v         | SDFFQX2M   | 0.116 | 0.000 |   3.742 |   20.205 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.463 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.438 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.409 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.261 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.184 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.041 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -15.982 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.921 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -15.844 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -15.762 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.767 |  -15.696 | 
     | REGISTER_FILE/\RdData_reg[4] | CK ^        | SDFFQX2M   | 0.056 | 0.001 |   0.768 |  -15.695 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[3] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[3] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.769
- Setup                         0.362
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.207
- Arrival Time                  3.736
= Slack Time                   16.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.471 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.496 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.525 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.673 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.750 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.892 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   16.952 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.013 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.089 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.172 | 
     | REF_CLK_M__L7_I4             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |   17.236 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.162 | 0.433 |   1.198 |   17.669 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.216 | 0.788 |   1.987 |   18.457 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M  | 1.200 | 0.914 |   2.901 |   19.372 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M   | 0.356 | 0.358 |   3.259 |   19.730 | 
     | REGISTER_FILE/U211           | B1 v -> Y v | AO22X1M    | 0.110 | 0.477 |   3.736 |   20.207 | 
     | REGISTER_FILE/\RdData_reg[3] | D v         | SDFFQX2M   | 0.110 | 0.000 |   3.736 |   20.207 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.471 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.446 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.417 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.269 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.192 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.050 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -15.990 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.929 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -15.853 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -15.770 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   0.767 |  -15.704 | 
     | REGISTER_FILE/\RdData_reg[3] | CK ^        | SDFFQX2M   | 0.056 | 0.002 |   0.769 |  -15.702 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[7] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[7] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.162
- Arrival Time                  3.648
= Slack Time                   16.514
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.514 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.539 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.568 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.716 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.793 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.935 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   16.995 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.056 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.127 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.210 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.278 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.476 |   1.240 |   17.754 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   1.524 |   18.038 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.237 | 0.196 |   1.720 |   18.233 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.119 | 0.125 |   1.845 |   18.358 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.927 |   18.441 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   2.028 |   18.542 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.169 | 0.142 |   2.170 |   18.684 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.206 | 0.761 |   2.931 |   19.445 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.357 | 0.324 |   3.255 |   19.769 | 
     | CONTROL_UNIT/U69                       | A1 v -> Y ^ | AOI22X1M   | 0.342 | 0.298 |   3.553 |   20.067 | 
     | CONTROL_UNIT/U67                       | B ^ -> Y v  | NAND2X2M   | 0.090 | 0.095 |   3.648 |   20.162 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7]         | D v         | SDFFRQX2M  | 0.090 | 0.000 |   3.648 |   20.162 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.514 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.489 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.460 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.312 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.235 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.093 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.033 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.972 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -15.901 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |  -15.818 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   0.764 |  -15.750 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.765 |  -15.749 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[5] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[5] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.163
- Arrival Time                  3.642
= Slack Time                   16.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.522 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.546 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.575 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.723 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.801 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.943 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.003 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.064 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.134 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.217 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.286 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.476 |   1.240 |   17.762 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   1.524 |   18.045 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.237 | 0.196 |   1.720 |   18.241 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.119 | 0.125 |   1.845 |   18.366 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.927 |   18.448 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   2.028 |   18.549 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.169 | 0.142 |   2.170 |   18.692 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.206 | 0.761 |   2.931 |   19.453 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.357 | 0.324 |   3.255 |   19.777 | 
     | CONTROL_UNIT/U63                       | A1 v -> Y ^ | AOI22X1M   | 0.349 | 0.301 |   3.557 |   20.078 | 
     | CONTROL_UNIT/U61                       | B ^ -> Y v  | NAND2X2M   | 0.083 | 0.085 |   3.642 |   20.163 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5]         | D v         | SDFFRQX2M  | 0.083 | 0.000 |   3.642 |   20.163 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.522 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.497 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.468 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.320 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.243 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.100 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.041 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.980 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -15.909 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |  -15.826 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   0.764 |  -15.758 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.765 |  -15.757 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[0] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[0] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.163
- Arrival Time                  3.634
= Slack Time                   16.529
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.529 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.553 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.583 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.731 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.808 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.950 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.010 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.071 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.142 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.224 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.293 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.476 |   1.240 |   17.769 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   1.524 |   18.052 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.237 | 0.196 |   1.720 |   18.248 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.119 | 0.125 |   1.845 |   18.373 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.927 |   18.455 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   2.028 |   18.556 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.169 | 0.142 |   2.170 |   18.699 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.206 | 0.761 |   2.931 |   19.460 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.357 | 0.324 |   3.255 |   19.784 | 
     | CONTROL_UNIT/U48                       | A1 v -> Y ^ | AOI22X1M   | 0.320 | 0.286 |   3.541 |   20.069 | 
     | CONTROL_UNIT/U46                       | B ^ -> Y v  | NAND2X2M   | 0.087 | 0.093 |   3.634 |   20.163 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[0]         | D v         | SDFFRQX2M  | 0.087 | 0.000 |   3.634 |   20.163 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.529 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.504 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.475 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.327 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.250 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.107 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.048 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.987 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -15.916 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |  -15.833 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   0.764 |  -15.765 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[0] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.765 |  -15.763 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[2] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[2] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.162
- Arrival Time                  3.631
= Slack Time                   16.531
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.531 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.556 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.585 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.733 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.810 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.952 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.012 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.073 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.144 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.227 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   0.764 |   17.295 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.476 |   1.240 |   17.771 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   1.524 |   18.055 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.237 | 0.196 |   1.719 |   18.250 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.119 | 0.125 |   1.844 |   18.375 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.927 |   18.458 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   2.028 |   18.559 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.169 | 0.142 |   2.170 |   18.701 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.206 | 0.761 |   2.931 |   19.462 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.357 | 0.324 |   3.255 |   19.786 | 
     | CONTROL_UNIT/U54                       | A1 v -> Y ^ | AOI22X1M   | 0.332 | 0.292 |   3.547 |   20.078 | 
     | CONTROL_UNIT/U52                       | B ^ -> Y v  | NAND2X2M   | 0.087 | 0.084 |   3.631 |   20.162 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2]         | D v         | SDFFRQX2M  | 0.087 | 0.000 |   3.631 |   20.162 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.531 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.506 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.477 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.329 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.252 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.110 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.050 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.989 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -15.918 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |  -15.835 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   0.764 |  -15.767 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.764 |  -15.766 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[4] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[4] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.162
- Arrival Time                  3.625
= Slack Time                   16.536
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.536 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.561 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.590 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.738 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.816 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.958 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.018 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.079 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.149 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.232 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.301 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.476 |   1.240 |   17.777 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   1.524 |   18.060 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.237 | 0.196 |   1.720 |   18.256 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.119 | 0.125 |   1.845 |   18.381 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.927 |   18.463 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   2.028 |   18.564 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.169 | 0.142 |   2.170 |   18.706 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.206 | 0.761 |   2.931 |   19.468 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.357 | 0.324 |   3.255 |   19.792 | 
     | CONTROL_UNIT/U60                       | A1 v -> Y ^ | AOI22X1M   | 0.323 | 0.287 |   3.543 |   20.079 | 
     | CONTROL_UNIT/U58                       | B ^ -> Y v  | NAND2X2M   | 0.089 | 0.083 |   3.625 |   20.162 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4]         | D v         | SDFFRQX2M  | 0.089 | 0.000 |   3.625 |   20.162 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.536 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.512 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.483 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.335 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.257 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.115 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.055 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -15.994 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -15.924 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |  -15.841 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   0.764 |  -15.773 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.764 |  -15.772 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[3] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[3] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.164
- Arrival Time                  3.622
= Slack Time                   16.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.542 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.567 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.596 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.744 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.821 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.964 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.023 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.084 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.155 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.238 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.307 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.476 |   1.240 |   17.782 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   1.524 |   18.066 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.237 | 0.196 |   1.720 |   18.262 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.119 | 0.125 |   1.845 |   18.387 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.927 |   18.469 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   2.028 |   18.570 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.169 | 0.142 |   2.170 |   18.712 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.206 | 0.761 |   2.931 |   19.473 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.357 | 0.324 |   3.255 |   19.797 | 
     | CONTROL_UNIT/U57                       | A1 v -> Y ^ | AOI22X1M   | 0.318 | 0.284 |   3.539 |   20.081 | 
     | CONTROL_UNIT/U55                       | B ^ -> Y v  | NAND2X2M   | 0.079 | 0.082 |   3.622 |   20.164 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3]         | D v         | SDFFRQX2M  | 0.079 | 0.000 |   3.622 |   20.164 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.542 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.517 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.488 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.340 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.263 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.121 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.061 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.000 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -15.929 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |  -15.846 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   0.764 |  -15.778 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.764 |  -15.778 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[1] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[1] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.764
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.162
- Arrival Time                  3.618
= Slack Time                   16.544
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.544 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.569 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.598 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.746 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.823 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.966 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.025 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.086 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.157 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.240 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   0.764 |   17.309 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.476 |   1.240 |   17.785 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   1.524 |   18.068 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.237 | 0.196 |   1.719 |   18.264 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.119 | 0.125 |   1.844 |   18.389 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.927 |   18.471 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   2.028 |   18.572 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.169 | 0.142 |   2.170 |   18.714 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.206 | 0.761 |   2.931 |   19.475 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.357 | 0.324 |   3.255 |   19.800 | 
     | CONTROL_UNIT/U51                       | A1 v -> Y ^ | AOI22X1M   | 0.322 | 0.272 |   3.527 |   20.071 | 
     | CONTROL_UNIT/U49                       | B ^ -> Y v  | NAND2X2M   | 0.087 | 0.091 |   3.618 |   20.162 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1]         | D v         | SDFFRQX2M  | 0.087 | 0.000 |   3.618 |   20.162 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.544 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.519 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.490 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.343 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.265 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.123 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.063 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.002 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -15.932 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |  -15.849 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   0.764 |  -15.780 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.764 |  -15.780 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[6] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[6] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.163
- Arrival Time                  3.605
= Slack Time                   16.558
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.558 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.583 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.612 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.760 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.837 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   16.979 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.039 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.100 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.171 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.254 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.322 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.476 |   1.240 |   17.798 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   1.524 |   18.082 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.237 | 0.196 |   1.720 |   18.277 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.119 | 0.125 |   1.845 |   18.402 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.927 |   18.485 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   2.028 |   18.586 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.169 | 0.142 |   2.170 |   18.728 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.206 | 0.761 |   2.931 |   19.489 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.357 | 0.324 |   3.255 |   19.813 | 
     | CONTROL_UNIT/U66                       | A1 v -> Y ^ | AOI22X1M   | 0.292 | 0.269 |   3.524 |   20.082 | 
     | CONTROL_UNIT/U64                       | B ^ -> Y v  | NAND2X2M   | 0.087 | 0.081 |   3.605 |   20.163 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6]         | D v         | SDFFRQX2M  | 0.087 | 0.000 |   3.605 |   20.163 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.558 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.533 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.504 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.356 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.279 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.137 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.077 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.016 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -15.945 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |  -15.862 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   0.764 |  -15.794 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   0.765 |  -15.793 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin CONTROL_UNIT/TX_D_VLD_reg/CK 
Endpoint:   CONTROL_UNIT/TX_D_VLD_reg/D               (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.766
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.160
- Arrival Time                  3.488
= Slack Time                   16.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.000 |       |   0.000 |   16.673 | 
     | REF_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |   16.697 | 
     | REF_CLK__L2_I0                         | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   16.726 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   16.874 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   16.952 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.094 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.154 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.215 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.285 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.368 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.437 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.476 |   1.240 |   17.913 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   1.524 |   18.196 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.237 | 0.196 |   1.720 |   18.392 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.119 | 0.125 |   1.845 |   18.517 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.927 |   18.599 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   2.028 |   18.700 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.169 | 0.142 |   2.170 |   18.842 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.206 | 0.761 |   2.931 |   19.604 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.357 | 0.324 |   3.255 |   19.928 | 
     | CONTROL_UNIT/U40                       | A v -> Y ^  | INVX2M     | 0.119 | 0.125 |   3.381 |   20.053 | 
     | CONTROL_UNIT/U38                       | C0 ^ -> Y v | OAI211X2M  | 0.106 | 0.107 |   3.488 |   20.160 | 
     | CONTROL_UNIT/TX_D_VLD_reg              | D v         | SDFFRQX2M  | 0.106 | 0.000 |   3.488 |   20.160 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |  -16.673 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -16.648 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.619 | 
     | U0_mux2X1/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.471 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.394 | 
     | REF_CLK_M__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.251 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.191 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.131 | 
     | REF_CLK_M__L5_I1          | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -16.060 | 
     | REF_CLK_M__L6_I3          | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   0.696 |  -15.977 | 
     | REF_CLK_M__L7_I14         | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   0.764 |  -15.908 | 
     | CONTROL_UNIT/TX_D_VLD_reg | CK ^        | SDFFRQX2M  | 0.054 | 0.002 |   0.766 |  -15.907 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][1] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][1] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.186
- Arrival Time                  3.154
= Slack Time                   17.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.032 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.056 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.085 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.233 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.311 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.453 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.513 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.574 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.650 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.733 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   17.798 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.093 | 0.934 |   1.700 |   18.732 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.260 |   1.960 |   18.992 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.480 | 0.353 |   2.313 |   19.345 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.627 | 0.436 |   2.749 |   19.781 | 
     | REGISTER_FILE/U175                 | A1N v -> Y v | OAI2BB2X1M | 0.194 | 0.405 |   3.154 |   20.186 | 
     | REGISTER_FILE/\Reg_File_reg[15][1] | D v          | SDFFQX2M   | 0.194 | 0.000 |   3.154 |   20.186 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.032 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.007 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.978 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.830 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.753 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.610 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.551 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.490 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -16.413 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -16.331 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.056 | 0.064 |   0.765 |  -16.267 | 
     | REGISTER_FILE/\Reg_File_reg[15][1] | CK ^        | SDFFQX2M   | 0.056 | 0.000 |   0.765 |  -16.267 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][7] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.378
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.187
- Arrival Time                  3.149
= Slack Time                   17.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.038 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.063 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.092 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.240 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.318 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.460 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.520 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.581 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.657 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.739 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   17.805 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.093 | 0.934 |   1.700 |   18.739 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.260 |   1.960 |   18.998 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.480 | 0.353 |   2.313 |   19.352 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.627 | 0.436 |   2.749 |   19.788 | 
     | REGISTER_FILE/U181                 | A1N v -> Y v | OAI2BB2X1M | 0.192 | 0.399 |   3.148 |   20.187 | 
     | REGISTER_FILE/\Reg_File_reg[15][7] | D v          | SDFFQX2M   | 0.192 | 0.000 |   3.149 |   20.187 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.038 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.014 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.985 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.837 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.760 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.617 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.557 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.497 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -16.420 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -16.338 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |  -16.274 | 
     | REGISTER_FILE/\Reg_File_reg[15][7] | CK ^        | SDFFQX2M   | 0.055 | 0.001 |   0.765 |  -16.273 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][3] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.189
- Arrival Time                  3.146
= Slack Time                   17.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.043 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.068 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.097 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.245 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.322 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.465 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.524 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.585 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.662 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.744 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   17.810 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.093 | 0.934 |   1.700 |   18.744 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.260 |   1.960 |   19.003 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.480 | 0.353 |   2.313 |   19.356 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.627 | 0.436 |   2.749 |   19.792 | 
     | REGISTER_FILE/U177                 | A1N v -> Y v | OAI2BB2X1M | 0.179 | 0.397 |   3.146 |   20.189 | 
     | REGISTER_FILE/\Reg_File_reg[15][3] | D v          | SDFFQX2M   | 0.179 | 0.000 |   3.146 |   20.189 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.043 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.018 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.989 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.842 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.764 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.622 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.562 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.501 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -16.425 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -16.343 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.056 | 0.064 |   0.765 |  -16.279 | 
     | REGISTER_FILE/\Reg_File_reg[15][3] | CK ^        | SDFFQX2M   | 0.056 | 0.001 |   0.765 |  -16.278 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][0] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][0] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.191
- Arrival Time                  3.140
= Slack Time                   17.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.051 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.076 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.105 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.253 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.330 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.472 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.532 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.593 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.669 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.752 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   17.818 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.093 | 0.934 |   1.700 |   18.751 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.260 |   1.960 |   19.011 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.480 | 0.353 |   2.313 |   19.364 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.627 | 0.436 |   2.749 |   19.800 | 
     | REGISTER_FILE/U174                 | A1N v -> Y v | OAI2BB2X1M | 0.172 | 0.390 |   3.139 |   20.190 | 
     | REGISTER_FILE/\Reg_File_reg[15][0] | D v          | SDFFQX2M   | 0.172 | 0.000 |   3.140 |   20.191 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.051 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.026 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.997 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.849 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.772 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.630 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.570 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.509 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -16.433 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -16.350 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.056 | 0.064 |   0.765 |  -16.286 | 
     | REGISTER_FILE/\Reg_File_reg[15][0] | CK ^        | SDFFQX2M   | 0.056 | 0.000 |   0.765 |  -16.286 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][5] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][5] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.767
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.191
- Arrival Time                  3.139
= Slack Time                   17.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.052 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.077 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.106 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.254 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.331 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.473 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.533 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.594 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.670 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.753 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   17.819 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.093 | 0.934 |   1.700 |   18.752 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.260 |   1.960 |   19.012 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.480 | 0.353 |   2.313 |   19.365 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.627 | 0.436 |   2.749 |   19.801 | 
     | REGISTER_FILE/U179                 | A1N v -> Y v | OAI2BB2X1M | 0.178 | 0.390 |   3.139 |   20.191 | 
     | REGISTER_FILE/\Reg_File_reg[15][5] | D v          | SDFFQX2M   | 0.178 | 0.000 |   3.139 |   20.191 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.052 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.027 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.998 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.850 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.773 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.630 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.571 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.510 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -16.434 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -16.351 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |  -16.287 | 
     | REGISTER_FILE/\Reg_File_reg[15][5] | CK ^        | SDFFQX2M   | 0.055 | 0.002 |   0.767 |  -16.285 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][4] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][4] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.767
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.192
- Arrival Time                  3.140
= Slack Time                   17.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.052 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.077 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.106 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.254 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.331 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.474 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.533 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.594 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.619 |   17.670 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.753 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   17.819 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.093 | 0.934 |   1.700 |   18.752 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.260 |   1.960 |   19.012 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.480 | 0.353 |   2.313 |   19.365 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.627 | 0.436 |   2.749 |   19.801 | 
     | REGISTER_FILE/U178                 | A1N v -> Y v | OAI2BB2X1M | 0.173 | 0.391 |   3.140 |   20.192 | 
     | REGISTER_FILE/\Reg_File_reg[15][4] | D v          | SDFFQX2M   | 0.173 | 0.000 |   3.140 |   20.192 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.052 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.027 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -16.998 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.850 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.773 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.631 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.571 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.510 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -16.434 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -16.351 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |  -16.287 | 
     | REGISTER_FILE/\Reg_File_reg[15][4] | CK ^        | SDFFQX2M   | 0.055 | 0.002 |   0.767 |  -16.285 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][6] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][6] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.190
- Arrival Time                  3.135
= Slack Time                   17.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.055 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.080 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.109 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.257 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.334 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.421 |   17.477 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.537 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.597 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.674 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.756 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   17.822 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.093 | 0.934 |   1.700 |   18.756 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.260 |   1.960 |   19.015 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.480 | 0.353 |   2.313 |   19.368 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.627 | 0.436 |   2.749 |   19.805 | 
     | REGISTER_FILE/U180                 | A1N v -> Y v | OAI2BB2X1M | 0.174 | 0.386 |   3.135 |   20.190 | 
     | REGISTER_FILE/\Reg_File_reg[15][6] | D v          | SDFFQX2M   | 0.174 | 0.000 |   3.135 |   20.190 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.055 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.031 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -17.002 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.854 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.777 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.634 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.574 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.514 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -16.437 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -16.355 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |  -16.291 | 
     | REGISTER_FILE/\Reg_File_reg[15][6] | CK ^        | SDFFQX2M   | 0.055 | 0.000 |   0.765 |  -16.290 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][2] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][2] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.767
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.194
- Arrival Time                  3.134
= Slack Time                   17.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.061 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.085 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.114 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.262 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.340 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.482 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.542 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.603 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.618 |   17.679 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.761 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   17.827 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.093 | 0.934 |   1.700 |   18.761 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.260 |   1.960 |   19.021 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.480 | 0.353 |   2.313 |   19.374 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.627 | 0.436 |   2.749 |   19.810 | 
     | REGISTER_FILE/U176                 | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.385 |   3.134 |   20.194 | 
     | REGISTER_FILE/\Reg_File_reg[15][2] | D v          | SDFFQX2M   | 0.166 | 0.000 |   3.134 |   20.194 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.061 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.036 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -17.007 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.859 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.782 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.639 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.580 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.519 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -16.442 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -16.360 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.056 | 0.064 |   0.765 |  -16.296 | 
     | REGISTER_FILE/\Reg_File_reg[15][2] | CK ^        | SDFFQX2M   | 0.056 | 0.003 |   0.767 |  -16.293 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][7] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][7] /D             (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.757
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.182
- Arrival Time                  3.070
= Slack Time                   17.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.112 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.137 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.166 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.314 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.391 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.534 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.594 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.654 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^   | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.725 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.808 | 
     | REF_CLK_M__L7_I14                                | A v -> Y ^   | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.877 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.293 | 0.499 |   1.263 |   18.376 | 
     | ASYN_FIFO/link_FIFO_Write/U12                    | A ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.264 |   1.527 |   18.640 | 
     | ASYN_FIFO/link_FIFO_Write/U8                     | D v -> Y ^   | NAND4X2M   | 0.192 | 0.148 |   1.676 |   18.788 | 
     | ASYN_FIFO/link_FIFO_Write/U3                     | A ^ -> Y v   | INVX2M     | 0.074 | 0.080 |   1.756 |   18.868 | 
     | ASYN_FIFO/link_Memory/U140                       | B v -> Y ^   | NOR2BX2M   | 0.221 | 0.167 |   1.923 |   19.035 | 
     | ASYN_FIFO/link_Memory/U67                        | AN ^ -> Y ^  | NOR2BX2M   | 0.385 | 0.319 |   2.242 |   19.354 | 
     | ASYN_FIFO/link_Memory/U70                        | C ^ -> Y v   | NAND3X2M   | 0.591 | 0.437 |   2.679 |   19.791 | 
     | ASYN_FIFO/link_Memory/U91                        | A1N v -> Y v | OAI2BB2X1M | 0.168 | 0.391 |   3.070 |   20.182 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][7]             | D v          | SDFFQX2M   | 0.168 | 0.000 |   3.070 |   20.182 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.112 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.087 | 
     | REF_CLK__L2_I0                       | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -17.058 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.911 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.833 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.691 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.631 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.570 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -16.500 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.086 |   0.699 |  -16.413 | 
     | REF_CLK_M__L7_I10                    | A v -> Y ^  | CLKINVX32M | 0.051 | 0.056 |   0.755 |  -16.357 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][7] | CK ^        | SDFFQX2M   | 0.051 | 0.001 |   0.757 |  -16.356 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][5] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][5] /D             (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.758
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.185
- Arrival Time                  3.066
= Slack Time                   17.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.119 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.144 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.173 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.321 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.398 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.541 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.600 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.661 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^   | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.732 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.815 | 
     | REF_CLK_M__L7_I14                                | A v -> Y ^   | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.884 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.293 | 0.499 |   1.263 |   18.382 | 
     | ASYN_FIFO/link_FIFO_Write/U12                    | A ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.264 |   1.527 |   18.646 | 
     | ASYN_FIFO/link_FIFO_Write/U8                     | D v -> Y ^   | NAND4X2M   | 0.192 | 0.148 |   1.676 |   18.795 | 
     | ASYN_FIFO/link_FIFO_Write/U3                     | A ^ -> Y v   | INVX2M     | 0.074 | 0.080 |   1.756 |   18.875 | 
     | ASYN_FIFO/link_Memory/U140                       | B v -> Y ^   | NOR2BX2M   | 0.221 | 0.167 |   1.923 |   19.042 | 
     | ASYN_FIFO/link_Memory/U67                        | AN ^ -> Y ^  | NOR2BX2M   | 0.385 | 0.319 |   2.242 |   19.361 | 
     | ASYN_FIFO/link_Memory/U70                        | C ^ -> Y v   | NAND3X2M   | 0.591 | 0.437 |   2.679 |   19.798 | 
     | ASYN_FIFO/link_Memory/U89                        | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.387 |   3.066 |   20.185 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][5]             | D v          | SDFFQX2M   | 0.159 | 0.000 |   3.066 |   20.185 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.119 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.094 | 
     | REF_CLK__L2_I0                       | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -17.065 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.917 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.840 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.698 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.638 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.577 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -16.506 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.086 |   0.699 |  -16.420 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.052 | 0.058 |   0.757 |  -16.362 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][5] | CK ^        | SDFFQX2M   | 0.052 | 0.001 |   0.758 |  -16.361 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][2] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][2] /D             (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.760
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.187
- Arrival Time                  3.064
= Slack Time                   17.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.123 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.148 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.177 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.325 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.402 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.545 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.604 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.665 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^   | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.736 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.819 | 
     | REF_CLK_M__L7_I14                                | A v -> Y ^   | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.888 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.293 | 0.499 |   1.263 |   18.387 | 
     | ASYN_FIFO/link_FIFO_Write/U12                    | A ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.264 |   1.527 |   18.651 | 
     | ASYN_FIFO/link_FIFO_Write/U8                     | D v -> Y ^   | NAND4X2M   | 0.192 | 0.148 |   1.676 |   18.799 | 
     | ASYN_FIFO/link_FIFO_Write/U3                     | A ^ -> Y v   | INVX2M     | 0.074 | 0.080 |   1.756 |   18.879 | 
     | ASYN_FIFO/link_Memory/U140                       | B v -> Y ^   | NOR2BX2M   | 0.221 | 0.167 |   1.923 |   19.046 | 
     | ASYN_FIFO/link_Memory/U67                        | AN ^ -> Y ^  | NOR2BX2M   | 0.385 | 0.319 |   2.242 |   19.365 | 
     | ASYN_FIFO/link_Memory/U70                        | C ^ -> Y v   | NAND3X2M   | 0.591 | 0.437 |   2.679 |   19.802 | 
     | ASYN_FIFO/link_Memory/U86                        | A1N v -> Y v | OAI2BB2X1M | 0.158 | 0.385 |   3.064 |   20.187 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][2]             | D v          | SDFFQX2M   | 0.158 | 0.000 |   3.064 |   20.187 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.123 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.098 | 
     | REF_CLK__L2_I0                       | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -17.069 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.921 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.844 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.702 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.642 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.581 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -16.510 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.086 |   0.699 |  -16.424 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.052 | 0.058 |   0.757 |  -16.366 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][2] | CK ^        | SDFFQX2M   | 0.052 | 0.003 |   0.760 |  -16.363 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][1] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][1] /D             (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.758
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.186
- Arrival Time                  3.062
= Slack Time                   17.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.123 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.148 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.177 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.325 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.403 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.545 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.605 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.666 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^   | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.736 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.819 | 
     | REF_CLK_M__L7_I14                                | A v -> Y ^   | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.888 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.293 | 0.499 |   1.263 |   18.387 | 
     | ASYN_FIFO/link_FIFO_Write/U12                    | A ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.264 |   1.527 |   18.651 | 
     | ASYN_FIFO/link_FIFO_Write/U8                     | D v -> Y ^   | NAND4X2M   | 0.192 | 0.148 |   1.676 |   18.799 | 
     | ASYN_FIFO/link_FIFO_Write/U3                     | A ^ -> Y v   | INVX2M     | 0.074 | 0.080 |   1.756 |   18.880 | 
     | ASYN_FIFO/link_Memory/U140                       | B v -> Y ^   | NOR2BX2M   | 0.221 | 0.167 |   1.923 |   19.047 | 
     | ASYN_FIFO/link_Memory/U67                        | AN ^ -> Y ^  | NOR2BX2M   | 0.385 | 0.319 |   2.242 |   19.365 | 
     | ASYN_FIFO/link_Memory/U70                        | C ^ -> Y v   | NAND3X2M   | 0.591 | 0.437 |   2.679 |   19.802 | 
     | ASYN_FIFO/link_Memory/U85                        | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.383 |   3.062 |   20.186 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][1]             | D v          | SDFFQX2M   | 0.156 | 0.000 |   3.062 |   20.186 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.123 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.099 | 
     | REF_CLK__L2_I0                       | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -17.069 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.922 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.844 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.702 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.642 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.581 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -16.511 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.086 |   0.699 |  -16.424 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.052 | 0.058 |   0.757 |  -16.367 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][1] | CK ^        | SDFFQX2M   | 0.052 | 0.001 |   0.758 |  -16.366 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[0][7] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[0][7] /D             (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.757
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.183
- Arrival Time                  3.058
= Slack Time                   17.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.125 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.150 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.179 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.327 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.404 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.546 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.606 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.667 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^   | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.738 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.821 | 
     | REF_CLK_M__L7_I14                                | A v -> Y ^   | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.889 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.293 | 0.499 |   1.263 |   18.388 | 
     | ASYN_FIFO/link_FIFO_Write/U12                    | A ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.264 |   1.527 |   18.652 | 
     | ASYN_FIFO/link_FIFO_Write/U8                     | D v -> Y ^   | NAND4X2M   | 0.192 | 0.148 |   1.676 |   18.801 | 
     | ASYN_FIFO/link_FIFO_Write/U3                     | A ^ -> Y v   | INVX2M     | 0.074 | 0.080 |   1.756 |   18.881 | 
     | ASYN_FIFO/link_Memory/U140                       | B v -> Y ^   | NOR2BX2M   | 0.221 | 0.167 |   1.923 |   19.048 | 
     | ASYN_FIFO/link_Memory/U67                        | AN ^ -> Y ^  | NOR2BX2M   | 0.385 | 0.319 |   2.242 |   19.367 | 
     | ASYN_FIFO/link_Memory/U69                        | C ^ -> Y v   | NAND3X2M   | 0.581 | 0.431 |   2.673 |   19.798 | 
     | ASYN_FIFO/link_Memory/U115                       | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.385 |   3.058 |   20.183 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][7]             | D v          | SDFFQX2M   | 0.163 | 0.000 |   3.058 |   20.183 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.125 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.100 | 
     | REF_CLK__L2_I0                       | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -17.071 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.923 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.846 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.703 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.644 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.583 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -16.512 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.086 |   0.699 |  -16.426 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.052 | 0.058 |   0.757 |  -16.368 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][7] | CK ^        | SDFFQX2M   | 0.052 | 0.000 |   0.757 |  -16.368 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][6] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][6] /D             (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.185
- Arrival Time                  3.059
= Slack Time                   17.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.127 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.152 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.181 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.329 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.406 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.548 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.608 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.669 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^   | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.740 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.823 | 
     | REF_CLK_M__L7_I14                                | A v -> Y ^   | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.891 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.293 | 0.499 |   1.263 |   18.390 | 
     | ASYN_FIFO/link_FIFO_Write/U12                    | A ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.264 |   1.527 |   18.654 | 
     | ASYN_FIFO/link_FIFO_Write/U8                     | D v -> Y ^   | NAND4X2M   | 0.192 | 0.148 |   1.676 |   18.802 | 
     | ASYN_FIFO/link_FIFO_Write/U3                     | A ^ -> Y v   | INVX2M     | 0.074 | 0.080 |   1.756 |   18.883 | 
     | ASYN_FIFO/link_Memory/U140                       | B v -> Y ^   | NOR2BX2M   | 0.221 | 0.167 |   1.923 |   19.050 | 
     | ASYN_FIFO/link_Memory/U67                        | AN ^ -> Y ^  | NOR2BX2M   | 0.385 | 0.319 |   2.242 |   19.368 | 
     | ASYN_FIFO/link_Memory/U70                        | C ^ -> Y v   | NAND3X2M   | 0.591 | 0.437 |   2.679 |   19.806 | 
     | ASYN_FIFO/link_Memory/U90                        | A1N v -> Y v | OAI2BB2X1M | 0.149 | 0.380 |   3.059 |   20.185 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][6]             | D v          | SDFFQX2M   | 0.149 | 0.000 |   3.059 |   20.185 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.127 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.102 | 
     | REF_CLK__L2_I0                       | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -17.073 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.925 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.848 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.705 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.646 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.585 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -16.514 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.086 |   0.699 |  -16.428 | 
     | REF_CLK_M__L7_I10                    | A v -> Y ^  | CLKINVX32M | 0.051 | 0.056 |   0.755 |  -16.371 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][6] | CK ^        | SDFFQX2M   | 0.051 | 0.001 |   0.756 |  -16.371 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[14][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[14][7] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.765
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.141
- Arrival Time                  3.013
= Slack Time                   17.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.128 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.153 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.182 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.330 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.407 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.550 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.609 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.670 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^   | CLKINVX40M | 0.069 | 0.076 |   0.619 |   17.747 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.082 |   0.701 |   17.829 | 
     | REF_CLK_M__L7_I7                   | A v -> Y ^   | CLKINVX32M | 0.056 | 0.066 |   0.767 |   17.895 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.093 | 0.934 |   1.700 |   18.829 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.114 | 0.260 |   1.960 |   19.088 | 
     | REGISTER_FILE/U161                 | AN ^ -> Y ^  | NOR2BX2M   | 0.447 | 0.333 |   2.293 |   19.421 | 
     | REGISTER_FILE/U152                 | A ^ -> Y v   | NAND2X2M   | 0.421 | 0.357 |   2.651 |   19.779 | 
     | REGISTER_FILE/U249                 | A1N v -> Y v | OAI2BB2X1M | 0.196 | 0.362 |   3.013 |   20.141 | 
     | REGISTER_FILE/\Reg_File_reg[14][7] | D v          | SDFFRQX2M  | 0.196 | 0.000 |   3.013 |   20.141 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.128 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.103 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -17.074 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.927 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.849 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.707 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.647 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.586 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -16.510 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -16.427 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |  -16.364 | 
     | REGISTER_FILE/\Reg_File_reg[14][7] | CK ^        | SDFFRQX2M  | 0.055 | 0.001 |   0.765 |  -16.363 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][0] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][0] /D             (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.758
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.187
- Arrival Time                  3.056
= Slack Time                   17.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   17.131 | 
     | REF_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.025 |   0.025 |   17.156 | 
     | REF_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX8M  | 0.034 | 0.029 |   0.054 |   17.185 | 
     | U0_mux2X1/U1                                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.103 | 0.148 |   0.202 |   17.333 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v   | CLKINVX8M  | 0.071 | 0.077 |   0.279 |   17.410 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v   | CLKBUFX24M | 0.079 | 0.142 |   0.422 |   17.552 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^   | CLKINVX40M | 0.047 | 0.060 |   0.481 |   17.612 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v   | CLKINVX40M | 0.071 | 0.061 |   0.542 |   17.673 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^   | CLKINVX40M | 0.071 | 0.071 |   0.613 |   17.744 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.083 |   0.696 |   17.827 | 
     | REF_CLK_M__L7_I14                                | A v -> Y ^   | CLKINVX32M | 0.054 | 0.069 |   0.765 |   17.895 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.293 | 0.499 |   1.263 |   18.394 | 
     | ASYN_FIFO/link_FIFO_Write/U12                    | A ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.264 |   1.527 |   18.658 | 
     | ASYN_FIFO/link_FIFO_Write/U8                     | D v -> Y ^   | NAND4X2M   | 0.192 | 0.148 |   1.676 |   18.807 | 
     | ASYN_FIFO/link_FIFO_Write/U3                     | A ^ -> Y v   | INVX2M     | 0.074 | 0.080 |   1.756 |   18.887 | 
     | ASYN_FIFO/link_Memory/U140                       | B v -> Y ^   | NOR2BX2M   | 0.221 | 0.167 |   1.923 |   19.054 | 
     | ASYN_FIFO/link_Memory/U67                        | AN ^ -> Y ^  | NOR2BX2M   | 0.385 | 0.319 |   2.242 |   19.373 | 
     | ASYN_FIFO/link_Memory/U70                        | C ^ -> Y v   | NAND3X2M   | 0.591 | 0.437 |   2.679 |   19.810 | 
     | ASYN_FIFO/link_Memory/U84                        | A1N v -> Y v | OAI2BB2X1M | 0.150 | 0.377 |   3.056 |   20.187 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][0]             | D v          | SDFFQX2M   | 0.150 | 0.000 |   3.056 |   20.187 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |            | 0.000 |       |   0.000 |  -17.131 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -17.106 | 
     | REF_CLK__L2_I0                       | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -17.077 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -16.929 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -16.852 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -16.709 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -16.650 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -16.589 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   0.613 |  -16.518 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.091 | 0.086 |   0.699 |  -16.432 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.052 | 0.058 |   0.757 |  -16.374 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][0] | CK ^        | SDFFQX2M   | 0.052 | 0.001 |   0.758 |  -16.373 | 
     +------------------------------------------------------------------------------------------------------+ 

