/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.11
Build    : 0.9.4
Hash     : a3890d5
Date     : Nov 30 2023
Type     : Engineering
Log Time   : Thu Nov 30 12:37:37 2023 GMT

Warning: Could not locate SDC file, clock frequency cannot be calculated

Top-level Name:
	ring_counter

Clocks: 1
	clock0 

I/Os: 7
	1 clock0 Input Clock clock0
	16 counter_in Input SDR clock0
	1 loopback_en Input SDR clock0
	1 loopback_error Output SDR clock0
	1 lr Input SDR clock0
	16 out Output SDR clock0
	1 reset Input SDR clock0

LUTs: 25
	clock0 Very_High : 1
	clock0 Typical : 24

FFs: 16
	clock0 : 16

INFO: PWR: Created /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

