
F746_Elk_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cd4  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000254  08005e9c  08005e9c  00015e9c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080060f0  080060f0  000160f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080060f4  080060f4  000160f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  080060f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000490  2000006c  08006164  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000c00  200004fc  08006164  000204fc  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002c909  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000510e  00000000  00000000  0004c9a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000bf44  00000000  00000000  00051ab3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f28  00000000  00000000  0005d9f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001390  00000000  00000000  0005e920  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a8e1  00000000  00000000  0005fcb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000053af  00000000  00000000  0006a591  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0006f940  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002f6c  00000000  00000000  0006f9bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000006c 	.word	0x2000006c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08005e84 	.word	0x08005e84

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000070 	.word	0x20000070
 8000204:	08005e84 	.word	0x08005e84

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f092 0f00 	teq	r2, #0
 80004f2:	bf14      	ite	ne
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e720      	b.n	800034c <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aedc 	beq.w	80002fa <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6c1      	b.n	80002fa <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2iz>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae0:	d215      	bcs.n	8000b0e <__aeabi_d2iz+0x36>
 8000ae2:	d511      	bpl.n	8000b08 <__aeabi_d2iz+0x30>
 8000ae4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aec:	d912      	bls.n	8000b14 <__aeabi_d2iz+0x3c>
 8000aee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000afe:	fa23 f002 	lsr.w	r0, r3, r2
 8000b02:	bf18      	it	ne
 8000b04:	4240      	negne	r0, r0
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b12:	d105      	bne.n	8000b20 <__aeabi_d2iz+0x48>
 8000b14:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	bf08      	it	eq
 8000b1a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_d2f>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b30:	bf24      	itt	cs
 8000b32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b3a:	d90d      	bls.n	8000b58 <__aeabi_d2f+0x30>
 8000b3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b50:	bf08      	it	eq
 8000b52:	f020 0001 	biceq.w	r0, r0, #1
 8000b56:	4770      	bx	lr
 8000b58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b5c:	d121      	bne.n	8000ba2 <__aeabi_d2f+0x7a>
 8000b5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b62:	bfbc      	itt	lt
 8000b64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	4770      	bxlt	lr
 8000b6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b72:	f1c2 0218 	rsb	r2, r2, #24
 8000b76:	f1c2 0c20 	rsb	ip, r2, #32
 8000b7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b82:	bf18      	it	ne
 8000b84:	f040 0001 	orrne.w	r0, r0, #1
 8000b88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b94:	ea40 000c 	orr.w	r0, r0, ip
 8000b98:	fa23 f302 	lsr.w	r3, r3, r2
 8000b9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba0:	e7cc      	b.n	8000b3c <__aeabi_d2f+0x14>
 8000ba2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ba6:	d107      	bne.n	8000bb8 <__aeabi_d2f+0x90>
 8000ba8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bac:	bf1e      	ittt	ne
 8000bae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bb6:	4770      	bxne	lr
 8000bb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000bc8:	4b08      	ldr	r3, [pc, #32]	; (8000bec <HAL_InitTick+0x24>)
{
 8000bca:	b510      	push	{r4, lr}
 8000bcc:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000bce:	6818      	ldr	r0, [r3, #0]
 8000bd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bd4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bd8:	f000 f88e 	bl	8000cf8 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	4621      	mov	r1, r4
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295
 8000be4:	f000 f844 	bl	8000c70 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000be8:	2000      	movs	r0, #0
 8000bea:	bd10      	pop	{r4, pc}
 8000bec:	20000000 	.word	0x20000000

08000bf0 <HAL_Init>:
   __HAL_FLASH_ART_ENABLE();
 8000bf0:	4a07      	ldr	r2, [pc, #28]	; (8000c10 <HAL_Init+0x20>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf2:	2003      	movs	r0, #3
{
 8000bf4:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 8000bf6:	6813      	ldr	r3, [r2, #0]
 8000bf8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bfc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bfe:	f000 f825 	bl	8000c4c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c02:	2000      	movs	r0, #0
 8000c04:	f7ff ffe0 	bl	8000bc8 <HAL_InitTick>
  HAL_MspInit();
 8000c08:	f004 f98c 	bl	8004f24 <HAL_MspInit>
}
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	bd08      	pop	{r3, pc}
 8000c10:	40023c00 	.word	0x40023c00

08000c14 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000c14:	4a02      	ldr	r2, [pc, #8]	; (8000c20 <HAL_IncTick+0xc>)
 8000c16:	6813      	ldr	r3, [r2, #0]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	6013      	str	r3, [r2, #0]
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	20000090 	.word	0x20000090

08000c24 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c24:	4b01      	ldr	r3, [pc, #4]	; (8000c2c <HAL_GetTick+0x8>)
 8000c26:	6818      	ldr	r0, [r3, #0]
}
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	20000090 	.word	0x20000090

08000c30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000c30:	b513      	push	{r0, r1, r4, lr}
 8000c32:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8000c34:	f7ff fff6 	bl	8000c24 <HAL_GetTick>
 8000c38:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000c3a:	f7ff fff3 	bl	8000c24 <HAL_GetTick>
 8000c3e:	9b01      	ldr	r3, [sp, #4]
 8000c40:	1b00      	subs	r0, r0, r4
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d3f9      	bcc.n	8000c3a <HAL_Delay+0xa>
  {
  }
}
 8000c46:	b002      	add	sp, #8
 8000c48:	bd10      	pop	{r4, pc}
	...

08000c4c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c4c:	4a07      	ldr	r2, [pc, #28]	; (8000c6c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000c4e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c50:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000c52:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c56:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c5a:	041b      	lsls	r3, r3, #16
 8000c5c:	0c1b      	lsrs	r3, r3, #16
 8000c5e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000c66:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000c68:	60d3      	str	r3, [r2, #12]
 8000c6a:	4770      	bx	lr
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c70:	4b19      	ldr	r3, [pc, #100]	; (8000cd8 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c72:	b530      	push	{r4, r5, lr}
 8000c74:	68dc      	ldr	r4, [r3, #12]
 8000c76:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c7a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c7e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c80:	2b04      	cmp	r3, #4
 8000c82:	bf28      	it	cs
 8000c84:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c86:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c88:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c8c:	bf8c      	ite	hi
 8000c8e:	3c03      	subhi	r4, #3
 8000c90:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c92:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) < 0)
 8000c96:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c98:	f103 33ff 	add.w	r3, r3, #4294967295
 8000c9c:	ea01 0103 	and.w	r1, r1, r3
 8000ca0:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ca4:	fa05 f404 	lsl.w	r4, r5, r4
 8000ca8:	f104 34ff 	add.w	r4, r4, #4294967295
 8000cac:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb0:	ea42 0201 	orr.w	r2, r2, r1
 8000cb4:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) < 0)
 8000cb8:	da05      	bge.n	8000cc6 <HAL_NVIC_SetPriority+0x56>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cba:	f000 000f 	and.w	r0, r0, #15
 8000cbe:	b2d2      	uxtb	r2, r2
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <HAL_NVIC_SetPriority+0x6c>)
 8000cc2:	541a      	strb	r2, [r3, r0]
 8000cc4:	bd30      	pop	{r4, r5, pc}
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc6:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000cca:	b2d2      	uxtb	r2, r2
 8000ccc:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000cd0:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 8000cd4:	bd30      	pop	{r4, r5, pc}
 8000cd6:	bf00      	nop
 8000cd8:	e000ed00 	.word	0xe000ed00
 8000cdc:	e000ed14 	.word	0xe000ed14

08000ce0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000ce0:	0942      	lsrs	r2, r0, #5
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	f000 001f 	and.w	r0, r0, #31
 8000ce8:	fa03 f000 	lsl.w	r0, r3, r0
 8000cec:	4b01      	ldr	r3, [pc, #4]	; (8000cf4 <HAL_NVIC_EnableIRQ+0x14>)
 8000cee:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000cf2:	4770      	bx	lr
 8000cf4:	e000e100 	.word	0xe000e100

08000cf8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cf8:	3801      	subs	r0, #1
 8000cfa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cfe:	d20a      	bcs.n	8000d16 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d02:	21f0      	movs	r1, #240	; 0xf0
 8000d04:	4a06      	ldr	r2, [pc, #24]	; (8000d20 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d06:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d08:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d0e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d10:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d16:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000e010 	.word	0xe000e010
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000d24:	4b04      	ldr	r3, [pc, #16]	; (8000d38 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000d26:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	bf0c      	ite	eq
 8000d2c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000d30:	f022 0204 	bicne.w	r2, r2, #4
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	4770      	bx	lr
 8000d38:	e000e010 	.word	0xe000e010

08000d3c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000d3c:	4770      	bx	lr

08000d3e <HAL_SYSTICK_IRQHandler>:
{
 8000d3e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000d40:	f7ff fffc 	bl	8000d3c <HAL_SYSTICK_Callback>
 8000d44:	bd08      	pop	{r3, pc}
	...

08000d48 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000d48:	6803      	ldr	r3, [r0, #0]
 8000d4a:	2118      	movs	r1, #24
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000d52:	3a10      	subs	r2, #16
 8000d54:	f023 0303 	bic.w	r3, r3, #3
 8000d58:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000d5c:	4904      	ldr	r1, [pc, #16]	; (8000d70 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8000d5e:	2a03      	cmp	r2, #3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000d60:	5c89      	ldrb	r1, [r1, r2]
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000d62:	bf88      	it	hi
 8000d64:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000d66:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000d68:	6583      	str	r3, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 8000d6a:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	08005e9c 	.word	0x08005e9c

08000d74 <HAL_DMA_Init>:
{
 8000d74:	b570      	push	{r4, r5, r6, lr}
 8000d76:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000d78:	f7ff ff54 	bl	8000c24 <HAL_GetTick>
 8000d7c:	4605      	mov	r5, r0
  if(hdma == NULL)
 8000d7e:	2c00      	cmp	r4, #0
 8000d80:	d071      	beq.n	8000e66 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 8000d82:	2300      	movs	r3, #0
  __HAL_DMA_DISABLE(hdma);
 8000d84:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 8000d86:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8000d90:	6813      	ldr	r3, [r2, #0]
 8000d92:	f023 0301 	bic.w	r3, r3, #1
 8000d96:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000d98:	6821      	ldr	r1, [r4, #0]
 8000d9a:	680b      	ldr	r3, [r1, #0]
 8000d9c:	07d8      	lsls	r0, r3, #31
 8000d9e:	d43c      	bmi.n	8000e1a <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8000da0:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000da2:	4d32      	ldr	r5, [pc, #200]	; (8000e6c <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000da4:	6862      	ldr	r2, [r4, #4]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000da6:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000da8:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000daa:	69a0      	ldr	r0, [r4, #24]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000dac:	4313      	orrs	r3, r2
 8000dae:	68e2      	ldr	r2, [r4, #12]
 8000db0:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000db2:	6922      	ldr	r2, [r4, #16]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	6962      	ldr	r2, [r4, #20]
 8000db8:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dba:	69e2      	ldr	r2, [r4, #28]
 8000dbc:	4303      	orrs	r3, r0
 8000dbe:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8000dc0:	6a22      	ldr	r2, [r4, #32]
 8000dc2:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000dc4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000dc6:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000dc8:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000dcc:	bf01      	itttt	eq
 8000dce:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8000dd0:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 8000dd2:	4335      	orreq	r5, r6
 8000dd4:	432b      	orreq	r3, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000dd6:	2a04      	cmp	r2, #4
  hdma->Instance->CR = tmp;  
 8000dd8:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8000dda:	694b      	ldr	r3, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000ddc:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8000de0:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000de4:	d10b      	bne.n	8000dfe <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8000de6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000de8:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8000dea:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000dec:	b13d      	cbz	r5, 8000dfe <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000dee:	b9f8      	cbnz	r0, 8000e30 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8000df0:	2a01      	cmp	r2, #1
 8000df2:	d02d      	beq.n	8000e50 <HAL_DMA_Init+0xdc>
 8000df4:	d301      	bcc.n	8000dfa <HAL_DMA_Init+0x86>
 8000df6:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000df8:	d101      	bne.n	8000dfe <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000dfa:	01ea      	lsls	r2, r5, #7
 8000dfc:	d42b      	bmi.n	8000e56 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8000dfe:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000e00:	4620      	mov	r0, r4
 8000e02:	f7ff ffa1 	bl	8000d48 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000e06:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000e08:	233f      	movs	r3, #63	; 0x3f
 8000e0a:	4093      	lsls	r3, r2
 8000e0c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e0e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000e10:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e12:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000e14:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000e18:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000e1a:	f7ff ff03 	bl	8000c24 <HAL_GetTick>
 8000e1e:	1b40      	subs	r0, r0, r5
 8000e20:	2805      	cmp	r0, #5
 8000e22:	d9b9      	bls.n	8000d98 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000e24:	2320      	movs	r3, #32
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000e26:	2003      	movs	r0, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000e28:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000e2a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8000e2e:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000e30:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8000e34:	d113      	bne.n	8000e5e <HAL_DMA_Init+0xea>
    switch (tmp)
 8000e36:	2a03      	cmp	r2, #3
 8000e38:	d8e1      	bhi.n	8000dfe <HAL_DMA_Init+0x8a>
 8000e3a:	a001      	add	r0, pc, #4	; (adr r0, 8000e40 <HAL_DMA_Init+0xcc>)
 8000e3c:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8000e40:	08000e57 	.word	0x08000e57
 8000e44:	08000dfb 	.word	0x08000dfb
 8000e48:	08000e57 	.word	0x08000e57
 8000e4c:	08000e51 	.word	0x08000e51
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000e50:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8000e54:	d1d3      	bne.n	8000dfe <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000e56:	2340      	movs	r3, #64	; 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8000e58:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000e5a:	6563      	str	r3, [r4, #84]	; 0x54
 8000e5c:	e7e5      	b.n	8000e2a <HAL_DMA_Init+0xb6>
    switch (tmp)
 8000e5e:	2a02      	cmp	r2, #2
 8000e60:	d9f9      	bls.n	8000e56 <HAL_DMA_Init+0xe2>
 8000e62:	2a03      	cmp	r2, #3
 8000e64:	e7c8      	b.n	8000df8 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 8000e66:	2001      	movs	r0, #1
 8000e68:	bd70      	pop	{r4, r5, r6, pc}
 8000e6a:	bf00      	nop
 8000e6c:	f010803f 	.word	0xf010803f

08000e70 <HAL_DMA_Start_IT>:
{
 8000e70:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8000e72:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8000e76:	2c01      	cmp	r4, #1
 8000e78:	d035      	beq.n	8000ee6 <HAL_DMA_Start_IT+0x76>
 8000e7a:	2401      	movs	r4, #1
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000e7c:	6d86      	ldr	r6, [r0, #88]	; 0x58
 8000e7e:	2500      	movs	r5, #0
  __HAL_LOCK(hdma);
 8000e80:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000e84:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8000e88:	2c01      	cmp	r4, #1
 8000e8a:	f04f 0402 	mov.w	r4, #2
 8000e8e:	d128      	bne.n	8000ee2 <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e90:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000e94:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e96:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000e98:	6825      	ldr	r5, [r4, #0]
 8000e9a:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8000e9e:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8000ea0:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000ea2:	6883      	ldr	r3, [r0, #8]
 8000ea4:	2b40      	cmp	r3, #64	; 0x40
 8000ea6:	d119      	bne.n	8000edc <HAL_DMA_Start_IT+0x6c>
    hdma->Instance->PAR = DstAddress;
 8000ea8:	60a2      	str	r2, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 8000eaa:	60e1      	str	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000eac:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8000eae:	233f      	movs	r3, #63	; 0x3f
 8000eb0:	4093      	lsls	r3, r2
 8000eb2:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000eb4:	6823      	ldr	r3, [r4, #0]
 8000eb6:	f043 0316 	orr.w	r3, r3, #22
 8000eba:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8000ebc:	6963      	ldr	r3, [r4, #20]
 8000ebe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ec2:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8000ec4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000ec6:	b11b      	cbz	r3, 8000ed0 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 8000ec8:	6823      	ldr	r3, [r4, #0]
 8000eca:	f043 0308 	orr.w	r3, r3, #8
 8000ece:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000ed0:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000ed2:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	6023      	str	r3, [r4, #0]
 8000eda:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->PAR = SrcAddress;
 8000edc:	60a1      	str	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8000ede:	60e2      	str	r2, [r4, #12]
 8000ee0:	e7e4      	b.n	8000eac <HAL_DMA_Start_IT+0x3c>
    __HAL_UNLOCK(hdma);	  
 8000ee2:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8000ee6:	2002      	movs	r0, #2
}
 8000ee8:	bd70      	pop	{r4, r5, r6, pc}

08000eea <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000eea:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000eee:	2b02      	cmp	r3, #2
 8000ef0:	d003      	beq.n	8000efa <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ef2:	2380      	movs	r3, #128	; 0x80
 8000ef4:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8000efa:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000efc:	2305      	movs	r3, #5
 8000efe:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  return HAL_OK;
 8000f02:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8000f04:	6813      	ldr	r3, [r2, #0]
 8000f06:	f023 0301 	bic.w	r3, r3, #1
 8000f0a:	6013      	str	r3, [r2, #0]
}
 8000f0c:	4770      	bx	lr
	...

08000f10 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0;
 8000f10:	2300      	movs	r3, #0
{
 8000f12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0;
 8000f14:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f16:	2208      	movs	r2, #8
  uint32_t timeout = SystemCoreClock / 9600;
 8000f18:	4b59      	ldr	r3, [pc, #356]	; (8001080 <HAL_DMA_IRQHandler+0x170>)
{
 8000f1a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f1c:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600;
 8000f1e:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f20:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8000f22:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f24:	409a      	lsls	r2, r3
 8000f26:	4216      	tst	r6, r2
 8000f28:	d00c      	beq.n	8000f44 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000f2a:	6801      	ldr	r1, [r0, #0]
 8000f2c:	6808      	ldr	r0, [r1, #0]
 8000f2e:	0740      	lsls	r0, r0, #29
 8000f30:	d508      	bpl.n	8000f44 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000f32:	6808      	ldr	r0, [r1, #0]
 8000f34:	f020 0004 	bic.w	r0, r0, #4
 8000f38:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000f3a:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000f3c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000f3e:	f042 0201 	orr.w	r2, r2, #1
 8000f42:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f44:	4a4f      	ldr	r2, [pc, #316]	; (8001084 <HAL_DMA_IRQHandler+0x174>)
 8000f46:	409a      	lsls	r2, r3
 8000f48:	4216      	tst	r6, r2
 8000f4a:	d008      	beq.n	8000f5e <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000f4c:	6821      	ldr	r1, [r4, #0]
 8000f4e:	6949      	ldr	r1, [r1, #20]
 8000f50:	0609      	lsls	r1, r1, #24
 8000f52:	d504      	bpl.n	8000f5e <HAL_DMA_IRQHandler+0x4e>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000f54:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000f56:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000f58:	f042 0202 	orr.w	r2, r2, #2
 8000f5c:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f5e:	4a4a      	ldr	r2, [pc, #296]	; (8001088 <HAL_DMA_IRQHandler+0x178>)
 8000f60:	409a      	lsls	r2, r3
 8000f62:	4216      	tst	r6, r2
 8000f64:	d008      	beq.n	8000f78 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000f66:	6821      	ldr	r1, [r4, #0]
 8000f68:	6809      	ldr	r1, [r1, #0]
 8000f6a:	0788      	lsls	r0, r1, #30
 8000f6c:	d504      	bpl.n	8000f78 <HAL_DMA_IRQHandler+0x68>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000f6e:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000f70:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000f72:	f042 0204 	orr.w	r2, r2, #4
 8000f76:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000f78:	2210      	movs	r2, #16
 8000f7a:	409a      	lsls	r2, r3
 8000f7c:	4216      	tst	r6, r2
 8000f7e:	d010      	beq.n	8000fa2 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000f80:	6823      	ldr	r3, [r4, #0]
 8000f82:	6819      	ldr	r1, [r3, #0]
 8000f84:	0709      	lsls	r1, r1, #28
 8000f86:	d50c      	bpl.n	8000fa2 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000f88:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	0350      	lsls	r0, r2, #13
 8000f8e:	d535      	bpl.n	8000ffc <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	0319      	lsls	r1, r3, #12
 8000f94:	d401      	bmi.n	8000f9a <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8000f96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f98:	e000      	b.n	8000f9c <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000f9a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8000f9c:	b10b      	cbz	r3, 8000fa2 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8000f9e:	4620      	mov	r0, r4
 8000fa0:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000fa2:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8000fa4:	2220      	movs	r2, #32
 8000fa6:	408a      	lsls	r2, r1
 8000fa8:	4216      	tst	r6, r2
 8000faa:	d038      	beq.n	800101e <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000fac:	6823      	ldr	r3, [r4, #0]
 8000fae:	6818      	ldr	r0, [r3, #0]
 8000fb0:	06c6      	lsls	r6, r0, #27
 8000fb2:	d534      	bpl.n	800101e <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000fb4:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000fb6:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8000fba:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000fbc:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000fbe:	d125      	bne.n	800100c <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000fc0:	f022 0216 	bic.w	r2, r2, #22
 8000fc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000fc6:	695a      	ldr	r2, [r3, #20]
 8000fc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000fcc:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000fce:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000fd0:	b90a      	cbnz	r2, 8000fd6 <HAL_DMA_IRQHandler+0xc6>
 8000fd2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000fd4:	b11a      	cbz	r2, 8000fde <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	f022 0208 	bic.w	r2, r2, #8
 8000fdc:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fde:	233f      	movs	r3, #63	; 0x3f
 8000fe0:	408b      	lsls	r3, r1
 8000fe2:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000fea:	2301      	movs	r3, #1
 8000fec:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8000ff0:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8000ff2:	b10b      	cbz	r3, 8000ff8 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8000ff4:	4620      	mov	r0, r4
 8000ff6:	4798      	blx	r3
}
 8000ff8:	b003      	add	sp, #12
 8000ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	05d2      	lsls	r2, r2, #23
 8001000:	d4c9      	bmi.n	8000f96 <HAL_DMA_IRQHandler+0x86>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	f022 0208 	bic.w	r2, r2, #8
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	e7c4      	b.n	8000f96 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800100c:	0350      	lsls	r0, r2, #13
 800100e:	d528      	bpl.n	8001062 <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	0319      	lsls	r1, r3, #12
 8001014:	d432      	bmi.n	800107c <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 8001016:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001018:	b10b      	cbz	r3, 800101e <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 800101a:	4620      	mov	r0, r4
 800101c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800101e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001020:	2b00      	cmp	r3, #0
 8001022:	d0e9      	beq.n	8000ff8 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001024:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001026:	07da      	lsls	r2, r3, #31
 8001028:	d519      	bpl.n	800105e <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 800102a:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 800102c:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 800102e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001032:	6813      	ldr	r3, [r2, #0]
 8001034:	f023 0301 	bic.w	r3, r3, #1
 8001038:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 800103a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800103e:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8001042:	9b01      	ldr	r3, [sp, #4]
 8001044:	3301      	adds	r3, #1
 8001046:	429f      	cmp	r7, r3
 8001048:	9301      	str	r3, [sp, #4]
 800104a:	d302      	bcc.n	8001052 <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800104c:	6813      	ldr	r3, [r2, #0]
 800104e:	07db      	lsls	r3, r3, #31
 8001050:	d4f7      	bmi.n	8001042 <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 8001052:	2300      	movs	r3, #0
 8001054:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001058:	2301      	movs	r3, #1
 800105a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 800105e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001060:	e7c7      	b.n	8000ff2 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001068:	d108      	bne.n	800107c <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800106a:	6819      	ldr	r1, [r3, #0]
 800106c:	f021 0110 	bic.w	r1, r1, #16
 8001070:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001072:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8001074:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001078:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 800107c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800107e:	e7cb      	b.n	8001018 <HAL_DMA_IRQHandler+0x108>
 8001080:	20000000 	.word	0x20000000
 8001084:	00800001 	.word	0x00800001
 8001088:	00800004 	.word	0x00800004

0800108c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800108c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001090:	680b      	ldr	r3, [r1, #0]
{
 8001092:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001094:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001258 <HAL_GPIO_Init+0x1cc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001098:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 800109a:	2300      	movs	r3, #0
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800109c:	4a6c      	ldr	r2, [pc, #432]	; (8001250 <HAL_GPIO_Init+0x1c4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800109e:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 800125c <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 80010a2:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010a6:	9c01      	ldr	r4, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 80010a8:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ac:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80010b0:	45b6      	cmp	lr, r6
 80010b2:	f040 80b3 	bne.w	800121c <HAL_GPIO_Init+0x190>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010b6:	684c      	ldr	r4, [r1, #4]
 80010b8:	f024 0710 	bic.w	r7, r4, #16
 80010bc:	2f02      	cmp	r7, #2
 80010be:	d116      	bne.n	80010ee <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 80010c0:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80010c4:	f003 0b07 	and.w	fp, r3, #7
 80010c8:	f04f 0c0f 	mov.w	ip, #15
 80010cc:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 80010d0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 80010d4:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80010d8:	fa0c fc0b 	lsl.w	ip, ip, fp
 80010dc:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80010e0:	690d      	ldr	r5, [r1, #16]
 80010e2:	fa05 f50b 	lsl.w	r5, r5, fp
 80010e6:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 80010ea:	f8ca 5020 	str.w	r5, [sl, #32]
 80010ee:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010f2:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80010f4:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80010f8:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010fc:	fa05 f50a 	lsl.w	r5, r5, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001100:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001102:	fa0c fc0a 	lsl.w	ip, ip, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001106:	43ed      	mvns	r5, r5
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001108:	2f01      	cmp	r7, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800110a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800110e:	ea4c 0c0b 	orr.w	ip, ip, fp
      GPIOx->MODER = temp;
 8001112:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001116:	d811      	bhi.n	800113c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001118:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800111a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 800111e:	68cf      	ldr	r7, [r1, #12]
 8001120:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001124:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001128:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800112a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800112c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001130:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001134:	409f      	lsls	r7, r3
 8001136:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800113a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800113c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800113e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001140:	688f      	ldr	r7, [r1, #8]
 8001142:	fa07 f70a 	lsl.w	r7, r7, sl
 8001146:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001148:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800114a:	00e5      	lsls	r5, r4, #3
 800114c:	d566      	bpl.n	800121c <HAL_GPIO_Init+0x190>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114e:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 8001152:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001156:	f003 0e03 	and.w	lr, r3, #3
 800115a:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800115e:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
 8001162:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001166:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800116a:	f8c8 5044 	str.w	r5, [r8, #68]	; 0x44
 800116e:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8001172:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 8001176:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 800117a:	9503      	str	r5, [sp, #12]
 800117c:	9d03      	ldr	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800117e:	fa0c f50e 	lsl.w	r5, ip, lr
        temp = SYSCFG->EXTICR[position >> 2];
 8001182:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001186:	ea2a 0c05 	bic.w	ip, sl, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800118a:	4d32      	ldr	r5, [pc, #200]	; (8001254 <HAL_GPIO_Init+0x1c8>)
 800118c:	42a8      	cmp	r0, r5
 800118e:	d04c      	beq.n	800122a <HAL_GPIO_Init+0x19e>
 8001190:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001194:	42a8      	cmp	r0, r5
 8001196:	d04a      	beq.n	800122e <HAL_GPIO_Init+0x1a2>
 8001198:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800119c:	42a8      	cmp	r0, r5
 800119e:	d048      	beq.n	8001232 <HAL_GPIO_Init+0x1a6>
 80011a0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011a4:	42a8      	cmp	r0, r5
 80011a6:	d046      	beq.n	8001236 <HAL_GPIO_Init+0x1aa>
 80011a8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011ac:	42a8      	cmp	r0, r5
 80011ae:	d044      	beq.n	800123a <HAL_GPIO_Init+0x1ae>
 80011b0:	4548      	cmp	r0, r9
 80011b2:	d044      	beq.n	800123e <HAL_GPIO_Init+0x1b2>
 80011b4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80011b8:	42a8      	cmp	r0, r5
 80011ba:	d042      	beq.n	8001242 <HAL_GPIO_Init+0x1b6>
 80011bc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011c0:	42a8      	cmp	r0, r5
 80011c2:	d040      	beq.n	8001246 <HAL_GPIO_Init+0x1ba>
 80011c4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011c8:	42a8      	cmp	r0, r5
 80011ca:	d03e      	beq.n	800124a <HAL_GPIO_Init+0x1be>
 80011cc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80011d0:	42a8      	cmp	r0, r5
 80011d2:	bf14      	ite	ne
 80011d4:	250a      	movne	r5, #10
 80011d6:	2509      	moveq	r5, #9
 80011d8:	fa05 f50e 	lsl.w	r5, r5, lr
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011dc:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80011e0:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 80011e4:	60bd      	str	r5, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 80011e6:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->IMR;
 80011ea:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80011ec:	bf0c      	ite	eq
 80011ee:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80011f0:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011f2:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        EXTI->IMR = temp;
 80011f6:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80011f8:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 80011fa:	bf0c      	ite	eq
 80011fc:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80011fe:	4335      	orrne	r5, r6
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001200:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        EXTI->EMR = temp;
 8001204:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8001206:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001208:	bf0c      	ite	eq
 800120a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800120c:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800120e:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
 8001210:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001212:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8001214:	bf54      	ite	pl
 8001216:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001218:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 800121a:	60d5      	str	r5, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800121c:	3301      	adds	r3, #1
 800121e:	2b10      	cmp	r3, #16
 8001220:	f47f af3f 	bne.w	80010a2 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001224:	b005      	add	sp, #20
 8001226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800122a:	2500      	movs	r5, #0
 800122c:	e7d4      	b.n	80011d8 <HAL_GPIO_Init+0x14c>
 800122e:	2501      	movs	r5, #1
 8001230:	e7d2      	b.n	80011d8 <HAL_GPIO_Init+0x14c>
 8001232:	2502      	movs	r5, #2
 8001234:	e7d0      	b.n	80011d8 <HAL_GPIO_Init+0x14c>
 8001236:	2503      	movs	r5, #3
 8001238:	e7ce      	b.n	80011d8 <HAL_GPIO_Init+0x14c>
 800123a:	2504      	movs	r5, #4
 800123c:	e7cc      	b.n	80011d8 <HAL_GPIO_Init+0x14c>
 800123e:	2505      	movs	r5, #5
 8001240:	e7ca      	b.n	80011d8 <HAL_GPIO_Init+0x14c>
 8001242:	2506      	movs	r5, #6
 8001244:	e7c8      	b.n	80011d8 <HAL_GPIO_Init+0x14c>
 8001246:	2507      	movs	r5, #7
 8001248:	e7c6      	b.n	80011d8 <HAL_GPIO_Init+0x14c>
 800124a:	2508      	movs	r5, #8
 800124c:	e7c4      	b.n	80011d8 <HAL_GPIO_Init+0x14c>
 800124e:	bf00      	nop
 8001250:	40013c00 	.word	0x40013c00
 8001254:	40020000 	.word	0x40020000
 8001258:	40023800 	.word	0x40023800
 800125c:	40021400 	.word	0x40021400

08001260 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001260:	6903      	ldr	r3, [r0, #16]
 8001262:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001264:	bf14      	ite	ne
 8001266:	2001      	movne	r0, #1
 8001268:	2000      	moveq	r0, #0
 800126a:	4770      	bx	lr

0800126c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800126c:	b10a      	cbz	r2, 8001272 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800126e:	6181      	str	r1, [r0, #24]
 8001270:	4770      	bx	lr
 8001272:	0409      	lsls	r1, r1, #16
 8001274:	e7fb      	b.n	800126e <HAL_GPIO_WritePin+0x2>

08001276 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001276:	6943      	ldr	r3, [r0, #20]
 8001278:	4059      	eors	r1, r3
 800127a:	6141      	str	r1, [r0, #20]
 800127c:	4770      	bx	lr

0800127e <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800127e:	6803      	ldr	r3, [r0, #0]
 8001280:	699a      	ldr	r2, [r3, #24]
 8001282:	0791      	lsls	r1, r2, #30
 8001284:	d501      	bpl.n	800128a <I2C_Flush_TXDR+0xc>
  {
     hi2c->Instance->TXDR = 0x00U;
 8001286:	2200      	movs	r2, #0
 8001288:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800128a:	699a      	ldr	r2, [r3, #24]
 800128c:	07d2      	lsls	r2, r2, #31
 800128e:	d403      	bmi.n	8001298 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001290:	699a      	ldr	r2, [r3, #24]
 8001292:	f042 0201 	orr.w	r2, r2, #1
 8001296:	619a      	str	r2, [r3, #24]
 8001298:	4770      	bx	lr

0800129a <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800129a:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 800129c:	6805      	ldr	r5, [r0, #0]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 800129e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80012a2:	9c03      	ldr	r4, [sp, #12]
  tmpreg = hi2c->Instance->CR2;
 80012a4:	6868      	ldr	r0, [r5, #4]
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 80012a6:	4323      	orrs	r3, r4
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80012a8:	f020 707f 	bic.w	r0, r0, #66846720	; 0x3fc0000
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 80012ac:	4319      	orrs	r1, r3
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80012ae:	f420 3059 	bic.w	r0, r0, #222208	; 0x36400
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 80012b2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80012b6:	f420 707f 	bic.w	r0, r0, #1020	; 0x3fc
 80012ba:	f020 0003 	bic.w	r0, r0, #3
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 80012be:	4301      	orrs	r1, r0
            (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 80012c0:	6069      	str	r1, [r5, #4]
 80012c2:	bd30      	pop	{r4, r5, pc}

080012c4 <I2C_WaitOnFlagUntilTimeout>:
{
 80012c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012c8:	9f06      	ldr	r7, [sp, #24]
 80012ca:	4604      	mov	r4, r0
 80012cc:	4688      	mov	r8, r1
 80012ce:	4616      	mov	r6, r2
 80012d0:	461d      	mov	r5, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80012d2:	6822      	ldr	r2, [r4, #0]
 80012d4:	6993      	ldr	r3, [r2, #24]
 80012d6:	ea38 0303 	bics.w	r3, r8, r3
 80012da:	bf0c      	ite	eq
 80012dc:	2301      	moveq	r3, #1
 80012de:	2300      	movne	r3, #0
 80012e0:	42b3      	cmp	r3, r6
 80012e2:	d002      	beq.n	80012ea <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80012e4:	2000      	movs	r0, #0
}
 80012e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80012ea:	1c6b      	adds	r3, r5, #1
 80012ec:	d0f2      	beq.n	80012d4 <I2C_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80012ee:	b955      	cbnz	r5, 8001306 <I2C_WaitOnFlagUntilTimeout+0x42>
        hi2c->State= HAL_I2C_STATE_READY;
 80012f0:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80012f2:	2003      	movs	r0, #3
        hi2c->State= HAL_I2C_STATE_READY;
 80012f4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80012fe:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8001302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001306:	f7ff fc8d 	bl	8000c24 <HAL_GetTick>
 800130a:	1bc0      	subs	r0, r0, r7
 800130c:	4285      	cmp	r5, r0
 800130e:	d2e0      	bcs.n	80012d2 <I2C_WaitOnFlagUntilTimeout+0xe>
 8001310:	e7ee      	b.n	80012f0 <I2C_WaitOnFlagUntilTimeout+0x2c>

08001312 <I2C_IsAcknowledgeFailed>:
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001312:	6803      	ldr	r3, [r0, #0]
{
 8001314:	b570      	push	{r4, r5, r6, lr}
 8001316:	4604      	mov	r4, r0
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001318:	6998      	ldr	r0, [r3, #24]
{
 800131a:	460d      	mov	r5, r1
 800131c:	4616      	mov	r6, r2
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800131e:	f010 0010 	ands.w	r0, r0, #16
 8001322:	d112      	bne.n	800134a <I2C_IsAcknowledgeFailed+0x38>
 8001324:	bd70      	pop	{r4, r5, r6, pc}
      if(Timeout != HAL_MAX_DELAY)
 8001326:	1c69      	adds	r1, r5, #1
 8001328:	d010      	beq.n	800134c <I2C_IsAcknowledgeFailed+0x3a>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 800132a:	b94d      	cbnz	r5, 8001340 <I2C_IsAcknowledgeFailed+0x2e>
          hi2c->State= HAL_I2C_STATE_READY;
 800132c:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 800132e:	2003      	movs	r0, #3
          hi2c->State= HAL_I2C_STATE_READY;
 8001330:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001334:	2300      	movs	r3, #0
 8001336:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 800133a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800133e:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8001340:	f7ff fc70 	bl	8000c24 <HAL_GetTick>
 8001344:	1b80      	subs	r0, r0, r6
 8001346:	4285      	cmp	r5, r0
 8001348:	d3f0      	bcc.n	800132c <I2C_IsAcknowledgeFailed+0x1a>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800134a:	6823      	ldr	r3, [r4, #0]
 800134c:	6999      	ldr	r1, [r3, #24]
 800134e:	068a      	lsls	r2, r1, #26
 8001350:	d5e9      	bpl.n	8001326 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001352:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001354:	2520      	movs	r5, #32
    I2C_Flush_TXDR(hi2c);
 8001356:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001358:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800135a:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800135c:	f7ff ff8f 	bl	800127e <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001360:	6822      	ldr	r2, [r4, #0]
    return HAL_ERROR;
 8001362:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8001364:	6853      	ldr	r3, [r2, #4]
 8001366:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800136a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800136e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001372:	f023 0301 	bic.w	r3, r3, #1
 8001376:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001378:	2304      	movs	r3, #4
 800137a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800137c:	2300      	movs	r3, #0
    hi2c->State= HAL_I2C_STATE_READY;
 800137e:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001382:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001386:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 800138a:	bd70      	pop	{r4, r5, r6, pc}

0800138c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800138c:	b570      	push	{r4, r5, r6, lr}
 800138e:	4604      	mov	r4, r0
 8001390:	460d      	mov	r5, r1
 8001392:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001394:	6823      	ldr	r3, [r4, #0]
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	079b      	lsls	r3, r3, #30
 800139a:	d501      	bpl.n	80013a0 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 800139c:	2000      	movs	r0, #0
 800139e:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80013a0:	4632      	mov	r2, r6
 80013a2:	4629      	mov	r1, r5
 80013a4:	4620      	mov	r0, r4
 80013a6:	f7ff ffb4 	bl	8001312 <I2C_IsAcknowledgeFailed>
 80013aa:	b9b0      	cbnz	r0, 80013da <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if(Timeout != HAL_MAX_DELAY)
 80013ac:	1c6a      	adds	r2, r5, #1
 80013ae:	d0f1      	beq.n	8001394 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80013b0:	b96d      	cbnz	r5, 80013ce <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80013b2:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80013b4:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80013b6:	f043 0320 	orr.w	r3, r3, #32
 80013ba:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 80013bc:	2320      	movs	r3, #32
 80013be:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80013c2:	2300      	movs	r3, #0
 80013c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80013c8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80013cc:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80013ce:	f7ff fc29 	bl	8000c24 <HAL_GetTick>
 80013d2:	1b80      	subs	r0, r0, r6
 80013d4:	4285      	cmp	r5, r0
 80013d6:	d2dd      	bcs.n	8001394 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
 80013d8:	e7eb      	b.n	80013b2 <I2C_WaitOnTXISFlagUntilTimeout+0x26>
      return HAL_ERROR;
 80013da:	2001      	movs	r0, #1
}
 80013dc:	bd70      	pop	{r4, r5, r6, pc}

080013de <I2C_RequestMemoryWrite>:
{
 80013de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80013e0:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80013e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
{
 80013e6:	4604      	mov	r4, r0
 80013e8:	9e09      	ldr	r6, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80013ea:	9300      	str	r3, [sp, #0]
{
 80013ec:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80013ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013f2:	b2fa      	uxtb	r2, r7
 80013f4:	f7ff ff51 	bl	800129a <I2C_TransferConfig>
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80013f8:	4632      	mov	r2, r6
 80013fa:	9908      	ldr	r1, [sp, #32]
 80013fc:	4620      	mov	r0, r4
 80013fe:	f7ff ffc5 	bl	800138c <I2C_WaitOnTXISFlagUntilTimeout>
 8001402:	b128      	cbz	r0, 8001410 <I2C_RequestMemoryWrite+0x32>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001404:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001406:	2b04      	cmp	r3, #4
 8001408:	d110      	bne.n	800142c <I2C_RequestMemoryWrite+0x4e>
      return HAL_ERROR;
 800140a:	2001      	movs	r0, #1
}
 800140c:	b003      	add	sp, #12
 800140e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001410:	2f01      	cmp	r7, #1
 8001412:	6823      	ldr	r3, [r4, #0]
 8001414:	d10c      	bne.n	8001430 <I2C_RequestMemoryWrite+0x52>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001416:	b2ed      	uxtb	r5, r5
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001418:	2200      	movs	r2, #0
 800141a:	2180      	movs	r1, #128	; 0x80
 800141c:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800141e:	629d      	str	r5, [r3, #40]	; 0x28
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001420:	9b08      	ldr	r3, [sp, #32]
 8001422:	9600      	str	r6, [sp, #0]
 8001424:	f7ff ff4e 	bl	80012c4 <I2C_WaitOnFlagUntilTimeout>
 8001428:	2800      	cmp	r0, #0
 800142a:	d0ef      	beq.n	800140c <I2C_RequestMemoryWrite+0x2e>
      return HAL_TIMEOUT;
 800142c:	2003      	movs	r0, #3
 800142e:	e7ed      	b.n	800140c <I2C_RequestMemoryWrite+0x2e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001430:	0a2a      	lsrs	r2, r5, #8
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001432:	9908      	ldr	r1, [sp, #32]
 8001434:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001436:	629a      	str	r2, [r3, #40]	; 0x28
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001438:	4632      	mov	r2, r6
 800143a:	f7ff ffa7 	bl	800138c <I2C_WaitOnTXISFlagUntilTimeout>
 800143e:	2800      	cmp	r0, #0
 8001440:	d1e0      	bne.n	8001404 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001442:	6823      	ldr	r3, [r4, #0]
 8001444:	e7e7      	b.n	8001416 <I2C_RequestMemoryWrite+0x38>

08001446 <I2C_RequestMemoryRead>:
{
 8001446:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001448:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800144a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
{
 800144e:	4604      	mov	r4, r0
 8001450:	9e09      	ldr	r6, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001452:	9300      	str	r3, [sp, #0]
{
 8001454:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001456:	2300      	movs	r3, #0
 8001458:	b2fa      	uxtb	r2, r7
 800145a:	f7ff ff1e 	bl	800129a <I2C_TransferConfig>
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800145e:	4632      	mov	r2, r6
 8001460:	9908      	ldr	r1, [sp, #32]
 8001462:	4620      	mov	r0, r4
 8001464:	f7ff ff92 	bl	800138c <I2C_WaitOnTXISFlagUntilTimeout>
 8001468:	b128      	cbz	r0, 8001476 <I2C_RequestMemoryRead+0x30>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800146a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800146c:	2b04      	cmp	r3, #4
 800146e:	d110      	bne.n	8001492 <I2C_RequestMemoryRead+0x4c>
      return HAL_ERROR;
 8001470:	2001      	movs	r0, #1
}
 8001472:	b003      	add	sp, #12
 8001474:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001476:	2f01      	cmp	r7, #1
 8001478:	6823      	ldr	r3, [r4, #0]
 800147a:	d10c      	bne.n	8001496 <I2C_RequestMemoryRead+0x50>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800147c:	b2ed      	uxtb	r5, r5
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800147e:	2200      	movs	r2, #0
 8001480:	2140      	movs	r1, #64	; 0x40
 8001482:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001484:	629d      	str	r5, [r3, #40]	; 0x28
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001486:	9b08      	ldr	r3, [sp, #32]
 8001488:	9600      	str	r6, [sp, #0]
 800148a:	f7ff ff1b 	bl	80012c4 <I2C_WaitOnFlagUntilTimeout>
 800148e:	2800      	cmp	r0, #0
 8001490:	d0ef      	beq.n	8001472 <I2C_RequestMemoryRead+0x2c>
      return HAL_TIMEOUT;
 8001492:	2003      	movs	r0, #3
 8001494:	e7ed      	b.n	8001472 <I2C_RequestMemoryRead+0x2c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001496:	0a2a      	lsrs	r2, r5, #8
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001498:	9908      	ldr	r1, [sp, #32]
 800149a:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800149c:	629a      	str	r2, [r3, #40]	; 0x28
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800149e:	4632      	mov	r2, r6
 80014a0:	f7ff ff74 	bl	800138c <I2C_WaitOnTXISFlagUntilTimeout>
 80014a4:	2800      	cmp	r0, #0
 80014a6:	d1e0      	bne.n	800146a <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80014a8:	6823      	ldr	r3, [r4, #0]
 80014aa:	e7e7      	b.n	800147c <I2C_RequestMemoryRead+0x36>

080014ac <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80014ac:	b570      	push	{r4, r5, r6, lr}
 80014ae:	4604      	mov	r4, r0
 80014b0:	460d      	mov	r5, r1
 80014b2:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80014b4:	6823      	ldr	r3, [r4, #0]
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	069b      	lsls	r3, r3, #26
 80014ba:	d501      	bpl.n	80014c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 80014bc:	2000      	movs	r0, #0
 80014be:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80014c0:	4632      	mov	r2, r6
 80014c2:	4629      	mov	r1, r5
 80014c4:	4620      	mov	r0, r4
 80014c6:	f7ff ff24 	bl	8001312 <I2C_IsAcknowledgeFailed>
 80014ca:	b9a0      	cbnz	r0, 80014f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80014cc:	b96d      	cbnz	r5, 80014ea <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80014ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80014d0:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80014d2:	f043 0320 	orr.w	r3, r3, #32
 80014d6:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 80014d8:	2320      	movs	r3, #32
 80014da:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80014de:	2300      	movs	r3, #0
 80014e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80014e4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80014e8:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80014ea:	f7ff fb9b 	bl	8000c24 <HAL_GetTick>
 80014ee:	1b80      	subs	r0, r0, r6
 80014f0:	4285      	cmp	r5, r0
 80014f2:	d2df      	bcs.n	80014b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
 80014f4:	e7eb      	b.n	80014ce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
      return HAL_ERROR;
 80014f6:	2001      	movs	r0, #1
}
 80014f8:	bd70      	pop	{r4, r5, r6, pc}

080014fa <HAL_I2C_Init>:
{
 80014fa:	b510      	push	{r4, lr}
  if(hi2c == NULL)
 80014fc:	4604      	mov	r4, r0
 80014fe:	2800      	cmp	r0, #0
 8001500:	d04a      	beq.n	8001598 <HAL_I2C_Init+0x9e>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001502:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001506:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800150a:	b91b      	cbnz	r3, 8001514 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 800150c:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001510:	f002 ff5a 	bl	80043c8 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001514:	2324      	movs	r3, #36	; 0x24
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001516:	68e1      	ldr	r1, [r4, #12]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001518:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800151c:	2901      	cmp	r1, #1
  __HAL_I2C_DISABLE(hi2c);
 800151e:	6823      	ldr	r3, [r4, #0]
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	f022 0201 	bic.w	r2, r2, #1
 8001526:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001528:	6862      	ldr	r2, [r4, #4]
 800152a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800152e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001530:	689a      	ldr	r2, [r3, #8]
 8001532:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	68a2      	ldr	r2, [r4, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800153a:	d124      	bne.n	8001586 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800153c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001540:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001542:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001544:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001546:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001548:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800154c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001550:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001552:	68da      	ldr	r2, [r3, #12]
 8001554:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001558:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800155a:	6922      	ldr	r2, [r4, #16]
 800155c:	430a      	orrs	r2, r1
 800155e:	69a1      	ldr	r1, [r4, #24]
 8001560:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001564:	6a21      	ldr	r1, [r4, #32]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001566:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001568:	69e2      	ldr	r2, [r4, #28]
 800156a:	430a      	orrs	r2, r1
 800156c:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	f042 0201 	orr.w	r2, r2, #1
 8001574:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001576:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001578:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800157a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800157e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001580:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001584:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001586:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800158a:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800158c:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800158e:	d1d8      	bne.n	8001542 <HAL_I2C_Init+0x48>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001590:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	e7d4      	b.n	8001542 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001598:	2001      	movs	r0, #1
}
 800159a:	bd10      	pop	{r4, pc}

0800159c <HAL_I2C_Master_Transmit>:
{
 800159c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80015a0:	4698      	mov	r8, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 80015a2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80015a6:	4604      	mov	r4, r0
 80015a8:	460e      	mov	r6, r1
  if(hi2c->State == HAL_I2C_STATE_READY)
 80015aa:	2b20      	cmp	r3, #32
{
 80015ac:	4691      	mov	r9, r2
  if(hi2c->State == HAL_I2C_STATE_READY)
 80015ae:	f040 808c 	bne.w	80016ca <HAL_I2C_Master_Transmit+0x12e>
    __HAL_LOCK(hi2c);
 80015b2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	f000 8087 	beq.w	80016ca <HAL_I2C_Master_Transmit+0x12e>
 80015bc:	2701      	movs	r7, #1
 80015be:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80015c2:	f7ff fb2f 	bl	8000c24 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80015c6:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 80015c8:	4605      	mov	r5, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80015ca:	9000      	str	r0, [sp, #0]
 80015cc:	463a      	mov	r2, r7
 80015ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015d2:	4620      	mov	r0, r4
 80015d4:	f7ff fe76 	bl	80012c4 <I2C_WaitOnFlagUntilTimeout>
 80015d8:	2800      	cmp	r0, #0
 80015da:	d14b      	bne.n	8001674 <HAL_I2C_Master_Transmit+0xd8>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80015dc:	2321      	movs	r3, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 80015de:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 80015e2:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80015e4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80015e8:	2310      	movs	r3, #16
 80015ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015ee:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80015f0:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80015f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	2bff      	cmp	r3, #255	; 0xff
 80015fa:	d927      	bls.n	800164c <HAL_I2C_Master_Transmit+0xb0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80015fc:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80015fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001602:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001604:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001606:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800160a:	4631      	mov	r1, r6
 800160c:	4620      	mov	r0, r4
 800160e:	f7ff fe44 	bl	800129a <I2C_TransferConfig>
    while(hi2c->XferCount > 0U)
 8001612:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001614:	462a      	mov	r2, r5
 8001616:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001618:	4620      	mov	r0, r4
    while(hi2c->XferCount > 0U)
 800161a:	b29b      	uxth	r3, r3
 800161c:	bb03      	cbnz	r3, 8001660 <HAL_I2C_Master_Transmit+0xc4>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800161e:	f7ff ff45 	bl	80014ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8001622:	bb00      	cbnz	r0, 8001666 <HAL_I2C_Master_Transmit+0xca>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001624:	6823      	ldr	r3, [r4, #0]
 8001626:	2120      	movs	r1, #32
 8001628:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800162a:	685a      	ldr	r2, [r3, #4]
 800162c:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001630:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001634:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001638:	f022 0201 	bic.w	r2, r2, #1
 800163c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800163e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001642:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001646:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800164a:	e010      	b.n	800166e <HAL_I2C_Master_Transmit+0xd2>
      hi2c->XferSize = hi2c->XferCount;
 800164c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800164e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
      hi2c->XferSize = hi2c->XferCount;
 8001652:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001654:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001656:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001658:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800165c:	b2d2      	uxtb	r2, r2
 800165e:	e7d4      	b.n	800160a <HAL_I2C_Master_Transmit+0x6e>
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001660:	f7ff fe94 	bl	800138c <I2C_WaitOnTXISFlagUntilTimeout>
 8001664:	b140      	cbz	r0, 8001678 <HAL_I2C_Master_Transmit+0xdc>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001666:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001668:	2b04      	cmp	r3, #4
 800166a:	d103      	bne.n	8001674 <HAL_I2C_Master_Transmit+0xd8>
          return HAL_ERROR;
 800166c:	2001      	movs	r0, #1
}
 800166e:	b003      	add	sp, #12
 8001670:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_TIMEOUT;
 8001674:	2003      	movs	r0, #3
 8001676:	e7fa      	b.n	800166e <HAL_I2C_Master_Transmit+0xd2>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8001678:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800167a:	6822      	ldr	r2, [r4, #0]
 800167c:	1c59      	adds	r1, r3, #1
 800167e:	6261      	str	r1, [r4, #36]	; 0x24
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferSize--;
 8001684:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001686:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001688:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800168a:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800168c:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 800168e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001690:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001692:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 8001694:	2a00      	cmp	r2, #0
 8001696:	d1bc      	bne.n	8001612 <HAL_I2C_Master_Transmit+0x76>
 8001698:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800169a:	b29b      	uxth	r3, r3
 800169c:	2b00      	cmp	r3, #0
 800169e:	d0b8      	beq.n	8001612 <HAL_I2C_Master_Transmit+0x76>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80016a0:	9500      	str	r5, [sp, #0]
 80016a2:	2180      	movs	r1, #128	; 0x80
 80016a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80016a6:	4620      	mov	r0, r4
 80016a8:	f7ff fe0c 	bl	80012c4 <I2C_WaitOnFlagUntilTimeout>
 80016ac:	2800      	cmp	r0, #0
 80016ae:	d1e1      	bne.n	8001674 <HAL_I2C_Master_Transmit+0xd8>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80016b0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	2bff      	cmp	r3, #255	; 0xff
 80016b6:	d903      	bls.n	80016c0 <HAL_I2C_Master_Transmit+0x124>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80016b8:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80016ba:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80016bc:	8522      	strh	r2, [r4, #40]	; 0x28
 80016be:	e7a2      	b.n	8001606 <HAL_I2C_Master_Transmit+0x6a>
          hi2c->XferSize = hi2c->XferCount;
 80016c0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80016c2:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80016c4:	b292      	uxth	r2, r2
 80016c6:	8522      	strh	r2, [r4, #40]	; 0x28
 80016c8:	e7c6      	b.n	8001658 <HAL_I2C_Master_Transmit+0xbc>
    return HAL_BUSY;
 80016ca:	2002      	movs	r0, #2
 80016cc:	e7cf      	b.n	800166e <HAL_I2C_Master_Transmit+0xd2>

080016ce <HAL_I2C_Mem_Write>:
{
 80016ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016d2:	469b      	mov	fp, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 80016d4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80016d8:	b085      	sub	sp, #20
 80016da:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 80016dc:	2b20      	cmp	r3, #32
{
 80016de:	460f      	mov	r7, r1
 80016e0:	9203      	str	r2, [sp, #12]
 80016e2:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 80016e6:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  if(hi2c->State == HAL_I2C_STATE_READY)
 80016ea:	f040 80a6 	bne.w	800183a <HAL_I2C_Mem_Write+0x16c>
    if((pData == NULL) || (Size == 0U))
 80016ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80016f0:	b91b      	cbnz	r3, 80016fa <HAL_I2C_Mem_Write+0x2c>
      return  HAL_ERROR;
 80016f2:	2001      	movs	r0, #1
}
 80016f4:	b005      	add	sp, #20
 80016f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((pData == NULL) || (Size == 0U))
 80016fa:	f1ba 0f00 	cmp.w	sl, #0
 80016fe:	d0f8      	beq.n	80016f2 <HAL_I2C_Mem_Write+0x24>
    __HAL_LOCK(hi2c);
 8001700:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001704:	2b01      	cmp	r3, #1
 8001706:	f000 8098 	beq.w	800183a <HAL_I2C_Mem_Write+0x16c>
 800170a:	2501      	movs	r5, #1
 800170c:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001710:	f7ff fa88 	bl	8000c24 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001714:	2319      	movs	r3, #25
 8001716:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001718:	4606      	mov	r6, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800171a:	462a      	mov	r2, r5
 800171c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001720:	4620      	mov	r0, r4
 8001722:	f7ff fdcf 	bl	80012c4 <I2C_WaitOnFlagUntilTimeout>
 8001726:	4680      	mov	r8, r0
 8001728:	b9d0      	cbnz	r0, 8001760 <HAL_I2C_Mem_Write+0x92>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800172a:	2321      	movs	r3, #33	; 0x21
    hi2c->XferISR   = NULL;
 800172c:	6360      	str	r0, [r4, #52]	; 0x34
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800172e:	9601      	str	r6, [sp, #4]
 8001730:	4639      	mov	r1, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001732:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001736:	2340      	movs	r3, #64	; 0x40
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001738:	f8cd 9000 	str.w	r9, [sp]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800173c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001740:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001742:	6460      	str	r0, [r4, #68]	; 0x44
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001744:	4620      	mov	r0, r4
    hi2c->pBuffPtr  = pData;
 8001746:	6263      	str	r3, [r4, #36]	; 0x24
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001748:	465b      	mov	r3, fp
    hi2c->XferCount = Size;
 800174a:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800174e:	9a03      	ldr	r2, [sp, #12]
 8001750:	f7ff fe45 	bl	80013de <I2C_RequestMemoryWrite>
 8001754:	b130      	cbz	r0, 8001764 <HAL_I2C_Mem_Write+0x96>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001756:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8001758:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800175c:	2b04      	cmp	r3, #4
 800175e:	d0c8      	beq.n	80016f2 <HAL_I2C_Mem_Write+0x24>
          return HAL_TIMEOUT;
 8001760:	2003      	movs	r0, #3
 8001762:	e7c7      	b.n	80016f4 <HAL_I2C_Mem_Write+0x26>
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001764:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001766:	b29b      	uxth	r3, r3
 8001768:	2bff      	cmp	r3, #255	; 0xff
 800176a:	d910      	bls.n	800178e <HAL_I2C_Mem_Write+0xc0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800176c:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800176e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001772:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001774:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001776:	4639      	mov	r1, r7
 8001778:	4620      	mov	r0, r4
 800177a:	f7ff fd8e 	bl	800129a <I2C_TransferConfig>
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800177e:	4632      	mov	r2, r6
 8001780:	4649      	mov	r1, r9
 8001782:	4620      	mov	r0, r4
 8001784:	f7ff fe02 	bl	800138c <I2C_WaitOnTXISFlagUntilTimeout>
 8001788:	b148      	cbz	r0, 800179e <HAL_I2C_Mem_Write+0xd0>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800178a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800178c:	e7e6      	b.n	800175c <HAL_I2C_Mem_Write+0x8e>
      hi2c->XferSize = hi2c->XferCount;
 800178e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001790:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001794:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001796:	b292      	uxth	r2, r2
 8001798:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800179a:	b2d2      	uxtb	r2, r2
 800179c:	e7eb      	b.n	8001776 <HAL_I2C_Mem_Write+0xa8>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 800179e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017a0:	6822      	ldr	r2, [r4, #0]
 80017a2:	1c59      	adds	r1, r3, #1
 80017a4:	6261      	str	r1, [r4, #36]	; 0x24
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferSize--;
 80017aa:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80017ac:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80017ae:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80017b0:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80017b2:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 80017b4:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80017b6:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80017b8:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 80017ba:	b9ba      	cbnz	r2, 80017ec <HAL_I2C_Mem_Write+0x11e>
 80017bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80017be:	b29b      	uxth	r3, r3
 80017c0:	b1a3      	cbz	r3, 80017ec <HAL_I2C_Mem_Write+0x11e>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80017c2:	9600      	str	r6, [sp, #0]
 80017c4:	464b      	mov	r3, r9
 80017c6:	2180      	movs	r1, #128	; 0x80
 80017c8:	4620      	mov	r0, r4
 80017ca:	f7ff fd7b 	bl	80012c4 <I2C_WaitOnFlagUntilTimeout>
 80017ce:	2800      	cmp	r0, #0
 80017d0:	d1c6      	bne.n	8001760 <HAL_I2C_Mem_Write+0x92>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80017d2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	2bff      	cmp	r3, #255	; 0xff
 80017d8:	d927      	bls.n	800182a <HAL_I2C_Mem_Write+0x15c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80017da:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80017dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80017e0:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80017e2:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80017e4:	4639      	mov	r1, r7
 80017e6:	4620      	mov	r0, r4
 80017e8:	f7ff fd57 	bl	800129a <I2C_TransferConfig>
    }while(hi2c->XferCount > 0U);
 80017ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d1c4      	bne.n	800177e <HAL_I2C_Mem_Write+0xb0>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017f4:	4632      	mov	r2, r6
 80017f6:	4649      	mov	r1, r9
 80017f8:	4620      	mov	r0, r4
 80017fa:	f7ff fe57 	bl	80014ac <I2C_WaitOnSTOPFlagUntilTimeout>
 80017fe:	2800      	cmp	r0, #0
 8001800:	d1c3      	bne.n	800178a <HAL_I2C_Mem_Write+0xbc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001802:	6823      	ldr	r3, [r4, #0]
 8001804:	2120      	movs	r1, #32
 8001806:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800180e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001812:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001816:	f022 0201 	bic.w	r2, r2, #1
 800181a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800181c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001820:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001824:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001828:	e764      	b.n	80016f4 <HAL_I2C_Mem_Write+0x26>
          hi2c->XferSize = hi2c->XferCount;
 800182a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800182c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001830:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001832:	b292      	uxth	r2, r2
 8001834:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001836:	b2d2      	uxtb	r2, r2
 8001838:	e7d4      	b.n	80017e4 <HAL_I2C_Mem_Write+0x116>
    return HAL_BUSY;
 800183a:	2002      	movs	r0, #2
 800183c:	e75a      	b.n	80016f4 <HAL_I2C_Mem_Write+0x26>

0800183e <HAL_I2C_Mem_Read>:
{
 800183e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001842:	469b      	mov	fp, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001844:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001848:	b085      	sub	sp, #20
 800184a:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 800184c:	2b20      	cmp	r3, #32
{
 800184e:	460f      	mov	r7, r1
 8001850:	9203      	str	r2, [sp, #12]
 8001852:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001856:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  if(hi2c->State == HAL_I2C_STATE_READY)
 800185a:	f040 80ac 	bne.w	80019b6 <HAL_I2C_Mem_Read+0x178>
    if((pData == NULL) || (Size == 0U))
 800185e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001860:	b91b      	cbnz	r3, 800186a <HAL_I2C_Mem_Read+0x2c>
      return  HAL_ERROR;
 8001862:	2001      	movs	r0, #1
}
 8001864:	b005      	add	sp, #20
 8001866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((pData == NULL) || (Size == 0U))
 800186a:	f1ba 0f00 	cmp.w	sl, #0
 800186e:	d0f8      	beq.n	8001862 <HAL_I2C_Mem_Read+0x24>
    __HAL_LOCK(hi2c);
 8001870:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001874:	2b01      	cmp	r3, #1
 8001876:	f000 809e 	beq.w	80019b6 <HAL_I2C_Mem_Read+0x178>
 800187a:	2501      	movs	r5, #1
 800187c:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001880:	f7ff f9d0 	bl	8000c24 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001884:	2319      	movs	r3, #25
 8001886:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001888:	4606      	mov	r6, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800188a:	462a      	mov	r2, r5
 800188c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001890:	4620      	mov	r0, r4
 8001892:	f7ff fd17 	bl	80012c4 <I2C_WaitOnFlagUntilTimeout>
 8001896:	4680      	mov	r8, r0
 8001898:	b9d0      	cbnz	r0, 80018d0 <HAL_I2C_Mem_Read+0x92>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800189a:	2322      	movs	r3, #34	; 0x22
    hi2c->XferISR   = NULL;
 800189c:	6360      	str	r0, [r4, #52]	; 0x34
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800189e:	9601      	str	r6, [sp, #4]
 80018a0:	4639      	mov	r1, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80018a2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018a6:	2340      	movs	r3, #64	; 0x40
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80018a8:	f8cd 9000 	str.w	r9, [sp]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 80018b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018b2:	6460      	str	r0, [r4, #68]	; 0x44
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80018b4:	4620      	mov	r0, r4
    hi2c->pBuffPtr  = pData;
 80018b6:	6263      	str	r3, [r4, #36]	; 0x24
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80018b8:	465b      	mov	r3, fp
    hi2c->XferCount = Size;
 80018ba:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80018be:	9a03      	ldr	r2, [sp, #12]
 80018c0:	f7ff fdc1 	bl	8001446 <I2C_RequestMemoryRead>
 80018c4:	b130      	cbz	r0, 80018d4 <HAL_I2C_Mem_Read+0x96>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80018c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80018c8:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80018cc:	2b04      	cmp	r3, #4
 80018ce:	d0c8      	beq.n	8001862 <HAL_I2C_Mem_Read+0x24>
        return HAL_TIMEOUT;
 80018d0:	2003      	movs	r0, #3
 80018d2:	e7c7      	b.n	8001864 <HAL_I2C_Mem_Read+0x26>
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80018d4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	2bff      	cmp	r3, #255	; 0xff
 80018da:	d946      	bls.n	800196a <HAL_I2C_Mem_Read+0x12c>
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80018dc:	f44f 5310 	mov.w	r3, #9216	; 0x2400
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018e0:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018e8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80018ea:	4639      	mov	r1, r7
 80018ec:	4620      	mov	r0, r4
 80018ee:	f7ff fcd4 	bl	800129a <I2C_TransferConfig>
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80018f2:	9600      	str	r6, [sp, #0]
 80018f4:	464b      	mov	r3, r9
 80018f6:	2200      	movs	r2, #0
 80018f8:	2104      	movs	r1, #4
 80018fa:	4620      	mov	r0, r4
 80018fc:	f7ff fce2 	bl	80012c4 <I2C_WaitOnFlagUntilTimeout>
 8001900:	2800      	cmp	r0, #0
 8001902:	d1e5      	bne.n	80018d0 <HAL_I2C_Mem_Read+0x92>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8001904:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001906:	1c5a      	adds	r2, r3, #1
 8001908:	6262      	str	r2, [r4, #36]	; 0x24
 800190a:	6822      	ldr	r2, [r4, #0]
 800190c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800190e:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8001910:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001912:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001914:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8001916:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8001918:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 800191a:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800191c:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800191e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001920:	b9ba      	cbnz	r2, 8001952 <HAL_I2C_Mem_Read+0x114>
 8001922:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001924:	b29b      	uxth	r3, r3
 8001926:	b1a3      	cbz	r3, 8001952 <HAL_I2C_Mem_Read+0x114>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001928:	9600      	str	r6, [sp, #0]
 800192a:	464b      	mov	r3, r9
 800192c:	2180      	movs	r1, #128	; 0x80
 800192e:	4620      	mov	r0, r4
 8001930:	f7ff fcc8 	bl	80012c4 <I2C_WaitOnFlagUntilTimeout>
 8001934:	2800      	cmp	r0, #0
 8001936:	d1cb      	bne.n	80018d0 <HAL_I2C_Mem_Read+0x92>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8001938:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800193a:	b29b      	uxth	r3, r3
 800193c:	2bff      	cmp	r3, #255	; 0xff
 800193e:	d91e      	bls.n	800197e <HAL_I2C_Mem_Read+0x140>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001940:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001942:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001946:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001948:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800194a:	4639      	mov	r1, r7
 800194c:	4620      	mov	r0, r4
 800194e:	f7ff fca4 	bl	800129a <I2C_TransferConfig>
    }while(hi2c->XferCount > 0U);
 8001952:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001954:	b29b      	uxth	r3, r3
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1cb      	bne.n	80018f2 <HAL_I2C_Mem_Read+0xb4>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800195a:	4632      	mov	r2, r6
 800195c:	4649      	mov	r1, r9
 800195e:	4620      	mov	r0, r4
 8001960:	f7ff fda4 	bl	80014ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8001964:	b198      	cbz	r0, 800198e <HAL_I2C_Mem_Read+0x150>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001966:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001968:	e7b0      	b.n	80018cc <HAL_I2C_Mem_Read+0x8e>
      hi2c->XferSize = hi2c->XferCount;
 800196a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800196c:	f44f 5310 	mov.w	r3, #9216	; 0x2400
      hi2c->XferSize = hi2c->XferCount;
 8001970:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
      hi2c->XferSize = hi2c->XferCount;
 8001978:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800197a:	b2d2      	uxtb	r2, r2
 800197c:	e7b5      	b.n	80018ea <HAL_I2C_Mem_Read+0xac>
          hi2c->XferSize = hi2c->XferCount;
 800197e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001980:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001984:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001986:	b292      	uxth	r2, r2
 8001988:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800198a:	b2d2      	uxtb	r2, r2
 800198c:	e7dd      	b.n	800194a <HAL_I2C_Mem_Read+0x10c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800198e:	6823      	ldr	r3, [r4, #0]
 8001990:	2120      	movs	r1, #32
 8001992:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001994:	685a      	ldr	r2, [r3, #4]
 8001996:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800199a:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800199e:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80019a2:	f022 0201 	bic.w	r2, r2, #1
 80019a6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80019a8:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80019ac:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80019b0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80019b4:	e756      	b.n	8001864 <HAL_I2C_Mem_Read+0x26>
    return HAL_BUSY;
 80019b6:	2002      	movs	r0, #2
 80019b8:	e754      	b.n	8001864 <HAL_I2C_Mem_Read+0x26>

080019ba <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 80019ba:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	2a20      	cmp	r2, #32
{
 80019c2:	b510      	push	{r4, lr}
  if(hi2c->State == HAL_I2C_STATE_READY)
 80019c4:	d11d      	bne.n	8001a02 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019c6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d019      	beq.n	8001a02 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019ce:	2324      	movs	r3, #36	; 0x24
 80019d0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80019d4:	6803      	ldr	r3, [r0, #0]
 80019d6:	681c      	ldr	r4, [r3, #0]
 80019d8:	f024 0401 	bic.w	r4, r4, #1
 80019dc:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80019de:	681c      	ldr	r4, [r3, #0]
 80019e0:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80019e4:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80019e6:	681c      	ldr	r4, [r3, #0]
 80019e8:	4321      	orrs	r1, r4
 80019ea:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80019ec:	6819      	ldr	r1, [r3, #0]
 80019ee:	f041 0101 	orr.w	r1, r1, #1
 80019f2:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019f4:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80019f6:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80019fa:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80019fe:	4618      	mov	r0, r3
 8001a00:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001a02:	2002      	movs	r0, #2
  }
}
 8001a04:	bd10      	pop	{r4, pc}

08001a06 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001a06:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001a08:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001a0c:	b2e4      	uxtb	r4, r4
 8001a0e:	2c20      	cmp	r4, #32
 8001a10:	d11c      	bne.n	8001a4c <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a12:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d018      	beq.n	8001a4c <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a1a:	2324      	movs	r3, #36	; 0x24
 8001a1c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a20:	6803      	ldr	r3, [r0, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	f022 0201 	bic.w	r2, r2, #1
 8001a28:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001a2a:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001a2c:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001a30:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001a34:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	f042 0201 	orr.w	r2, r2, #1
 8001a3c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a3e:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001a40:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001a44:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001a48:	4618      	mov	r0, r3
 8001a4a:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001a4c:	2002      	movs	r0, #2
  }
}
 8001a4e:	bd10      	pop	{r4, pc}

08001a50 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001a50:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 8001a52:	4604      	mov	r4, r0
 8001a54:	b308      	cbz	r0, 8001a9a <HAL_IWDG_Init+0x4a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8001a56:	6803      	ldr	r3, [r0, #0]
 8001a58:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8001a5c:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001a5e:	f245 5255 	movw	r2, #21845	; 0x5555
 8001a62:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001a64:	6842      	ldr	r2, [r0, #4]
 8001a66:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001a68:	6882      	ldr	r2, [r0, #8]
 8001a6a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001a6c:	f7ff f8da 	bl	8000c24 <HAL_GetTick>
 8001a70:	4605      	mov	r5, r0

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 8001a72:	6823      	ldr	r3, [r4, #0]
 8001a74:	68d8      	ldr	r0, [r3, #12]
 8001a76:	b928      	cbnz	r0, 8001a84 <HAL_IWDG_Init+0x34>
    }
  }

  /* If window parameter is different than current value, modify window 
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 8001a78:	6919      	ldr	r1, [r3, #16]
 8001a7a:	68e2      	ldr	r2, [r4, #12]
 8001a7c:	4291      	cmp	r1, r2
 8001a7e:	d008      	beq.n	8001a92 <HAL_IWDG_Init+0x42>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing 
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8001a80:	611a      	str	r2, [r3, #16]
 8001a82:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001a84:	f7ff f8ce 	bl	8000c24 <HAL_GetTick>
 8001a88:	1b40      	subs	r0, r0, r5
 8001a8a:	2830      	cmp	r0, #48	; 0x30
 8001a8c:	d9f1      	bls.n	8001a72 <HAL_IWDG_Init+0x22>
      return HAL_TIMEOUT;
 8001a8e:	2003      	movs	r0, #3
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 8001a90:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001a92:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001a9a:	2001      	movs	r0, #1
 8001a9c:	bd38      	pop	{r3, r4, r5, pc}

08001a9e <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001a9e:	6803      	ldr	r3, [r0, #0]
 8001aa0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 8001aa4:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001aa6:	601a      	str	r2, [r3, #0]
}
 8001aa8:	4770      	bx	lr
	...

08001aac <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001aac:	4b19      	ldr	r3, [pc, #100]	; (8001b14 <HAL_PWREx_EnableOverDrive+0x68>)
{
 8001aae:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001ab2:	4c19      	ldr	r4, [pc, #100]	; (8001b18 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ab8:	641a      	str	r2, [r3, #64]	; 0x40
 8001aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac0:	9301      	str	r3, [sp, #4]
 8001ac2:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001ac4:	6823      	ldr	r3, [r4, #0]
 8001ac6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aca:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001acc:	f7ff f8aa 	bl	8000c24 <HAL_GetTick>
 8001ad0:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ad2:	6863      	ldr	r3, [r4, #4]
 8001ad4:	03da      	lsls	r2, r3, #15
 8001ad6:	d50c      	bpl.n	8001af2 <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001ad8:	6823      	ldr	r3, [r4, #0]
 8001ada:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ade:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ae0:	f7ff f8a0 	bl	8000c24 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ae4:	4c0c      	ldr	r4, [pc, #48]	; (8001b18 <HAL_PWREx_EnableOverDrive+0x6c>)
  tickstart = HAL_GetTick();
 8001ae6:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ae8:	6863      	ldr	r3, [r4, #4]
 8001aea:	039b      	lsls	r3, r3, #14
 8001aec:	d50a      	bpl.n	8001b04 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8001aee:	2000      	movs	r0, #0
 8001af0:	e006      	b.n	8001b00 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001af2:	f7ff f897 	bl	8000c24 <HAL_GetTick>
 8001af6:	1b40      	subs	r0, r0, r5
 8001af8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001afc:	d9e9      	bls.n	8001ad2 <HAL_PWREx_EnableOverDrive+0x26>
      return HAL_TIMEOUT;
 8001afe:	2003      	movs	r0, #3
}
 8001b00:	b003      	add	sp, #12
 8001b02:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001b04:	f7ff f88e 	bl	8000c24 <HAL_GetTick>
 8001b08:	1b40      	subs	r0, r0, r5
 8001b0a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001b0e:	d9eb      	bls.n	8001ae8 <HAL_PWREx_EnableOverDrive+0x3c>
 8001b10:	e7f5      	b.n	8001afe <HAL_PWREx_EnableOverDrive+0x52>
 8001b12:	bf00      	nop
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40007000 	.word	0x40007000

08001b1c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b1c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b20:	4604      	mov	r4, r0
 8001b22:	b918      	cbnz	r0, 8001b2c <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001b24:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001b26:	b002      	add	sp, #8
 8001b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b2c:	6803      	ldr	r3, [r0, #0]
 8001b2e:	07d8      	lsls	r0, r3, #31
 8001b30:	d410      	bmi.n	8001b54 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b32:	6823      	ldr	r3, [r4, #0]
 8001b34:	0799      	lsls	r1, r3, #30
 8001b36:	d45e      	bmi.n	8001bf6 <HAL_RCC_OscConfig+0xda>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	0719      	lsls	r1, r3, #28
 8001b3c:	f100 80a3 	bmi.w	8001c86 <HAL_RCC_OscConfig+0x16a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b40:	6823      	ldr	r3, [r4, #0]
 8001b42:	075a      	lsls	r2, r3, #29
 8001b44:	f100 80c4 	bmi.w	8001cd0 <HAL_RCC_OscConfig+0x1b4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b48:	69a2      	ldr	r2, [r4, #24]
 8001b4a:	2a00      	cmp	r2, #0
 8001b4c:	f040 812e 	bne.w	8001dac <HAL_RCC_OscConfig+0x290>
  return HAL_OK;
 8001b50:	2000      	movs	r0, #0
 8001b52:	e7e8      	b.n	8001b26 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b54:	4b93      	ldr	r3, [pc, #588]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
 8001b56:	689a      	ldr	r2, [r3, #8]
 8001b58:	f002 020c 	and.w	r2, r2, #12
 8001b5c:	2a04      	cmp	r2, #4
 8001b5e:	d007      	beq.n	8001b70 <HAL_RCC_OscConfig+0x54>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	f002 020c 	and.w	r2, r2, #12
 8001b66:	2a08      	cmp	r2, #8
 8001b68:	d10a      	bne.n	8001b80 <HAL_RCC_OscConfig+0x64>
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	025a      	lsls	r2, r3, #9
 8001b6e:	d507      	bpl.n	8001b80 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b70:	4b8c      	ldr	r3, [pc, #560]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	039b      	lsls	r3, r3, #14
 8001b76:	d5dc      	bpl.n	8001b32 <HAL_RCC_OscConfig+0x16>
 8001b78:	6863      	ldr	r3, [r4, #4]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1d9      	bne.n	8001b32 <HAL_RCC_OscConfig+0x16>
 8001b7e:	e7d1      	b.n	8001b24 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b80:	6863      	ldr	r3, [r4, #4]
 8001b82:	4d88      	ldr	r5, [pc, #544]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
 8001b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b88:	d111      	bne.n	8001bae <HAL_RCC_OscConfig+0x92>
 8001b8a:	682b      	ldr	r3, [r5, #0]
 8001b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b90:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001b92:	f7ff f847 	bl	8000c24 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b96:	4d83      	ldr	r5, [pc, #524]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 8001b98:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9a:	682b      	ldr	r3, [r5, #0]
 8001b9c:	039f      	lsls	r7, r3, #14
 8001b9e:	d4c8      	bmi.n	8001b32 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ba0:	f7ff f840 	bl	8000c24 <HAL_GetTick>
 8001ba4:	1b80      	subs	r0, r0, r6
 8001ba6:	2864      	cmp	r0, #100	; 0x64
 8001ba8:	d9f7      	bls.n	8001b9a <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8001baa:	2003      	movs	r0, #3
 8001bac:	e7bb      	b.n	8001b26 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bae:	b99b      	cbnz	r3, 8001bd8 <HAL_RCC_OscConfig+0xbc>
 8001bb0:	682b      	ldr	r3, [r5, #0]
 8001bb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bb6:	602b      	str	r3, [r5, #0]
 8001bb8:	682b      	ldr	r3, [r5, #0]
 8001bba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bbe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001bc0:	f7ff f830 	bl	8000c24 <HAL_GetTick>
 8001bc4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bc6:	682b      	ldr	r3, [r5, #0]
 8001bc8:	0398      	lsls	r0, r3, #14
 8001bca:	d5b2      	bpl.n	8001b32 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bcc:	f7ff f82a 	bl	8000c24 <HAL_GetTick>
 8001bd0:	1b80      	subs	r0, r0, r6
 8001bd2:	2864      	cmp	r0, #100	; 0x64
 8001bd4:	d9f7      	bls.n	8001bc6 <HAL_RCC_OscConfig+0xaa>
 8001bd6:	e7e8      	b.n	8001baa <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bdc:	682b      	ldr	r3, [r5, #0]
 8001bde:	d103      	bne.n	8001be8 <HAL_RCC_OscConfig+0xcc>
 8001be0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001be4:	602b      	str	r3, [r5, #0]
 8001be6:	e7d0      	b.n	8001b8a <HAL_RCC_OscConfig+0x6e>
 8001be8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bec:	602b      	str	r3, [r5, #0]
 8001bee:	682b      	ldr	r3, [r5, #0]
 8001bf0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bf4:	e7cc      	b.n	8001b90 <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bf6:	4b6b      	ldr	r3, [pc, #428]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
 8001bf8:	689a      	ldr	r2, [r3, #8]
 8001bfa:	f012 0f0c 	tst.w	r2, #12
 8001bfe:	d007      	beq.n	8001c10 <HAL_RCC_OscConfig+0xf4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	f002 020c 	and.w	r2, r2, #12
 8001c06:	2a08      	cmp	r2, #8
 8001c08:	d111      	bne.n	8001c2e <HAL_RCC_OscConfig+0x112>
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	0259      	lsls	r1, r3, #9
 8001c0e:	d40e      	bmi.n	8001c2e <HAL_RCC_OscConfig+0x112>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c10:	4b64      	ldr	r3, [pc, #400]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	0792      	lsls	r2, r2, #30
 8001c16:	d502      	bpl.n	8001c1e <HAL_RCC_OscConfig+0x102>
 8001c18:	68e2      	ldr	r2, [r4, #12]
 8001c1a:	2a01      	cmp	r2, #1
 8001c1c:	d182      	bne.n	8001b24 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	6921      	ldr	r1, [r4, #16]
 8001c22:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001c26:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001c2a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c2c:	e784      	b.n	8001b38 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c2e:	68e3      	ldr	r3, [r4, #12]
 8001c30:	4d5c      	ldr	r5, [pc, #368]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
 8001c32:	b1bb      	cbz	r3, 8001c64 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_ENABLE();
 8001c34:	682b      	ldr	r3, [r5, #0]
 8001c36:	f043 0301 	orr.w	r3, r3, #1
 8001c3a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001c3c:	f7fe fff2 	bl	8000c24 <HAL_GetTick>
 8001c40:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c42:	682b      	ldr	r3, [r5, #0]
 8001c44:	079f      	lsls	r7, r3, #30
 8001c46:	d507      	bpl.n	8001c58 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c48:	682b      	ldr	r3, [r5, #0]
 8001c4a:	6922      	ldr	r2, [r4, #16]
 8001c4c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001c50:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001c54:	602b      	str	r3, [r5, #0]
 8001c56:	e76f      	b.n	8001b38 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c58:	f7fe ffe4 	bl	8000c24 <HAL_GetTick>
 8001c5c:	1b80      	subs	r0, r0, r6
 8001c5e:	2802      	cmp	r0, #2
 8001c60:	d9ef      	bls.n	8001c42 <HAL_RCC_OscConfig+0x126>
 8001c62:	e7a2      	b.n	8001baa <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8001c64:	682b      	ldr	r3, [r5, #0]
 8001c66:	f023 0301 	bic.w	r3, r3, #1
 8001c6a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001c6c:	f7fe ffda 	bl	8000c24 <HAL_GetTick>
 8001c70:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c72:	682b      	ldr	r3, [r5, #0]
 8001c74:	0798      	lsls	r0, r3, #30
 8001c76:	f57f af5f 	bpl.w	8001b38 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c7a:	f7fe ffd3 	bl	8000c24 <HAL_GetTick>
 8001c7e:	1b80      	subs	r0, r0, r6
 8001c80:	2802      	cmp	r0, #2
 8001c82:	d9f6      	bls.n	8001c72 <HAL_RCC_OscConfig+0x156>
 8001c84:	e791      	b.n	8001baa <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c86:	6963      	ldr	r3, [r4, #20]
 8001c88:	4d46      	ldr	r5, [pc, #280]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
 8001c8a:	b183      	cbz	r3, 8001cae <HAL_RCC_OscConfig+0x192>
      __HAL_RCC_LSI_ENABLE();
 8001c8c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001c8e:	f043 0301 	orr.w	r3, r3, #1
 8001c92:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001c94:	f7fe ffc6 	bl	8000c24 <HAL_GetTick>
 8001c98:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c9a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001c9c:	079b      	lsls	r3, r3, #30
 8001c9e:	f53f af4f 	bmi.w	8001b40 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ca2:	f7fe ffbf 	bl	8000c24 <HAL_GetTick>
 8001ca6:	1b80      	subs	r0, r0, r6
 8001ca8:	2802      	cmp	r0, #2
 8001caa:	d9f6      	bls.n	8001c9a <HAL_RCC_OscConfig+0x17e>
 8001cac:	e77d      	b.n	8001baa <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001cae:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001cb0:	f023 0301 	bic.w	r3, r3, #1
 8001cb4:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001cb6:	f7fe ffb5 	bl	8000c24 <HAL_GetTick>
 8001cba:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cbc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001cbe:	079f      	lsls	r7, r3, #30
 8001cc0:	f57f af3e 	bpl.w	8001b40 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cc4:	f7fe ffae 	bl	8000c24 <HAL_GetTick>
 8001cc8:	1b80      	subs	r0, r0, r6
 8001cca:	2802      	cmp	r0, #2
 8001ccc:	d9f6      	bls.n	8001cbc <HAL_RCC_OscConfig+0x1a0>
 8001cce:	e76c      	b.n	8001baa <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cd0:	4b34      	ldr	r3, [pc, #208]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
 8001cd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cd4:	00d0      	lsls	r0, r2, #3
 8001cd6:	d427      	bmi.n	8001d28 <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8001cda:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cdc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ce0:	641a      	str	r2, [r3, #64]	; 0x40
 8001ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce8:	9301      	str	r3, [sp, #4]
 8001cea:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cec:	4d2e      	ldr	r5, [pc, #184]	; (8001da8 <HAL_RCC_OscConfig+0x28c>)
 8001cee:	682b      	ldr	r3, [r5, #0]
 8001cf0:	05d9      	lsls	r1, r3, #23
 8001cf2:	d51b      	bpl.n	8001d2c <HAL_RCC_OscConfig+0x210>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cf4:	68a3      	ldr	r3, [r4, #8]
 8001cf6:	4d2b      	ldr	r5, [pc, #172]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d127      	bne.n	8001d4c <HAL_RCC_OscConfig+0x230>
 8001cfc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001cfe:	f043 0301 	orr.w	r3, r3, #1
 8001d02:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d04:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001d08:	f7fe ff8c 	bl	8000c24 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d0c:	4f25      	ldr	r7, [pc, #148]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 8001d0e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d12:	079b      	lsls	r3, r3, #30
 8001d14:	d53f      	bpl.n	8001d96 <HAL_RCC_OscConfig+0x27a>
    if(pwrclkchanged == SET)
 8001d16:	2e00      	cmp	r6, #0
 8001d18:	f43f af16 	beq.w	8001b48 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d1c:	4a21      	ldr	r2, [pc, #132]	; (8001da4 <HAL_RCC_OscConfig+0x288>)
 8001d1e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001d20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d24:	6413      	str	r3, [r2, #64]	; 0x40
 8001d26:	e70f      	b.n	8001b48 <HAL_RCC_OscConfig+0x2c>
  FlagStatus pwrclkchanged = RESET;
 8001d28:	2600      	movs	r6, #0
 8001d2a:	e7df      	b.n	8001cec <HAL_RCC_OscConfig+0x1d0>
      PWR->CR1 |= PWR_CR1_DBP;
 8001d2c:	682b      	ldr	r3, [r5, #0]
 8001d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d32:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001d34:	f7fe ff76 	bl	8000c24 <HAL_GetTick>
 8001d38:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d3a:	682b      	ldr	r3, [r5, #0]
 8001d3c:	05da      	lsls	r2, r3, #23
 8001d3e:	d4d9      	bmi.n	8001cf4 <HAL_RCC_OscConfig+0x1d8>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001d40:	f7fe ff70 	bl	8000c24 <HAL_GetTick>
 8001d44:	1bc0      	subs	r0, r0, r7
 8001d46:	2864      	cmp	r0, #100	; 0x64
 8001d48:	d9f7      	bls.n	8001d3a <HAL_RCC_OscConfig+0x21e>
 8001d4a:	e72e      	b.n	8001baa <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d4c:	b9ab      	cbnz	r3, 8001d7a <HAL_RCC_OscConfig+0x25e>
 8001d4e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d50:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d54:	f023 0301 	bic.w	r3, r3, #1
 8001d58:	672b      	str	r3, [r5, #112]	; 0x70
 8001d5a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001d5c:	f023 0304 	bic.w	r3, r3, #4
 8001d60:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001d62:	f7fe ff5f 	bl	8000c24 <HAL_GetTick>
 8001d66:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d68:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001d6a:	0798      	lsls	r0, r3, #30
 8001d6c:	d5d3      	bpl.n	8001d16 <HAL_RCC_OscConfig+0x1fa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d6e:	f7fe ff59 	bl	8000c24 <HAL_GetTick>
 8001d72:	1bc0      	subs	r0, r0, r7
 8001d74:	4540      	cmp	r0, r8
 8001d76:	d9f7      	bls.n	8001d68 <HAL_RCC_OscConfig+0x24c>
 8001d78:	e717      	b.n	8001baa <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d7a:	2b05      	cmp	r3, #5
 8001d7c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001d7e:	d103      	bne.n	8001d88 <HAL_RCC_OscConfig+0x26c>
 8001d80:	f043 0304 	orr.w	r3, r3, #4
 8001d84:	672b      	str	r3, [r5, #112]	; 0x70
 8001d86:	e7b9      	b.n	8001cfc <HAL_RCC_OscConfig+0x1e0>
 8001d88:	f023 0301 	bic.w	r3, r3, #1
 8001d8c:	672b      	str	r3, [r5, #112]	; 0x70
 8001d8e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001d90:	f023 0304 	bic.w	r3, r3, #4
 8001d94:	e7b5      	b.n	8001d02 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d96:	f7fe ff45 	bl	8000c24 <HAL_GetTick>
 8001d9a:	eba0 0008 	sub.w	r0, r0, r8
 8001d9e:	42a8      	cmp	r0, r5
 8001da0:	d9b6      	bls.n	8001d10 <HAL_RCC_OscConfig+0x1f4>
 8001da2:	e702      	b.n	8001baa <HAL_RCC_OscConfig+0x8e>
 8001da4:	40023800 	.word	0x40023800
 8001da8:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dac:	4d24      	ldr	r5, [pc, #144]	; (8001e40 <HAL_RCC_OscConfig+0x324>)
 8001dae:	68ab      	ldr	r3, [r5, #8]
 8001db0:	f003 030c 	and.w	r3, r3, #12
 8001db4:	2b08      	cmp	r3, #8
 8001db6:	f43f aeb5 	beq.w	8001b24 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8001dba:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dbc:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001dbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001dc2:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dc4:	d12e      	bne.n	8001e24 <HAL_RCC_OscConfig+0x308>
        tickstart = HAL_GetTick();
 8001dc6:	f7fe ff2d 	bl	8000c24 <HAL_GetTick>
 8001dca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dcc:	682b      	ldr	r3, [r5, #0]
 8001dce:	0199      	lsls	r1, r3, #6
 8001dd0:	d422      	bmi.n	8001e18 <HAL_RCC_OscConfig+0x2fc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dd2:	6a22      	ldr	r2, [r4, #32]
 8001dd4:	69e3      	ldr	r3, [r4, #28]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001dda:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001dde:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001de2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001de4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001de8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dea:	4c15      	ldr	r4, [pc, #84]	; (8001e40 <HAL_RCC_OscConfig+0x324>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dec:	0852      	lsrs	r2, r2, #1
 8001dee:	3a01      	subs	r2, #1
 8001df0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001df4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001df6:	682b      	ldr	r3, [r5, #0]
 8001df8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dfc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001dfe:	f7fe ff11 	bl	8000c24 <HAL_GetTick>
 8001e02:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e04:	6823      	ldr	r3, [r4, #0]
 8001e06:	019a      	lsls	r2, r3, #6
 8001e08:	f53f aea2 	bmi.w	8001b50 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e0c:	f7fe ff0a 	bl	8000c24 <HAL_GetTick>
 8001e10:	1b40      	subs	r0, r0, r5
 8001e12:	2802      	cmp	r0, #2
 8001e14:	d9f6      	bls.n	8001e04 <HAL_RCC_OscConfig+0x2e8>
 8001e16:	e6c8      	b.n	8001baa <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e18:	f7fe ff04 	bl	8000c24 <HAL_GetTick>
 8001e1c:	1b80      	subs	r0, r0, r6
 8001e1e:	2802      	cmp	r0, #2
 8001e20:	d9d4      	bls.n	8001dcc <HAL_RCC_OscConfig+0x2b0>
 8001e22:	e6c2      	b.n	8001baa <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
 8001e24:	f7fe fefe 	bl	8000c24 <HAL_GetTick>
 8001e28:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e2a:	682b      	ldr	r3, [r5, #0]
 8001e2c:	019b      	lsls	r3, r3, #6
 8001e2e:	f57f ae8f 	bpl.w	8001b50 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e32:	f7fe fef7 	bl	8000c24 <HAL_GetTick>
 8001e36:	1b00      	subs	r0, r0, r4
 8001e38:	2802      	cmp	r0, #2
 8001e3a:	d9f6      	bls.n	8001e2a <HAL_RCC_OscConfig+0x30e>
 8001e3c:	e6b5      	b.n	8001baa <HAL_RCC_OscConfig+0x8e>
 8001e3e:	bf00      	nop
 8001e40:	40023800 	.word	0x40023800

08001e44 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e44:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x48>)
 8001e46:	689a      	ldr	r2, [r3, #8]
 8001e48:	f002 020c 	and.w	r2, r2, #12
 8001e4c:	2a04      	cmp	r2, #4
 8001e4e:	d003      	beq.n	8001e58 <HAL_RCC_GetSysClockFreq+0x14>
 8001e50:	2a08      	cmp	r2, #8
 8001e52:	d003      	beq.n	8001e5c <HAL_RCC_GetSysClockFreq+0x18>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e54:	480e      	ldr	r0, [pc, #56]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x4c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001e56:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8001e58:	480e      	ldr	r0, [pc, #56]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x50>)
 8001e5a:	4770      	bx	lr
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e5c:	685a      	ldr	r2, [r3, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001e5e:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e60:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8001e64:	685b      	ldr	r3, [r3, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001e66:	0249      	lsls	r1, r1, #9
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8001e68:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001e6c:	bf4c      	ite	mi
 8001e6e:	4809      	ldrmi	r0, [pc, #36]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x50>)
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 8001e70:	4807      	ldrpl	r0, [pc, #28]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x4c>)
 8001e72:	fbb0 f0f2 	udiv	r0, r0, r2
 8001e76:	4358      	muls	r0, r3
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8001e78:	4b04      	ldr	r3, [pc, #16]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x48>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001e80:	3301      	adds	r3, #1
 8001e82:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001e84:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	00f42400 	.word	0x00f42400
 8001e94:	007a1200 	.word	0x007a1200

08001e98 <HAL_RCC_ClockConfig>:
{
 8001e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e9c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001e9e:	4604      	mov	r4, r0
 8001ea0:	b910      	cbnz	r0, 8001ea8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001ea2:	2001      	movs	r0, #1
 8001ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ea8:	4a3f      	ldr	r2, [pc, #252]	; (8001fa8 <HAL_RCC_ClockConfig+0x110>)
 8001eaa:	6813      	ldr	r3, [r2, #0]
 8001eac:	f003 030f 	and.w	r3, r3, #15
 8001eb0:	428b      	cmp	r3, r1
 8001eb2:	d328      	bcc.n	8001f06 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eb4:	6822      	ldr	r2, [r4, #0]
 8001eb6:	0796      	lsls	r6, r2, #30
 8001eb8:	d430      	bmi.n	8001f1c <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eba:	07d0      	lsls	r0, r2, #31
 8001ebc:	d436      	bmi.n	8001f2c <HAL_RCC_ClockConfig+0x94>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ebe:	4a3a      	ldr	r2, [pc, #232]	; (8001fa8 <HAL_RCC_ClockConfig+0x110>)
 8001ec0:	6813      	ldr	r3, [r2, #0]
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	429d      	cmp	r5, r3
 8001ec8:	d35a      	bcc.n	8001f80 <HAL_RCC_ClockConfig+0xe8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eca:	6822      	ldr	r2, [r4, #0]
 8001ecc:	0751      	lsls	r1, r2, #29
 8001ece:	d462      	bmi.n	8001f96 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed0:	0713      	lsls	r3, r2, #28
 8001ed2:	d507      	bpl.n	8001ee4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ed4:	4a35      	ldr	r2, [pc, #212]	; (8001fac <HAL_RCC_ClockConfig+0x114>)
 8001ed6:	6921      	ldr	r1, [r4, #16]
 8001ed8:	6893      	ldr	r3, [r2, #8]
 8001eda:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001ede:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ee2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ee4:	f7ff ffae 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 8001ee8:	4b30      	ldr	r3, [pc, #192]	; (8001fac <HAL_RCC_ClockConfig+0x114>)
 8001eea:	4a31      	ldr	r2, [pc, #196]	; (8001fb0 <HAL_RCC_ClockConfig+0x118>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001ef2:	5cd3      	ldrb	r3, [r2, r3]
 8001ef4:	40d8      	lsrs	r0, r3
 8001ef6:	4b2f      	ldr	r3, [pc, #188]	; (8001fb4 <HAL_RCC_ClockConfig+0x11c>)
 8001ef8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001efa:	2000      	movs	r0, #0
 8001efc:	f7fe fe64 	bl	8000bc8 <HAL_InitTick>
  return HAL_OK;
 8001f00:	2000      	movs	r0, #0
 8001f02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f06:	6813      	ldr	r3, [r2, #0]
 8001f08:	f023 030f 	bic.w	r3, r3, #15
 8001f0c:	430b      	orrs	r3, r1
 8001f0e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f10:	6813      	ldr	r3, [r2, #0]
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	4299      	cmp	r1, r3
 8001f18:	d1c3      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0xa>
 8001f1a:	e7cb      	b.n	8001eb4 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f1c:	4923      	ldr	r1, [pc, #140]	; (8001fac <HAL_RCC_ClockConfig+0x114>)
 8001f1e:	68a0      	ldr	r0, [r4, #8]
 8001f20:	688b      	ldr	r3, [r1, #8]
 8001f22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f26:	4303      	orrs	r3, r0
 8001f28:	608b      	str	r3, [r1, #8]
 8001f2a:	e7c6      	b.n	8001eba <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f2c:	6861      	ldr	r1, [r4, #4]
 8001f2e:	4b1f      	ldr	r3, [pc, #124]	; (8001fac <HAL_RCC_ClockConfig+0x114>)
 8001f30:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f32:	681a      	ldr	r2, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f34:	d11c      	bne.n	8001f70 <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f36:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f3a:	d0b2      	beq.n	8001ea2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f3c:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f3e:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f42:	4e1a      	ldr	r6, [pc, #104]	; (8001fac <HAL_RCC_ClockConfig+0x114>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f44:	f022 0203 	bic.w	r2, r2, #3
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001f4c:	f7fe fe6a 	bl	8000c24 <HAL_GetTick>
 8001f50:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f52:	68b3      	ldr	r3, [r6, #8]
 8001f54:	6862      	ldr	r2, [r4, #4]
 8001f56:	f003 030c 	and.w	r3, r3, #12
 8001f5a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001f5e:	d0ae      	beq.n	8001ebe <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f60:	f7fe fe60 	bl	8000c24 <HAL_GetTick>
 8001f64:	1bc0      	subs	r0, r0, r7
 8001f66:	4540      	cmp	r0, r8
 8001f68:	d9f3      	bls.n	8001f52 <HAL_RCC_ClockConfig+0xba>
        return HAL_TIMEOUT;
 8001f6a:	2003      	movs	r0, #3
}
 8001f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f70:	2902      	cmp	r1, #2
 8001f72:	d102      	bne.n	8001f7a <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f74:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001f78:	e7df      	b.n	8001f3a <HAL_RCC_ClockConfig+0xa2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f7a:	f012 0f02 	tst.w	r2, #2
 8001f7e:	e7dc      	b.n	8001f3a <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f80:	6813      	ldr	r3, [r2, #0]
 8001f82:	f023 030f 	bic.w	r3, r3, #15
 8001f86:	432b      	orrs	r3, r5
 8001f88:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f8a:	6813      	ldr	r3, [r2, #0]
 8001f8c:	f003 030f 	and.w	r3, r3, #15
 8001f90:	429d      	cmp	r5, r3
 8001f92:	d186      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0xa>
 8001f94:	e799      	b.n	8001eca <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f96:	4905      	ldr	r1, [pc, #20]	; (8001fac <HAL_RCC_ClockConfig+0x114>)
 8001f98:	68e0      	ldr	r0, [r4, #12]
 8001f9a:	688b      	ldr	r3, [r1, #8]
 8001f9c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001fa0:	4303      	orrs	r3, r0
 8001fa2:	608b      	str	r3, [r1, #8]
 8001fa4:	e794      	b.n	8001ed0 <HAL_RCC_ClockConfig+0x38>
 8001fa6:	bf00      	nop
 8001fa8:	40023c00 	.word	0x40023c00
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	080060b6 	.word	0x080060b6
 8001fb4:	20000000 	.word	0x20000000

08001fb8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001fb8:	4b01      	ldr	r3, [pc, #4]	; (8001fc0 <HAL_RCC_GetHCLKFreq+0x8>)
 8001fba:	6818      	ldr	r0, [r3, #0]
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	20000000 	.word	0x20000000

08001fc4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001fc4:	4b04      	ldr	r3, [pc, #16]	; (8001fd8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001fc6:	4a05      	ldr	r2, [pc, #20]	; (8001fdc <HAL_RCC_GetPCLK1Freq+0x18>)
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001fce:	5cd3      	ldrb	r3, [r2, r3]
 8001fd0:	4a03      	ldr	r2, [pc, #12]	; (8001fe0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001fd2:	6810      	ldr	r0, [r2, #0]
}
 8001fd4:	40d8      	lsrs	r0, r3
 8001fd6:	4770      	bx	lr
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	080060c6 	.word	0x080060c6
 8001fe0:	20000000 	.word	0x20000000

08001fe4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001fe4:	4b04      	ldr	r3, [pc, #16]	; (8001ff8 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001fe6:	4a05      	ldr	r2, [pc, #20]	; (8001ffc <HAL_RCC_GetPCLK2Freq+0x18>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001fee:	5cd3      	ldrb	r3, [r2, r3]
 8001ff0:	4a03      	ldr	r2, [pc, #12]	; (8002000 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001ff2:	6810      	ldr	r0, [r2, #0]
} 
 8001ff4:	40d8      	lsrs	r0, r3
 8001ff6:	4770      	bx	lr
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	080060c6 	.word	0x080060c6
 8002000:	20000000 	.word	0x20000000

08002004 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002004:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002008:	6802      	ldr	r2, [r0, #0]
{
 800200a:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800200c:	f012 0601 	ands.w	r6, r2, #1
 8002010:	d00b      	beq.n	800202a <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002012:	4bb8      	ldr	r3, [pc, #736]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002014:	6899      	ldr	r1, [r3, #8]
 8002016:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 800201a:	6099      	str	r1, [r3, #8]
 800201c:	6b46      	ldr	r6, [r0, #52]	; 0x34
 800201e:	6899      	ldr	r1, [r3, #8]
 8002020:	4331      	orrs	r1, r6
    
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002022:	fab6 f686 	clz	r6, r6
 8002026:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002028:	6099      	str	r1, [r3, #8]
      plli2sused = 1; 
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800202a:	f412 2500 	ands.w	r5, r2, #524288	; 0x80000
 800202e:	d012      	beq.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002030:	49b0      	ldr	r1, [pc, #704]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002032:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8002034:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002038:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800203c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    {
      plli2sused = 1; 
 8002040:	bf08      	it	eq
 8002042:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002044:	ea43 0305 	orr.w	r3, r3, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002048:	bf16      	itet	ne
 800204a:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 800204e:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002050:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002052:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
      pllsaiused = 1; 
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002056:	02d1      	lsls	r1, r2, #11
 8002058:	d510      	bpl.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800205a:	48a6      	ldr	r0, [pc, #664]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800205c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800205e:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002062:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002066:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800206a:	ea43 0301 	orr.w	r3, r3, r1
 800206e:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002072:	f000 8185 	beq.w	8002380 <HAL_RCCEx_PeriphCLKConfig+0x37c>
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1; 
 8002076:	2900      	cmp	r1, #0
 8002078:	bf08      	it	eq
 800207a:	2501      	moveq	r5, #1
  }
  
  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {    
      plli2sused = 1; 
 800207c:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 8002080:	bf18      	it	ne
 8002082:	2601      	movne	r6, #1
  }  
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002084:	0692      	lsls	r2, r2, #26
 8002086:	d531      	bpl.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002088:	4b9a      	ldr	r3, [pc, #616]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800208a:	4f9b      	ldr	r7, [pc, #620]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800208c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800208e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002092:	641a      	str	r2, [r3, #64]	; 0x40
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209a:	9301      	str	r3, [sp, #4]
 800209c:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020a4:	603b      	str	r3, [r7, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020a6:	f7fe fdbd 	bl	8000c24 <HAL_GetTick>
 80020aa:	4680      	mov	r8, r0
    
    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	05db      	lsls	r3, r3, #23
 80020b0:	f140 8168 	bpl.w	8002384 <HAL_RCCEx_PeriphCLKConfig+0x380>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020b4:	4f8f      	ldr	r7, [pc, #572]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020b8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80020bc:	f040 816d 	bne.w	800239a <HAL_RCCEx_PeriphCLKConfig+0x396>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80020c2:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80020c6:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80020ca:	4a8a      	ldr	r2, [pc, #552]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020cc:	f040 818b 	bne.w	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 80020d0:	6891      	ldr	r1, [r2, #8]
 80020d2:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 80020d6:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80020da:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80020de:	4301      	orrs	r1, r0
 80020e0:	6091      	str	r1, [r2, #8]
 80020e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020e6:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80020e8:	430b      	orrs	r3, r1
 80020ea:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80020ec:	6823      	ldr	r3, [r4, #0]
 80020ee:	06da      	lsls	r2, r3, #27
 80020f0:	d50c      	bpl.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80020f2:	4a80      	ldr	r2, [pc, #512]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020f4:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 80020f8:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80020fc:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8002100:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8002104:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002106:	4301      	orrs	r1, r0
 8002108:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800210c:	045f      	lsls	r7, r3, #17
 800210e:	d508      	bpl.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002110:	4978      	ldr	r1, [pc, #480]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002112:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002114:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002118:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800211c:	4302      	orrs	r2, r0
 800211e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002122:	0418      	lsls	r0, r3, #16
 8002124:	d508      	bpl.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002126:	4973      	ldr	r1, [pc, #460]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002128:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800212a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800212e:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002132:	4302      	orrs	r2, r0
 8002134:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002138:	03d9      	lsls	r1, r3, #15
 800213a:	d508      	bpl.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800213c:	496d      	ldr	r1, [pc, #436]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800213e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002140:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002144:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002148:	4302      	orrs	r2, r0
 800214a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
    
  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800214e:	039a      	lsls	r2, r3, #14
 8002150:	d508      	bpl.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
    
    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002152:	4968      	ldr	r1, [pc, #416]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002154:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8002156:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800215a:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800215e:	4302      	orrs	r2, r0
 8002160:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002164:	065f      	lsls	r7, r3, #25
 8002166:	d508      	bpl.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002168:	4962      	ldr	r1, [pc, #392]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800216a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800216c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002170:	f022 0203 	bic.w	r2, r2, #3
 8002174:	4302      	orrs	r2, r0
 8002176:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800217a:	0618      	lsls	r0, r3, #24
 800217c:	d508      	bpl.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800217e:	495d      	ldr	r1, [pc, #372]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002180:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002182:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002186:	f022 020c 	bic.w	r2, r2, #12
 800218a:	4302      	orrs	r2, r0
 800218c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002190:	05d9      	lsls	r1, r3, #23
 8002192:	d508      	bpl.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002194:	4957      	ldr	r1, [pc, #348]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002196:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002198:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800219c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80021a0:	4302      	orrs	r2, r0
 80021a2:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021a6:	059a      	lsls	r2, r3, #22
 80021a8:	d508      	bpl.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021aa:	4952      	ldr	r1, [pc, #328]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021ac:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80021ae:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80021b2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80021b6:	4302      	orrs	r2, r0
 80021b8:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021bc:	055f      	lsls	r7, r3, #21
 80021be:	d508      	bpl.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021c0:	494c      	ldr	r1, [pc, #304]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80021c4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80021c8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80021cc:	4302      	orrs	r2, r0
 80021ce:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80021d2:	0518      	lsls	r0, r3, #20
 80021d4:	d508      	bpl.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80021d6:	4947      	ldr	r1, [pc, #284]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80021da:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80021de:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80021e2:	4302      	orrs	r2, r0
 80021e4:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80021e8:	04d9      	lsls	r1, r3, #19
 80021ea:	d508      	bpl.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80021ec:	4941      	ldr	r1, [pc, #260]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021ee:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80021f0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80021f4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80021f8:	4302      	orrs	r2, r0
 80021fa:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80021fe:	049a      	lsls	r2, r3, #18
 8002200:	d508      	bpl.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002202:	493c      	ldr	r1, [pc, #240]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002204:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002206:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800220a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800220e:	4302      	orrs	r2, r0
 8002210:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002214:	025f      	lsls	r7, r3, #9
 8002216:	d508      	bpl.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002218:	4936      	ldr	r1, [pc, #216]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800221a:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800221c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002220:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8002224:	4302      	orrs	r2, r0
 8002226:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800222a:	0298      	lsls	r0, r3, #10
 800222c:	d50c      	bpl.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800222e:	4831      	ldr	r0, [pc, #196]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002230:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8002232:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 8002236:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800223a:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1; 
 800223e:	bf08      	it	eq
 8002240:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002242:	430a      	orrs	r2, r1
 8002244:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1; 
 8002248:	f013 0f08 	tst.w	r3, #8
 800224c:	bf18      	it	ne
 800224e:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002250:	0359      	lsls	r1, r3, #13
 8002252:	d508      	bpl.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002254:	4927      	ldr	r1, [pc, #156]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002256:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8002258:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800225c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002260:	4302      	orrs	r2, r0
 8002262:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002266:	021a      	lsls	r2, r3, #8
 8002268:	d509      	bpl.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800226a:	4922      	ldr	r1, [pc, #136]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800226c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8002270:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002274:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8002278:	4302      	orrs	r2, r0
 800227a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }  
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800227e:	2e01      	cmp	r6, #1
 8002280:	f000 80b5 	beq.w	80023ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8002284:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002288:	f000 80b1 	beq.w	80023ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800228c:	2d01      	cmp	r5, #1
 800228e:	d175      	bne.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x378>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8002290:	4d18      	ldr	r5, [pc, #96]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002292:	682b      	ldr	r3, [r5, #0]
 8002294:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002298:	602b      	str	r3, [r5, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800229a:	f7fe fcc3 	bl	8000c24 <HAL_GetTick>
 800229e:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80022a0:	682b      	ldr	r3, [r5, #0]
 80022a2:	009f      	lsls	r7, r3, #2
 80022a4:	f100 8127 	bmi.w	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80022a8:	6821      	ldr	r1, [r4, #0]
 80022aa:	030e      	lsls	r6, r1, #12
 80022ac:	d501      	bpl.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
 80022ae:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80022b0:	b11b      	cbz	r3, 80022ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 80022b2:	02cd      	lsls	r5, r1, #11
 80022b4:	d522      	bpl.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80022b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80022b8:	bb03      	cbnz	r3, 80022fc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
    
      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80022ba:	4a0e      	ldr	r2, [pc, #56]	; (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022bc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80022c0:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80022c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80022c8:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 80022cc:	4303      	orrs	r3, r0
 80022ce:	6960      	ldr	r0, [r4, #20]
 80022d0:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80022d4:	69a0      	ldr	r0, [r4, #24]
 80022d6:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80022da:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80022de:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80022e2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80022e4:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80022e8:	3801      	subs	r0, #1
 80022ea:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80022ee:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80022f2:	e003      	b.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 80022f4:	40023800 	.word	0x40023800
 80022f8:	40007000 	.word	0x40007000
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80022fc:	0288      	lsls	r0, r1, #10
 80022fe:	d515      	bpl.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x328>
 8002300:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002302:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002306:	d111      	bne.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002308:	4a82      	ldr	r2, [pc, #520]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800230a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800230e:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002312:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8002316:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 800231a:	4303      	orrs	r3, r0
 800231c:	6960      	ldr	r0, [r4, #20]
 800231e:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002322:	6a20      	ldr	r0, [r4, #32]
 8002324:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8002328:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    }        

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) 
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800232c:	070a      	lsls	r2, r1, #28
 800232e:	d519      	bpl.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
      
      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002330:	4978      	ldr	r1, [pc, #480]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002332:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002336:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800233a:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800233e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002342:	4313      	orrs	r3, r2
 8002344:	6962      	ldr	r2, [r4, #20]
 8002346:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800234a:	69e2      	ldr	r2, [r4, #28]
 800234c:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002350:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002354:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 8002358:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800235a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800235e:	4313      	orrs	r3, r2
 8002360:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }    
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */  

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002364:	4c6b      	ldr	r4, [pc, #428]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002366:	6823      	ldr	r3, [r4, #0]
 8002368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800236c:	6023      	str	r3, [r4, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800236e:	f7fe fc59 	bl	8000c24 <HAL_GetTick>
 8002372:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002374:	6823      	ldr	r3, [r4, #0]
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	f140 80c4 	bpl.w	8002504 <HAL_RCCEx_PeriphCLKConfig+0x500>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800237c:	2000      	movs	r0, #0
 800237e:	e009      	b.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x390>
      plli2sused = 1; 
 8002380:	2601      	movs	r6, #1
 8002382:	e67b      	b.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002384:	f7fe fc4e 	bl	8000c24 <HAL_GetTick>
 8002388:	eba0 0008 	sub.w	r0, r0, r8
 800238c:	2864      	cmp	r0, #100	; 0x64
 800238e:	f67f ae8d 	bls.w	80020ac <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 8002392:	2003      	movs	r0, #3
}
 8002394:	b003      	add	sp, #12
 8002396:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800239a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800239c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80023a0:	4293      	cmp	r3, r2
 80023a2:	f43f ae8d 	beq.w	80020c0 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80023a8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80023ae:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80023b2:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023b4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80023b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80023ba:	673a      	str	r2, [r7, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 80023bc:	673b      	str	r3, [r7, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80023be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023c0:	07d8      	lsls	r0, r3, #31
 80023c2:	f57f ae7d 	bpl.w	80020c0 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        tickstart = HAL_GetTick();
 80023c6:	f7fe fc2d 	bl	8000c24 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023ca:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80023ce:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023d2:	0799      	lsls	r1, r3, #30
 80023d4:	f53f ae74 	bmi.w	80020c0 <HAL_RCCEx_PeriphCLKConfig+0xbc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023d8:	f7fe fc24 	bl	8000c24 <HAL_GetTick>
 80023dc:	eba0 0008 	sub.w	r0, r0, r8
 80023e0:	4548      	cmp	r0, r9
 80023e2:	d9f5      	bls.n	80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80023e4:	e7d5      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023e6:	6891      	ldr	r1, [r2, #8]
 80023e8:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80023ec:	e678      	b.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_PLLI2S_DISABLE();  
 80023ee:	4e49      	ldr	r6, [pc, #292]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80023f0:	6833      	ldr	r3, [r6, #0]
 80023f2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80023f6:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80023f8:	f7fe fc14 	bl	8000c24 <HAL_GetTick>
 80023fc:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80023fe:	6833      	ldr	r3, [r6, #0]
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	d472      	bmi.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002404:	6822      	ldr	r2, [r4, #0]
 8002406:	07d7      	lsls	r7, r2, #31
 8002408:	d512      	bpl.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800240a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800240c:	b983      	cbnz	r3, 8002430 <HAL_RCCEx_PeriphCLKConfig+0x42c>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800240e:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002412:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002416:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800241a:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800241e:	430b      	orrs	r3, r1
 8002420:	6861      	ldr	r1, [r4, #4]
 8002422:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002426:	68a1      	ldr	r1, [r4, #8]
 8002428:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800242c:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002430:	0316      	lsls	r6, r2, #12
 8002432:	d503      	bpl.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x438>
 8002434:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002436:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800243a:	d005      	beq.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x444>
 800243c:	02d0      	lsls	r0, r2, #11
 800243e:	d51e      	bpl.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x47a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8002440:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002442:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002446:	d11a      	bne.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x47a>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002448:	4932      	ldr	r1, [pc, #200]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800244a:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800244e:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002452:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002456:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 800245a:	4303      	orrs	r3, r0
 800245c:	6860      	ldr	r0, [r4, #4]
 800245e:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002462:	68e0      	ldr	r0, [r4, #12]
 8002464:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002468:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 800246c:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 8002470:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002472:	f020 001f 	bic.w	r0, r0, #31
 8002476:	3b01      	subs	r3, #1
 8002478:	4303      	orrs	r3, r0
 800247a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800247e:	01d1      	lsls	r1, r2, #7
 8002480:	d511      	bpl.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002482:	4924      	ldr	r1, [pc, #144]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002484:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002488:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800248c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8002490:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8002494:	4303      	orrs	r3, r0
 8002496:	6860      	ldr	r0, [r4, #4]
 8002498:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800249c:	6920      	ldr	r0, [r4, #16]
 800249e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80024a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80024a6:	0192      	lsls	r2, r2, #6
 80024a8:	d50d      	bpl.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80024aa:	6923      	ldr	r3, [r4, #16]
 80024ac:	6862      	ldr	r2, [r4, #4]
 80024ae:	041b      	lsls	r3, r3, #16
 80024b0:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80024b4:	68e2      	ldr	r2, [r4, #12]
 80024b6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80024ba:	68a2      	ldr	r2, [r4, #8]
 80024bc:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80024c0:	4a14      	ldr	r2, [pc, #80]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80024c2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80024c6:	4e13      	ldr	r6, [pc, #76]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80024c8:	6833      	ldr	r3, [r6, #0]
 80024ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80024ce:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80024d0:	f7fe fba8 	bl	8000c24 <HAL_GetTick>
 80024d4:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80024d6:	6833      	ldr	r3, [r6, #0]
 80024d8:	011b      	lsls	r3, r3, #4
 80024da:	f53f aed7 	bmi.w	800228c <HAL_RCCEx_PeriphCLKConfig+0x288>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80024de:	f7fe fba1 	bl	8000c24 <HAL_GetTick>
 80024e2:	1bc0      	subs	r0, r0, r7
 80024e4:	2864      	cmp	r0, #100	; 0x64
 80024e6:	d9f6      	bls.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80024e8:	e753      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x38e>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80024ea:	f7fe fb9b 	bl	8000c24 <HAL_GetTick>
 80024ee:	1bc0      	subs	r0, r0, r7
 80024f0:	2864      	cmp	r0, #100	; 0x64
 80024f2:	d984      	bls.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 80024f4:	e74d      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x38e>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80024f6:	f7fe fb95 	bl	8000c24 <HAL_GetTick>
 80024fa:	1b80      	subs	r0, r0, r6
 80024fc:	2864      	cmp	r0, #100	; 0x64
 80024fe:	f67f aecf 	bls.w	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8002502:	e746      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x38e>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002504:	f7fe fb8e 	bl	8000c24 <HAL_GetTick>
 8002508:	1b40      	subs	r0, r0, r5
 800250a:	2864      	cmp	r0, #100	; 0x64
 800250c:	f67f af32 	bls.w	8002374 <HAL_RCCEx_PeriphCLKConfig+0x370>
 8002510:	e73f      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x38e>
 8002512:	bf00      	nop
 8002514:	40023800 	.word	0x40023800

08002518 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002518:	6803      	ldr	r3, [r0, #0]
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
      
  /* Return function status */
  return HAL_OK;
}
 800251a:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800251c:	68da      	ldr	r2, [r3, #12]
 800251e:	f042 0201 	orr.w	r2, r2, #1
 8002522:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	f042 0201 	orr.w	r2, r2, #1
 800252a:	601a      	str	r2, [r3, #0]
}
 800252c:	4770      	bx	lr

0800252e <HAL_TIM_OC_DelayElapsedCallback>:
 800252e:	4770      	bx	lr

08002530 <HAL_TIM_IC_CaptureCallback>:
 8002530:	4770      	bx	lr

08002532 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002532:	4770      	bx	lr

08002534 <HAL_TIM_TriggerCallback>:
 8002534:	4770      	bx	lr

08002536 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002536:	6803      	ldr	r3, [r0, #0]
 8002538:	691a      	ldr	r2, [r3, #16]
 800253a:	0791      	lsls	r1, r2, #30
{
 800253c:	b510      	push	{r4, lr}
 800253e:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002540:	d50f      	bpl.n	8002562 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002542:	68da      	ldr	r2, [r3, #12]
 8002544:	0792      	lsls	r2, r2, #30
 8002546:	d50c      	bpl.n	8002562 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002548:	f06f 0202 	mvn.w	r2, #2
 800254c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800254e:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002550:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002552:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002554:	0799      	lsls	r1, r3, #30
 8002556:	f000 8085 	beq.w	8002664 <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800255a:	f7ff ffe9 	bl	8002530 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800255e:	2300      	movs	r3, #0
 8002560:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002562:	6823      	ldr	r3, [r4, #0]
 8002564:	691a      	ldr	r2, [r3, #16]
 8002566:	0752      	lsls	r2, r2, #29
 8002568:	d510      	bpl.n	800258c <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800256a:	68da      	ldr	r2, [r3, #12]
 800256c:	0750      	lsls	r0, r2, #29
 800256e:	d50d      	bpl.n	800258c <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002570:	f06f 0204 	mvn.w	r2, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002574:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002576:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002578:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800257a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800257c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800257e:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002582:	d075      	beq.n	8002670 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002584:	f7ff ffd4 	bl	8002530 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002588:	2300      	movs	r3, #0
 800258a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800258c:	6823      	ldr	r3, [r4, #0]
 800258e:	691a      	ldr	r2, [r3, #16]
 8002590:	0711      	lsls	r1, r2, #28
 8002592:	d50f      	bpl.n	80025b4 <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002594:	68da      	ldr	r2, [r3, #12]
 8002596:	0712      	lsls	r2, r2, #28
 8002598:	d50c      	bpl.n	80025b4 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800259a:	f06f 0208 	mvn.w	r2, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800259e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80025a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025a2:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80025a4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025a6:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80025a8:	079b      	lsls	r3, r3, #30
 80025aa:	d067      	beq.n	800267c <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80025ac:	f7ff ffc0 	bl	8002530 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025b0:	2300      	movs	r3, #0
 80025b2:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80025b4:	6823      	ldr	r3, [r4, #0]
 80025b6:	691a      	ldr	r2, [r3, #16]
 80025b8:	06d0      	lsls	r0, r2, #27
 80025ba:	d510      	bpl.n	80025de <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80025bc:	68da      	ldr	r2, [r3, #12]
 80025be:	06d1      	lsls	r1, r2, #27
 80025c0:	d50d      	bpl.n	80025de <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025c2:	f06f 0210 	mvn.w	r2, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80025c6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025ca:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80025cc:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025ce:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80025d0:	f413 7f40 	tst.w	r3, #768	; 0x300
 80025d4:	d058      	beq.n	8002688 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 80025d6:	f7ff ffab 	bl	8002530 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025da:	2300      	movs	r3, #0
 80025dc:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025de:	6823      	ldr	r3, [r4, #0]
 80025e0:	691a      	ldr	r2, [r3, #16]
 80025e2:	07d2      	lsls	r2, r2, #31
 80025e4:	d508      	bpl.n	80025f8 <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80025e6:	68da      	ldr	r2, [r3, #12]
 80025e8:	07d0      	lsls	r0, r2, #31
 80025ea:	d505      	bpl.n	80025f8 <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025ec:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80025f0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025f2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80025f4:	f002 fc24 	bl	8004e40 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025f8:	6823      	ldr	r3, [r4, #0]
 80025fa:	691a      	ldr	r2, [r3, #16]
 80025fc:	0611      	lsls	r1, r2, #24
 80025fe:	d508      	bpl.n	8002612 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002600:	68da      	ldr	r2, [r3, #12]
 8002602:	0612      	lsls	r2, r2, #24
 8002604:	d505      	bpl.n	8002612 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002606:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800260a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800260c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800260e:	f000 fa7c 	bl	8002b0a <HAL_TIMEx_BreakCallback>
    }
  }
  
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002612:	6823      	ldr	r3, [r4, #0]
 8002614:	691a      	ldr	r2, [r3, #16]
 8002616:	05d0      	lsls	r0, r2, #23
 8002618:	d508      	bpl.n	800262c <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800261a:	68da      	ldr	r2, [r3, #12]
 800261c:	0611      	lsls	r1, r2, #24
 800261e:	d505      	bpl.n	800262c <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002620:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002624:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002626:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002628:	f000 fa6f 	bl	8002b0a <HAL_TIMEx_BreakCallback>
    }
  }

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800262c:	6823      	ldr	r3, [r4, #0]
 800262e:	691a      	ldr	r2, [r3, #16]
 8002630:	0652      	lsls	r2, r2, #25
 8002632:	d508      	bpl.n	8002646 <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	0650      	lsls	r0, r2, #25
 8002638:	d505      	bpl.n	8002646 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800263a:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800263e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002640:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002642:	f7ff ff77 	bl	8002534 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002646:	6823      	ldr	r3, [r4, #0]
 8002648:	691a      	ldr	r2, [r3, #16]
 800264a:	0691      	lsls	r1, r2, #26
 800264c:	d522      	bpl.n	8002694 <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800264e:	68da      	ldr	r2, [r3, #12]
 8002650:	0692      	lsls	r2, r2, #26
 8002652:	d51f      	bpl.n	8002694 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002654:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002658:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800265a:	611a      	str	r2, [r3, #16]
    }
  }
}
 800265c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002660:	f000 ba52 	b.w	8002b08 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002664:	f7ff ff63 	bl	800252e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002668:	4620      	mov	r0, r4
 800266a:	f7ff ff62 	bl	8002532 <HAL_TIM_PWM_PulseFinishedCallback>
 800266e:	e776      	b.n	800255e <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002670:	f7ff ff5d 	bl	800252e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002674:	4620      	mov	r0, r4
 8002676:	f7ff ff5c 	bl	8002532 <HAL_TIM_PWM_PulseFinishedCallback>
 800267a:	e785      	b.n	8002588 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800267c:	f7ff ff57 	bl	800252e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002680:	4620      	mov	r0, r4
 8002682:	f7ff ff56 	bl	8002532 <HAL_TIM_PWM_PulseFinishedCallback>
 8002686:	e793      	b.n	80025b0 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002688:	f7ff ff51 	bl	800252e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800268c:	4620      	mov	r0, r4
 800268e:	f7ff ff50 	bl	8002532 <HAL_TIM_PWM_PulseFinishedCallback>
 8002692:	e7a2      	b.n	80025da <HAL_TIM_IRQHandler+0xa4>
 8002694:	bd10      	pop	{r4, pc}
	...

08002698 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002698:	4a30      	ldr	r2, [pc, #192]	; (800275c <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800269a:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800269c:	4290      	cmp	r0, r2
 800269e:	d012      	beq.n	80026c6 <TIM_Base_SetConfig+0x2e>
 80026a0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80026a4:	d00f      	beq.n	80026c6 <TIM_Base_SetConfig+0x2e>
 80026a6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80026aa:	4290      	cmp	r0, r2
 80026ac:	d00b      	beq.n	80026c6 <TIM_Base_SetConfig+0x2e>
 80026ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026b2:	4290      	cmp	r0, r2
 80026b4:	d007      	beq.n	80026c6 <TIM_Base_SetConfig+0x2e>
 80026b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026ba:	4290      	cmp	r0, r2
 80026bc:	d003      	beq.n	80026c6 <TIM_Base_SetConfig+0x2e>
 80026be:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80026c2:	4290      	cmp	r0, r2
 80026c4:	d11d      	bne.n	8002702 <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80026c6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80026cc:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80026ce:	4a23      	ldr	r2, [pc, #140]	; (800275c <TIM_Base_SetConfig+0xc4>)
 80026d0:	4290      	cmp	r0, r2
 80026d2:	d104      	bne.n	80026de <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026d8:	68ca      	ldr	r2, [r1, #12]
 80026da:	4313      	orrs	r3, r2
 80026dc:	e028      	b.n	8002730 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80026de:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80026e2:	d0f7      	beq.n	80026d4 <TIM_Base_SetConfig+0x3c>
 80026e4:	4a1e      	ldr	r2, [pc, #120]	; (8002760 <TIM_Base_SetConfig+0xc8>)
 80026e6:	4290      	cmp	r0, r2
 80026e8:	d0f4      	beq.n	80026d4 <TIM_Base_SetConfig+0x3c>
 80026ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026ee:	4290      	cmp	r0, r2
 80026f0:	d0f0      	beq.n	80026d4 <TIM_Base_SetConfig+0x3c>
 80026f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026f6:	4290      	cmp	r0, r2
 80026f8:	d0ec      	beq.n	80026d4 <TIM_Base_SetConfig+0x3c>
 80026fa:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80026fe:	4290      	cmp	r0, r2
 8002700:	d0e8      	beq.n	80026d4 <TIM_Base_SetConfig+0x3c>
 8002702:	4a18      	ldr	r2, [pc, #96]	; (8002764 <TIM_Base_SetConfig+0xcc>)
 8002704:	4290      	cmp	r0, r2
 8002706:	d0e5      	beq.n	80026d4 <TIM_Base_SetConfig+0x3c>
 8002708:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800270c:	4290      	cmp	r0, r2
 800270e:	d0e1      	beq.n	80026d4 <TIM_Base_SetConfig+0x3c>
 8002710:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002714:	4290      	cmp	r0, r2
 8002716:	d0dd      	beq.n	80026d4 <TIM_Base_SetConfig+0x3c>
 8002718:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800271c:	4290      	cmp	r0, r2
 800271e:	d0d9      	beq.n	80026d4 <TIM_Base_SetConfig+0x3c>
 8002720:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002724:	4290      	cmp	r0, r2
 8002726:	d0d5      	beq.n	80026d4 <TIM_Base_SetConfig+0x3c>
 8002728:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800272c:	4290      	cmp	r0, r2
 800272e:	d0d1      	beq.n	80026d4 <TIM_Base_SetConfig+0x3c>
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002730:	694a      	ldr	r2, [r1, #20]
 8002732:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002736:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002738:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800273a:	688b      	ldr	r3, [r1, #8]
 800273c:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800273e:	680b      	ldr	r3, [r1, #0]
 8002740:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002742:	4b06      	ldr	r3, [pc, #24]	; (800275c <TIM_Base_SetConfig+0xc4>)
 8002744:	4298      	cmp	r0, r3
 8002746:	d006      	beq.n	8002756 <TIM_Base_SetConfig+0xbe>
 8002748:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800274c:	4298      	cmp	r0, r3
 800274e:	d002      	beq.n	8002756 <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002750:	2301      	movs	r3, #1
 8002752:	6143      	str	r3, [r0, #20]
}
 8002754:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8002756:	690b      	ldr	r3, [r1, #16]
 8002758:	6303      	str	r3, [r0, #48]	; 0x30
 800275a:	e7f9      	b.n	8002750 <TIM_Base_SetConfig+0xb8>
 800275c:	40010000 	.word	0x40010000
 8002760:	40000400 	.word	0x40000400
 8002764:	40014000 	.word	0x40014000

08002768 <HAL_TIM_Base_Init>:
{ 
 8002768:	b510      	push	{r4, lr}
  if(htim == NULL)
 800276a:	4604      	mov	r4, r0
 800276c:	b1a0      	cbz	r0, 8002798 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800276e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002772:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002776:	b91b      	cbnz	r3, 8002780 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002778:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800277c:	f002 fcba 	bl	80050f4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002780:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002782:	6820      	ldr	r0, [r4, #0]
 8002784:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 8002786:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800278a:	f7ff ff85 	bl	8002698 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800278e:	2301      	movs	r3, #1
  return HAL_OK;
 8002790:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002792:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002796:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002798:	2001      	movs	r0, #1
}
 800279a:	bd10      	pop	{r4, pc}

0800279c <HAL_TIM_PWM_Init>:
{
 800279c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800279e:	4604      	mov	r4, r0
 80027a0:	b1a0      	cbz	r0, 80027cc <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80027a2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80027aa:	b91b      	cbnz	r3, 80027b4 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;  
 80027ac:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80027b0:	f002 fc5c 	bl	800506c <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 80027b4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80027b6:	6820      	ldr	r0, [r4, #0]
 80027b8:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;  
 80027ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80027be:	f7ff ff6b 	bl	8002698 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80027c2:	2301      	movs	r3, #1
  return HAL_OK;
 80027c4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80027c6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80027ca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80027cc:	2001      	movs	r0, #1
}  
 80027ce:	bd10      	pop	{r4, pc}

080027d0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027d0:	6a03      	ldr	r3, [r0, #32]
 80027d2:	f023 0301 	bic.w	r3, r3, #1
{
 80027d6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027d8:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027da:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80027dc:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80027de:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80027e0:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx |= OC_Config->OCMode;
 80027e4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80027e6:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80027ea:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80027ee:	432c      	orrs	r4, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80027f0:	688d      	ldr	r5, [r1, #8]
 80027f2:	432b      	orrs	r3, r5

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80027f4:	4d0c      	ldr	r5, [pc, #48]	; (8002828 <TIM_OC1_SetConfig+0x58>)
 80027f6:	42a8      	cmp	r0, r5
 80027f8:	d009      	beq.n	800280e <TIM_OC1_SetConfig+0x3e>
 80027fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80027fe:	42a8      	cmp	r0, r5
 8002800:	d005      	beq.n	800280e <TIM_OC1_SetConfig+0x3e>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002802:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002804:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002806:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002808:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800280a:	6203      	str	r3, [r0, #32]
} 
 800280c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 800280e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002810:	f023 0308 	bic.w	r3, r3, #8
    tmpcr2 |= OC_Config->OCNIdleState;
 8002814:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002816:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 800281a:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 800281c:	694d      	ldr	r5, [r1, #20]
 800281e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8002820:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002824:	432a      	orrs	r2, r5
 8002826:	e7ec      	b.n	8002802 <TIM_OC1_SetConfig+0x32>
 8002828:	40010000 	.word	0x40010000

0800282c <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800282c:	6a03      	ldr	r3, [r0, #32]
 800282e:	f023 0310 	bic.w	r3, r3, #16
{
 8002832:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002834:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8002836:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002838:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800283a:	6984      	ldr	r4, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800283c:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002840:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002842:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8002846:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 800284a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 800284e:	688d      	ldr	r5, [r1, #8]
 8002850:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002854:	4d0d      	ldr	r5, [pc, #52]	; (800288c <TIM_OC2_SetConfig+0x60>)
 8002856:	42a8      	cmp	r0, r5
 8002858:	d009      	beq.n	800286e <TIM_OC2_SetConfig+0x42>
 800285a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800285e:	42a8      	cmp	r0, r5
 8002860:	d005      	beq.n	800286e <TIM_OC2_SetConfig+0x42>
    tmpcr2 |= (OC_Config->OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002862:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002864:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002866:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002868:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800286a:	6203      	str	r3, [r0, #32]
}
 800286c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4);
 800286e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002870:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002874:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002876:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4);
 800287a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800287e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002880:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002882:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002886:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 800288a:	e7ea      	b.n	8002862 <TIM_OC2_SetConfig+0x36>
 800288c:	40010000 	.word	0x40010000

08002890 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002890:	6a03      	ldr	r3, [r0, #32]
 8002892:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 8002896:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002898:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800289a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800289c:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800289e:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80028a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx |= OC_Config->OCMode;
 80028a4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80028a6:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80028aa:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80028ae:	432c      	orrs	r4, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 80028b0:	688d      	ldr	r5, [r1, #8]
 80028b2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80028b6:	4d0e      	ldr	r5, [pc, #56]	; (80028f0 <TIM_OC3_SetConfig+0x60>)
 80028b8:	42a8      	cmp	r0, r5
 80028ba:	d009      	beq.n	80028d0 <TIM_OC3_SetConfig+0x40>
 80028bc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80028c0:	42a8      	cmp	r0, r5
 80028c2:	d005      	beq.n	80028d0 <TIM_OC3_SetConfig+0x40>
    tmpcr2 |= (OC_Config->OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028c4:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80028c6:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80028c8:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80028ca:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028cc:	6203      	str	r3, [r0, #32]
}
 80028ce:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80028d0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80028d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80028d6:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80028d8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80028dc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 80028e0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80028e2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80028e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80028e8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80028ec:	e7ea      	b.n	80028c4 <TIM_OC3_SetConfig+0x34>
 80028ee:	bf00      	nop
 80028f0:	40010000 	.word	0x40010000

080028f4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80028f4:	6a03      	ldr	r3, [r0, #32]
 80028f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 80028fa:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80028fc:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028fe:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002900:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002902:	69c3      	ldr	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002904:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002908:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800290a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800290e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002912:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8002916:	688d      	ldr	r5, [r1, #8]
 8002918:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800291c:	4d09      	ldr	r5, [pc, #36]	; (8002944 <TIM_OC4_SetConfig+0x50>)
 800291e:	42a8      	cmp	r0, r5
 8002920:	d009      	beq.n	8002936 <TIM_OC4_SetConfig+0x42>
 8002922:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002926:	42a8      	cmp	r0, r5
 8002928:	d005      	beq.n	8002936 <TIM_OC4_SetConfig+0x42>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800292a:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800292c:	61c3      	str	r3, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800292e:	684b      	ldr	r3, [r1, #4]
 8002930:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002932:	6204      	str	r4, [r0, #32]
}
 8002934:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002936:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800293a:	694d      	ldr	r5, [r1, #20]
 800293c:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 8002940:	e7f3      	b.n	800292a <TIM_OC4_SetConfig+0x36>
 8002942:	bf00      	nop
 8002944:	40010000 	.word	0x40010000

08002948 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002948:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800294a:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800294c:	6a03      	ldr	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800294e:	408a      	lsls	r2, r1
  tmp = TIM_CCER_CC1E << Channel;
 8002950:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002952:	ea23 0304 	bic.w	r3, r3, r4
 8002956:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002958:	6a03      	ldr	r3, [r0, #32]
 800295a:	431a      	orrs	r2, r3
 800295c:	6202      	str	r2, [r0, #32]
 800295e:	bd10      	pop	{r4, pc}

08002960 <HAL_TIM_PWM_Start>:
{
 8002960:	b510      	push	{r4, lr}
 8002962:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002964:	2201      	movs	r2, #1
 8002966:	6800      	ldr	r0, [r0, #0]
 8002968:	f7ff ffee 	bl	8002948 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800296c:	6823      	ldr	r3, [r4, #0]
 800296e:	4a08      	ldr	r2, [pc, #32]	; (8002990 <HAL_TIM_PWM_Start+0x30>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d003      	beq.n	800297c <HAL_TIM_PWM_Start+0x1c>
 8002974:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002978:	4293      	cmp	r3, r2
 800297a:	d103      	bne.n	8002984 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 800297c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800297e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002982:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002984:	681a      	ldr	r2, [r3, #0]
} 
 8002986:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8002988:	f042 0201 	orr.w	r2, r2, #1
 800298c:	601a      	str	r2, [r3, #0]
} 
 800298e:	bd10      	pop	{r4, pc}
 8002990:	40010000 	.word	0x40010000

08002994 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002994:	6a03      	ldr	r3, [r0, #32]
 8002996:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
{
 800299a:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800299c:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800299e:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80029a0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80029a2:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80029a4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccmrx |= OC_Config->OCMode;
 80029a8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80029aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 80029b2:	432b      	orrs	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 80029b4:	688d      	ldr	r5, [r1, #8]
 80029b6:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80029ba:	4d09      	ldr	r5, [pc, #36]	; (80029e0 <TIM_OC5_SetConfig+0x4c>)
 80029bc:	42a8      	cmp	r0, r5
 80029be:	d003      	beq.n	80029c8 <TIM_OC5_SetConfig+0x34>
 80029c0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80029c4:	42a8      	cmp	r0, r5
 80029c6:	d104      	bne.n	80029d2 <TIM_OC5_SetConfig+0x3e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80029c8:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 80029cc:	694d      	ldr	r5, [r1, #20]
 80029ce:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029d2:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80029d4:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80029d6:	684b      	ldr	r3, [r1, #4]
 80029d8:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80029da:	6202      	str	r2, [r0, #32]
 80029dc:	bd30      	pop	{r4, r5, pc}
 80029de:	bf00      	nop
 80029e0:	40010000 	.word	0x40010000

080029e4 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80029e4:	6a03      	ldr	r3, [r0, #32]
 80029e6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
{
 80029ea:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80029ec:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029ee:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80029f0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80029f2:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80029f4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccmrx |= (OC_Config->OCMode << 8);
 80029f8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80029fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002a02:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8002a06:	688d      	ldr	r5, [r1, #8]
 8002a08:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002a0c:	4d08      	ldr	r5, [pc, #32]	; (8002a30 <TIM_OC6_SetConfig+0x4c>)
 8002a0e:	42a8      	cmp	r0, r5
 8002a10:	d003      	beq.n	8002a1a <TIM_OC6_SetConfig+0x36>
 8002a12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a16:	42a8      	cmp	r0, r5
 8002a18:	d104      	bne.n	8002a24 <TIM_OC6_SetConfig+0x40>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002a1a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 8002a1e:	694d      	ldr	r5, [r1, #20]
 8002a20:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a24:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002a26:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002a28:	684b      	ldr	r3, [r1, #4]
 8002a2a:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002a2c:	6202      	str	r2, [r0, #32]
 8002a2e:	bd30      	pop	{r4, r5, pc}
 8002a30:	40010000 	.word	0x40010000

08002a34 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8002a34:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002a38:	2b01      	cmp	r3, #1
{
 8002a3a:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8002a3c:	d01c      	beq.n	8002a78 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  tmpcr2 = htim->Instance->CR2;
 8002a3e:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a40:	4d0e      	ldr	r5, [pc, #56]	; (8002a7c <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 8002a42:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a44:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 8002a46:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a48:	d003      	beq.n	8002a52 <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 8002a4a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a4e:	42aa      	cmp	r2, r5
 8002a50:	d103      	bne.n	8002a5a <HAL_TIMEx_MasterConfigSynchronization+0x26>
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002a52:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002a56:	684d      	ldr	r5, [r1, #4]
 8002a58:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a5a:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a60:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002a62:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a66:	432b      	orrs	r3, r5
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a68:	4321      	orrs	r1, r4
  htim->Instance->CR2 = tmpcr2;
 8002a6a:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(htim);
 8002a6c:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8002a6e:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8002a70:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8002a74:	4618      	mov	r0, r3
 8002a76:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8002a78:	2002      	movs	r0, #2
} 
 8002a7a:	bd30      	pop	{r4, r5, pc}
 8002a7c:	40010000 	.word	0x40010000

08002a80 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8002a80:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	f04f 0302 	mov.w	r3, #2
{
 8002a8a:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8002a8c:	d038      	beq.n	8002b00 <HAL_TIMEx_ConfigBreakDeadTime+0x80>
  htim->State = HAL_TIM_STATE_BUSY;
 8002a8e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002a92:	68cb      	ldr	r3, [r1, #12]
 8002a94:	688a      	ldr	r2, [r1, #8]
 8002a96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002a9a:	4c1a      	ldr	r4, [pc, #104]	; (8002b04 <HAL_TIMEx_ConfigBreakDeadTime+0x84>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002a9c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002a9e:	684a      	ldr	r2, [r1, #4]
 8002aa0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002aa4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002aa6:	680a      	ldr	r2, [r1, #0]
 8002aa8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002aac:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002aae:	690a      	ldr	r2, [r1, #16]
 8002ab0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ab4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002ab6:	694a      	ldr	r2, [r1, #20]
 8002ab8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002abc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002abe:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002ac0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002ac4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8002ac6:	698a      	ldr	r2, [r1, #24]
 8002ac8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8002acc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002ad0:	6802      	ldr	r2, [r0, #0]
 8002ad2:	42a2      	cmp	r2, r4
 8002ad4:	d003      	beq.n	8002ade <HAL_TIMEx_ConfigBreakDeadTime+0x5e>
 8002ad6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002ada:	42a2      	cmp	r2, r4
 8002adc:	d10c      	bne.n	8002af8 <HAL_TIMEx_ConfigBreakDeadTime+0x78>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8002ade:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002ae0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002ae4:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002ae8:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002aea:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002aec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002af0:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002af2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002af6:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8002af8:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8002afa:	2300      	movs	r3, #0
 8002afc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002b00:	4618      	mov	r0, r3
}
 8002b02:	bd10      	pop	{r4, pc}
 8002b04:	40010000 	.word	0x40010000

08002b08 <HAL_TIMEx_CommutationCallback>:
 8002b08:	4770      	bx	lr

08002b0a <HAL_TIMEx_BreakCallback>:
{
 8002b0a:	4770      	bx	lr

08002b0c <HAL_TIM_PWM_ConfigChannel>:
{
 8002b0c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002b0e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002b12:	4604      	mov	r4, r0
 8002b14:	460d      	mov	r5, r1
 8002b16:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d010      	beq.n	8002b3e <HAL_TIM_PWM_ConfigChannel+0x32>
 8002b1c:	2301      	movs	r3, #1
  switch (Channel)
 8002b1e:	2a08      	cmp	r2, #8
  htim->State = HAL_TIM_STATE_BUSY;
 8002b20:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002b24:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8002b28:	d043      	beq.n	8002bb2 <HAL_TIM_PWM_ConfigChannel+0xa6>
 8002b2a:	d809      	bhi.n	8002b40 <HAL_TIM_PWM_ConfigChannel+0x34>
 8002b2c:	b1fa      	cbz	r2, 8002b6e <HAL_TIM_PWM_ConfigChannel+0x62>
 8002b2e:	2a04      	cmp	r2, #4
 8002b30:	d02e      	beq.n	8002b90 <HAL_TIM_PWM_ConfigChannel+0x84>
  htim->State = HAL_TIM_STATE_READY;
 8002b32:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002b34:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002b36:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002b3a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002b3e:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8002b40:	2a10      	cmp	r2, #16
 8002b42:	d047      	beq.n	8002bd4 <HAL_TIM_PWM_ConfigChannel+0xc8>
 8002b44:	2a14      	cmp	r2, #20
 8002b46:	d056      	beq.n	8002bf6 <HAL_TIM_PWM_ConfigChannel+0xea>
 8002b48:	2a0c      	cmp	r2, #12
 8002b4a:	d1f2      	bne.n	8002b32 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b4c:	6820      	ldr	r0, [r4, #0]
 8002b4e:	f7ff fed1 	bl	80028f4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b52:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8002b54:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b56:	69da      	ldr	r2, [r3, #28]
 8002b58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b5e:	69da      	ldr	r2, [r3, #28]
 8002b60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8002b66:	69da      	ldr	r2, [r3, #28]
 8002b68:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002b6c:	e030      	b.n	8002bd0 <HAL_TIM_PWM_ConfigChannel+0xc4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002b6e:	6820      	ldr	r0, [r4, #0]
 8002b70:	f7ff fe2e 	bl	80027d0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002b74:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002b76:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002b78:	699a      	ldr	r2, [r3, #24]
 8002b7a:	f042 0208 	orr.w	r2, r2, #8
 8002b7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002b80:	699a      	ldr	r2, [r3, #24]
 8002b82:	f022 0204 	bic.w	r2, r2, #4
 8002b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002b88:	699a      	ldr	r2, [r3, #24]
 8002b8a:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002b8c:	619a      	str	r2, [r3, #24]
    break;
 8002b8e:	e7d0      	b.n	8002b32 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002b90:	6820      	ldr	r0, [r4, #0]
 8002b92:	f7ff fe4b 	bl	800282c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b96:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002b98:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b9a:	699a      	ldr	r2, [r3, #24]
 8002b9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ba0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ba2:	699a      	ldr	r2, [r3, #24]
 8002ba4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ba8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002baa:	699a      	ldr	r2, [r3, #24]
 8002bac:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002bb0:	e7ec      	b.n	8002b8c <HAL_TIM_PWM_ConfigChannel+0x80>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002bb2:	6820      	ldr	r0, [r4, #0]
 8002bb4:	f7ff fe6c 	bl	8002890 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002bb8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002bba:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002bbc:	69da      	ldr	r2, [r3, #28]
 8002bbe:	f042 0208 	orr.w	r2, r2, #8
 8002bc2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002bc4:	69da      	ldr	r2, [r3, #28]
 8002bc6:	f022 0204 	bic.w	r2, r2, #4
 8002bca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002bcc:	69da      	ldr	r2, [r3, #28]
 8002bce:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8002bd0:	61da      	str	r2, [r3, #28]
    break;
 8002bd2:	e7ae      	b.n	8002b32 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002bd4:	6820      	ldr	r0, [r4, #0]
 8002bd6:	f7ff fedd 	bl	8002994 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002bda:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002bdc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002bde:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002be0:	f042 0208 	orr.w	r2, r2, #8
 8002be4:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002be6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002be8:	f022 0204 	bic.w	r2, r2, #4
 8002bec:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002bee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002bf0:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8002bf2:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8002bf4:	e79d      	b.n	8002b32 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002bf6:	6820      	ldr	r0, [r4, #0]
 8002bf8:	f7ff fef4 	bl	80029e4 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002bfc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8002bfe:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002c00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002c02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c06:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002c08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002c0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c0e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8002c10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002c12:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c16:	e7ec      	b.n	8002bf2 <HAL_TIM_PWM_ConfigChannel+0xe6>

08002c18 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c18:	6803      	ldr	r3, [r0, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002c20:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c22:	689a      	ldr	r2, [r3, #8]
 8002c24:	f022 0201 	bic.w	r2, r2, #1
 8002c28:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c2a:	2320      	movs	r3, #32
 8002c2c:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
 8002c30:	4770      	bx	lr
	...

08002c34 <HAL_UART_Receive_DMA>:
{
 8002c34:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8002c36:	f890 206a 	ldrb.w	r2, [r0, #106]	; 0x6a
 8002c3a:	2a20      	cmp	r2, #32
{
 8002c3c:	b570      	push	{r4, r5, r6, lr}
 8002c3e:	4604      	mov	r4, r0
  if(huart->RxState == HAL_UART_STATE_READY)
 8002c40:	d133      	bne.n	8002caa <HAL_UART_Receive_DMA+0x76>
    if((pData == NULL ) || (Size == 0U))
 8002c42:	2900      	cmp	r1, #0
 8002c44:	d02f      	beq.n	8002ca6 <HAL_UART_Receive_DMA+0x72>
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d02d      	beq.n	8002ca6 <HAL_UART_Receive_DMA+0x72>
    __HAL_LOCK(huart);
 8002c4a:	f890 2068 	ldrb.w	r2, [r0, #104]	; 0x68
 8002c4e:	2a01      	cmp	r2, #1
 8002c50:	d02b      	beq.n	8002caa <HAL_UART_Receive_DMA+0x76>
 8002c52:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c54:	2500      	movs	r5, #0
    huart->pRxBuffPtr = pData;
 8002c56:	6541      	str	r1, [r0, #84]	; 0x54
    __HAL_LOCK(huart);
 8002c58:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c5c:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c5e:	66c5      	str	r5, [r0, #108]	; 0x6c
    huart->RxXferSize = Size;
 8002c60:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c64:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002c68:	6e40      	ldr	r0, [r0, #100]	; 0x64
 8002c6a:	4a11      	ldr	r2, [pc, #68]	; (8002cb0 <HAL_UART_Receive_DMA+0x7c>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8002c6c:	6826      	ldr	r6, [r4, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002c6e:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002c70:	4a10      	ldr	r2, [pc, #64]	; (8002cb4 <HAL_UART_Receive_DMA+0x80>)
    huart->hdmarx->XferAbortCallback = NULL;
 8002c72:	6505      	str	r5, [r0, #80]	; 0x50
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002c74:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002c76:	4a10      	ldr	r2, [pc, #64]	; (8002cb8 <HAL_UART_Receive_DMA+0x84>)
 8002c78:	64c2      	str	r2, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8002c7a:	460a      	mov	r2, r1
 8002c7c:	f106 0124 	add.w	r1, r6, #36	; 0x24
 8002c80:	f7fe f8f6 	bl	8000e70 <HAL_DMA_Start_IT>
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c84:	6823      	ldr	r3, [r4, #0]
    __HAL_UNLOCK(huart);
 8002c86:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
    return HAL_OK;
 8002c8a:	4628      	mov	r0, r5
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c92:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c94:	689a      	ldr	r2, [r3, #8]
 8002c96:	f042 0201 	orr.w	r2, r2, #1
 8002c9a:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ca2:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 8002ca4:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002ca6:	2001      	movs	r0, #1
 8002ca8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8002caa:	2002      	movs	r0, #2
}
 8002cac:	bd70      	pop	{r4, r5, r6, pc}
 8002cae:	bf00      	nop
 8002cb0:	08002dd3 	.word	0x08002dd3
 8002cb4:	08002e7d 	.word	0x08002e7d
 8002cb8:	08002e89 	.word	0x08002e89

08002cbc <UART_WaitOnFlagUntilTimeout>:
{
 8002cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cc0:	9d06      	ldr	r5, [sp, #24]
 8002cc2:	4604      	mov	r4, r0
 8002cc4:	460f      	mov	r7, r1
 8002cc6:	4616      	mov	r6, r2
 8002cc8:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cca:	6821      	ldr	r1, [r4, #0]
 8002ccc:	69ca      	ldr	r2, [r1, #28]
 8002cce:	ea37 0302 	bics.w	r3, r7, r2
 8002cd2:	bf0c      	ite	eq
 8002cd4:	2201      	moveq	r2, #1
 8002cd6:	2200      	movne	r2, #0
 8002cd8:	42b2      	cmp	r2, r6
 8002cda:	d002      	beq.n	8002ce2 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8002cdc:	2000      	movs	r0, #0
}
 8002cde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002ce2:	1c6b      	adds	r3, r5, #1
 8002ce4:	d0f2      	beq.n	8002ccc <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8002ce6:	b99d      	cbnz	r5, 8002d10 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ce8:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8002cea:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002cf2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	f022 0201 	bic.w	r2, r2, #1
 8002cfa:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002cfc:	2320      	movs	r3, #32
 8002cfe:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002d02:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8002d06:	2300      	movs	r3, #0
 8002d08:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8002d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8002d10:	f7fd ff88 	bl	8000c24 <HAL_GetTick>
 8002d14:	eba0 0008 	sub.w	r0, r0, r8
 8002d18:	4285      	cmp	r5, r0
 8002d1a:	d8d6      	bhi.n	8002cca <UART_WaitOnFlagUntilTimeout+0xe>
 8002d1c:	e7e4      	b.n	8002ce8 <UART_WaitOnFlagUntilTimeout+0x2c>

08002d1e <HAL_UART_Transmit>:
{
 8002d1e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002d22:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002d24:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 8002d28:	4604      	mov	r4, r0
 8002d2a:	460d      	mov	r5, r1
  if(huart->gState == HAL_UART_STATE_READY)
 8002d2c:	2b20      	cmp	r3, #32
{
 8002d2e:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002d30:	d14c      	bne.n	8002dcc <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 8002d32:	2900      	cmp	r1, #0
 8002d34:	d048      	beq.n	8002dc8 <HAL_UART_Transmit+0xaa>
 8002d36:	2a00      	cmp	r2, #0
 8002d38:	d046      	beq.n	8002dc8 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8002d3a:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d044      	beq.n	8002dcc <HAL_UART_Transmit+0xae>
 8002d42:	2301      	movs	r3, #1
 8002d44:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d4c:	2321      	movs	r3, #33	; 0x21
 8002d4e:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 8002d52:	f7fd ff67 	bl	8000c24 <HAL_GetTick>
 8002d56:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002d58:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8002d5c:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002d60:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002d64:	b292      	uxth	r2, r2
 8002d66:	b962      	cbnz	r2, 8002d82 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d68:	9700      	str	r7, [sp, #0]
 8002d6a:	4633      	mov	r3, r6
 8002d6c:	2140      	movs	r1, #64	; 0x40
 8002d6e:	4620      	mov	r0, r4
 8002d70:	f7ff ffa4 	bl	8002cbc <UART_WaitOnFlagUntilTimeout>
 8002d74:	b998      	cbnz	r0, 8002d9e <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8002d76:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002d78:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 8002d7c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    return HAL_OK;
 8002d80:	e00e      	b.n	8002da0 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 8002d82:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d86:	2200      	movs	r2, #0
 8002d88:	9700      	str	r7, [sp, #0]
 8002d8a:	2180      	movs	r1, #128	; 0x80
      huart->TxXferCount--;
 8002d8c:	3b01      	subs	r3, #1
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d8e:	4620      	mov	r0, r4
      huart->TxXferCount--;
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d96:	4633      	mov	r3, r6
 8002d98:	f7ff ff90 	bl	8002cbc <UART_WaitOnFlagUntilTimeout>
 8002d9c:	b118      	cbz	r0, 8002da6 <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 8002d9e:	2003      	movs	r0, #3
}
 8002da0:	b002      	add	sp, #8
 8002da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002da6:	68a3      	ldr	r3, [r4, #8]
 8002da8:	6822      	ldr	r2, [r4, #0]
 8002daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dae:	d107      	bne.n	8002dc0 <HAL_UART_Transmit+0xa2>
 8002db0:	6923      	ldr	r3, [r4, #16]
 8002db2:	b92b      	cbnz	r3, 8002dc0 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002db4:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002db8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dbc:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2;
 8002dbe:	e7cf      	b.n	8002d60 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002dc0:	782b      	ldrb	r3, [r5, #0]
 8002dc2:	3501      	adds	r5, #1
 8002dc4:	6293      	str	r3, [r2, #40]	; 0x28
 8002dc6:	e7cb      	b.n	8002d60 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002dc8:	2001      	movs	r0, #1
 8002dca:	e7e9      	b.n	8002da0 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8002dcc:	2002      	movs	r0, #2
 8002dce:	e7e7      	b.n	8002da0 <HAL_UART_Transmit+0x82>

08002dd0 <HAL_UART_TxCpltCallback>:
 8002dd0:	4770      	bx	lr

08002dd2 <UART_DMAReceiveCplt>:
{
 8002dd2:	b508      	push	{r3, lr}
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002dd4:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dd6:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8002dde:	d111      	bne.n	8002e04 <UART_DMAReceiveCplt+0x32>
    huart->RxXferCount = 0U;
 8002de0:	f8a2 305a 	strh.w	r3, [r2, #90]	; 0x5a
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002de4:	6813      	ldr	r3, [r2, #0]
 8002de6:	6819      	ldr	r1, [r3, #0]
 8002de8:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002dec:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dee:	6899      	ldr	r1, [r3, #8]
 8002df0:	f021 0101 	bic.w	r1, r1, #1
 8002df4:	6099      	str	r1, [r3, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002df6:	6899      	ldr	r1, [r3, #8]
 8002df8:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8002dfc:	6099      	str	r1, [r3, #8]
    huart->RxState = HAL_UART_STATE_READY;
 8002dfe:	2320      	movs	r3, #32
 8002e00:	f882 306a 	strb.w	r3, [r2, #106]	; 0x6a
  HAL_UART_RxCpltCallback(huart);
 8002e04:	4610      	mov	r0, r2
 8002e06:	f002 f84d 	bl	8004ea4 <HAL_UART_RxCpltCallback>
 8002e0a:	bd08      	pop	{r3, pc}

08002e0c <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e0c:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8002e10:	6802      	ldr	r2, [r0, #0]
 8002e12:	2b22      	cmp	r3, #34	; 0x22
{
 8002e14:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e16:	d12a      	bne.n	8002e6e <UART_Receive_IT+0x62>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e18:	6883      	ldr	r3, [r0, #8]
  uint16_t uhMask = huart->Mask;
 8002e1a:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e22:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002e24:	d11d      	bne.n	8002e62 <UART_Receive_IT+0x56>
 8002e26:	6904      	ldr	r4, [r0, #16]
 8002e28:	b9dc      	cbnz	r4, 8002e62 <UART_Receive_IT+0x56>
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8002e2a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e2c:	4011      	ands	r1, r2
 8002e2e:	f823 1b02 	strh.w	r1, [r3], #2
      huart->pRxBuffPtr +=2;
 8002e32:	6543      	str	r3, [r0, #84]	; 0x54
    if(--huart->RxXferCount == 0)
 8002e34:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 8002e38:	3c01      	subs	r4, #1
 8002e3a:	b2a4      	uxth	r4, r4
 8002e3c:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
 8002e40:	b96c      	cbnz	r4, 8002e5e <UART_Receive_IT+0x52>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e42:	6803      	ldr	r3, [r0, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002e4a:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e4c:	689a      	ldr	r2, [r3, #8]
 8002e4e:	f022 0201 	bic.w	r2, r2, #1
 8002e52:	609a      	str	r2, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8002e54:	2320      	movs	r3, #32
 8002e56:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
      HAL_UART_RxCpltCallback(huart);
 8002e5a:	f002 f823 	bl	8004ea4 <HAL_UART_RxCpltCallback>
    return HAL_OK;
 8002e5e:	2000      	movs	r0, #0
}
 8002e60:	bd10      	pop	{r4, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002e62:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e64:	1c5c      	adds	r4, r3, #1
 8002e66:	4011      	ands	r1, r2
 8002e68:	6544      	str	r4, [r0, #84]	; 0x54
 8002e6a:	7019      	strb	r1, [r3, #0]
 8002e6c:	e7e2      	b.n	8002e34 <UART_Receive_IT+0x28>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002e6e:	6993      	ldr	r3, [r2, #24]
    return HAL_BUSY;
 8002e70:	2002      	movs	r0, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002e72:	f043 0308 	orr.w	r3, r3, #8
 8002e76:	6193      	str	r3, [r2, #24]
    return HAL_BUSY;
 8002e78:	bd10      	pop	{r4, pc}

08002e7a <HAL_UART_RxHalfCpltCallback>:
 8002e7a:	4770      	bx	lr

08002e7c <UART_DMARxHalfCplt>:
{
 8002e7c:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart);
 8002e7e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002e80:	f7ff fffb 	bl	8002e7a <HAL_UART_RxHalfCpltCallback>
 8002e84:	bd08      	pop	{r3, pc}

08002e86 <HAL_UART_ErrorCallback>:
{
 8002e86:	4770      	bx	lr

08002e88 <UART_DMAError>:
{
 8002e88:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e8a:	6b81      	ldr	r1, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	f8a1 305a 	strh.w	r3, [r1, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8002e92:	f8a1 3052 	strh.w	r3, [r1, #82]	; 0x52
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e96:	f891 3069 	ldrb.w	r3, [r1, #105]	; 0x69
 8002e9a:	2b21      	cmp	r3, #33	; 0x21
 8002e9c:	d10a      	bne.n	8002eb4 <UART_DMAError+0x2c>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 8002e9e:	680b      	ldr	r3, [r1, #0]
 8002ea0:	689a      	ldr	r2, [r3, #8]
 8002ea2:	0612      	lsls	r2, r2, #24
 8002ea4:	d506      	bpl.n	8002eb4 <UART_DMAError+0x2c>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002eac:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002eae:	2320      	movs	r3, #32
 8002eb0:	f881 3069 	strb.w	r3, [r1, #105]	; 0x69
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002eb4:	f891 306a 	ldrb.w	r3, [r1, #106]	; 0x6a
 8002eb8:	2b22      	cmp	r3, #34	; 0x22
 8002eba:	d106      	bne.n	8002eca <UART_DMAError+0x42>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 8002ebc:	680b      	ldr	r3, [r1, #0]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	065b      	lsls	r3, r3, #25
 8002ec2:	d502      	bpl.n	8002eca <UART_DMAError+0x42>
    UART_EndRxTransfer(huart);
 8002ec4:	4608      	mov	r0, r1
 8002ec6:	f7ff fea7 	bl	8002c18 <UART_EndRxTransfer>
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 8002eca:	6ecb      	ldr	r3, [r1, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8002ecc:	4608      	mov	r0, r1
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 8002ece:	f043 0310 	orr.w	r3, r3, #16
 8002ed2:	66cb      	str	r3, [r1, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8002ed4:	f7ff ffd7 	bl	8002e86 <HAL_UART_ErrorCallback>
 8002ed8:	bd08      	pop	{r3, pc}
	...

08002edc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002edc:	6803      	ldr	r3, [r0, #0]
 8002ede:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ee0:	6819      	ldr	r1, [r3, #0]
{
 8002ee2:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8002ee4:	0716      	lsls	r6, r2, #28
{
 8002ee6:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ee8:	689d      	ldr	r5, [r3, #8]
  if (errorflags == RESET)
 8002eea:	d107      	bne.n	8002efc <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002eec:	0695      	lsls	r5, r2, #26
 8002eee:	d563      	bpl.n	8002fb8 <HAL_UART_IRQHandler+0xdc>
 8002ef0:	068e      	lsls	r6, r1, #26
 8002ef2:	d561      	bpl.n	8002fb8 <HAL_UART_IRQHandler+0xdc>
}
 8002ef4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002ef8:	f7ff bf88 	b.w	8002e0c <UART_Receive_IT>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8002efc:	f015 0001 	ands.w	r0, r5, #1
 8002f00:	d102      	bne.n	8002f08 <HAL_UART_IRQHandler+0x2c>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8002f02:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002f06:	d057      	beq.n	8002fb8 <HAL_UART_IRQHandler+0xdc>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002f08:	07d5      	lsls	r5, r2, #31
 8002f0a:	d507      	bpl.n	8002f1c <HAL_UART_IRQHandler+0x40>
 8002f0c:	05ce      	lsls	r6, r1, #23
 8002f0e:	d505      	bpl.n	8002f1c <HAL_UART_IRQHandler+0x40>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8002f10:	2501      	movs	r5, #1
 8002f12:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f14:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8002f16:	f045 0501 	orr.w	r5, r5, #1
 8002f1a:	66e5      	str	r5, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f1c:	0795      	lsls	r5, r2, #30
 8002f1e:	d506      	bpl.n	8002f2e <HAL_UART_IRQHandler+0x52>
 8002f20:	b128      	cbz	r0, 8002f2e <HAL_UART_IRQHandler+0x52>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8002f22:	2502      	movs	r5, #2
 8002f24:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f26:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8002f28:	f045 0504 	orr.w	r5, r5, #4
 8002f2c:	66e5      	str	r5, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f2e:	0756      	lsls	r6, r2, #29
 8002f30:	d506      	bpl.n	8002f40 <HAL_UART_IRQHandler+0x64>
 8002f32:	b128      	cbz	r0, 8002f40 <HAL_UART_IRQHandler+0x64>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8002f34:	2504      	movs	r5, #4
 8002f36:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f38:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8002f3a:	f045 0502 	orr.w	r5, r5, #2
 8002f3e:	66e5      	str	r5, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002f40:	0715      	lsls	r5, r2, #28
 8002f42:	d507      	bpl.n	8002f54 <HAL_UART_IRQHandler+0x78>
 8002f44:	068e      	lsls	r6, r1, #26
 8002f46:	d400      	bmi.n	8002f4a <HAL_UART_IRQHandler+0x6e>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002f48:	b120      	cbz	r0, 8002f54 <HAL_UART_IRQHandler+0x78>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8002f4a:	2008      	movs	r0, #8
 8002f4c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f4e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002f50:	4303      	orrs	r3, r0
 8002f52:	66e3      	str	r3, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f54:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d06a      	beq.n	8003030 <HAL_UART_IRQHandler+0x154>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f5a:	0695      	lsls	r5, r2, #26
 8002f5c:	d504      	bpl.n	8002f68 <HAL_UART_IRQHandler+0x8c>
 8002f5e:	0688      	lsls	r0, r1, #26
 8002f60:	d502      	bpl.n	8002f68 <HAL_UART_IRQHandler+0x8c>
        UART_Receive_IT(huart);
 8002f62:	4620      	mov	r0, r4
 8002f64:	f7ff ff52 	bl	8002e0c <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002f68:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 8002f6a:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002f6c:	0719      	lsls	r1, r3, #28
 8002f6e:	d404      	bmi.n	8002f7a <HAL_UART_IRQHandler+0x9e>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8002f70:	6823      	ldr	r3, [r4, #0]
 8002f72:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002f74:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002f78:	d01a      	beq.n	8002fb0 <HAL_UART_IRQHandler+0xd4>
        UART_EndRxTransfer(huart);
 8002f7a:	f7ff fe4d 	bl	8002c18 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f7e:	6823      	ldr	r3, [r4, #0]
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	0652      	lsls	r2, r2, #25
 8002f84:	d510      	bpl.n	8002fa8 <HAL_UART_IRQHandler+0xcc>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f86:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002f88:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f8e:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002f90:	b150      	cbz	r0, 8002fa8 <HAL_UART_IRQHandler+0xcc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002f92:	4b28      	ldr	r3, [pc, #160]	; (8003034 <HAL_UART_IRQHandler+0x158>)
 8002f94:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002f96:	f7fd ffa8 	bl	8000eea <HAL_DMA_Abort_IT>
 8002f9a:	2800      	cmp	r0, #0
 8002f9c:	d048      	beq.n	8003030 <HAL_UART_IRQHandler+0x154>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002f9e:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
 8002fa0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002fa4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002fa6:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002fa8:	4620      	mov	r0, r4
 8002faa:	f7ff ff6c 	bl	8002e86 <HAL_UART_ErrorCallback>
 8002fae:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002fb0:	f7ff ff69 	bl	8002e86 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fb4:	66e5      	str	r5, [r4, #108]	; 0x6c
 8002fb6:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002fb8:	0616      	lsls	r6, r2, #24
 8002fba:	d52b      	bpl.n	8003014 <HAL_UART_IRQHandler+0x138>
 8002fbc:	060d      	lsls	r5, r1, #24
 8002fbe:	d529      	bpl.n	8003014 <HAL_UART_IRQHandler+0x138>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002fc0:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
 8002fc4:	2a21      	cmp	r2, #33	; 0x21
 8002fc6:	d133      	bne.n	8003030 <HAL_UART_IRQHandler+0x154>
    if(huart->TxXferCount == 0U)
 8002fc8:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002fcc:	b292      	uxth	r2, r2
 8002fce:	b942      	cbnz	r2, 8002fe2 <HAL_UART_IRQHandler+0x106>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fd6:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	bd70      	pop	{r4, r5, r6, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fe2:	68a2      	ldr	r2, [r4, #8]
 8002fe4:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002fe8:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8002fea:	d10e      	bne.n	800300a <HAL_UART_IRQHandler+0x12e>
 8002fec:	6921      	ldr	r1, [r4, #16]
 8002fee:	b961      	cbnz	r1, 800300a <HAL_UART_IRQHandler+0x12e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002ff0:	f832 1b02 	ldrh.w	r1, [r2], #2
 8002ff4:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002ff8:	6299      	str	r1, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002ffa:	64e2      	str	r2, [r4, #76]	; 0x4c
      huart->TxXferCount--;
 8002ffc:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8003000:	3b01      	subs	r3, #1
 8003002:	b29b      	uxth	r3, r3
 8003004:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8003008:	bd70      	pop	{r4, r5, r6, pc}
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 800300a:	1c51      	adds	r1, r2, #1
 800300c:	64e1      	str	r1, [r4, #76]	; 0x4c
 800300e:	7812      	ldrb	r2, [r2, #0]
 8003010:	629a      	str	r2, [r3, #40]	; 0x28
 8003012:	e7f3      	b.n	8002ffc <HAL_UART_IRQHandler+0x120>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003014:	0650      	lsls	r0, r2, #25
 8003016:	d50b      	bpl.n	8003030 <HAL_UART_IRQHandler+0x154>
 8003018:	064a      	lsls	r2, r1, #25
 800301a:	d509      	bpl.n	8003030 <HAL_UART_IRQHandler+0x154>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800301c:	681a      	ldr	r2, [r3, #0]
  HAL_UART_TxCpltCallback(huart);
 800301e:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003020:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003024:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003026:	2320      	movs	r3, #32
 8003028:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  HAL_UART_TxCpltCallback(huart);
 800302c:	f7ff fed0 	bl	8002dd0 <HAL_UART_TxCpltCallback>
 8003030:	bd70      	pop	{r4, r5, r6, pc}
 8003032:	bf00      	nop
 8003034:	08003039 	.word	0x08003039

08003038 <UART_DMAAbortOnError>:
{
 8003038:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800303a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003042:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8003046:	f7ff ff1e 	bl	8002e86 <HAL_UART_ErrorCallback>
 800304a:	bd08      	pop	{r3, pc}

0800304c <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart: uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800304c:	b538      	push	{r3, r4, r5, lr}
 800304e:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003050:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003052:	69c3      	ldr	r3, [r0, #28]
 8003054:	6921      	ldr	r1, [r4, #16]
 8003056:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003058:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800305a:	430a      	orrs	r2, r1
 800305c:	6961      	ldr	r1, [r4, #20]
 800305e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003060:	4993      	ldr	r1, [pc, #588]	; (80032b0 <UART_SetConfig+0x264>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003062:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003064:	4001      	ands	r1, r0
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003066:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003068:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800306a:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800306c:	602a      	str	r2, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800306e:	686a      	ldr	r2, [r5, #4]
 8003070:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003074:	430a      	orrs	r2, r1
 8003076:	606a      	str	r2, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003078:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800307a:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800307c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800307e:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8003082:	430a      	orrs	r2, r1
 8003084:	60aa      	str	r2, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003086:	4a8b      	ldr	r2, [pc, #556]	; (80032b4 <UART_SetConfig+0x268>)
 8003088:	4295      	cmp	r5, r2
 800308a:	d119      	bne.n	80030c0 <UART_SetConfig+0x74>
 800308c:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003090:	4989      	ldr	r1, [pc, #548]	; (80032b8 <UART_SetConfig+0x26c>)
 8003092:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8003096:	f002 0203 	and.w	r2, r2, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800309a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800309e:	5c8a      	ldrb	r2, [r1, r2]
 80030a0:	f040 80b3 	bne.w	800320a <UART_SetConfig+0x1be>
  {
    switch (clocksource)
 80030a4:	2a08      	cmp	r2, #8
 80030a6:	f200 80ad 	bhi.w	8003204 <UART_SetConfig+0x1b8>
 80030aa:	e8df f012 	tbh	[pc, r2, lsl #1]
 80030ae:	0026      	.short	0x0026
 80030b0:	00e9007b 	.word	0x00e9007b
 80030b4:	00f500ab 	.word	0x00f500ab
 80030b8:	00ab00ab 	.word	0x00ab00ab
 80030bc:	00fb00ab 	.word	0x00fb00ab
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030c0:	4a7e      	ldr	r2, [pc, #504]	; (80032bc <UART_SetConfig+0x270>)
 80030c2:	4295      	cmp	r5, r2
 80030c4:	d107      	bne.n	80030d6 <UART_SetConfig+0x8a>
 80030c6:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 80030ca:	497d      	ldr	r1, [pc, #500]	; (80032c0 <UART_SetConfig+0x274>)
 80030cc:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80030d0:	f002 020c 	and.w	r2, r2, #12
 80030d4:	e7e1      	b.n	800309a <UART_SetConfig+0x4e>
 80030d6:	4a7b      	ldr	r2, [pc, #492]	; (80032c4 <UART_SetConfig+0x278>)
 80030d8:	4295      	cmp	r5, r2
 80030da:	d12b      	bne.n	8003134 <UART_SetConfig+0xe8>
 80030dc:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
 80030e0:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80030e4:	f002 0230 	and.w	r2, r2, #48	; 0x30
 80030e8:	2a10      	cmp	r2, #16
 80030ea:	f000 80d2 	beq.w	8003292 <UART_SetConfig+0x246>
 80030ee:	d816      	bhi.n	800311e <UART_SetConfig+0xd2>
 80030f0:	b9da      	cbnz	r2, 800312a <UART_SetConfig+0xde>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030f6:	f040 809f 	bne.w	8003238 <UART_SetConfig+0x1ec>
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80030fa:	f7fe ff63 	bl	8001fc4 <HAL_RCC_GetPCLK1Freq>
      break;
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80030fe:	6861      	ldr	r1, [r4, #4]
 8003100:	084a      	lsrs	r2, r1, #1
 8003102:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003106:	fbb3 f3f1 	udiv	r3, r3, r1
 800310a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800310c:	2000      	movs	r0, #0
    default:
        ret = HAL_ERROR;
      break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 800310e:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003112:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8003116:	6821      	ldr	r1, [r4, #0]
 8003118:	4313      	orrs	r3, r2
 800311a:	60cb      	str	r3, [r1, #12]
 800311c:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800311e:	2a20      	cmp	r2, #32
 8003120:	f000 80ab 	beq.w	800327a <UART_SetConfig+0x22e>
 8003124:	2a30      	cmp	r2, #48	; 0x30
 8003126:	f000 80ba 	beq.w	800329e <UART_SetConfig+0x252>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800312a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800312e:	d069      	beq.n	8003204 <UART_SetConfig+0x1b8>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
      break;
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8003130:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 8003132:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003134:	4a64      	ldr	r2, [pc, #400]	; (80032c8 <UART_SetConfig+0x27c>)
 8003136:	4295      	cmp	r5, r2
 8003138:	d10e      	bne.n	8003158 <UART_SetConfig+0x10c>
 800313a:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
 800313e:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8003142:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8003146:	2a40      	cmp	r2, #64	; 0x40
 8003148:	f000 80a3 	beq.w	8003292 <UART_SetConfig+0x246>
 800314c:	d9d0      	bls.n	80030f0 <UART_SetConfig+0xa4>
 800314e:	2a80      	cmp	r2, #128	; 0x80
 8003150:	f000 8093 	beq.w	800327a <UART_SetConfig+0x22e>
 8003154:	2ac0      	cmp	r2, #192	; 0xc0
 8003156:	e7e6      	b.n	8003126 <UART_SetConfig+0xda>
 8003158:	4a5c      	ldr	r2, [pc, #368]	; (80032cc <UART_SetConfig+0x280>)
 800315a:	4295      	cmp	r5, r2
 800315c:	d110      	bne.n	8003180 <UART_SetConfig+0x134>
 800315e:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
 8003162:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8003166:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800316a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800316e:	f000 8090 	beq.w	8003292 <UART_SetConfig+0x246>
 8003172:	d9bd      	bls.n	80030f0 <UART_SetConfig+0xa4>
 8003174:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8003178:	d07f      	beq.n	800327a <UART_SetConfig+0x22e>
 800317a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800317e:	e7d2      	b.n	8003126 <UART_SetConfig+0xda>
 8003180:	4a53      	ldr	r2, [pc, #332]	; (80032d0 <UART_SetConfig+0x284>)
 8003182:	4295      	cmp	r5, r2
 8003184:	d117      	bne.n	80031b6 <UART_SetConfig+0x16a>
 8003186:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 800318a:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800318e:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8003192:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003196:	d07c      	beq.n	8003292 <UART_SetConfig+0x246>
 8003198:	d807      	bhi.n	80031aa <UART_SetConfig+0x15e>
 800319a:	2a00      	cmp	r2, #0
 800319c:	d1c5      	bne.n	800312a <UART_SetConfig+0xde>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800319e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031a2:	d154      	bne.n	800324e <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80031a4:	f7fe ff1e 	bl	8001fe4 <HAL_RCC_GetPCLK2Freq>
 80031a8:	e7a9      	b.n	80030fe <UART_SetConfig+0xb2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031aa:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80031ae:	d064      	beq.n	800327a <UART_SetConfig+0x22e>
 80031b0:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80031b4:	e7b7      	b.n	8003126 <UART_SetConfig+0xda>
 80031b6:	4a47      	ldr	r2, [pc, #284]	; (80032d4 <UART_SetConfig+0x288>)
 80031b8:	4295      	cmp	r5, r2
 80031ba:	d10f      	bne.n	80031dc <UART_SetConfig+0x190>
 80031bc:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 80031c0:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80031c4:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 80031c8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80031cc:	d061      	beq.n	8003292 <UART_SetConfig+0x246>
 80031ce:	d98f      	bls.n	80030f0 <UART_SetConfig+0xa4>
 80031d0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80031d4:	d051      	beq.n	800327a <UART_SetConfig+0x22e>
 80031d6:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 80031da:	e7a4      	b.n	8003126 <UART_SetConfig+0xda>
 80031dc:	4a3e      	ldr	r2, [pc, #248]	; (80032d8 <UART_SetConfig+0x28c>)
 80031de:	4295      	cmp	r5, r2
 80031e0:	d1a3      	bne.n	800312a <UART_SetConfig+0xde>
 80031e2:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 80031e6:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80031ea:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 80031ee:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80031f2:	d04e      	beq.n	8003292 <UART_SetConfig+0x246>
 80031f4:	f67f af7c 	bls.w	80030f0 <UART_SetConfig+0xa4>
 80031f8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80031fc:	d03d      	beq.n	800327a <UART_SetConfig+0x22e>
 80031fe:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 8003202:	e790      	b.n	8003126 <UART_SetConfig+0xda>
        ret = HAL_ERROR;
 8003204:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8003206:	2300      	movs	r3, #0
 8003208:	e781      	b.n	800310e <UART_SetConfig+0xc2>
    switch (clocksource)
 800320a:	2a08      	cmp	r2, #8
 800320c:	d890      	bhi.n	8003130 <UART_SetConfig+0xe4>
 800320e:	a301      	add	r3, pc, #4	; (adr r3, 8003214 <UART_SetConfig+0x1c8>)
 8003210:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8003214:	08003239 	.word	0x08003239
 8003218:	0800324f 	.word	0x0800324f
 800321c:	08003255 	.word	0x08003255
 8003220:	08003131 	.word	0x08003131
 8003224:	0800326b 	.word	0x0800326b
 8003228:	08003131 	.word	0x08003131
 800322c:	08003131 	.word	0x08003131
 8003230:	08003131 	.word	0x08003131
 8003234:	08003271 	.word	0x08003271
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003238:	f7fe fec4 	bl	8001fc4 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800323c:	6863      	ldr	r3, [r4, #4]
 800323e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003242:	fbb0 f0f3 	udiv	r0, r0, r3
 8003246:	b280      	uxth	r0, r0
 8003248:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800324a:	2000      	movs	r0, #0
      break;
 800324c:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800324e:	f7fe fec9 	bl	8001fe4 <HAL_RCC_GetPCLK2Freq>
 8003252:	e7f3      	b.n	800323c <UART_SetConfig+0x1f0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003254:	6862      	ldr	r2, [r4, #4]
 8003256:	0853      	lsrs	r3, r2, #1
 8003258:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800325c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003260:	fbb3 f3f2 	udiv	r3, r3, r2
 8003264:	b29b      	uxth	r3, r3
 8003266:	60eb      	str	r3, [r5, #12]
 8003268:	e7ef      	b.n	800324a <UART_SetConfig+0x1fe>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800326a:	f7fe fdeb 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 800326e:	e7e5      	b.n	800323c <UART_SetConfig+0x1f0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003270:	6862      	ldr	r2, [r4, #4]
 8003272:	0853      	lsrs	r3, r2, #1
 8003274:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003278:	e7f2      	b.n	8003260 <UART_SetConfig+0x214>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800327a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800327e:	d1e9      	bne.n	8003254 <UART_SetConfig+0x208>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003280:	6860      	ldr	r0, [r4, #4]
 8003282:	0843      	lsrs	r3, r0, #1
 8003284:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003288:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800328c:	fbb3 f3f0 	udiv	r3, r3, r0
 8003290:	e73b      	b.n	800310a <UART_SetConfig+0xbe>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003292:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003296:	d1e8      	bne.n	800326a <UART_SetConfig+0x21e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003298:	f7fe fdd4 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 800329c:	e72f      	b.n	80030fe <UART_SetConfig+0xb2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800329e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032a2:	d1e5      	bne.n	8003270 <UART_SetConfig+0x224>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80032a4:	6860      	ldr	r0, [r4, #4]
 80032a6:	0843      	lsrs	r3, r0, #1
 80032a8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80032ac:	e7ee      	b.n	800328c <UART_SetConfig+0x240>
 80032ae:	bf00      	nop
 80032b0:	efff69f3 	.word	0xefff69f3
 80032b4:	40011000 	.word	0x40011000
 80032b8:	08005ea4 	.word	0x08005ea4
 80032bc:	40004400 	.word	0x40004400
 80032c0:	08005ea8 	.word	0x08005ea8
 80032c4:	40004800 	.word	0x40004800
 80032c8:	40004c00 	.word	0x40004c00
 80032cc:	40005000 	.word	0x40005000
 80032d0:	40011400 	.word	0x40011400
 80032d4:	40007800 	.word	0x40007800
 80032d8:	40007c00 	.word	0x40007c00

080032dc <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80032de:	07da      	lsls	r2, r3, #31
{
 80032e0:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032e2:	d506      	bpl.n	80032f2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032e4:	6801      	ldr	r1, [r0, #0]
 80032e6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80032e8:	684a      	ldr	r2, [r1, #4]
 80032ea:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80032ee:	4322      	orrs	r2, r4
 80032f0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032f2:	079c      	lsls	r4, r3, #30
 80032f4:	d506      	bpl.n	8003304 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032f6:	6801      	ldr	r1, [r0, #0]
 80032f8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80032fa:	684a      	ldr	r2, [r1, #4]
 80032fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003300:	4322      	orrs	r2, r4
 8003302:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003304:	0759      	lsls	r1, r3, #29
 8003306:	d506      	bpl.n	8003316 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003308:	6801      	ldr	r1, [r0, #0]
 800330a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800330c:	684a      	ldr	r2, [r1, #4]
 800330e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003312:	4322      	orrs	r2, r4
 8003314:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003316:	071a      	lsls	r2, r3, #28
 8003318:	d506      	bpl.n	8003328 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800331a:	6801      	ldr	r1, [r0, #0]
 800331c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800331e:	684a      	ldr	r2, [r1, #4]
 8003320:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003324:	4322      	orrs	r2, r4
 8003326:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003328:	06dc      	lsls	r4, r3, #27
 800332a:	d506      	bpl.n	800333a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800332c:	6801      	ldr	r1, [r0, #0]
 800332e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003330:	688a      	ldr	r2, [r1, #8]
 8003332:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003336:	4322      	orrs	r2, r4
 8003338:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800333a:	0699      	lsls	r1, r3, #26
 800333c:	d506      	bpl.n	800334c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800333e:	6801      	ldr	r1, [r0, #0]
 8003340:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003342:	688a      	ldr	r2, [r1, #8]
 8003344:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003348:	4322      	orrs	r2, r4
 800334a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800334c:	065a      	lsls	r2, r3, #25
 800334e:	d510      	bpl.n	8003372 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003350:	6801      	ldr	r1, [r0, #0]
 8003352:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003354:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003356:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800335a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800335e:	ea42 0204 	orr.w	r2, r2, r4
 8003362:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003364:	d105      	bne.n	8003372 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003366:	684a      	ldr	r2, [r1, #4]
 8003368:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800336a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800336e:	4322      	orrs	r2, r4
 8003370:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003372:	061b      	lsls	r3, r3, #24
 8003374:	d506      	bpl.n	8003384 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003376:	6802      	ldr	r2, [r0, #0]
 8003378:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800337a:	6853      	ldr	r3, [r2, #4]
 800337c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003380:	430b      	orrs	r3, r1
 8003382:	6053      	str	r3, [r2, #4]
 8003384:	bd10      	pop	{r4, pc}

08003386 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003386:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003388:	2500      	movs	r5, #0
{
 800338a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800338c:	66c5      	str	r5, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800338e:	f7fd fc49 	bl	8000c24 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003392:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8003394:	4603      	mov	r3, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003396:	6812      	ldr	r2, [r2, #0]
 8003398:	0712      	lsls	r2, r2, #28
 800339a:	d409      	bmi.n	80033b0 <UART_CheckIdleState+0x2a>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 800339c:	2320      	movs	r3, #32
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800339e:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80033a0:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 80033a4:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState= HAL_UART_STATE_READY;
 80033a8:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

  return HAL_OK;
}
 80033ac:	b003      	add	sp, #12
 80033ae:	bd30      	pop	{r4, r5, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033b0:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 80033b4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80033b8:	4620      	mov	r0, r4
 80033ba:	9200      	str	r2, [sp, #0]
 80033bc:	462a      	mov	r2, r5
 80033be:	f7ff fc7d 	bl	8002cbc <UART_WaitOnFlagUntilTimeout>
 80033c2:	2800      	cmp	r0, #0
 80033c4:	d0ea      	beq.n	800339c <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80033c6:	2003      	movs	r0, #3
 80033c8:	e7f0      	b.n	80033ac <UART_CheckIdleState+0x26>

080033ca <HAL_UART_Init>:
{
 80033ca:	b510      	push	{r4, lr}
  if(huart == NULL)
 80033cc:	4604      	mov	r4, r0
 80033ce:	b360      	cbz	r0, 800342a <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 80033d0:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80033d4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80033d8:	b91b      	cbnz	r3, 80033e2 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80033da:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 80033de:	f002 f8d9 	bl	8005594 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80033e2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80033e4:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033e6:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 80033e8:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 80033ec:	6813      	ldr	r3, [r2, #0]
 80033ee:	f023 0301 	bic.w	r3, r3, #1
 80033f2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033f4:	f7ff fe2a 	bl	800304c <UART_SetConfig>
 80033f8:	2801      	cmp	r0, #1
 80033fa:	d016      	beq.n	800342a <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033fe:	b113      	cbz	r3, 8003406 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003400:	4620      	mov	r0, r4
 8003402:	f7ff ff6b 	bl	80032dc <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003406:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8003408:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800340a:	685a      	ldr	r2, [r3, #4]
 800340c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003410:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003418:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	f042 0201 	orr.w	r2, r2, #1
}
 8003420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8003424:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003426:	f7ff bfae 	b.w	8003386 <UART_CheckIdleState>
}
 800342a:	2001      	movs	r0, #1
 800342c:	bd10      	pop	{r4, pc}
	...

08003430 <CCS811_init>:


#include "CCS811.h"


void CCS811_init(I2C_HandleTypeDef *handler){
 8003430:	b570      	push	{r4, r5, r6, lr}
 8003432:	b086      	sub	sp, #24
	uint8_t cmd[1];
	 CCS811_I2C = handler;
	 cmd[0]=0xF4;
	 HAL_I2C_Master_Transmit(CCS811_I2C,CCS811addr,(uint8_t*)cmd,1,0xf);
 8003434:	260f      	movs	r6, #15
	 cmd[0]=0xF4;
 8003436:	23f4      	movs	r3, #244	; 0xf4
	 CCS811_I2C = handler;
 8003438:	4d0c      	ldr	r5, [pc, #48]	; (800346c <CCS811_init+0x3c>)
	 cmd[0]=0xF4;
 800343a:	ac06      	add	r4, sp, #24
	 HAL_I2C_Master_Transmit(CCS811_I2C,CCS811addr,(uint8_t*)cmd,1,0xf);
 800343c:	21b6      	movs	r1, #182	; 0xb6
	 CCS811_I2C = handler;
 800343e:	6028      	str	r0, [r5, #0]
	 cmd[0]=0xF4;
 8003440:	f804 3d04 	strb.w	r3, [r4, #-4]!
	 HAL_I2C_Master_Transmit(CCS811_I2C,CCS811addr,(uint8_t*)cmd,1,0xf);
 8003444:	2301      	movs	r3, #1
 8003446:	4622      	mov	r2, r4
 8003448:	9600      	str	r6, [sp, #0]
 800344a:	f7fe f8a7 	bl	800159c <HAL_I2C_Master_Transmit>
	 cmd[0]=0x10;
 800344e:	2310      	movs	r3, #16
	 HAL_I2C_Mem_Write(CCS811_I2C,CCS811addr,0x01,I2C_MEMADD_SIZE_8BIT,(uint8_t*)cmd,1,0xf);
 8003450:	21b6      	movs	r1, #182	; 0xb6
 8003452:	9602      	str	r6, [sp, #8]
	 cmd[0]=0x10;
 8003454:	f88d 3014 	strb.w	r3, [sp, #20]
	 HAL_I2C_Mem_Write(CCS811_I2C,CCS811addr,0x01,I2C_MEMADD_SIZE_8BIT,(uint8_t*)cmd,1,0xf);
 8003458:	2301      	movs	r3, #1
 800345a:	9400      	str	r4, [sp, #0]
 800345c:	461a      	mov	r2, r3
 800345e:	9301      	str	r3, [sp, #4]
 8003460:	6828      	ldr	r0, [r5, #0]
 8003462:	f7fe f934 	bl	80016ce <HAL_I2C_Mem_Write>
}
 8003466:	b006      	add	sp, #24
 8003468:	bd70      	pop	{r4, r5, r6, pc}
 800346a:	bf00      	nop
 800346c:	20000094 	.word	0x20000094

08003470 <CCS811_CO2_get>:

uint16_t CCS811_CO2_get(){
 8003470:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint16_t data[1]={0};
	uint8_t tempdata[8]={0};
 8003472:	2200      	movs	r2, #0
 8003474:	ab04      	add	r3, sp, #16
    HAL_I2C_Mem_Read(CCS811_I2C,CCS811addr ,0x02,I2C_MEMADD_SIZE_8BIT,(uint8_t*)tempdata,8,0xF);
 8003476:	480c      	ldr	r0, [pc, #48]	; (80034a8 <CCS811_CO2_get+0x38>)
 8003478:	21b6      	movs	r1, #182	; 0xb6
	uint8_t tempdata[8]={0};
 800347a:	9204      	str	r2, [sp, #16]
 800347c:	9205      	str	r2, [sp, #20]
    HAL_I2C_Mem_Read(CCS811_I2C,CCS811addr ,0x02,I2C_MEMADD_SIZE_8BIT,(uint8_t*)tempdata,8,0xF);
 800347e:	220f      	movs	r2, #15
 8003480:	9300      	str	r3, [sp, #0]
 8003482:	2301      	movs	r3, #1
 8003484:	9202      	str	r2, [sp, #8]
 8003486:	2208      	movs	r2, #8
 8003488:	9201      	str	r2, [sp, #4]
 800348a:	2202      	movs	r2, #2
 800348c:	6800      	ldr	r0, [r0, #0]
 800348e:	f7fe f9d6 	bl	800183e <HAL_I2C_Mem_Read>
    data[0]=(tempdata[0]<<8)+tempdata[1];
 8003492:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8003496:	f89d 0011 	ldrb.w	r0, [sp, #17]
 800349a:	eb00 2003 	add.w	r0, r0, r3, lsl #8
	return data[0];
}
 800349e:	b280      	uxth	r0, r0
 80034a0:	b007      	add	sp, #28
 80034a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80034a6:	bf00      	nop
 80034a8:	20000094 	.word	0x20000094

080034ac <environment_get>:
    HAL_I2C_Mem_Read(CCS811_I2C,CCS811addr ,0x02,I2C_MEMADD_SIZE_8BIT,(uint8_t*)tempdata,8,0xF);
    data[0]=(tempdata[2]<<8)+tempdata[3];
	return data[0];
}

uint8_t environment_get(){
 80034ac:	b510      	push	{r4, lr}
	uint8_t returntemp[2]={0,0};
	uint16_t data[2]={0};
	uint8_t tempdata[8]={0};
    HAL_I2C_Mem_Read(CCS811_I2C,CCS811addr ,0x02,I2C_MEMADD_SIZE_8BIT,(uint8_t*)tempdata,8,0xF);
 80034ae:	220f      	movs	r2, #15
uint8_t environment_get(){
 80034b0:	b086      	sub	sp, #24
    HAL_I2C_Mem_Read(CCS811_I2C,CCS811addr ,0x02,I2C_MEMADD_SIZE_8BIT,(uint8_t*)tempdata,8,0xF);
 80034b2:	4817      	ldr	r0, [pc, #92]	; (8003510 <environment_get+0x64>)
	uint8_t tempdata[8]={0};
 80034b4:	2400      	movs	r4, #0
    HAL_I2C_Mem_Read(CCS811_I2C,CCS811addr ,0x02,I2C_MEMADD_SIZE_8BIT,(uint8_t*)tempdata,8,0xF);
 80034b6:	9202      	str	r2, [sp, #8]
	uint8_t tempdata[8]={0};
 80034b8:	ab04      	add	r3, sp, #16
    HAL_I2C_Mem_Read(CCS811_I2C,CCS811addr ,0x02,I2C_MEMADD_SIZE_8BIT,(uint8_t*)tempdata,8,0xF);
 80034ba:	2208      	movs	r2, #8
 80034bc:	21b6      	movs	r1, #182	; 0xb6
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	2301      	movs	r3, #1
 80034c2:	9201      	str	r2, [sp, #4]
 80034c4:	2202      	movs	r2, #2
 80034c6:	6800      	ldr	r0, [r0, #0]
	uint8_t tempdata[8]={0};
 80034c8:	9404      	str	r4, [sp, #16]
 80034ca:	9405      	str	r4, [sp, #20]
    HAL_I2C_Mem_Read(CCS811_I2C,CCS811addr ,0x02,I2C_MEMADD_SIZE_8BIT,(uint8_t*)tempdata,8,0xF);
 80034cc:	f7fe f9b7 	bl	800183e <HAL_I2C_Mem_Read>
    data[0]=(tempdata[0]<<8)+tempdata[1];
 80034d0:	f89d 0010 	ldrb.w	r0, [sp, #16]
 80034d4:	f89d 3011 	ldrb.w	r3, [sp, #17]
    data[1]=(tempdata[2]<<8)+tempdata[3];
 80034d8:	f89d 2012 	ldrb.w	r2, [sp, #18]
    data[0]=(tempdata[0]<<8)+tempdata[1];
 80034dc:	eb03 2300 	add.w	r3, r3, r0, lsl #8
    data[1]=(tempdata[2]<<8)+tempdata[3];
 80034e0:	f89d 0013 	ldrb.w	r0, [sp, #19]
    data[0]=(tempdata[0]<<8)+tempdata[1];
 80034e4:	b29b      	uxth	r3, r3
    data[1]=(tempdata[2]<<8)+tempdata[3];
 80034e6:	eb00 2002 	add.w	r0, r0, r2, lsl #8
    if(data[0]>2000){
 80034ea:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
    data[1]=(tempdata[2]<<8)+tempdata[3];
 80034ee:	b280      	uxth	r0, r0
    if(data[0]>2000){
 80034f0:	d905      	bls.n	80034fe <environment_get+0x52>
    	if(data[0]>55000){returntemp[0]=0;}
 80034f2:	f24d 64d8 	movw	r4, #55000	; 0xd6d8
 80034f6:	42a3      	cmp	r3, r4
 80034f8:	bf8c      	ite	hi
 80034fa:	2400      	movhi	r4, #0
 80034fc:	2401      	movls	r4, #1
    	else{returntemp[0]=1;}
    }
    else{returntemp[0]=0;}
    if(data[1]>800){returntemp[1]=1;}
 80034fe:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
 8003502:	bf94      	ite	ls
 8003504:	2000      	movls	r0, #0
 8003506:	2001      	movhi	r0, #1
    else{returntemp[1]=0;}
	return (returntemp[0]+returntemp[1]*2);
}
 8003508:	eb04 0040 	add.w	r0, r4, r0, lsl #1
 800350c:	b006      	add	sp, #24
 800350e:	bd10      	pop	{r4, pc}
 8003510:	20000094 	.word	0x20000094

08003514 <DFPlayer_init>:
#include "DFPlayer_Mini_mp3.h"

uint8_t cmd[8];

void DFPlayer_init(UART_HandleTypeDef *handler){
	huart_DFPlayer = handler;
 8003514:	4b01      	ldr	r3, [pc, #4]	; (800351c <DFPlayer_init+0x8>)
 8003516:	6018      	str	r0, [r3, #0]
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	20000098 	.word	0x20000098

08003520 <DFPlayer_setvolume>:
}

void DFPlayer_setvolume(uint8_t volume){
	uint8_t cmd[8];
	cmd[0]= 0x7E;
 8003520:	237e      	movs	r3, #126	; 0x7e
void DFPlayer_setvolume(uint8_t volume){
 8003522:	b507      	push	{r0, r1, r2, lr}
	cmd[0]= 0x7E;
 8003524:	f88d 3000 	strb.w	r3, [sp]
	cmd[1]= 0xFF;
 8003528:	23ff      	movs	r3, #255	; 0xff
	cmd[2]=	0x06;
	cmd[3]=	0x06;
	cmd[4]=	0x00;
	cmd[5]=	0x00;
	cmd[6]=	volume;
 800352a:	f88d 0006 	strb.w	r0, [sp, #6]
	cmd[7]=	0xEF;
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 800352e:	2208      	movs	r2, #8
	cmd[1]= 0xFF;
 8003530:	f88d 3001 	strb.w	r3, [sp, #1]
	cmd[2]=	0x06;
 8003534:	2306      	movs	r3, #6
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003536:	480a      	ldr	r0, [pc, #40]	; (8003560 <DFPlayer_setvolume+0x40>)
 8003538:	4669      	mov	r1, sp
	cmd[2]=	0x06;
 800353a:	f88d 3002 	strb.w	r3, [sp, #2]
	cmd[3]=	0x06;
 800353e:	f88d 3003 	strb.w	r3, [sp, #3]
	cmd[4]=	0x00;
 8003542:	2300      	movs	r3, #0
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003544:	6800      	ldr	r0, [r0, #0]
	cmd[4]=	0x00;
 8003546:	f88d 3004 	strb.w	r3, [sp, #4]
	cmd[5]=	0x00;
 800354a:	f88d 3005 	strb.w	r3, [sp, #5]
	cmd[7]=	0xEF;
 800354e:	23ef      	movs	r3, #239	; 0xef
 8003550:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003554:	230f      	movs	r3, #15
 8003556:	f7ff fbe2 	bl	8002d1e <HAL_UART_Transmit>
}
 800355a:	b003      	add	sp, #12
 800355c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003560:	20000098 	.word	0x20000098

08003564 <DFPlayer_playmp3>:
void DFPlayer_playmp3(uint8_t playnumber){
 8003564:	b507      	push	{r0, r1, r2, lr}
	uint8_t cmd[8];
	cmd[0]= 0x7E;
 8003566:	237e      	movs	r3, #126	; 0x7e
	cmd[1]= 0xFF;
	cmd[2]=	0x06;
	cmd[3]=	0x0F;
	cmd[4]=	0x00;
 8003568:	2200      	movs	r2, #0
	cmd[5]=	1;
	cmd[6]=	playnumber;
 800356a:	f88d 0006 	strb.w	r0, [sp, #6]
	cmd[7]=	0xEF;
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 800356e:	4669      	mov	r1, sp
	cmd[0]= 0x7E;
 8003570:	f88d 3000 	strb.w	r3, [sp]
	cmd[1]= 0xFF;
 8003574:	23ff      	movs	r3, #255	; 0xff
	cmd[4]=	0x00;
 8003576:	f88d 2004 	strb.w	r2, [sp, #4]
	cmd[5]=	1;
 800357a:	2201      	movs	r2, #1
	cmd[1]= 0xFF;
 800357c:	f88d 3001 	strb.w	r3, [sp, #1]
	cmd[2]=	0x06;
 8003580:	2306      	movs	r3, #6
	cmd[5]=	1;
 8003582:	f88d 2005 	strb.w	r2, [sp, #5]
	cmd[7]=	0xEF;
 8003586:	22ef      	movs	r2, #239	; 0xef
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003588:	4807      	ldr	r0, [pc, #28]	; (80035a8 <DFPlayer_playmp3+0x44>)
	cmd[2]=	0x06;
 800358a:	f88d 3002 	strb.w	r3, [sp, #2]
	cmd[3]=	0x0F;
 800358e:	230f      	movs	r3, #15
	cmd[7]=	0xEF;
 8003590:	f88d 2007 	strb.w	r2, [sp, #7]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003594:	2208      	movs	r2, #8
 8003596:	6800      	ldr	r0, [r0, #0]
	cmd[3]=	0x0F;
 8003598:	f88d 3003 	strb.w	r3, [sp, #3]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 800359c:	f7ff fbbf 	bl	8002d1e <HAL_UART_Transmit>
}
 80035a0:	b003      	add	sp, #12
 80035a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80035a6:	bf00      	nop
 80035a8:	20000098 	.word	0x20000098

080035ac <DFPlayer_stopmp3>:
void DFPlayer_stopmp3(){
	uint8_t cmd[8];
	cmd[0]= 0x7E;
 80035ac:	237e      	movs	r3, #126	; 0x7e
void DFPlayer_stopmp3(){
 80035ae:	b507      	push	{r0, r1, r2, lr}
	cmd[0]= 0x7E;
 80035b0:	f88d 3000 	strb.w	r3, [sp]
	cmd[1]= 0xFF;
 80035b4:	23ff      	movs	r3, #255	; 0xff
	cmd[3]=	0x0E;
	cmd[4]=	0x00;
	cmd[5]=	0x00;
	cmd[6]=	0x00;
	cmd[7]=	0xEF;
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80035b6:	480e      	ldr	r0, [pc, #56]	; (80035f0 <DFPlayer_stopmp3+0x44>)
 80035b8:	2208      	movs	r2, #8
	cmd[1]= 0xFF;
 80035ba:	f88d 3001 	strb.w	r3, [sp, #1]
	cmd[2]=	0x06;
 80035be:	2306      	movs	r3, #6
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80035c0:	4669      	mov	r1, sp
 80035c2:	6800      	ldr	r0, [r0, #0]
	cmd[2]=	0x06;
 80035c4:	f88d 3002 	strb.w	r3, [sp, #2]
	cmd[3]=	0x0E;
 80035c8:	230e      	movs	r3, #14
 80035ca:	f88d 3003 	strb.w	r3, [sp, #3]
	cmd[4]=	0x00;
 80035ce:	2300      	movs	r3, #0
 80035d0:	f88d 3004 	strb.w	r3, [sp, #4]
	cmd[5]=	0x00;
 80035d4:	f88d 3005 	strb.w	r3, [sp, #5]
	cmd[6]=	0x00;
 80035d8:	f88d 3006 	strb.w	r3, [sp, #6]
	cmd[7]=	0xEF;
 80035dc:	23ef      	movs	r3, #239	; 0xef
 80035de:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80035e2:	230f      	movs	r3, #15
 80035e4:	f7ff fb9b 	bl	8002d1e <HAL_UART_Transmit>
}
 80035e8:	b003      	add	sp, #12
 80035ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80035ee:	bf00      	nop
 80035f0:	20000098 	.word	0x20000098

080035f4 <JY901_init>:
 */
#include "JY901.h"


void JY901_init(I2C_HandleTypeDef *handler){
	 JY901_I2C = handler;
 80035f4:	4b01      	ldr	r3, [pc, #4]	; (80035fc <JY901_init+0x8>)
 80035f6:	6018      	str	r0, [r3, #0]
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	200000a4 	.word	0x200000a4

08003600 <JY901_calibration>:
 * cmd=4  Save
 */
void JY901_calibration(uint32_t time,uint8_t cmd){
	uint8_t send_cmd[3];
	uint8_t cycletime=0;
	if(time>1000){
 8003600:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
void JY901_calibration(uint32_t time,uint8_t cmd){
 8003604:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
		cycletime=time/1000;
 8003606:	bf88      	it	hi
 8003608:	f44f 747a 	movhi.w	r4, #1000	; 0x3e8
	}
	switch(cmd){
 800360c:	f101 31ff 	add.w	r1, r1, #4294967295
void JY901_calibration(uint32_t time,uint8_t cmd){
 8003610:	4605      	mov	r5, r0
 8003612:	bf94      	ite	ls
 8003614:	2400      	movls	r4, #0
		cycletime=time/1000;
 8003616:	fbb0 f4f4 	udivhi	r4, r0, r4
	switch(cmd){
 800361a:	2903      	cmp	r1, #3
 800361c:	d82f      	bhi.n	800367e <JY901_calibration+0x7e>
 800361e:	e8df f001 	tbb	[pc, r1]
 8003622:	1702      	.short	0x1702
 8003624:	4039      	.short	0x4039
	case 1:
		send_cmd[0]=0x01;
 8003626:	2301      	movs	r3, #1
 8003628:	f88d 300c 	strb.w	r3, [sp, #12]
		send_cmd[1]=0x01;
 800362c:	f88d 300d 	strb.w	r3, [sp, #13]
		send_cmd[2]=0x00;
 8003630:	2300      	movs	r3, #0
	break;

	case 4:
		send_cmd[0]=0x00;
		send_cmd[1]=0x00;
		send_cmd[2]=0x00;
 8003632:	f88d 300e 	strb.w	r3, [sp, #14]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 8003636:	230f      	movs	r3, #15
 8003638:	481c      	ldr	r0, [pc, #112]	; (80036ac <JY901_calibration+0xac>)
 800363a:	aa03      	add	r2, sp, #12
 800363c:	9300      	str	r3, [sp, #0]
 800363e:	21a0      	movs	r1, #160	; 0xa0
 8003640:	2303      	movs	r3, #3
 8003642:	6800      	ldr	r0, [r0, #0]
 8003644:	f7fd ffaa 	bl	800159c <HAL_I2C_Master_Transmit>
		HAL_Delay(time);
 8003648:	4628      	mov	r0, r5
 800364a:	f7fd faf1 	bl	8000c30 <HAL_Delay>
	break;
	}
}
 800364e:	e016      	b.n	800367e <JY901_calibration+0x7e>
		send_cmd[0]=0x01;
 8003650:	2301      	movs	r3, #1
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 8003652:	4816      	ldr	r0, [pc, #88]	; (80036ac <JY901_calibration+0xac>)
		send_cmd[2]=0x00;
 8003654:	2500      	movs	r5, #0
		for(uint8_t i=0;i<cycletime;i++){
 8003656:	b2e4      	uxtb	r4, r4
		send_cmd[0]=0x01;
 8003658:	f88d 300c 	strb.w	r3, [sp, #12]
		send_cmd[1]=0x02;
 800365c:	2302      	movs	r3, #2
			HAL_IWDG_Refresh(&hiwdg);
 800365e:	4e14      	ldr	r6, [pc, #80]	; (80036b0 <JY901_calibration+0xb0>)
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 8003660:	aa03      	add	r2, sp, #12
		send_cmd[1]=0x02;
 8003662:	f88d 300d 	strb.w	r3, [sp, #13]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 8003666:	230f      	movs	r3, #15
 8003668:	21a0      	movs	r1, #160	; 0xa0
		send_cmd[2]=0x00;
 800366a:	f88d 500e 	strb.w	r5, [sp, #14]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 800366e:	9300      	str	r3, [sp, #0]
 8003670:	2303      	movs	r3, #3
 8003672:	6800      	ldr	r0, [r0, #0]
 8003674:	f7fd ff92 	bl	800159c <HAL_I2C_Master_Transmit>
		for(uint8_t i=0;i<cycletime;i++){
 8003678:	b2eb      	uxtb	r3, r5
 800367a:	429c      	cmp	r4, r3
 800367c:	d801      	bhi.n	8003682 <JY901_calibration+0x82>
}
 800367e:	b004      	add	sp, #16
 8003680:	bd70      	pop	{r4, r5, r6, pc}
			HAL_Delay(1000);
 8003682:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003686:	3501      	adds	r5, #1
 8003688:	f7fd fad2 	bl	8000c30 <HAL_Delay>
			HAL_IWDG_Refresh(&hiwdg);
 800368c:	4630      	mov	r0, r6
 800368e:	f7fe fa06 	bl	8001a9e <HAL_IWDG_Refresh>
 8003692:	e7f1      	b.n	8003678 <JY901_calibration+0x78>
		send_cmd[0]=0x01;
 8003694:	2301      	movs	r3, #1
 8003696:	f88d 300c 	strb.w	r3, [sp, #12]
		send_cmd[1]=0x00;
 800369a:	2300      	movs	r3, #0
		send_cmd[1]=0x00;
 800369c:	f88d 300d 	strb.w	r3, [sp, #13]
 80036a0:	e7c7      	b.n	8003632 <JY901_calibration+0x32>
		send_cmd[0]=0x00;
 80036a2:	2300      	movs	r3, #0
 80036a4:	f88d 300c 	strb.w	r3, [sp, #12]
 80036a8:	e7f8      	b.n	800369c <JY901_calibration+0x9c>
 80036aa:	bf00      	nop
 80036ac:	200000a4 	.word	0x200000a4
 80036b0:	200001d0 	.word	0x200001d0

080036b4 <JY901_def_set>:

int JY901_def_set(){
 80036b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	    uint8_t yaw[2];
	    uint16_t  def;
	    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 80036b6:	23ff      	movs	r3, #255	; 0xff
 80036b8:	480c      	ldr	r0, [pc, #48]	; (80036ec <JY901_def_set+0x38>)
 80036ba:	223f      	movs	r2, #63	; 0x3f
 80036bc:	21a0      	movs	r1, #160	; 0xa0
 80036be:	9302      	str	r3, [sp, #8]
 80036c0:	2302      	movs	r3, #2
 80036c2:	9301      	str	r3, [sp, #4]
 80036c4:	ab05      	add	r3, sp, #20
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	2301      	movs	r3, #1
 80036ca:	6800      	ldr	r0, [r0, #0]
 80036cc:	f7fe f8b7 	bl	800183e <HAL_I2C_Mem_Read>
	    uint8_t yawl=yaw[0];
	    uint8_t yawh=yaw[1];
	    def = ((yawh<< 8 ) | yawl ) * 180/ 32768 ;
 80036d0:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 80036d4:	20b4      	movs	r0, #180	; 0xb4
 80036d6:	4358      	muls	r0, r3
 80036d8:	f3c0 30cf 	ubfx	r0, r0, #15, #16
	    def=(def-359)*(-1);
 80036dc:	f5c0 70b3 	rsb	r0, r0, #358	; 0x166
 80036e0:	3001      	adds	r0, #1
	    if(def<0){
	    	def=360+def;
	    }
	    return def;
}
 80036e2:	b280      	uxth	r0, r0
 80036e4:	b007      	add	sp, #28
 80036e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80036ea:	bf00      	nop
 80036ec:	200000a4 	.word	0x200000a4

080036f0 <JY901_yaw_get>:

int JY901_yaw_get(uint16_t def){
 80036f0:	b510      	push	{r4, lr}
    uint8_t yaw[2];
    uint16_t digree;
    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 80036f2:	23ff      	movs	r3, #255	; 0xff
int JY901_yaw_get(uint16_t def){
 80036f4:	b086      	sub	sp, #24
 80036f6:	4604      	mov	r4, r0
    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 80036f8:	480d      	ldr	r0, [pc, #52]	; (8003730 <JY901_yaw_get+0x40>)
 80036fa:	9302      	str	r3, [sp, #8]
 80036fc:	2302      	movs	r3, #2
 80036fe:	223f      	movs	r2, #63	; 0x3f
 8003700:	21a0      	movs	r1, #160	; 0xa0
 8003702:	9301      	str	r3, [sp, #4]
 8003704:	ab05      	add	r3, sp, #20
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	2301      	movs	r3, #1
 800370a:	6800      	ldr	r0, [r0, #0]
 800370c:	f7fe f897 	bl	800183e <HAL_I2C_Mem_Read>
    uint8_t yawl=yaw[0];
    uint8_t yawh=yaw[1];
    int Hx;
    Hx = ((yawh<< 8 ) | yawl ) * 180/ 32768 ;
 8003710:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8003714:	20b4      	movs	r0, #180	; 0xb4
 8003716:	4343      	muls	r3, r0
    Hx=(Hx-359)*(-1);
 8003718:	f240 1067 	movw	r0, #359	; 0x167
 800371c:	eba0 30e3 	sub.w	r0, r0, r3, asr #15
    Hx = Hx - def;
     if(Hx<0){
 8003720:	1b00      	subs	r0, r0, r4
     digree=Hx+360;
 8003722:	bf48      	it	mi
 8003724:	f500 70b4 	addmi.w	r0, r0, #360	; 0x168
     }
     else{
     digree=Hx;
 8003728:	b280      	uxth	r0, r0
     }
     return digree;
}
 800372a:	b006      	add	sp, #24
 800372c:	bd10      	pop	{r4, pc}
 800372e:	bf00      	nop
 8003730:	200000a4 	.word	0x200000a4

08003734 <pwm>:
 *  Created on: 2017/10/15
 *      Author: okada_tech
 */
#include "actuator.h"

void pwm(int pwm1,int pwm2,int pwm3,int pwm4){
 8003734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	  	  sConfigOC.Pulse = pwm4;
 8003738:	4d17      	ldr	r5, [pc, #92]	; (8003798 <pwm+0x64>)
void pwm(int pwm1,int pwm2,int pwm3,int pwm4){
 800373a:	4606      	mov	r6, r0
		  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 800373c:	4c17      	ldr	r4, [pc, #92]	; (800379c <pwm+0x68>)
void pwm(int pwm1,int pwm2,int pwm3,int pwm4){
 800373e:	460f      	mov	r7, r1
 8003740:	4690      	mov	r8, r2
		  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 8003742:	4629      	mov	r1, r5
 8003744:	2200      	movs	r2, #0
 8003746:	4620      	mov	r0, r4
	  	  sConfigOC.Pulse = pwm4;
 8003748:	606b      	str	r3, [r5, #4]
		  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 800374a:	f7ff f9df 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800374e:	2100      	movs	r1, #0
 8003750:	4620      	mov	r0, r4
 8003752:	f7ff f905 	bl	8002960 <HAL_TIM_PWM_Start>
		  sConfigOC.Pulse = pwm3;
		  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 8003756:	2204      	movs	r2, #4
 8003758:	4629      	mov	r1, r5
 800375a:	4620      	mov	r0, r4
		  sConfigOC.Pulse = pwm3;
 800375c:	f8c5 8004 	str.w	r8, [r5, #4]
		  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 8003760:	f7ff f9d4 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003764:	2104      	movs	r1, #4
 8003766:	4620      	mov	r0, r4
 8003768:	f7ff f8fa 	bl	8002960 <HAL_TIM_PWM_Start>
		  sConfigOC.Pulse = pwm2;
		  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4);
 800376c:	220c      	movs	r2, #12
 800376e:	4629      	mov	r1, r5
 8003770:	4620      	mov	r0, r4
		  sConfigOC.Pulse = pwm2;
 8003772:	606f      	str	r7, [r5, #4]
		  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4);
 8003774:	f7ff f9ca 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8003778:	210c      	movs	r1, #12
 800377a:	4620      	mov	r0, r4
 800377c:	f7ff f8f0 	bl	8002960 <HAL_TIM_PWM_Start>
		  sConfigOC.Pulse = pwm1;
		  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3);
 8003780:	4629      	mov	r1, r5
 8003782:	4620      	mov	r0, r4
 8003784:	2208      	movs	r2, #8
		  sConfigOC.Pulse = pwm1;
 8003786:	606e      	str	r6, [r5, #4]
		  HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3);
 8003788:	f7ff f9c0 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800378c:	4620      	mov	r0, r4
 800378e:	2108      	movs	r1, #8
}
 8003790:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003794:	f7ff b8e4 	b.w	8002960 <HAL_TIM_PWM_Start>
 8003798:	200000c4 	.word	0x200000c4
 800379c:	20000284 	.word	0x20000284

080037a0 <slider>:

void slider(uint8_t cmd,uint8_t speed){
	switch (cmd) {
 80037a0:	2864      	cmp	r0, #100	; 0x64
void slider(uint8_t cmd,uint8_t speed){
 80037a2:	b570      	push	{r4, r5, r6, lr}
 80037a4:	460e      	mov	r6, r1
 80037a6:	4c1a      	ldr	r4, [pc, #104]	; (8003810 <slider+0x70>)
	switch (cmd) {
 80037a8:	d018      	beq.n	80037dc <slider+0x3c>
 80037aa:	2500      	movs	r5, #0
 80037ac:	28c8      	cmp	r0, #200	; 0xc8
			HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
		break;

		case 200:
			sConfigOC.Pulse = 0;
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1);
 80037ae:	4621      	mov	r1, r4
			sConfigOC.Pulse = 0;
 80037b0:	6065      	str	r5, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1);
 80037b2:	462a      	mov	r2, r5
	switch (cmd) {
 80037b4:	d021      	beq.n	80037fa <slider+0x5a>
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1);
 80037b6:	4817      	ldr	r0, [pc, #92]	; (8003814 <slider+0x74>)
			HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
		break;

		default:
			sConfigOC.Pulse = 0;
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1);
 80037b8:	f7ff f9a8 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80037bc:	4629      	mov	r1, r5
 80037be:	4815      	ldr	r0, [pc, #84]	; (8003814 <slider+0x74>)
 80037c0:	f7ff f8ce 	bl	8002960 <HAL_TIM_PWM_Start>
			sConfigOC.Pulse = 0;
 80037c4:	6065      	str	r5, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2);
 80037c6:	4621      	mov	r1, r4
 80037c8:	2204      	movs	r2, #4
 80037ca:	4812      	ldr	r0, [pc, #72]	; (8003814 <slider+0x74>)
 80037cc:	f7ff f99e 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 80037d0:	2104      	movs	r1, #4
 80037d2:	4810      	ldr	r0, [pc, #64]	; (8003814 <slider+0x74>)
		break;
	}
}
 80037d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 80037d8:	f7ff b8c2 	b.w	8002960 <HAL_TIM_PWM_Start>
			sConfigOC.Pulse = (speed-1)*4;
 80037dc:	1e4e      	subs	r6, r1, #1
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1);
 80037de:	2200      	movs	r2, #0
 80037e0:	4621      	mov	r1, r4
 80037e2:	480c      	ldr	r0, [pc, #48]	; (8003814 <slider+0x74>)
			sConfigOC.Pulse = (speed-1)*4;
 80037e4:	00b6      	lsls	r6, r6, #2
 80037e6:	6066      	str	r6, [r4, #4]
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1);
 80037e8:	f7ff f990 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80037ec:	2100      	movs	r1, #0
 80037ee:	4809      	ldr	r0, [pc, #36]	; (8003814 <slider+0x74>)
 80037f0:	f7ff f8b6 	bl	8002960 <HAL_TIM_PWM_Start>
			sConfigOC.Pulse = 0;
 80037f4:	2300      	movs	r3, #0
 80037f6:	6063      	str	r3, [r4, #4]
 80037f8:	e7e5      	b.n	80037c6 <slider+0x26>
			sConfigOC.Pulse = (speed-1)*4;
 80037fa:	3e01      	subs	r6, #1
			HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1);
 80037fc:	4805      	ldr	r0, [pc, #20]	; (8003814 <slider+0x74>)
 80037fe:	f7ff f985 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
			HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8003802:	4629      	mov	r1, r5
			sConfigOC.Pulse = (speed-1)*4;
 8003804:	00b6      	lsls	r6, r6, #2
			HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8003806:	4803      	ldr	r0, [pc, #12]	; (8003814 <slider+0x74>)
 8003808:	f7ff f8aa 	bl	8002960 <HAL_TIM_PWM_Start>
			sConfigOC.Pulse = (speed-1)*4;
 800380c:	6066      	str	r6, [r4, #4]
 800380e:	e7da      	b.n	80037c6 <slider+0x26>
 8003810:	200000c4 	.word	0x200000c4
 8003814:	200002c4 	.word	0x200002c4

08003818 <servo>:


void servo(uint8_t a,uint8_t b,uint8_t c,uint8_t d,uint8_t e,uint8_t f,uint8_t g,uint8_t h)
{
 8003818:	28b4      	cmp	r0, #180	; 0xb4
 800381a:	bf28      	it	cs
 800381c:	20b4      	movcs	r0, #180	; 0xb4
 800381e:	29b4      	cmp	r1, #180	; 0xb4
 8003820:	bf28      	it	cs
 8003822:	21b4      	movcs	r1, #180	; 0xb4
 8003824:	2ab4      	cmp	r2, #180	; 0xb4
 8003826:	bf28      	it	cs
 8003828:	22b4      	movcs	r2, #180	; 0xb4
 800382a:	2b1e      	cmp	r3, #30
 800382c:	bf38      	it	cc
 800382e:	231e      	movcc	r3, #30
		if(d<30){d=30;}
		if(e>180){e=180;}
		if(f>180){f=180;}
		if(g>180){g=180;}
		if(h>180){h=180;}
		sConfigOC.Pulse = map_a(a,180,0,SERVO_LOW,SERVO_HIGH);
 8003830:	2828      	cmp	r0, #40	; 0x28
 8003832:	bf38      	it	cc
 8003834:	2028      	movcc	r0, #40	; 0x28
{
 8003836:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		HAL_Delay(off_time);
	}
}

long map_a(long x, long in_min, long in_max, long out_min, long out_max) {
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800383a:	f44f 7539 	mov.w	r5, #740	; 0x2e4
 800383e:	4690      	mov	r8, r2
 8003840:	f1a0 02b4 	sub.w	r2, r0, #180	; 0xb4
{
 8003844:	b085      	sub	sp, #20
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003846:	f06f 0bb3 	mvn.w	fp, #179	; 0xb3
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 800384a:	f8df 9168 	ldr.w	r9, [pc, #360]	; 80039b4 <servo+0x19c>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800384e:	436a      	muls	r2, r5
{
 8003850:	f89d 4040 	ldrb.w	r4, [sp, #64]	; 0x40
 8003854:	460e      	mov	r6, r1
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003856:	4648      	mov	r0, r9
{
 8003858:	9401      	str	r4, [sp, #4]
 800385a:	f89d 4044 	ldrb.w	r4, [sp, #68]	; 0x44
 800385e:	9303      	str	r3, [sp, #12]
 8003860:	9402      	str	r4, [sp, #8]
		sConfigOC.Pulse = map_a(a,180,0,SERVO_LOW,SERVO_HIGH);
 8003862:	4c53      	ldr	r4, [pc, #332]	; (80039b0 <servo+0x198>)
{
 8003864:	f89d a038 	ldrb.w	sl, [sp, #56]	; 0x38
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003868:	4621      	mov	r1, r4
{
 800386a:	f89d 703c 	ldrb.w	r7, [sp, #60]	; 0x3c
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800386e:	fb92 f2fb 	sdiv	r2, r2, fp
 8003872:	f502 72be 	add.w	r2, r2, #380	; 0x17c
		sConfigOC.Pulse = map_a(a,180,0,SERVO_LOW,SERVO_HIGH);
 8003876:	6062      	str	r2, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8003878:	2200      	movs	r2, #0
 800387a:	f7ff f947 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800387e:	2100      	movs	r1, #0
 8003880:	4648      	mov	r0, r9
 8003882:	f7ff f86d 	bl	8002960 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map_a(b,180,0,SERVO_LOW,SERVO_HIGH);
 8003886:	2e28      	cmp	r6, #40	; 0x28
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 8003888:	4621      	mov	r1, r4
 800388a:	4648      	mov	r0, r9
		sConfigOC.Pulse = map_a(b,180,0,SERVO_LOW,SERVO_HIGH);
 800388c:	bf38      	it	cc
 800388e:	2628      	movcc	r6, #40	; 0x28
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003890:	eb06 020b 	add.w	r2, r6, fp
 8003894:	26b4      	movs	r6, #180	; 0xb4
 8003896:	436a      	muls	r2, r5
 8003898:	fb92 f2fb 	sdiv	r2, r2, fp
 800389c:	f502 72be 	add.w	r2, r2, #380	; 0x17c
		sConfigOC.Pulse = map_a(b,180,0,SERVO_LOW,SERVO_HIGH);
 80038a0:	6062      	str	r2, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 80038a2:	2204      	movs	r2, #4
 80038a4:	f7ff f932 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80038a8:	2104      	movs	r1, #4
 80038aa:	4648      	mov	r0, r9
 80038ac:	f7ff f858 	bl	8002960 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map_a(c,0,180,SERVO_LOW,SERVO_HIGH);
 80038b0:	f1b8 0f28 	cmp.w	r8, #40	; 0x28
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80038b4:	4621      	mov	r1, r4
 80038b6:	4648      	mov	r0, r9
		sConfigOC.Pulse = map_a(c,0,180,SERVO_LOW,SERVO_HIGH);
 80038b8:	bf38      	it	cc
 80038ba:	f04f 0828 	movcc.w	r8, #40	; 0x28
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80038be:	fb05 f208 	mul.w	r2, r5, r8
 80038c2:	f44f 7852 	mov.w	r8, #840	; 0x348
 80038c6:	fb92 f2f6 	sdiv	r2, r2, r6
 80038ca:	f502 72be 	add.w	r2, r2, #380	; 0x17c
		sConfigOC.Pulse = map_a(c,0,180,SERVO_LOW,SERVO_HIGH);
 80038ce:	6062      	str	r2, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80038d0:	2208      	movs	r2, #8
 80038d2:	f7ff f91b 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80038d6:	2108      	movs	r1, #8
 80038d8:	4648      	mov	r0, r9
 80038da:	f7ff f841 	bl	8002960 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map_a(d,180,0,330,1170);
 80038de:	9b03      	ldr	r3, [sp, #12]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 80038e0:	220c      	movs	r2, #12
 80038e2:	4621      	mov	r1, r4
		sConfigOC.Pulse = map_a(d,180,0,330,1170);
 80038e4:	2b69      	cmp	r3, #105	; 0x69
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 80038e6:	4648      	mov	r0, r9
		sConfigOC.Pulse = map_a(d,180,0,330,1170);
 80038e8:	bf28      	it	cs
 80038ea:	2369      	movcs	r3, #105	; 0x69
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80038ec:	445b      	add	r3, fp
 80038ee:	fb08 f303 	mul.w	r3, r8, r3
 80038f2:	fb93 f3fb 	sdiv	r3, r3, fp
 80038f6:	f503 73a5 	add.w	r3, r3, #330	; 0x14a
		sConfigOC.Pulse = map_a(d,180,0,330,1170);
 80038fa:	6063      	str	r3, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 80038fc:	f7ff f906 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8003900:	210c      	movs	r1, #12
 8003902:	4648      	mov	r0, r9
 8003904:	f7ff f82c 	bl	8002960 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map_a(e,180,0,330,1170);
 8003908:	45b2      	cmp	sl, r6
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 800390a:	f04f 0200 	mov.w	r2, #0
 800390e:	4621      	mov	r1, r4
		sConfigOC.Pulse = map_a(e,180,0,330,1170);
 8003910:	bf28      	it	cs
 8003912:	46b2      	movcs	sl, r6
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003914:	eb0a 030b 	add.w	r3, sl, fp
 8003918:	fb08 f803 	mul.w	r8, r8, r3
 800391c:	fb98 fbfb 	sdiv	fp, r8, fp
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 8003920:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80039b8 <servo+0x1a0>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003924:	f50b 73a5 	add.w	r3, fp, #330	; 0x14a
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 8003928:	4640      	mov	r0, r8
		sConfigOC.Pulse = map_a(e,180,0,330,1170);
 800392a:	6063      	str	r3, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 800392c:	f7ff f8ee 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8003930:	2100      	movs	r1, #0
 8003932:	4640      	mov	r0, r8
 8003934:	f7ff f814 	bl	8002960 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map_a(f,0,180,SERVO_LOW,SERVO_HIGH);
 8003938:	42b7      	cmp	r7, r6
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 800393a:	f04f 0204 	mov.w	r2, #4
 800393e:	4621      	mov	r1, r4
		sConfigOC.Pulse = map_a(f,0,180,SERVO_LOW,SERVO_HIGH);
 8003940:	bf28      	it	cs
 8003942:	4637      	movcs	r7, r6
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 8003944:	4640      	mov	r0, r8
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003946:	436f      	muls	r7, r5
 8003948:	fb97 f7f6 	sdiv	r7, r7, r6
 800394c:	f507 77be 	add.w	r7, r7, #380	; 0x17c
		sConfigOC.Pulse = map_a(f,0,180,SERVO_LOW,SERVO_HIGH);
 8003950:	6067      	str	r7, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 8003952:	f7ff f8db 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8003956:	2104      	movs	r1, #4
 8003958:	4640      	mov	r0, r8
 800395a:	f7ff f801 	bl	8002960 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map_a(g,0,180,SERVO_LOW,SERVO_HIGH);
 800395e:	9b01      	ldr	r3, [sp, #4]
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8003960:	2208      	movs	r2, #8
 8003962:	4621      	mov	r1, r4
		sConfigOC.Pulse = map_a(g,0,180,SERVO_LOW,SERVO_HIGH);
 8003964:	42b3      	cmp	r3, r6
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8003966:	4640      	mov	r0, r8
		sConfigOC.Pulse = map_a(g,0,180,SERVO_LOW,SERVO_HIGH);
 8003968:	bf28      	it	cs
 800396a:	4633      	movcs	r3, r6
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800396c:	436b      	muls	r3, r5
 800396e:	fb93 f3f6 	sdiv	r3, r3, r6
 8003972:	f503 73be 	add.w	r3, r3, #380	; 0x17c
		sConfigOC.Pulse = map_a(g,0,180,SERVO_LOW,SERVO_HIGH);
 8003976:	6063      	str	r3, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8003978:	f7ff f8c8 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800397c:	2108      	movs	r1, #8
 800397e:	4640      	mov	r0, r8
 8003980:	f7fe ffee 	bl	8002960 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map_a(h,0,180,SERVO_LOW,SERVO_HIGH);
 8003984:	9b02      	ldr	r3, [sp, #8]
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 8003986:	4621      	mov	r1, r4
 8003988:	220c      	movs	r2, #12
		sConfigOC.Pulse = map_a(h,0,180,SERVO_LOW,SERVO_HIGH);
 800398a:	42b3      	cmp	r3, r6
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 800398c:	4640      	mov	r0, r8
		sConfigOC.Pulse = map_a(h,0,180,SERVO_LOW,SERVO_HIGH);
 800398e:	bf28      	it	cs
 8003990:	4633      	movcs	r3, r6
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003992:	435d      	muls	r5, r3
 8003994:	fb95 f6f6 	sdiv	r6, r5, r6
 8003998:	f506 76be 	add.w	r6, r6, #380	; 0x17c
		sConfigOC.Pulse = map_a(h,0,180,SERVO_LOW,SERVO_HIGH);
 800399c:	6066      	str	r6, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 800399e:	f7ff f8b5 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80039a2:	210c      	movs	r1, #12
 80039a4:	4640      	mov	r0, r8
}
 80039a6:	b005      	add	sp, #20
 80039a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80039ac:	f7fe bfd8 	b.w	8002960 <HAL_TIM_PWM_Start>
 80039b0:	200000c4 	.word	0x200000c4
 80039b4:	20000304 	.word	0x20000304
 80039b8:	20000204 	.word	0x20000204

080039bc <beep>:
void beep(uint8_t time,uint16_t on_time,uint16_t off_time){
 80039bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039c0:	4606      	mov	r6, r0
 80039c2:	460f      	mov	r7, r1
 80039c4:	4690      	mov	r8, r2
	for(uint8_t fortime=0;fortime<time;fortime++){
 80039c6:	2400      	movs	r4, #0
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,1);
 80039c8:	4d0c      	ldr	r5, [pc, #48]	; (80039fc <beep+0x40>)
	for(uint8_t fortime=0;fortime<time;fortime++){
 80039ca:	42b4      	cmp	r4, r6
 80039cc:	d101      	bne.n	80039d2 <beep+0x16>
}
 80039ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,1);
 80039d2:	2201      	movs	r2, #1
 80039d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80039d8:	4628      	mov	r0, r5
 80039da:	3401      	adds	r4, #1
 80039dc:	f7fd fc46 	bl	800126c <HAL_GPIO_WritePin>
		HAL_Delay(on_time);
 80039e0:	4638      	mov	r0, r7
 80039e2:	f7fd f925 	bl	8000c30 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,0);
 80039e6:	2200      	movs	r2, #0
 80039e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80039ec:	4628      	mov	r0, r5
 80039ee:	f7fd fc3d 	bl	800126c <HAL_GPIO_WritePin>
		HAL_Delay(off_time);
 80039f2:	4640      	mov	r0, r8
 80039f4:	f7fd f91c 	bl	8000c30 <HAL_Delay>
 80039f8:	e7e7      	b.n	80039ca <beep+0xe>
 80039fa:	bf00      	nop
 80039fc:	40020400 	.word	0x40020400

08003a00 <recuber>:
		tempL=0;
	}
}

void recuber(uint8_t cmd,uint8_t power){
	HOUI=JY901_yaw_get(HOUI_def);
 8003a00:	4b7c      	ldr	r3, [pc, #496]	; (8003bf4 <recuber+0x1f4>)
void recuber(uint8_t cmd,uint8_t power){
 8003a02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a04:	460c      	mov	r4, r1
 8003a06:	4605      	mov	r5, r0
	HOUI=JY901_yaw_get(HOUI_def);
 8003a08:	8818      	ldrh	r0, [r3, #0]
 8003a0a:	f7ff fe71 	bl	80036f0 <JY901_yaw_get>
 8003a0e:	4b7a      	ldr	r3, [pc, #488]	; (8003bf8 <recuber+0x1f8>)
 8003a10:	b282      	uxth	r2, r0
	uint8_t	changepower;
	int16_t	power_subtraction;
	if(power>200){changepower=4;}
 8003a12:	2cc8      	cmp	r4, #200	; 0xc8
	HOUI=JY901_yaw_get(HOUI_def);
 8003a14:	801a      	strh	r2, [r3, #0]
	if(power>200){changepower=4;}
 8003a16:	d80d      	bhi.n	8003a34 <recuber+0x34>
	else if(power>=100){changepower=3;}
	else{changepower=2;}
 8003a18:	2c63      	cmp	r4, #99	; 0x63
 8003a1a:	bf8c      	ite	hi
 8003a1c:	2603      	movhi	r6, #3
 8003a1e:	2602      	movls	r6, #2

	switch(cmd){
 8003a20:	2d64      	cmp	r5, #100	; 0x64
 8003a22:	d009      	beq.n	8003a38 <recuber+0x38>
 8003a24:	2dc8      	cmp	r5, #200	; 0xc8
 8003a26:	d074      	beq.n	8003b12 <recuber+0x112>
	pwm((power*4),0,(power*4),0);
	}
	break;

	default:
		pwm(1000,1000,1000,1000);
 8003a28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4618      	mov	r0, r3
 8003a32:	e0a2      	b.n	8003b7a <recuber+0x17a>
	if(power>200){changepower=4;}
 8003a34:	2604      	movs	r6, #4
 8003a36:	e7f3      	b.n	8003a20 <recuber+0x20>
		if(HOUI>1 && HOUI<180){
 8003a38:	1e93      	subs	r3, r2, #2
 8003a3a:	b227      	sxth	r7, r4
 8003a3c:	2bb1      	cmp	r3, #177	; 0xb1
 8003a3e:	d830      	bhi.n	8003aa2 <recuber+0xa2>
 8003a40:	b285      	uxth	r5, r0
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003a42:	00a4      	lsls	r4, r4, #2
 8003a44:	1c68      	adds	r0, r5, #1
 8003a46:	ee07 0a90 	vmov	s15, r0
 8003a4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a4e:	ee17 0a90 	vmov	r0, s15
 8003a52:	f7fc fd3d 	bl	80004d0 <__aeabi_f2d>
 8003a56:	2200      	movs	r2, #0
 8003a58:	4b68      	ldr	r3, [pc, #416]	; (8003bfc <recuber+0x1fc>)
 8003a5a:	f7fc feb7 	bl	80007cc <__aeabi_ddiv>
 8003a5e:	ec41 0b10 	vmov	d0, r0, r1
 8003a62:	f001 ffa3 	bl	80059ac <log>
 8003a66:	4628      	mov	r0, r5
 8003a68:	ec53 2b10 	vmov	r2, r3, d0
 8003a6c:	e9cd 2300 	strd	r2, r3, [sp]
 8003a70:	f7fc fd1c 	bl	80004ac <__aeabi_i2d>
 8003a74:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a78:	f7fc fd7e 	bl	8000578 <__aeabi_dmul>
 8003a7c:	f7fd f82c 	bl	8000ad8 <__aeabi_d2iz>

}


long map_crawler(long x, long in_min, long in_max, long out_min, long out_max) {
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003a80:	f240 33de 	movw	r3, #990	; 0x3de
			pwm(0,(power*4),0,(power_subtraction));
 8003a84:	2200      	movs	r2, #0
 8003a86:	00b9      	lsls	r1, r7, #2
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003a88:	4343      	muls	r3, r0
 8003a8a:	20b4      	movs	r0, #180	; 0xb4
 8003a8c:	fb93 f3f0 	sdiv	r3, r3, r0
 8003a90:	330a      	adds	r3, #10
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003a92:	fb13 f606 	smulbb	r6, r3, r6
 8003a96:	1ba6      	subs	r6, r4, r6
 8003a98:	b233      	sxth	r3, r6
			pwm(0,(power*4),0,(power_subtraction));
 8003a9a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
	pwm((power*4),0,(power*4),0);
 8003a9e:	4610      	mov	r0, r2
 8003aa0:	e06b      	b.n	8003b7a <recuber+0x17a>
		else if(HOUI<358 && HOUI>180){
 8003aa2:	3ab5      	subs	r2, #181	; 0xb5
 8003aa4:	2ab0      	cmp	r2, #176	; 0xb0
 8003aa6:	d830      	bhi.n	8003b0a <recuber+0x10a>
 8003aa8:	b285      	uxth	r5, r0
			power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003aaa:	00a4      	lsls	r4, r4, #2
 8003aac:	f5c5 70b4 	rsb	r0, r5, #360	; 0x168
 8003ab0:	3001      	adds	r0, #1
 8003ab2:	f7fc fcfb 	bl	80004ac <__aeabi_i2d>
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	4b50      	ldr	r3, [pc, #320]	; (8003bfc <recuber+0x1fc>)
 8003aba:	f7fc fe87 	bl	80007cc <__aeabi_ddiv>
 8003abe:	f7fd f833 	bl	8000b28 <__aeabi_d2f>
 8003ac2:	f7fc fd05 	bl	80004d0 <__aeabi_f2d>
 8003ac6:	ec41 0b10 	vmov	d0, r0, r1
 8003aca:	f001 ff6f 	bl	80059ac <log>
 8003ace:	f5c5 70b4 	rsb	r0, r5, #360	; 0x168
 8003ad2:	ec53 2b10 	vmov	r2, r3, d0
 8003ad6:	e9cd 2300 	strd	r2, r3, [sp]
 8003ada:	f7fc fce7 	bl	80004ac <__aeabi_i2d>
 8003ade:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003ae2:	f7fc fd49 	bl	8000578 <__aeabi_dmul>
 8003ae6:	f7fc fff7 	bl	8000ad8 <__aeabi_d2iz>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003aea:	f240 33de 	movw	r3, #990	; 0x3de
			pwm(0,(power_subtraction),0,(power*4));
 8003aee:	2200      	movs	r2, #0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003af0:	4358      	muls	r0, r3
 8003af2:	23b4      	movs	r3, #180	; 0xb4
 8003af4:	fb90 f0f3 	sdiv	r0, r0, r3
 8003af8:	300a      	adds	r0, #10
			pwm(0,(power_subtraction),0,(power*4));
 8003afa:	00bb      	lsls	r3, r7, #2
			power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003afc:	fb10 f606 	smulbb	r6, r0, r6
 8003b00:	1ba6      	subs	r6, r4, r6
 8003b02:	b231      	sxth	r1, r6
			pwm(0,(power_subtraction),0,(power*4));
 8003b04:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8003b08:	e7c9      	b.n	8003a9e <recuber+0x9e>
		pwm(0,(power*4),0,(power*4));
 8003b0a:	00bb      	lsls	r3, r7, #2
 8003b0c:	2200      	movs	r2, #0
	pwm((power*4),0,(power*4),0);
 8003b0e:	4619      	mov	r1, r3
 8003b10:	e7c5      	b.n	8003a9e <recuber+0x9e>
		if(HOUI>1 && HOUI<180){
 8003b12:	1e93      	subs	r3, r2, #2
 8003b14:	b227      	sxth	r7, r4
 8003b16:	2bb1      	cmp	r3, #177	; 0xb1
 8003b18:	d834      	bhi.n	8003b84 <recuber+0x184>
 8003b1a:	b285      	uxth	r5, r0
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003b1c:	00a4      	lsls	r4, r4, #2
 8003b1e:	1c68      	adds	r0, r5, #1
 8003b20:	ee07 0a90 	vmov	s15, r0
 8003b24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b28:	ee17 0a90 	vmov	r0, s15
 8003b2c:	f7fc fcd0 	bl	80004d0 <__aeabi_f2d>
 8003b30:	2200      	movs	r2, #0
 8003b32:	4b32      	ldr	r3, [pc, #200]	; (8003bfc <recuber+0x1fc>)
 8003b34:	f7fc fe4a 	bl	80007cc <__aeabi_ddiv>
 8003b38:	ec41 0b10 	vmov	d0, r0, r1
 8003b3c:	f001 ff36 	bl	80059ac <log>
 8003b40:	4628      	mov	r0, r5
 8003b42:	ec53 2b10 	vmov	r2, r3, d0
 8003b46:	e9cd 2300 	strd	r2, r3, [sp]
 8003b4a:	f7fc fcaf 	bl	80004ac <__aeabi_i2d>
 8003b4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b52:	f7fc fd11 	bl	8000578 <__aeabi_dmul>
 8003b56:	f7fc ffbf 	bl	8000ad8 <__aeabi_d2iz>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003b5a:	f240 33de 	movw	r3, #990	; 0x3de
			pwm((power_subtraction),0,(power*4),0);
 8003b5e:	00ba      	lsls	r2, r7, #2
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003b60:	4358      	muls	r0, r3
 8003b62:	23b4      	movs	r3, #180	; 0xb4
 8003b64:	fb90 f0f3 	sdiv	r0, r0, r3
 8003b68:	300a      	adds	r0, #10
			pwm((power_subtraction),0,(power*4),0);
 8003b6a:	2300      	movs	r3, #0
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003b6c:	fb10 f606 	smulbb	r6, r0, r6
			pwm((power_subtraction),0,(power*4),0);
 8003b70:	4619      	mov	r1, r3
			power_subtraction =(power*4)-(map_crawler((HOUI*log((float)(HOUI+1)/1.5)),0,180,10,1000)*changepower);
 8003b72:	1ba6      	subs	r6, r4, r6
 8003b74:	b230      	sxth	r0, r6
			pwm((power_subtraction),0,(power*4),0);
 8003b76:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
}
 8003b7a:	b003      	add	sp, #12
 8003b7c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		pwm(1000,1000,1000,1000);
 8003b80:	f7ff bdd8 	b.w	8003734 <pwm>
	else if(HOUI<358 && HOUI>180){
 8003b84:	3ab5      	subs	r2, #181	; 0xb5
 8003b86:	2ab0      	cmp	r2, #176	; 0xb0
 8003b88:	d831      	bhi.n	8003bee <recuber+0x1ee>
 8003b8a:	b285      	uxth	r5, r0
		power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003b8c:	00a4      	lsls	r4, r4, #2
 8003b8e:	f5c5 70b4 	rsb	r0, r5, #360	; 0x168
 8003b92:	3001      	adds	r0, #1
 8003b94:	f7fc fc8a 	bl	80004ac <__aeabi_i2d>
 8003b98:	2200      	movs	r2, #0
 8003b9a:	4b18      	ldr	r3, [pc, #96]	; (8003bfc <recuber+0x1fc>)
 8003b9c:	f7fc fe16 	bl	80007cc <__aeabi_ddiv>
 8003ba0:	f7fc ffc2 	bl	8000b28 <__aeabi_d2f>
 8003ba4:	f7fc fc94 	bl	80004d0 <__aeabi_f2d>
 8003ba8:	ec41 0b10 	vmov	d0, r0, r1
 8003bac:	f001 fefe 	bl	80059ac <log>
 8003bb0:	f5c5 70b4 	rsb	r0, r5, #360	; 0x168
 8003bb4:	ec53 2b10 	vmov	r2, r3, d0
 8003bb8:	e9cd 2300 	strd	r2, r3, [sp]
 8003bbc:	f7fc fc76 	bl	80004ac <__aeabi_i2d>
 8003bc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003bc4:	f7fc fcd8 	bl	8000578 <__aeabi_dmul>
 8003bc8:	f7fc ff86 	bl	8000ad8 <__aeabi_d2iz>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003bcc:	f240 33de 	movw	r3, #990	; 0x3de
 8003bd0:	4358      	muls	r0, r3
 8003bd2:	23b4      	movs	r3, #180	; 0xb4
 8003bd4:	fb90 f0f3 	sdiv	r0, r0, r3
 8003bd8:	300a      	adds	r0, #10
		pwm((power*4),0,(power_subtraction),0);
 8003bda:	2300      	movs	r3, #0
		power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003bdc:	fb10 f606 	smulbb	r6, r0, r6
		pwm((power*4),0,(power_subtraction),0);
 8003be0:	4619      	mov	r1, r3
 8003be2:	00b8      	lsls	r0, r7, #2
		power_subtraction=(power*4)-(map_crawler((360-HOUI)*log((float)(((360-HOUI)+1)/1.5)),0,180,10,1000)*changepower);
 8003be4:	1ba4      	subs	r4, r4, r6
 8003be6:	b222      	sxth	r2, r4
		pwm((power*4),0,(power_subtraction),0);
 8003be8:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8003bec:	e7c5      	b.n	8003b7a <recuber+0x17a>
	pwm((power*4),0,(power*4),0);
 8003bee:	00ba      	lsls	r2, r7, #2
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	e78c      	b.n	8003b0e <recuber+0x10e>
 8003bf4:	200000a8 	.word	0x200000a8
 8003bf8:	200000c0 	.word	0x200000c0
 8003bfc:	3ff80000 	.word	0x3ff80000

08003c00 <motor_move>:
void motor_move(uint8_t Rdata1,uint8_t Rdata2,uint8_t Ldata1,uint8_t Ldata2){
 8003c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		switch(Rdata1){
 8003c04:	2896      	cmp	r0, #150	; 0x96
	motorR = Ldata2;
 8003c06:	4ed3      	ldr	r6, [pc, #844]	; (8003f54 <motor_move+0x354>)
	motorL = Rdata2;
 8003c08:	4dd3      	ldr	r5, [pc, #844]	; (8003f58 <motor_move+0x358>)
void motor_move(uint8_t Rdata1,uint8_t Rdata2,uint8_t Ldata1,uint8_t Ldata2){
 8003c0a:	4614      	mov	r4, r2
	motorR = Ldata2;
 8003c0c:	8033      	strh	r3, [r6, #0]
	motorL = Rdata2;
 8003c0e:	8029      	strh	r1, [r5, #0]
		switch(Rdata1){
 8003c10:	f000 8236 	beq.w	8004080 <motor_move+0x480>
 8003c14:	d818      	bhi.n	8003c48 <motor_move+0x48>
 8003c16:	280a      	cmp	r0, #10
 8003c18:	d05e      	beq.n	8003cd8 <motor_move+0xd8>
 8003c1a:	2864      	cmp	r0, #100	; 0x64
 8003c1c:	f000 80dd 	beq.w	8003dda <motor_move+0x1da>
		pwm(1000,1000,1000,1000);
 8003c20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c24:	461a      	mov	r2, r3
 8003c26:	4619      	mov	r1, r3
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7ff fd83 	bl	8003734 <pwm>
		HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c34:	48c9      	ldr	r0, [pc, #804]	; (8003f5c <motor_move+0x35c>)
 8003c36:	f7fd fb19 	bl	800126c <HAL_GPIO_WritePin>
		tempR=0;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	4ac8      	ldr	r2, [pc, #800]	; (8003f60 <motor_move+0x360>)
 8003c3e:	7013      	strb	r3, [r2, #0]
		tempL=0;
 8003c40:	4ac8      	ldr	r2, [pc, #800]	; (8003f64 <motor_move+0x364>)
 8003c42:	7013      	strb	r3, [r2, #0]
 8003c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		switch(Rdata1){
 8003c48:	28c8      	cmp	r0, #200	; 0xc8
 8003c4a:	f8df 8314 	ldr.w	r8, [pc, #788]	; 8003f60 <motor_move+0x360>
 8003c4e:	f000 8143 	beq.w	8003ed8 <motor_move+0x2d8>
 8003c52:	28fa      	cmp	r0, #250	; 0xfa
 8003c54:	d1e4      	bne.n	8003c20 <motor_move+0x20>
			if(tempR==2){
 8003c56:	f898 3000 	ldrb.w	r3, [r8]
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d10f      	bne.n	8003c7e <motor_move+0x7e>
				pwm(1000,1000,1000,1000);
 8003c5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c62:	461a      	mov	r2, r3
 8003c64:	4619      	mov	r1, r3
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7ff fd64 	bl	8003734 <pwm>
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003c6c:	48bb      	ldr	r0, [pc, #748]	; (8003f5c <motor_move+0x35c>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c74:	f7fd fafa 	bl	800126c <HAL_GPIO_WritePin>
				HAL_Delay(delay_time);
 8003c78:	2007      	movs	r0, #7
 8003c7a:	f7fc ffd9 	bl	8000c30 <HAL_Delay>
			switch(Ldata1){
 8003c7e:	2c96      	cmp	r4, #150	; 0x96
 8003c80:	f000 8146 	beq.w	8003f10 <motor_move+0x310>
 8003c84:	f240 813f 	bls.w	8003f06 <motor_move+0x306>
 8003c88:	2cc8      	cmp	r4, #200	; 0xc8
 8003c8a:	4fb6      	ldr	r7, [pc, #728]	; (8003f64 <motor_move+0x364>)
 8003c8c:	d002      	beq.n	8003c94 <motor_move+0x94>
 8003c8e:	2cfa      	cmp	r4, #250	; 0xfa
 8003c90:	f040 8171 	bne.w	8003f76 <motor_move+0x376>
				if(tempL==2){
 8003c94:	783b      	ldrb	r3, [r7, #0]
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d10f      	bne.n	8003cba <motor_move+0xba>
					pwm(1000,1000,1000,1000);
 8003c9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	4619      	mov	r1, r3
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7ff fd46 	bl	8003734 <pwm>
					HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003ca8:	48ac      	ldr	r0, [pc, #688]	; (8003f5c <motor_move+0x35c>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003cb0:	f7fd fadc 	bl	800126c <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 8003cb4:	2007      	movs	r0, #7
 8003cb6:	f7fc ffbb 	bl	8000c30 <HAL_Delay>
				pwm((motorL*4),0,(motorR*4),0);
 8003cba:	f9b6 2000 	ldrsh.w	r2, [r6]
 8003cbe:	f9b5 0000 	ldrsh.w	r0, [r5]
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	0092      	lsls	r2, r2, #2
 8003cc6:	0080      	lsls	r0, r0, #2
 8003cc8:	4619      	mov	r1, r3
 8003cca:	f7ff fd33 	bl	8003734 <pwm>
				HOUI_def=JY901_def_set();
 8003cce:	f7ff fcf1 	bl	80036b4 <JY901_def_set>
 8003cd2:	4ba5      	ldr	r3, [pc, #660]	; (8003f68 <motor_move+0x368>)
 8003cd4:	8018      	strh	r0, [r3, #0]
 8003cd6:	e181      	b.n	8003fdc <motor_move+0x3dc>
			switch(Ldata1){
 8003cd8:	2a96      	cmp	r2, #150	; 0x96
 8003cda:	d05a      	beq.n	8003d92 <motor_move+0x192>
 8003cdc:	d826      	bhi.n	8003d2c <motor_move+0x12c>
 8003cde:	2a0a      	cmp	r2, #10
 8003ce0:	d048      	beq.n	8003d74 <motor_move+0x174>
 8003ce2:	2a64      	cmp	r2, #100	; 0x64
 8003ce4:	d19c      	bne.n	8003c20 <motor_move+0x20>
				if(tempL==3){
 8003ce6:	4c9f      	ldr	r4, [pc, #636]	; (8003f64 <motor_move+0x364>)
 8003ce8:	7822      	ldrb	r2, [r4, #0]
 8003cea:	2a03      	cmp	r2, #3
 8003cec:	d10f      	bne.n	8003d0e <motor_move+0x10e>
				pwm(1000,1000,1000,1000);
 8003cee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7ff fd1c 	bl	8003734 <pwm>
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003cfc:	4897      	ldr	r0, [pc, #604]	; (8003f5c <motor_move+0x35c>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d04:	f7fd fab2 	bl	800126c <HAL_GPIO_WritePin>
				HAL_Delay(delay_time);
 8003d08:	2007      	movs	r0, #7
 8003d0a:	f7fc ff91 	bl	8000c30 <HAL_Delay>
				pwm(0,0,0,(motorR*4));tempL=2;
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f9b6 3000 	ldrsh.w	r3, [r6]
 8003d14:	4611      	mov	r1, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	4610      	mov	r0, r2
 8003d1a:	f7ff fd0b 	bl	8003734 <pwm>
 8003d1e:	2302      	movs	r3, #2
 8003d20:	7023      	strb	r3, [r4, #0]
				HOUI_def=JY901_def_set();
 8003d22:	f7ff fcc7 	bl	80036b4 <JY901_def_set>
 8003d26:	4b90      	ldr	r3, [pc, #576]	; (8003f68 <motor_move+0x368>)
 8003d28:	8018      	strh	r0, [r3, #0]
 8003d2a:	e054      	b.n	8003dd6 <motor_move+0x1d6>
			switch(Ldata1){
 8003d2c:	2ac8      	cmp	r2, #200	; 0xc8
 8003d2e:	4d8d      	ldr	r5, [pc, #564]	; (8003f64 <motor_move+0x364>)
 8003d30:	d002      	beq.n	8003d38 <motor_move+0x138>
 8003d32:	2afa      	cmp	r2, #250	; 0xfa
 8003d34:	f47f af74 	bne.w	8003c20 <motor_move+0x20>
				if(tempL==2){
 8003d38:	782b      	ldrb	r3, [r5, #0]
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d10f      	bne.n	8003d5e <motor_move+0x15e>
					pwm(1000,1000,1000,1000);
 8003d3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d42:	461a      	mov	r2, r3
 8003d44:	4619      	mov	r1, r3
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7ff fcf4 	bl	8003734 <pwm>
					HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003d4c:	4883      	ldr	r0, [pc, #524]	; (8003f5c <motor_move+0x35c>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d54:	f7fd fa8a 	bl	800126c <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 8003d58:	2007      	movs	r0, #7
 8003d5a:	f7fc ff69 	bl	8000c30 <HAL_Delay>
				pwm(0,0,(motorR*4),0);tempL=3;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	f9b6 2000 	ldrsh.w	r2, [r6]
 8003d64:	4619      	mov	r1, r3
 8003d66:	4618      	mov	r0, r3
 8003d68:	0092      	lsls	r2, r2, #2
 8003d6a:	f7ff fce3 	bl	8003734 <pwm>
 8003d6e:	2303      	movs	r3, #3
 8003d70:	702b      	strb	r3, [r5, #0]
 8003d72:	e7d6      	b.n	8003d22 <motor_move+0x122>
				pwm(1000,1000,1000,1000);
 8003d74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d78:	461a      	mov	r2, r3
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f7ff fcd9 	bl	8003734 <pwm>
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003d82:	2200      	movs	r2, #0
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 8003d84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d88:	4874      	ldr	r0, [pc, #464]	; (8003f5c <motor_move+0x35c>)
}
 8003d8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 8003d8e:	f7fd ba6d 	b.w	800126c <HAL_GPIO_WritePin>
				if(tempL==3){
 8003d92:	4c74      	ldr	r4, [pc, #464]	; (8003f64 <motor_move+0x364>)
 8003d94:	7822      	ldrb	r2, [r4, #0]
 8003d96:	2a03      	cmp	r2, #3
 8003d98:	d10f      	bne.n	8003dba <motor_move+0x1ba>
					pwm(1000,1000,1000,1000);
 8003d9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d9e:	461a      	mov	r2, r3
 8003da0:	4619      	mov	r1, r3
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7ff fcc6 	bl	8003734 <pwm>
					HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003da8:	486c      	ldr	r0, [pc, #432]	; (8003f5c <motor_move+0x35c>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003db0:	f7fd fa5c 	bl	800126c <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 8003db4:	2007      	movs	r0, #7
 8003db6:	f7fc ff3b 	bl	8000c30 <HAL_Delay>
				pwm(0,0,0,(motorR*4));
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f9b6 3000 	ldrsh.w	r3, [r6]
 8003dc0:	4611      	mov	r1, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	4610      	mov	r0, r2
 8003dc6:	f7ff fcb5 	bl	8003734 <pwm>
				HOUI_def=JY901_def_set();
 8003dca:	f7ff fc73 	bl	80036b4 <JY901_def_set>
 8003dce:	4b66      	ldr	r3, [pc, #408]	; (8003f68 <motor_move+0x368>)
 8003dd0:	8018      	strh	r0, [r3, #0]
				tempL=2;
 8003dd2:	2302      	movs	r3, #2
 8003dd4:	7023      	strb	r3, [r4, #0]
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	e7d4      	b.n	8003d84 <motor_move+0x184>
			  if(tempR==3){
 8003dda:	4b61      	ldr	r3, [pc, #388]	; (8003f60 <motor_move+0x360>)
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	2b03      	cmp	r3, #3
 8003de0:	d10f      	bne.n	8003e02 <motor_move+0x202>
				  pwm(1000,1000,1000,1000);
 8003de2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003de6:	461a      	mov	r2, r3
 8003de8:	4619      	mov	r1, r3
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7ff fca2 	bl	8003734 <pwm>
				  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003df0:	485a      	ldr	r0, [pc, #360]	; (8003f5c <motor_move+0x35c>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003df8:	f7fd fa38 	bl	800126c <HAL_GPIO_WritePin>
				  HAL_Delay(delay_time);
 8003dfc:	2007      	movs	r0, #7
 8003dfe:	f7fc ff17 	bl	8000c30 <HAL_Delay>
				  switch(Ldata1){
 8003e02:	2c96      	cmp	r4, #150	; 0x96
 8003e04:	f000 81ae 	beq.w	8004164 <motor_move+0x564>
 8003e08:	d819      	bhi.n	8003e3e <motor_move+0x23e>
 8003e0a:	2c0a      	cmp	r4, #10
 8003e0c:	f000 819d 	beq.w	800414a <motor_move+0x54a>
 8003e10:	2c64      	cmp	r4, #100	; 0x64
 8003e12:	d039      	beq.n	8003e88 <motor_move+0x288>
						  pwm(1000,1000,1000,1000);
 8003e14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e18:	461a      	mov	r2, r3
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff fc89 	bl	8003734 <pwm>
						  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003e22:	2200      	movs	r2, #0
 8003e24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e28:	484c      	ldr	r0, [pc, #304]	; (8003f5c <motor_move+0x35c>)
 8003e2a:	f7fd fa1f 	bl	800126c <HAL_GPIO_WritePin>
						  tempL=0;
 8003e2e:	2200      	movs	r2, #0
 8003e30:	4b4c      	ldr	r3, [pc, #304]	; (8003f64 <motor_move+0x364>)
 8003e32:	701a      	strb	r2, [r3, #0]
			  tempR=2;
 8003e34:	2202      	movs	r2, #2
 8003e36:	4b4a      	ldr	r3, [pc, #296]	; (8003f60 <motor_move+0x360>)
 8003e38:	701a      	strb	r2, [r3, #0]
		break;
 8003e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				  switch(Ldata1){
 8003e3e:	2cc8      	cmp	r4, #200	; 0xc8
 8003e40:	4f48      	ldr	r7, [pc, #288]	; (8003f64 <motor_move+0x364>)
 8003e42:	d001      	beq.n	8003e48 <motor_move+0x248>
			switch(Ldata1){
 8003e44:	2cfa      	cmp	r4, #250	; 0xfa
 8003e46:	d1e5      	bne.n	8003e14 <motor_move+0x214>
				if(tempL==2){
 8003e48:	783b      	ldrb	r3, [r7, #0]
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d10f      	bne.n	8003e6e <motor_move+0x26e>
					pwm(1000,1000,1000,1000);
 8003e4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e52:	461a      	mov	r2, r3
 8003e54:	4619      	mov	r1, r3
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7ff fc6c 	bl	8003734 <pwm>
					HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003e5c:	483f      	ldr	r0, [pc, #252]	; (8003f5c <motor_move+0x35c>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e64:	f7fd fa02 	bl	800126c <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 8003e68:	2007      	movs	r0, #7
 8003e6a:	f7fc fee1 	bl	8000c30 <HAL_Delay>
				  pwm(0,(motorL*4),(motorR*4),0);tempL=3;//
 8003e6e:	2300      	movs	r3, #0
 8003e70:	f9b6 2000 	ldrsh.w	r2, [r6]
 8003e74:	f9b5 1000 	ldrsh.w	r1, [r5]
 8003e78:	4618      	mov	r0, r3
 8003e7a:	0092      	lsls	r2, r2, #2
 8003e7c:	0089      	lsls	r1, r1, #2
 8003e7e:	f7ff fc59 	bl	8003734 <pwm>
 8003e82:	2303      	movs	r3, #3
 8003e84:	703b      	strb	r3, [r7, #0]
 8003e86:	e168      	b.n	800415a <motor_move+0x55a>
						  if(tempL==3){
 8003e88:	4c36      	ldr	r4, [pc, #216]	; (8003f64 <motor_move+0x364>)
 8003e8a:	7822      	ldrb	r2, [r4, #0]
 8003e8c:	2a03      	cmp	r2, #3
 8003e8e:	d10f      	bne.n	8003eb0 <motor_move+0x2b0>
							 pwm(1000,1000,1000,1000);
 8003e90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e94:	461a      	mov	r2, r3
 8003e96:	4619      	mov	r1, r3
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7ff fc4b 	bl	8003734 <pwm>
							  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003e9e:	482f      	ldr	r0, [pc, #188]	; (8003f5c <motor_move+0x35c>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ea6:	f7fd f9e1 	bl	800126c <HAL_GPIO_WritePin>
							 HAL_Delay(delay_time);
 8003eaa:	2007      	movs	r0, #7
 8003eac:	f7fc fec0 	bl	8000c30 <HAL_Delay>
						  if((motorL)==(motorR)){
 8003eb0:	f9b5 1000 	ldrsh.w	r1, [r5]
 8003eb4:	f9b6 3000 	ldrsh.w	r3, [r6]
 8003eb8:	4299      	cmp	r1, r3
 8003eba:	f040 816b 	bne.w	8004194 <motor_move+0x594>
							  recuber(Ldata1,motorL);
 8003ebe:	b2c9      	uxtb	r1, r1
 8003ec0:	2064      	movs	r0, #100	; 0x64
 8003ec2:	f7ff fd9d 	bl	8003a00 <recuber>
						  tempL=2;
 8003ec6:	2302      	movs	r3, #2
 8003ec8:	7023      	strb	r3, [r4, #0]
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ed0:	4822      	ldr	r0, [pc, #136]	; (8003f5c <motor_move+0x35c>)
 8003ed2:	f7fd f9cb 	bl	800126c <HAL_GPIO_WritePin>
				break;
 8003ed6:	e7ad      	b.n	8003e34 <motor_move+0x234>
			  if(tempR==2){
 8003ed8:	f898 3000 	ldrb.w	r3, [r8]
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d10f      	bne.n	8003f00 <motor_move+0x300>
				  pwm(1000,1000,1000,1000);
 8003ee0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f7ff fc23 	bl	8003734 <pwm>
				  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003eee:	481b      	ldr	r0, [pc, #108]	; (8003f5c <motor_move+0x35c>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ef6:	f7fd f9b9 	bl	800126c <HAL_GPIO_WritePin>
				  HAL_Delay(delay_time);
 8003efa:	2007      	movs	r0, #7
 8003efc:	f7fc fe98 	bl	8000c30 <HAL_Delay>
				switch(Ldata1){
 8003f00:	2c96      	cmp	r4, #150	; 0x96
 8003f02:	d06e      	beq.n	8003fe2 <motor_move+0x3e2>
 8003f04:	d832      	bhi.n	8003f6c <motor_move+0x36c>
			switch(Ldata1){
 8003f06:	2c0a      	cmp	r4, #10
 8003f08:	f000 814f 	beq.w	80041aa <motor_move+0x5aa>
 8003f0c:	2c64      	cmp	r4, #100	; 0x64
 8003f0e:	d132      	bne.n	8003f76 <motor_move+0x376>
				if(tempL==3){
 8003f10:	4c14      	ldr	r4, [pc, #80]	; (8003f64 <motor_move+0x364>)
 8003f12:	7822      	ldrb	r2, [r4, #0]
 8003f14:	2a03      	cmp	r2, #3
 8003f16:	d10f      	bne.n	8003f38 <motor_move+0x338>
					pwm(1000,1000,1000,1000);
 8003f18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4619      	mov	r1, r3
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7ff fc07 	bl	8003734 <pwm>
					HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003f26:	480d      	ldr	r0, [pc, #52]	; (8003f5c <motor_move+0x35c>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f2e:	f7fd f99d 	bl	800126c <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 8003f32:	2007      	movs	r0, #7
 8003f34:	f7fc fe7c 	bl	8000c30 <HAL_Delay>
				pwm((motorL*4),0,0,(motorR*4));tempL=2;
 8003f38:	f9b6 3000 	ldrsh.w	r3, [r6]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f9b5 0000 	ldrsh.w	r0, [r5]
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	4611      	mov	r1, r2
 8003f46:	0080      	lsls	r0, r0, #2
 8003f48:	f7ff fbf4 	bl	8003734 <pwm>
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	7023      	strb	r3, [r4, #0]
 8003f50:	e091      	b.n	8004076 <motor_move+0x476>
 8003f52:	bf00      	nop
 8003f54:	200000aa 	.word	0x200000aa
 8003f58:	200000b8 	.word	0x200000b8
 8003f5c:	40020c00 	.word	0x40020c00
 8003f60:	20000089 	.word	0x20000089
 8003f64:	20000088 	.word	0x20000088
 8003f68:	200000a8 	.word	0x200000a8
				switch(Ldata1){
 8003f6c:	2cc8      	cmp	r4, #200	; 0xc8
 8003f6e:	4f93      	ldr	r7, [pc, #588]	; (80041bc <motor_move+0x5bc>)
 8003f70:	d016      	beq.n	8003fa0 <motor_move+0x3a0>
 8003f72:	2cfa      	cmp	r4, #250	; 0xfa
 8003f74:	d060      	beq.n	8004038 <motor_move+0x438>
						pwm(1000,1000,1000,1000);
 8003f76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7ff fbd8 	bl	8003734 <pwm>
						HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003f84:	2200      	movs	r2, #0
 8003f86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f8a:	488d      	ldr	r0, [pc, #564]	; (80041c0 <motor_move+0x5c0>)
 8003f8c:	f7fd f96e 	bl	800126c <HAL_GPIO_WritePin>
						tempL=0;
 8003f90:	2200      	movs	r2, #0
 8003f92:	4b8a      	ldr	r3, [pc, #552]	; (80041bc <motor_move+0x5bc>)
 8003f94:	701a      	strb	r2, [r3, #0]
			  tempR=3;
 8003f96:	2303      	movs	r3, #3
 8003f98:	f888 3000 	strb.w	r3, [r8]
		break;
 8003f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						  if(tempL==2){
 8003fa0:	783b      	ldrb	r3, [r7, #0]
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d10f      	bne.n	8003fc6 <motor_move+0x3c6>
							  pwm(1000,1000,1000,1000);
 8003fa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003faa:	461a      	mov	r2, r3
 8003fac:	4619      	mov	r1, r3
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff fbc0 	bl	8003734 <pwm>
							  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003fb4:	4882      	ldr	r0, [pc, #520]	; (80041c0 <motor_move+0x5c0>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003fbc:	f7fd f956 	bl	800126c <HAL_GPIO_WritePin>
							  HAL_Delay(delay_time);
 8003fc0:	2007      	movs	r0, #7
 8003fc2:	f7fc fe35 	bl	8000c30 <HAL_Delay>
						  if((motorL)==(motorR)){
 8003fc6:	f9b5 0000 	ldrsh.w	r0, [r5]
 8003fca:	f9b6 2000 	ldrsh.w	r2, [r6]
 8003fce:	4290      	cmp	r0, r2
 8003fd0:	f47f ae77 	bne.w	8003cc2 <motor_move+0xc2>
							  recuber(Ldata1,motorL);
 8003fd4:	b2c1      	uxtb	r1, r0
 8003fd6:	20c8      	movs	r0, #200	; 0xc8
 8003fd8:	f7ff fd12 	bl	8003a00 <recuber>
				tempL=3;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	703b      	strb	r3, [r7, #0]
 8003fe0:	e023      	b.n	800402a <motor_move+0x42a>
						if(tempL==3){
 8003fe2:	4c76      	ldr	r4, [pc, #472]	; (80041bc <motor_move+0x5bc>)
 8003fe4:	7822      	ldrb	r2, [r4, #0]
 8003fe6:	2a03      	cmp	r2, #3
 8003fe8:	d10f      	bne.n	800400a <motor_move+0x40a>
							pwm(1000,1000,1000,1000);
 8003fea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fee:	461a      	mov	r2, r3
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f7ff fb9e 	bl	8003734 <pwm>
							HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8003ff8:	4871      	ldr	r0, [pc, #452]	; (80041c0 <motor_move+0x5c0>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004000:	f7fd f934 	bl	800126c <HAL_GPIO_WritePin>
							HAL_Delay(delay_time);
 8004004:	2007      	movs	r0, #7
 8004006:	f7fc fe13 	bl	8000c30 <HAL_Delay>
						pwm(0,(motorL*4),0,(motorR*4));
 800400a:	2200      	movs	r2, #0
 800400c:	f9b6 3000 	ldrsh.w	r3, [r6]
 8004010:	f9b5 1000 	ldrsh.w	r1, [r5]
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	4610      	mov	r0, r2
 8004018:	0089      	lsls	r1, r1, #2
 800401a:	f7ff fb8b 	bl	8003734 <pwm>
						HOUI_def=JY901_def_set();
 800401e:	f7ff fb49 	bl	80036b4 <JY901_def_set>
 8004022:	4b68      	ldr	r3, [pc, #416]	; (80041c4 <motor_move+0x5c4>)
 8004024:	8018      	strh	r0, [r3, #0]
						tempL=2;
 8004026:	2302      	movs	r3, #2
 8004028:	7023      	strb	r3, [r4, #0]
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 800402a:	2201      	movs	r2, #1
 800402c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004030:	4863      	ldr	r0, [pc, #396]	; (80041c0 <motor_move+0x5c0>)
 8004032:	f7fd f91b 	bl	800126c <HAL_GPIO_WritePin>
				break;
 8004036:	e7ae      	b.n	8003f96 <motor_move+0x396>
						if(tempL==2){
 8004038:	783b      	ldrb	r3, [r7, #0]
 800403a:	2b02      	cmp	r3, #2
 800403c:	d10f      	bne.n	800405e <motor_move+0x45e>
							pwm(1000,1000,1000,1000);
 800403e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004042:	461a      	mov	r2, r3
 8004044:	4619      	mov	r1, r3
 8004046:	4618      	mov	r0, r3
 8004048:	f7ff fb74 	bl	8003734 <pwm>
							HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 800404c:	485c      	ldr	r0, [pc, #368]	; (80041c0 <motor_move+0x5c0>)
 800404e:	2200      	movs	r2, #0
 8004050:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004054:	f7fd f90a 	bl	800126c <HAL_GPIO_WritePin>
							HAL_Delay(delay_time);
 8004058:	2007      	movs	r0, #7
 800405a:	f7fc fde9 	bl	8000c30 <HAL_Delay>
						pwm(0,(motorL*4),(motorR*4),0);tempL=3;
 800405e:	2300      	movs	r3, #0
 8004060:	f9b6 2000 	ldrsh.w	r2, [r6]
 8004064:	f9b5 1000 	ldrsh.w	r1, [r5]
 8004068:	4618      	mov	r0, r3
 800406a:	0092      	lsls	r2, r2, #2
 800406c:	0089      	lsls	r1, r1, #2
 800406e:	f7ff fb61 	bl	8003734 <pwm>
 8004072:	2303      	movs	r3, #3
 8004074:	703b      	strb	r3, [r7, #0]
				HOUI_def=JY901_def_set();
 8004076:	f7ff fb1d 	bl	80036b4 <JY901_def_set>
 800407a:	4b52      	ldr	r3, [pc, #328]	; (80041c4 <motor_move+0x5c4>)
 800407c:	8018      	strh	r0, [r3, #0]
 800407e:	e7d4      	b.n	800402a <motor_move+0x42a>
			if(tempR==3){
 8004080:	4b51      	ldr	r3, [pc, #324]	; (80041c8 <motor_move+0x5c8>)
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	2b03      	cmp	r3, #3
 8004086:	d10f      	bne.n	80040a8 <motor_move+0x4a8>
				pwm(1000,1000,1000,1000);
 8004088:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800408c:	461a      	mov	r2, r3
 800408e:	4619      	mov	r1, r3
 8004090:	4618      	mov	r0, r3
 8004092:	f7ff fb4f 	bl	8003734 <pwm>
				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8004096:	484a      	ldr	r0, [pc, #296]	; (80041c0 <motor_move+0x5c0>)
 8004098:	2200      	movs	r2, #0
 800409a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800409e:	f7fd f8e5 	bl	800126c <HAL_GPIO_WritePin>
				HAL_Delay(delay_time);
 80040a2:	2007      	movs	r0, #7
 80040a4:	f7fc fdc4 	bl	8000c30 <HAL_Delay>
			switch(Ldata1){
 80040a8:	2c96      	cmp	r4, #150	; 0x96
 80040aa:	d05b      	beq.n	8004164 <motor_move+0x564>
 80040ac:	d825      	bhi.n	80040fa <motor_move+0x4fa>
 80040ae:	2c0a      	cmp	r4, #10
 80040b0:	d04b      	beq.n	800414a <motor_move+0x54a>
 80040b2:	2c64      	cmp	r4, #100	; 0x64
 80040b4:	f47f aeae 	bne.w	8003e14 <motor_move+0x214>
				  if(tempL==3){
 80040b8:	4c40      	ldr	r4, [pc, #256]	; (80041bc <motor_move+0x5bc>)
 80040ba:	7822      	ldrb	r2, [r4, #0]
 80040bc:	2a03      	cmp	r2, #3
 80040be:	d10f      	bne.n	80040e0 <motor_move+0x4e0>
				 	pwm(1000,1000,1000,1000);
 80040c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040c4:	461a      	mov	r2, r3
 80040c6:	4619      	mov	r1, r3
 80040c8:	4618      	mov	r0, r3
 80040ca:	f7ff fb33 	bl	8003734 <pwm>
					  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 80040ce:	483c      	ldr	r0, [pc, #240]	; (80041c0 <motor_move+0x5c0>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80040d6:	f7fd f8c9 	bl	800126c <HAL_GPIO_WritePin>
				 	HAL_Delay(delay_time);
 80040da:	2007      	movs	r0, #7
 80040dc:	f7fc fda8 	bl	8000c30 <HAL_Delay>
				  pwm((motorL*4),0,0,(motorR*4));tempL=2;
 80040e0:	f9b6 3000 	ldrsh.w	r3, [r6]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f9b5 0000 	ldrsh.w	r0, [r5]
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	4611      	mov	r1, r2
 80040ee:	0080      	lsls	r0, r0, #2
 80040f0:	f7ff fb20 	bl	8003734 <pwm>
 80040f4:	2302      	movs	r3, #2
 80040f6:	7023      	strb	r3, [r4, #0]
 80040f8:	e02f      	b.n	800415a <motor_move+0x55a>
			switch(Ldata1){
 80040fa:	2cc8      	cmp	r4, #200	; 0xc8
 80040fc:	4f2f      	ldr	r7, [pc, #188]	; (80041bc <motor_move+0x5bc>)
 80040fe:	f47f aea1 	bne.w	8003e44 <motor_move+0x244>
				  if(tempL==2){
 8004102:	783b      	ldrb	r3, [r7, #0]
 8004104:	2b02      	cmp	r3, #2
 8004106:	d10f      	bne.n	8004128 <motor_move+0x528>
					  pwm(1000,1000,1000,1000);
 8004108:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800410c:	461a      	mov	r2, r3
 800410e:	4619      	mov	r1, r3
 8004110:	4618      	mov	r0, r3
 8004112:	f7ff fb0f 	bl	8003734 <pwm>
					  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8004116:	482a      	ldr	r0, [pc, #168]	; (80041c0 <motor_move+0x5c0>)
 8004118:	2200      	movs	r2, #0
 800411a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800411e:	f7fd f8a5 	bl	800126c <HAL_GPIO_WritePin>
					  HAL_Delay(delay_time);
 8004122:	2007      	movs	r0, #7
 8004124:	f7fc fd84 	bl	8000c30 <HAL_Delay>
				  pwm((motorL*4),0,(motorR*4),0);
 8004128:	2300      	movs	r3, #0
 800412a:	f9b6 2000 	ldrsh.w	r2, [r6]
 800412e:	f9b5 0000 	ldrsh.w	r0, [r5]
 8004132:	4619      	mov	r1, r3
 8004134:	0092      	lsls	r2, r2, #2
 8004136:	0080      	lsls	r0, r0, #2
 8004138:	f7ff fafc 	bl	8003734 <pwm>
					HOUI_def=JY901_def_set();
 800413c:	f7ff faba 	bl	80036b4 <JY901_def_set>
 8004140:	4b20      	ldr	r3, [pc, #128]	; (80041c4 <motor_move+0x5c4>)
 8004142:	8018      	strh	r0, [r3, #0]
				  tempL=3;
 8004144:	2303      	movs	r3, #3
 8004146:	703b      	strb	r3, [r7, #0]
 8004148:	e6bf      	b.n	8003eca <motor_move+0x2ca>
				pwm(0,(motorL*4),0,0);
 800414a:	2300      	movs	r3, #0
 800414c:	f9b5 1000 	ldrsh.w	r1, [r5]
 8004150:	461a      	mov	r2, r3
 8004152:	0089      	lsls	r1, r1, #2
 8004154:	4618      	mov	r0, r3
 8004156:	f7ff faed 	bl	8003734 <pwm>
				HOUI_def=JY901_def_set();
 800415a:	f7ff faab 	bl	80036b4 <JY901_def_set>
 800415e:	4b19      	ldr	r3, [pc, #100]	; (80041c4 <motor_move+0x5c4>)
 8004160:	8018      	strh	r0, [r3, #0]
 8004162:	e6b2      	b.n	8003eca <motor_move+0x2ca>
				if(tempL==3){
 8004164:	4c15      	ldr	r4, [pc, #84]	; (80041bc <motor_move+0x5bc>)
 8004166:	7822      	ldrb	r2, [r4, #0]
 8004168:	2a03      	cmp	r2, #3
 800416a:	d10f      	bne.n	800418c <motor_move+0x58c>
					pwm(1000,1000,1000,1000);
 800416c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004170:	461a      	mov	r2, r3
 8004172:	4619      	mov	r1, r3
 8004174:	4618      	mov	r0, r3
 8004176:	f7ff fadd 	bl	8003734 <pwm>
					HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 800417a:	4811      	ldr	r0, [pc, #68]	; (80041c0 <motor_move+0x5c0>)
 800417c:	2200      	movs	r2, #0
 800417e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004182:	f7fd f873 	bl	800126c <HAL_GPIO_WritePin>
					HAL_Delay(delay_time);
 8004186:	2007      	movs	r0, #7
 8004188:	f7fc fd52 	bl	8000c30 <HAL_Delay>
				pwm(0,(motorL*4),0,(motorR*4));
 800418c:	f9b6 3000 	ldrsh.w	r3, [r6]
 8004190:	f9b5 1000 	ldrsh.w	r1, [r5]
						  pwm(0,(motorL*4),0,(motorR*4));
 8004194:	2200      	movs	r2, #0
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	0089      	lsls	r1, r1, #2
 800419a:	4610      	mov	r0, r2
 800419c:	f7ff faca 	bl	8003734 <pwm>
							HOUI_def=JY901_def_set();
 80041a0:	f7ff fa88 	bl	80036b4 <JY901_def_set>
 80041a4:	4b07      	ldr	r3, [pc, #28]	; (80041c4 <motor_move+0x5c4>)
 80041a6:	8018      	strh	r0, [r3, #0]
 80041a8:	e68d      	b.n	8003ec6 <motor_move+0x2c6>
				pwm((motorL*4),0,0,0);
 80041aa:	2300      	movs	r3, #0
 80041ac:	f9b5 0000 	ldrsh.w	r0, [r5]
 80041b0:	461a      	mov	r2, r3
 80041b2:	4619      	mov	r1, r3
 80041b4:	0080      	lsls	r0, r0, #2
 80041b6:	f7ff fabd 	bl	8003734 <pwm>
 80041ba:	e75c      	b.n	8004076 <motor_move+0x476>
 80041bc:	20000088 	.word	0x20000088
 80041c0:	40020c00 	.word	0x40020c00
 80041c4:	200000a8 	.word	0x200000a8
 80041c8:	20000089 	.word	0x20000089

080041cc <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80041cc:	4b0a      	ldr	r3, [pc, #40]	; (80041f8 <MX_DMA_Init+0x2c>)
{
 80041ce:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA2_CLK_ENABLE();
 80041d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 80041d2:	2101      	movs	r1, #1
 80041d4:	203a      	movs	r0, #58	; 0x3a
  __HAL_RCC_DMA2_CLK_ENABLE();
 80041d6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80041da:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 80041dc:	2200      	movs	r2, #0
  __HAL_RCC_DMA2_CLK_ENABLE();
 80041de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041e4:	9301      	str	r3, [sp, #4]
 80041e6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 80041e8:	f7fc fd42 	bl	8000c70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80041ec:	203a      	movs	r0, #58	; 0x3a
 80041ee:	f7fc fd77 	bl	8000ce0 <HAL_NVIC_EnableIRQ>

}
 80041f2:	b003      	add	sp, #12
 80041f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80041f8:	40023800 	.word	0x40023800

080041fc <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80041fc:	4b37      	ldr	r3, [pc, #220]	; (80042dc <MX_GPIO_Init+0xe0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80041fe:	f44f 4170 	mov.w	r1, #61440	; 0xf000
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004202:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004204:	f042 0210 	orr.w	r2, r2, #16
{
 8004208:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800420a:	631a      	str	r2, [r3, #48]	; 0x30
{
 800420c:	b08d      	sub	sp, #52	; 0x34
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800420e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|USER_LED_Pin|GPIO_PIN_11 
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004210:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8004212:	4f33      	ldr	r7, [pc, #204]	; (80042e0 <MX_GPIO_Init+0xe4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004214:	2601      	movs	r6, #1
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004216:	f002 0210 	and.w	r2, r2, #16
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|USER_LED_Pin|GPIO_PIN_11 
 800421a:	4d32      	ldr	r5, [pc, #200]	; (80042e4 <MX_GPIO_Init+0xe8>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800421c:	4638      	mov	r0, r7
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800421e:	9201      	str	r2, [sp, #4]
 8004220:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004222:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004224:	f042 0204 	orr.w	r2, r2, #4
 8004228:	631a      	str	r2, [r3, #48]	; 0x30
 800422a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800422c:	f002 0204 	and.w	r2, r2, #4
 8004230:	9202      	str	r2, [sp, #8]
 8004232:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004234:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004236:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800423a:	631a      	str	r2, [r3, #48]	; 0x30
 800423c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800423e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004242:	9203      	str	r2, [sp, #12]
 8004244:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004246:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004248:	f042 0201 	orr.w	r2, r2, #1
 800424c:	631a      	str	r2, [r3, #48]	; 0x30
 800424e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004250:	f002 0201 	and.w	r2, r2, #1
 8004254:	9204      	str	r2, [sp, #16]
 8004256:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004258:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800425a:	f042 0202 	orr.w	r2, r2, #2
 800425e:	631a      	str	r2, [r3, #48]	; 0x30
 8004260:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004262:	f002 0202 	and.w	r2, r2, #2
 8004266:	9205      	str	r2, [sp, #20]
 8004268:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800426a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800426c:	f042 0208 	orr.w	r2, r2, #8
 8004270:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8004272:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004276:	f003 0308 	and.w	r3, r3, #8
 800427a:	9306      	str	r3, [sp, #24]
 800427c:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800427e:	f7fc fff5 	bl	800126c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|USER_LED_Pin|GPIO_PIN_11 
 8004282:	2200      	movs	r2, #0
 8004284:	4628      	mov	r0, r5
 8004286:	f640 710e 	movw	r1, #3854	; 0xf0e
 800428a:	f7fc ffef 	bl	800126c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800428e:	230c      	movs	r3, #12
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004290:	a907      	add	r1, sp, #28
 8004292:	4815      	ldr	r0, [pc, #84]	; (80042e8 <MX_GPIO_Init+0xec>)
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004294:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004296:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004298:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800429a:	f7fc fef7 	bl	800108c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800429e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042a2:	a907      	add	r1, sp, #28
 80042a4:	4811      	ldr	r0, [pc, #68]	; (80042ec <MX_GPIO_Init+0xf0>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80042a6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80042a8:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042aa:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042ac:	f7fc feee 	bl	800108c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80042b0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042b4:	a907      	add	r1, sp, #28
 80042b6:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042b8:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80042ba:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042bc:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042be:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042c0:	f7fc fee4 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PDPin PD11 
                           PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|USER_LED_Pin|GPIO_PIN_11 
 80042c4:	f640 730e 	movw	r3, #3854	; 0xf0e
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80042c8:	a907      	add	r1, sp, #28
 80042ca:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042cc:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|USER_LED_Pin|GPIO_PIN_11 
 80042ce:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042d2:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80042d4:	f7fc feda 	bl	800108c <HAL_GPIO_Init>

}
 80042d8:	b00d      	add	sp, #52	; 0x34
 80042da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042dc:	40023800 	.word	0x40023800
 80042e0:	40020400 	.word	0x40020400
 80042e4:	40020c00 	.word	0x40020c00
 80042e8:	40021000 	.word	0x40021000
 80042ec:	40020800 	.word	0x40020800

080042f0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80042f0:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80042f2:	4817      	ldr	r0, [pc, #92]	; (8004350 <MX_I2C1_Init+0x60>)
  hi2c1.Init.Timing = 0x40D32A31;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042f4:	2201      	movs	r2, #1
  hi2c1.Instance = I2C1;
 80042f6:	4b17      	ldr	r3, [pc, #92]	; (8004354 <MX_I2C1_Init+0x64>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042f8:	60c2      	str	r2, [r0, #12]
  hi2c1.Instance = I2C1;
 80042fa:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x40D32A31;
 80042fc:	f503 0352 	add.w	r3, r3, #13762560	; 0xd20000
 8004300:	f503 4356 	add.w	r3, r3, #54784	; 0xd600
 8004304:	3331      	adds	r3, #49	; 0x31
 8004306:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004308:	2300      	movs	r3, #0
 800430a:	6083      	str	r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800430c:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800430e:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004310:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004312:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004314:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004316:	f7fd f8f0 	bl	80014fa <HAL_I2C_Init>
 800431a:	b118      	cbz	r0, 8004324 <MX_I2C1_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 800431c:	2143      	movs	r1, #67	; 0x43
 800431e:	480e      	ldr	r0, [pc, #56]	; (8004358 <MX_I2C1_Init+0x68>)
 8004320:	f000 fdf4 	bl	8004f0c <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004324:	2100      	movs	r1, #0
 8004326:	480a      	ldr	r0, [pc, #40]	; (8004350 <MX_I2C1_Init+0x60>)
 8004328:	f7fd fb47 	bl	80019ba <HAL_I2CEx_ConfigAnalogFilter>
 800432c:	b118      	cbz	r0, 8004336 <MX_I2C1_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 800432e:	214a      	movs	r1, #74	; 0x4a
 8004330:	4809      	ldr	r0, [pc, #36]	; (8004358 <MX_I2C1_Init+0x68>)
 8004332:	f000 fdeb 	bl	8004f0c <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004336:	2100      	movs	r1, #0
 8004338:	4805      	ldr	r0, [pc, #20]	; (8004350 <MX_I2C1_Init+0x60>)
 800433a:	f7fd fb64 	bl	8001a06 <HAL_I2CEx_ConfigDigitalFilter>
 800433e:	b128      	cbz	r0, 800434c <MX_I2C1_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004340:	2151      	movs	r1, #81	; 0x51
 8004342:	4805      	ldr	r0, [pc, #20]	; (8004358 <MX_I2C1_Init+0x68>)
  }

}
 8004344:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004348:	f000 bde0 	b.w	8004f0c <_Error_Handler>
 800434c:	bd08      	pop	{r3, pc}
 800434e:	bf00      	nop
 8004350:	20000184 	.word	0x20000184
 8004354:	40005400 	.word	0x40005400
 8004358:	08005eb5 	.word	0x08005eb5

0800435c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800435c:	b508      	push	{r3, lr}

  hi2c3.Instance = I2C3;
 800435e:	4817      	ldr	r0, [pc, #92]	; (80043bc <MX_I2C3_Init+0x60>)
  hi2c3.Init.Timing = 0x40D32A31;
  hi2c3.Init.OwnAddress1 = 0;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004360:	2201      	movs	r2, #1
  hi2c3.Instance = I2C3;
 8004362:	4b17      	ldr	r3, [pc, #92]	; (80043c0 <MX_I2C3_Init+0x64>)
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004364:	60c2      	str	r2, [r0, #12]
  hi2c3.Instance = I2C3;
 8004366:	6003      	str	r3, [r0, #0]
  hi2c3.Init.Timing = 0x40D32A31;
 8004368:	f503 0352 	add.w	r3, r3, #13762560	; 0xd20000
 800436c:	f503 434e 	add.w	r3, r3, #52736	; 0xce00
 8004370:	3331      	adds	r3, #49	; 0x31
 8004372:	6043      	str	r3, [r0, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8004374:	2300      	movs	r3, #0
 8004376:	6083      	str	r3, [r0, #8]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004378:	6103      	str	r3, [r0, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800437a:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800437c:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800437e:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004380:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8004382:	f7fd f8ba 	bl	80014fa <HAL_I2C_Init>
 8004386:	b118      	cbz	r0, 8004390 <MX_I2C3_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004388:	2164      	movs	r1, #100	; 0x64
 800438a:	480e      	ldr	r0, [pc, #56]	; (80043c4 <MX_I2C3_Init+0x68>)
 800438c:	f000 fdbe 	bl	8004f0c <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004390:	2100      	movs	r1, #0
 8004392:	480a      	ldr	r0, [pc, #40]	; (80043bc <MX_I2C3_Init+0x60>)
 8004394:	f7fd fb11 	bl	80019ba <HAL_I2CEx_ConfigAnalogFilter>
 8004398:	b118      	cbz	r0, 80043a2 <MX_I2C3_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 800439a:	216b      	movs	r1, #107	; 0x6b
 800439c:	4809      	ldr	r0, [pc, #36]	; (80043c4 <MX_I2C3_Init+0x68>)
 800439e:	f000 fdb5 	bl	8004f0c <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80043a2:	2100      	movs	r1, #0
 80043a4:	4805      	ldr	r0, [pc, #20]	; (80043bc <MX_I2C3_Init+0x60>)
 80043a6:	f7fd fb2e 	bl	8001a06 <HAL_I2CEx_ConfigDigitalFilter>
 80043aa:	b128      	cbz	r0, 80043b8 <MX_I2C3_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80043ac:	2172      	movs	r1, #114	; 0x72
 80043ae:	4805      	ldr	r0, [pc, #20]	; (80043c4 <MX_I2C3_Init+0x68>)
  }

}
 80043b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80043b4:	f000 bdaa 	b.w	8004f0c <_Error_Handler>
 80043b8:	bd08      	pop	{r3, pc}
 80043ba:	bf00      	nop
 80043bc:	20000138 	.word	0x20000138
 80043c0:	40005c00 	.word	0x40005c00
 80043c4:	08005eb5 	.word	0x08005eb5

080043c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 80043c8:	6803      	ldr	r3, [r0, #0]
 80043ca:	4a23      	ldr	r2, [pc, #140]	; (8004458 <HAL_I2C_MspInit+0x90>)
 80043cc:	4293      	cmp	r3, r2
{
 80043ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043d0:	b089      	sub	sp, #36	; 0x24
  if(i2cHandle->Instance==I2C1)
 80043d2:	d119      	bne.n	8004408 <HAL_I2C_MspInit+0x40>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80043d4:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043d6:	a903      	add	r1, sp, #12
 80043d8:	4820      	ldr	r0, [pc, #128]	; (800445c <HAL_I2C_MspInit+0x94>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80043da:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043dc:	2312      	movs	r3, #18
 80043de:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043e0:	2301      	movs	r3, #1
 80043e2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043e4:	2303      	movs	r3, #3
 80043e6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80043e8:	2304      	movs	r3, #4
 80043ea:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043ec:	f7fc fe4e 	bl	800108c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80043f0:	4b1b      	ldr	r3, [pc, #108]	; (8004460 <HAL_I2C_MspInit+0x98>)
 80043f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043f4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80043f8:	641a      	str	r2, [r3, #64]	; 0x40
 80043fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004400:	9301      	str	r3, [sp, #4]
 8004402:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8004404:	b009      	add	sp, #36	; 0x24
 8004406:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(i2cHandle->Instance==I2C3)
 8004408:	4a16      	ldr	r2, [pc, #88]	; (8004464 <HAL_I2C_MspInit+0x9c>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d1fa      	bne.n	8004404 <HAL_I2C_MspInit+0x3c>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800440e:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004412:	2712      	movs	r7, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004414:	2601      	movs	r6, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004416:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004418:	2404      	movs	r4, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800441a:	a903      	add	r1, sp, #12
 800441c:	4812      	ldr	r0, [pc, #72]	; (8004468 <HAL_I2C_MspInit+0xa0>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800441e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004420:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004422:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004424:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004426:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004428:	f7fc fe30 	bl	800108c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800442c:	f44f 7380 	mov.w	r3, #256	; 0x100
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004430:	a903      	add	r1, sp, #12
 8004432:	480e      	ldr	r0, [pc, #56]	; (800446c <HAL_I2C_MspInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004434:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004436:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004438:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800443a:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800443c:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800443e:	f7fc fe25 	bl	800108c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004442:	4b07      	ldr	r3, [pc, #28]	; (8004460 <HAL_I2C_MspInit+0x98>)
 8004444:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004446:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800444a:	641a      	str	r2, [r3, #64]	; 0x40
 800444c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004452:	9302      	str	r3, [sp, #8]
 8004454:	9b02      	ldr	r3, [sp, #8]
}
 8004456:	e7d5      	b.n	8004404 <HAL_I2C_MspInit+0x3c>
 8004458:	40005400 	.word	0x40005400
 800445c:	40020400 	.word	0x40020400
 8004460:	40023800 	.word	0x40023800
 8004464:	40005c00 	.word	0x40005c00
 8004468:	40020800 	.word	0x40020800
 800446c:	40020000 	.word	0x40020000

08004470 <oled_puts>:
	command[0]=0x40;
	command[1]=t_data;
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,200);
}

void oled_puts(char *strings){
 8004470:	b530      	push	{r4, r5, lr}
 8004472:	b089      	sub	sp, #36	; 0x24
 8004474:	4604      	mov	r4, r0
	uint8_t stringsbuf[17] = {0};
 8004476:	2211      	movs	r2, #17
 8004478:	2100      	movs	r1, #0
 800447a:	ad03      	add	r5, sp, #12
 800447c:	4628      	mov	r0, r5
 800447e:	f001 fa8d 	bl	800599c <memset>
	int 	count = 1;
	stringsbuf[0] = 0x40;
 8004482:	2340      	movs	r3, #64	; 0x40
 8004484:	1e60      	subs	r0, r4, #1
 8004486:	f88d 300c 	strb.w	r3, [sp, #12]
	int 	count = 1;
 800448a:	2301      	movs	r3, #1
	while(*strings){
 800448c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8004490:	b952      	cbnz	r2, 80044a8 <oled_puts+0x38>
		stringsbuf[count] = (uint8_t)*strings++;
		count++;
	}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)stringsbuf,count,200);
 8004492:	22c8      	movs	r2, #200	; 0xc8
 8004494:	4806      	ldr	r0, [pc, #24]	; (80044b0 <oled_puts+0x40>)
 8004496:	b29b      	uxth	r3, r3
 8004498:	2178      	movs	r1, #120	; 0x78
 800449a:	9200      	str	r2, [sp, #0]
 800449c:	462a      	mov	r2, r5
 800449e:	6800      	ldr	r0, [r0, #0]
 80044a0:	f7fd f87c 	bl	800159c <HAL_I2C_Master_Transmit>
}
 80044a4:	b009      	add	sp, #36	; 0x24
 80044a6:	bd30      	pop	{r4, r5, pc}
		stringsbuf[count] = (uint8_t)*strings++;
 80044a8:	54ea      	strb	r2, [r5, r3]
		count++;
 80044aa:	3301      	adds	r3, #1
 80044ac:	e7ee      	b.n	800448c <oled_puts+0x1c>
 80044ae:	bf00      	nop
 80044b0:	20000130 	.word	0x20000130

080044b4 <oled_writeCommand>:

void oled_writeCommand(char t_command){
 80044b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t command[2];
	command[0]=0x00;
 80044b6:	2300      	movs	r3, #0
	command[1]=t_command;
 80044b8:	f88d 000d 	strb.w	r0, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80044bc:	4806      	ldr	r0, [pc, #24]	; (80044d8 <oled_writeCommand+0x24>)
 80044be:	aa03      	add	r2, sp, #12
	command[0]=0x00;
 80044c0:	f88d 300c 	strb.w	r3, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 80044c4:	230f      	movs	r3, #15
 80044c6:	2178      	movs	r1, #120	; 0x78
 80044c8:	9300      	str	r3, [sp, #0]
 80044ca:	2302      	movs	r3, #2
 80044cc:	6800      	ldr	r0, [r0, #0]
 80044ce:	f7fd f865 	bl	800159c <HAL_I2C_Master_Transmit>
}
 80044d2:	b005      	add	sp, #20
 80044d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80044d8:	20000130 	.word	0x20000130

080044dc <oled_contrast>:
	}
}



void oled_contrast(int contrast){
 80044dc:	b510      	push	{r4, lr}
 80044de:	4604      	mov	r4, r0
	oled_writeCommand(0x2A);//RE=1
 80044e0:	202a      	movs	r0, #42	; 0x2a
 80044e2:	f7ff ffe7 	bl	80044b4 <oled_writeCommand>
	oled_writeCommand(EnableSD);//SD=1
 80044e6:	2079      	movs	r0, #121	; 0x79
 80044e8:	f7ff ffe4 	bl	80044b4 <oled_writeCommand>
	oled_writeCommand(0x81);//RgXgZbg
 80044ec:	2081      	movs	r0, #129	; 0x81
 80044ee:	f7ff ffe1 	bl	80044b4 <oled_writeCommand>
	oled_writeCommand(contrast);//PxMAX(0x00~0xFF)
 80044f2:	b2e0      	uxtb	r0, r4
 80044f4:	f7ff ffde 	bl	80044b4 <oled_writeCommand>
	oled_writeCommand(DisableSD);//SD0
 80044f8:	2078      	movs	r0, #120	; 0x78
 80044fa:	f7ff ffdb 	bl	80044b4 <oled_writeCommand>
	oled_writeCommand(0x28);//2C= 28=m[}
 80044fe:	2028      	movs	r0, #40	; 0x28
 8004500:	f7ff ffd8 	bl	80044b4 <oled_writeCommand>
	HAL_Delay(100);
 8004504:	2064      	movs	r0, #100	; 0x64
}
 8004506:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(100);
 800450a:	f7fc bb91 	b.w	8000c30 <HAL_Delay>

0800450e <oled_clear>:
	oled_power(true);
	oled_clear();
}

void oled_clear(){
	oled_writeCommand(ClearDisplay);
 800450e:	2001      	movs	r0, #1
 8004510:	f7ff bfd0 	b.w	80044b4 <oled_writeCommand>

08004514 <oled_setcursor>:
  * @param  column	0~1
  * @param  row		0~15
  * @retval none
  */
void oled_setcursor(int column,int row){
	if(column==0 && row<16){
 8004514:	b930      	cbnz	r0, 8004524 <oled_setcursor+0x10>
 8004516:	290f      	cmp	r1, #15
 8004518:	dc0b      	bgt.n	8004532 <oled_setcursor+0x1e>
		oled_writeCommand(0x80+row);
 800451a:	f1a1 0080 	sub.w	r0, r1, #128	; 0x80
	}
	else if(column==1 && row<16){
		oled_writeCommand(0xA0+row);
 800451e:	b2c0      	uxtb	r0, r0
	}
	else{
		oled_writeCommand(0x80);
 8004520:	f7ff bfc8 	b.w	80044b4 <oled_writeCommand>
	else if(column==1 && row<16){
 8004524:	2801      	cmp	r0, #1
 8004526:	d104      	bne.n	8004532 <oled_setcursor+0x1e>
 8004528:	290f      	cmp	r1, #15
 800452a:	dc02      	bgt.n	8004532 <oled_setcursor+0x1e>
		oled_writeCommand(0xA0+row);
 800452c:	f1a1 0060 	sub.w	r0, r1, #96	; 0x60
 8004530:	e7f5      	b.n	800451e <oled_setcursor+0xa>
		oled_writeCommand(0x80);
 8004532:	2080      	movs	r0, #128	; 0x80
 8004534:	e7f4      	b.n	8004520 <oled_setcursor+0xc>

08004536 <oled_returnhome>:
	}
}

void oled_returnhome(){
	oled_writeCommand(ReturnHome);
 8004536:	2002      	movs	r0, #2
 8004538:	f7ff bfbc 	b.w	80044b4 <oled_writeCommand>

0800453c <oled_init>:
void oled_init(){
 800453c:	b508      	push	{r3, lr}
	oled_returnhome();
 800453e:	f7ff fffa 	bl	8004536 <oled_returnhome>
		oled_writeCommand(DisplayON);
 8004542:	200f      	movs	r0, #15
 8004544:	f7ff ffb6 	bl	80044b4 <oled_writeCommand>
		HAL_Delay(10);
 8004548:	200a      	movs	r0, #10
 800454a:	f7fc fb71 	bl	8000c30 <HAL_Delay>
}
 800454e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	oled_clear();
 8004552:	f7ff bfdc 	b.w	800450e <oled_clear>
	...

08004558 <oled_i2c_to_oled>:
void oled_i2c_to_oled(I2C_HandleTypeDef *handler){
 8004558:	b508      	push	{r3, lr}
	 oled_I2C = handler;
 800455a:	4b08      	ldr	r3, [pc, #32]	; (800457c <oled_i2c_to_oled+0x24>)
 800455c:	6018      	str	r0, [r3, #0]
	 oled_init();
 800455e:	f7ff ffed 	bl	800453c <oled_init>
	 oled_contrast(0xFF);
 8004562:	20ff      	movs	r0, #255	; 0xff
 8004564:	f7ff ffba 	bl	80044dc <oled_contrast>
	 oled_clear();
 8004568:	f7ff ffd1 	bl	800450e <oled_clear>
	oled_writeCommand(command[0]);
 800456c:	200c      	movs	r0, #12
 800456e:	f7ff ffa1 	bl	80044b4 <oled_writeCommand>
	HAL_Delay(10);
 8004572:	200a      	movs	r0, #10
}
 8004574:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(10);
 8004578:	f7fc bb5a 	b.w	8000c30 <HAL_Delay>
 800457c:	20000130 	.word	0x20000130

08004580 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8004580:	b508      	push	{r3, lr}

  hiwdg.Instance = IWDG;
 8004582:	4809      	ldr	r0, [pc, #36]	; (80045a8 <MX_IWDG_Init+0x28>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8004584:	2303      	movs	r3, #3
 8004586:	4a09      	ldr	r2, [pc, #36]	; (80045ac <MX_IWDG_Init+0x2c>)
 8004588:	e880 000c 	stmia.w	r0, {r2, r3}
  hiwdg.Init.Window = 4095;
 800458c:	f640 73ff 	movw	r3, #4095	; 0xfff
 8004590:	60c3      	str	r3, [r0, #12]
  hiwdg.Init.Reload = 4095;
 8004592:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004594:	f7fd fa5c 	bl	8001a50 <HAL_IWDG_Init>
 8004598:	b128      	cbz	r0, 80045a6 <MX_IWDG_Init+0x26>
  {
    _Error_Handler(__FILE__, __LINE__);
 800459a:	213b      	movs	r1, #59	; 0x3b
 800459c:	4804      	ldr	r0, [pc, #16]	; (80045b0 <MX_IWDG_Init+0x30>)
  }

}
 800459e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80045a2:	f000 bcb3 	b.w	8004f0c <_Error_Handler>
 80045a6:	bd08      	pop	{r3, pc}
 80045a8:	200001d0 	.word	0x200001d0
 80045ac:	40003000 	.word	0x40003000
 80045b0:	08005ec2 	.word	0x08005ec2

080045b4 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80045b4:	4b3e      	ldr	r3, [pc, #248]	; (80046b0 <SystemClock_Config+0xfc>)
 80045b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045b8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
{
 80045bc:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 80045be:	641a      	str	r2, [r3, #64]	; 0x40
{
 80045c0:	b0b5      	sub	sp, #212	; 0xd4
  __HAL_RCC_PWR_CLK_ENABLE();
 80045c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045c4:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
 80045c6:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 216;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045c8:	a807      	add	r0, sp, #28
  __HAL_RCC_PWR_CLK_ENABLE();
 80045ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80045d2:	4b38      	ldr	r3, [pc, #224]	; (80046b4 <SystemClock_Config+0x100>)
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80045da:	601a      	str	r2, [r3, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045de:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80045e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.PLL.PLLM = 4;
 80045e4:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80045e6:	9411      	str	r4, [sp, #68]	; 0x44
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80045e8:	9301      	str	r3, [sp, #4]
 80045ea:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80045ec:	2309      	movs	r3, #9
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80045ee:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80045f0:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80045f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80045f6:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80045f8:	2301      	movs	r3, #1
 80045fa:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80045fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004600:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 216;
 8004602:	23d8      	movs	r3, #216	; 0xd8
 8004604:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004606:	f7fd fa89 	bl	8001b1c <HAL_RCC_OscConfig>
 800460a:	b138      	cbz	r0, 800461c <SystemClock_Config+0x68>
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
	  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 800460c:	4c2a      	ldr	r4, [pc, #168]	; (80046b8 <SystemClock_Config+0x104>)
 800460e:	2201      	movs	r2, #1
 8004610:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004614:	4620      	mov	r0, r4
 8004616:	f7fc fe29 	bl	800126c <HAL_GPIO_WritePin>
 800461a:	e7f8      	b.n	800460e <SystemClock_Config+0x5a>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800461c:	f7fd fa46 	bl	8001aac <HAL_PWREx_EnableOverDrive>
 8004620:	b138      	cbz	r0, 8004632 <SystemClock_Config+0x7e>
	  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8004622:	4c25      	ldr	r4, [pc, #148]	; (80046b8 <SystemClock_Config+0x104>)
 8004624:	2201      	movs	r2, #1
 8004626:	f44f 7100 	mov.w	r1, #512	; 0x200
 800462a:	4620      	mov	r0, r4
 800462c:	f7fc fe1e 	bl	800126c <HAL_GPIO_WritePin>
 8004630:	e7f8      	b.n	8004624 <SystemClock_Config+0x70>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004632:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004634:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8004636:	2107      	movs	r1, #7
 8004638:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800463a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800463c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004640:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004642:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004644:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004648:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800464a:	f7fd fc25 	bl	8001e98 <HAL_RCC_ClockConfig>
 800464e:	b138      	cbz	r0, 8004660 <SystemClock_Config+0xac>
	  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8004650:	4c19      	ldr	r4, [pc, #100]	; (80046b8 <SystemClock_Config+0x104>)
 8004652:	2201      	movs	r2, #1
 8004654:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004658:	4620      	mov	r0, r4
 800465a:	f7fc fe07 	bl	800126c <HAL_GPIO_WritePin>
 800465e:	e7f8      	b.n	8004652 <SystemClock_Config+0x9e>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8004660:	4b16      	ldr	r3, [pc, #88]	; (80046bc <SystemClock_Config+0x108>)
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004662:	9024      	str	r0, [sp, #144]	; 0x90
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004664:	9025      	str	r0, [sp, #148]	; 0x94
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004666:	9026      	str	r0, [sp, #152]	; 0x98
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004668:	902c      	str	r0, [sp, #176]	; 0xb0
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800466a:	902e      	str	r0, [sp, #184]	; 0xb8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800466c:	a813      	add	r0, sp, #76	; 0x4c
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800466e:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004670:	f7fd fcc8 	bl	8002004 <HAL_RCCEx_PeriphCLKConfig>
 8004674:	4604      	mov	r4, r0
 8004676:	b138      	cbz	r0, 8004688 <SystemClock_Config+0xd4>
	  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8004678:	4c0f      	ldr	r4, [pc, #60]	; (80046b8 <SystemClock_Config+0x104>)
 800467a:	2201      	movs	r2, #1
 800467c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004680:	4620      	mov	r0, r4
 8004682:	f7fc fdf3 	bl	800126c <HAL_GPIO_WritePin>
 8004686:	e7f8      	b.n	800467a <SystemClock_Config+0xc6>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8004688:	f7fd fc96 	bl	8001fb8 <HAL_RCC_GetHCLKFreq>
 800468c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004690:	fbb0 f0f3 	udiv	r0, r0, r3
 8004694:	f7fc fb30 	bl	8000cf8 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004698:	4628      	mov	r0, r5
 800469a:	f7fc fb43 	bl	8000d24 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800469e:	4622      	mov	r2, r4
 80046a0:	4621      	mov	r1, r4
 80046a2:	f04f 30ff 	mov.w	r0, #4294967295
 80046a6:	f7fc fae3 	bl	8000c70 <HAL_NVIC_SetPriority>
}
 80046aa:	b035      	add	sp, #212	; 0xd4
 80046ac:	bd30      	pop	{r4, r5, pc}
 80046ae:	bf00      	nop
 80046b0:	40023800 	.word	0x40023800
 80046b4:	40007000 	.word	0x40007000
 80046b8:	40020c00 	.word	0x40020c00
 80046bc:	000141c0 	.word	0x000141c0

080046c0 <Calibration>:
void Calibration(){
 80046c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	DFPlayer_playmp3(8);
 80046c2:	2008      	movs	r0, #8
 80046c4:	f7fe ff4e 	bl	8003564 <DFPlayer_playmp3>
  	servo(180,180,180,90,90,90,90,90);
 80046c8:	235a      	movs	r3, #90	; 0x5a
 80046ca:	22b4      	movs	r2, #180	; 0xb4
 80046cc:	9303      	str	r3, [sp, #12]
 80046ce:	9302      	str	r3, [sp, #8]
 80046d0:	4611      	mov	r1, r2
 80046d2:	9301      	str	r3, [sp, #4]
 80046d4:	4610      	mov	r0, r2
 80046d6:	9300      	str	r3, [sp, #0]
 80046d8:	f7ff f89e 	bl	8003818 <servo>
	motor_move(0,0,0,0);
 80046dc:	2300      	movs	r3, #0
 80046de:	461a      	mov	r2, r3
 80046e0:	4619      	mov	r1, r3
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7ff fa8c 	bl	8003c00 <motor_move>
    slider(10,0);
 80046e8:	2100      	movs	r1, #0
 80046ea:	200a      	movs	r0, #10
 80046ec:	f7ff f858 	bl	80037a0 <slider>
	oled_clear();
 80046f0:	f7ff ff0d 	bl	800450e <oled_clear>
	oled_returnhome();
 80046f4:	f7ff ff1f 	bl	8004536 <oled_returnhome>
	oled_puts("Angular velocity");
 80046f8:	4825      	ldr	r0, [pc, #148]	; (8004790 <Calibration+0xd0>)
 80046fa:	f7ff feb9 	bl	8004470 <oled_puts>
	oled_setcursor(1,0);
 80046fe:	2100      	movs	r1, #0
 8004700:	2001      	movs	r0, #1
 8004702:	f7ff ff07 	bl	8004514 <oled_setcursor>
	oled_puts("    Calibration ");
 8004706:	4823      	ldr	r0, [pc, #140]	; (8004794 <Calibration+0xd4>)
 8004708:	f7ff feb2 	bl	8004470 <oled_puts>
	JY901_calibration(1600,1);
 800470c:	2101      	movs	r1, #1
 800470e:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 8004712:	f7fe ff75 	bl	8003600 <JY901_calibration>
	oled_clear();
 8004716:	f7ff fefa 	bl	800450e <oled_clear>
	oled_returnhome();
 800471a:	f7ff ff0c 	bl	8004536 <oled_returnhome>
	oled_puts("Magnetic");
 800471e:	481e      	ldr	r0, [pc, #120]	; (8004798 <Calibration+0xd8>)
 8004720:	f7ff fea6 	bl	8004470 <oled_puts>
	oled_setcursor(1,0);
 8004724:	2100      	movs	r1, #0
 8004726:	2001      	movs	r0, #1
 8004728:	f7ff fef4 	bl	8004514 <oled_setcursor>
	oled_puts(" Calibration  RS");
 800472c:	481b      	ldr	r0, [pc, #108]	; (800479c <Calibration+0xdc>)
 800472e:	f7ff fe9f 	bl	8004470 <oled_puts>
	xprintf("houi cab\r\n");
 8004732:	481b      	ldr	r0, [pc, #108]	; (80047a0 <Calibration+0xe0>)
 8004734:	f001 f8d6 	bl	80058e4 <xprintf>
	motor_move(100,100,200,100);
 8004738:	2364      	movs	r3, #100	; 0x64
 800473a:	22c8      	movs	r2, #200	; 0xc8
 800473c:	4619      	mov	r1, r3
 800473e:	4618      	mov	r0, r3
 8004740:	f7ff fa5e 	bl	8003c00 <motor_move>
	JY901_calibration(10000,2);
 8004744:	2102      	movs	r1, #2
 8004746:	f242 7010 	movw	r0, #10000	; 0x2710
 800474a:	f7fe ff59 	bl	8003600 <JY901_calibration>
	oled_clear();
 800474e:	f7ff fede 	bl	800450e <oled_clear>
	oled_returnhome();
 8004752:	f7ff fef0 	bl	8004536 <oled_returnhome>
	oled_puts("Calibration End ");
 8004756:	4813      	ldr	r0, [pc, #76]	; (80047a4 <Calibration+0xe4>)
 8004758:	f7ff fe8a 	bl	8004470 <oled_puts>
	motor_move(0,0,0,0);
 800475c:	2300      	movs	r3, #0
 800475e:	4619      	mov	r1, r3
 8004760:	4618      	mov	r0, r3
 8004762:	461a      	mov	r2, r3
 8004764:	f7ff fa4c 	bl	8003c00 <motor_move>
	xprintf("cab end\r\n");
 8004768:	480f      	ldr	r0, [pc, #60]	; (80047a8 <Calibration+0xe8>)
 800476a:	f001 f8bb 	bl	80058e4 <xprintf>
	JY901_calibration(100,3);
 800476e:	2103      	movs	r1, #3
 8004770:	2064      	movs	r0, #100	; 0x64
 8004772:	f7fe ff45 	bl	8003600 <JY901_calibration>
	xprintf("save\r\n");
 8004776:	480d      	ldr	r0, [pc, #52]	; (80047ac <Calibration+0xec>)
 8004778:	f001 f8b4 	bl	80058e4 <xprintf>
	JY901_calibration(100,4);
 800477c:	2104      	movs	r1, #4
 800477e:	2064      	movs	r0, #100	; 0x64
 8004780:	f7fe ff3e 	bl	8003600 <JY901_calibration>
}
 8004784:	b005      	add	sp, #20
 8004786:	f85d eb04 	ldr.w	lr, [sp], #4
	DFPlayer_stopmp3();
 800478a:	f7fe bf0f 	b.w	80035ac <DFPlayer_stopmp3>
 800478e:	bf00      	nop
 8004790:	08005ed0 	.word	0x08005ed0
 8004794:	08005ee1 	.word	0x08005ee1
 8004798:	08005ef2 	.word	0x08005ef2
 800479c:	08005efb 	.word	0x08005efb
 80047a0:	08005f0c 	.word	0x08005f0c
 80047a4:	08005f17 	.word	0x08005f17
 80047a8:	08005f28 	.word	0x08005f28
 80047ac:	08005f32 	.word	0x08005f32

080047b0 <main>:
{
 80047b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047b4:	b087      	sub	sp, #28
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80047b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80047ba:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80047be:	4ba6      	ldr	r3, [pc, #664]	; (8004a58 <main+0x2a8>)
 80047c0:	2100      	movs	r1, #0
 80047c2:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80047c6:	695a      	ldr	r2, [r3, #20]
 80047c8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80047cc:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80047ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80047d2:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
 80047d6:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80047da:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 80047de:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80047e2:	f643 76e0 	movw	r6, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80047e6:	f3c2 04c9 	ubfx	r4, r2, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80047ea:	f3c2 324e 	ubfx	r2, r2, #13, #15
 80047ee:	07a5      	lsls	r5, r4, #30
 80047f0:	0152      	lsls	r2, r2, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80047f2:	ea02 0e06 	and.w	lr, r2, r6
 80047f6:	4628      	mov	r0, r5
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80047f8:	4621      	mov	r1, r4
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80047fa:	ea40 070e 	orr.w	r7, r0, lr
      } while (ways--);
 80047fe:	3901      	subs	r1, #1
 8004800:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8004804:	f8c3 7260 	str.w	r7, [r3, #608]	; 0x260
      } while (ways--);
 8004808:	1c4f      	adds	r7, r1, #1
 800480a:	d1f6      	bne.n	80047fa <main+0x4a>
 800480c:	3a20      	subs	r2, #32
    } while(sets--);
 800480e:	f112 0f20 	cmn.w	r2, #32
 8004812:	d1ee      	bne.n	80047f2 <main+0x42>
 8004814:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8004818:	695a      	ldr	r2, [r3, #20]
 800481a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800481e:	615a      	str	r2, [r3, #20]
 8004820:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004824:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8004828:	f7fc f9e2 	bl	8000bf0 <HAL_Init>
  SystemClock_Config();
 800482c:	f7ff fec2 	bl	80045b4 <SystemClock_Config>
  MX_GPIO_Init();
 8004830:	f7ff fce4 	bl	80041fc <MX_GPIO_Init>
  MX_DMA_Init();
 8004834:	f7ff fcca 	bl	80041cc <MX_DMA_Init>
  MX_TIM1_Init();
 8004838:	f000 fcd4 	bl	80051e4 <MX_TIM1_Init>
  MX_I2C1_Init();
 800483c:	f7ff fd58 	bl	80042f0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8004840:	f000 fe42 	bl	80054c8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004844:	f000 fe62 	bl	800550c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8004848:	f000 fd48 	bl	80052dc <MX_TIM2_Init>
  MX_I2C3_Init();
 800484c:	f7ff fd86 	bl	800435c <MX_I2C3_Init>
  MX_TIM4_Init();
 8004850:	f000 fda0 	bl	8005394 <MX_TIM4_Init>
  MX_TIM9_Init();
 8004854:	f000 fdfa 	bl	800544c <MX_TIM9_Init>
  MX_TIM6_Init();
 8004858:	f000 fbdc 	bl	8005014 <MX_TIM6_Init>
  MX_USART3_UART_Init();
 800485c:	f000 fe78 	bl	8005550 <MX_USART3_UART_Init>
  	if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)==1){
 8004860:	2180      	movs	r1, #128	; 0x80
 8004862:	487e      	ldr	r0, [pc, #504]	; (8004a5c <main+0x2ac>)
 8004864:	f7fc fcfc 	bl	8001260 <HAL_GPIO_ReadPin>
 8004868:	2801      	cmp	r0, #1
 800486a:	d133      	bne.n	80048d4 <main+0x124>
  	  MX_IWDG_Init();
 800486c:	f7ff fe88 	bl	8004580 <MX_IWDG_Init>
  	servo(180,180,180,90,90,90,90,90);
 8004870:	245a      	movs	r4, #90	; 0x5a
 8004872:	22b4      	movs	r2, #180	; 0xb4
 8004874:	4623      	mov	r3, r4
 8004876:	4611      	mov	r1, r2
 8004878:	4610      	mov	r0, r2
 800487a:	9403      	str	r4, [sp, #12]
 800487c:	9402      	str	r4, [sp, #8]
 800487e:	9401      	str	r4, [sp, #4]
 8004880:	9400      	str	r4, [sp, #0]
 8004882:	f7fe ffc9 	bl	8003818 <servo>
    motor_move(0,0,0,0);
 8004886:	2300      	movs	r3, #0
 8004888:	461a      	mov	r2, r3
 800488a:	4619      	mov	r1, r3
 800488c:	4618      	mov	r0, r3
 800488e:	f7ff f9b7 	bl	8003c00 <motor_move>
	slider(10,0);
 8004892:	2100      	movs	r1, #0
 8004894:	200a      	movs	r0, #10
 8004896:	f7fe ff83 	bl	80037a0 <slider>
    HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,0);
 800489a:	2200      	movs	r2, #0
 800489c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80048a0:	486f      	ldr	r0, [pc, #444]	; (8004a60 <main+0x2b0>)
 80048a2:	f7fc fce3 	bl	800126c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 80048a6:	2200      	movs	r2, #0
 80048a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80048ac:	486d      	ldr	r0, [pc, #436]	; (8004a64 <main+0x2b4>)
 80048ae:	f7fc fcdd 	bl	800126c <HAL_GPIO_WritePin>
    HAL_TIM_Base_Start_IT(&htim6);
 80048b2:	486d      	ldr	r0, [pc, #436]	; (8004a68 <main+0x2b8>)
 80048b4:	f7fd fe30 	bl	8002518 <HAL_TIM_Base_Start_IT>
    if (HAL_UART_Receive_DMA(&huart1, (uint8_t *)Rxbuf,(8+servonumber)) != HAL_OK){Error_Handler();}
 80048b8:	220b      	movs	r2, #11
 80048ba:	496c      	ldr	r1, [pc, #432]	; (8004a6c <main+0x2bc>)
 80048bc:	486c      	ldr	r0, [pc, #432]	; (8004a70 <main+0x2c0>)
 80048be:	f7fe f9b9 	bl	8002c34 <HAL_UART_Receive_DMA>
 80048c2:	b168      	cbz	r0, 80048e0 <main+0x130>
	  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 80048c4:	4c67      	ldr	r4, [pc, #412]	; (8004a64 <main+0x2b4>)
 80048c6:	2201      	movs	r2, #1
 80048c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80048cc:	4620      	mov	r0, r4
 80048ce:	f7fc fccd 	bl	800126c <HAL_GPIO_WritePin>
 80048d2:	e7f8      	b.n	80048c6 <main+0x116>
  		beep(10,30,30);
 80048d4:	221e      	movs	r2, #30
 80048d6:	200a      	movs	r0, #10
 80048d8:	4611      	mov	r1, r2
 80048da:	f7ff f86f 	bl	80039bc <beep>
 80048de:	e7c7      	b.n	8004870 <main+0xc0>
    xprintf_init(&huart2);
 80048e0:	4864      	ldr	r0, [pc, #400]	; (8004a74 <main+0x2c4>)
 80048e2:	f000 fef9 	bl	80056d8 <xprintf_init>
    JY901_init(&hi2c1);
 80048e6:	4864      	ldr	r0, [pc, #400]	; (8004a78 <main+0x2c8>)
 80048e8:	f7fe fe84 	bl	80035f4 <JY901_init>
    DFPlayer_init(&huart3);
 80048ec:	4863      	ldr	r0, [pc, #396]	; (8004a7c <main+0x2cc>)
 80048ee:	f7fe fe11 	bl	8003514 <DFPlayer_init>
    oled_i2c_to_oled(&hi2c1);
 80048f2:	4861      	ldr	r0, [pc, #388]	; (8004a78 <main+0x2c8>)
 80048f4:	f7ff fe30 	bl	8004558 <oled_i2c_to_oled>
    HAL_IWDG_Refresh(&hiwdg);
 80048f8:	4861      	ldr	r0, [pc, #388]	; (8004a80 <main+0x2d0>)
 80048fa:	f7fd f8d0 	bl	8001a9e <HAL_IWDG_Refresh>
   while(TPIPConnect==0){
 80048fe:	4d61      	ldr	r5, [pc, #388]	; (8004a84 <main+0x2d4>)
    oled_returnhome();
 8004900:	f7ff fe19 	bl	8004536 <oled_returnhome>
    oled_puts("Is The Order a");
 8004904:	4860      	ldr	r0, [pc, #384]	; (8004a88 <main+0x2d8>)
 8004906:	f7ff fdb3 	bl	8004470 <oled_puts>
    oled_setcursor(1,2);
 800490a:	2102      	movs	r1, #2
 800490c:	2001      	movs	r0, #1
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,1);
 800490e:	4e54      	ldr	r6, [pc, #336]	; (8004a60 <main+0x2b0>)
    oled_setcursor(1,2);
 8004910:	f7ff fe00 	bl	8004514 <oled_setcursor>
    oled_puts("Rescue Robot?");
 8004914:	485d      	ldr	r0, [pc, #372]	; (8004a8c <main+0x2dc>)
 8004916:	f7ff fdab 	bl	8004470 <oled_puts>
    HAL_Delay(700);
 800491a:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 800491e:	f7fc f987 	bl	8000c30 <HAL_Delay>
    DFPlayer_setvolume(0x25);
 8004922:	2025      	movs	r0, #37	; 0x25
 8004924:	f7fe fdfc 	bl	8003520 <DFPlayer_setvolume>
    HAL_Delay(100);
 8004928:	2064      	movs	r0, #100	; 0x64
 800492a:	f7fc f981 	bl	8000c30 <HAL_Delay>
    DFPlayer_playmp3(4);
 800492e:	2004      	movs	r0, #4
 8004930:	f7fe fe18 	bl	8003564 <DFPlayer_playmp3>
    HAL_IWDG_Refresh(&hiwdg);
 8004934:	4852      	ldr	r0, [pc, #328]	; (8004a80 <main+0x2d0>)
 8004936:	f7fd f8b2 	bl	8001a9e <HAL_IWDG_Refresh>
  	servo(180,180,180,90,90,90,90,90);
 800493a:	22b4      	movs	r2, #180	; 0xb4
 800493c:	4623      	mov	r3, r4
 800493e:	9403      	str	r4, [sp, #12]
 8004940:	4610      	mov	r0, r2
 8004942:	4611      	mov	r1, r2
 8004944:	9402      	str	r4, [sp, #8]
 8004946:	9401      	str	r4, [sp, #4]
 8004948:	9400      	str	r4, [sp, #0]
 800494a:	f7fe ff65 	bl	8003818 <servo>
    HAL_Delay(1000);
 800494e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004952:	f7fc f96d 	bl	8000c30 <HAL_Delay>
    HAL_IWDG_Refresh(&hiwdg);
 8004956:	484a      	ldr	r0, [pc, #296]	; (8004a80 <main+0x2d0>)
 8004958:	f7fd f8a1 	bl	8001a9e <HAL_IWDG_Refresh>
    HAL_Delay(1000);
 800495c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004960:	f7fc f966 	bl	8000c30 <HAL_Delay>
    HAL_IWDG_Refresh(&hiwdg);
 8004964:	4846      	ldr	r0, [pc, #280]	; (8004a80 <main+0x2d0>)
 8004966:	f7fd f89a 	bl	8001a9e <HAL_IWDG_Refresh>
    oled_clear();
 800496a:	f7ff fdd0 	bl	800450e <oled_clear>
    CCS811_init(&hi2c1);
 800496e:	4842      	ldr	r0, [pc, #264]	; (8004a78 <main+0x2c8>)
 8004970:	f7fe fd5e 	bl	8003430 <CCS811_init>
    HAL_IWDG_Refresh(&hiwdg);
 8004974:	4842      	ldr	r0, [pc, #264]	; (8004a80 <main+0x2d0>)
 8004976:	f7fd f892 	bl	8001a9e <HAL_IWDG_Refresh>
   while(TPIPConnect==0){
 800497a:	782c      	ldrb	r4, [r5, #0]
 800497c:	2c00      	cmp	r4, #0
 800497e:	d042      	beq.n	8004a06 <main+0x256>
    DFPlayer_playmp3(5);
 8004980:	2005      	movs	r0, #5
	counttime=0;
 8004982:	4d43      	ldr	r5, [pc, #268]	; (8004a90 <main+0x2e0>)
    DFPlayer_playmp3(5);
 8004984:	f7fe fdee 	bl	8003564 <DFPlayer_playmp3>
	  if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)==0){
 8004988:	4e35      	ldr	r6, [pc, #212]	; (8004a60 <main+0x2b0>)
    oled_clear();
 800498a:	f7ff fdc0 	bl	800450e <oled_clear>
					  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_11,0);
 800498e:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8004a64 <main+0x2b4>
    oled_returnhome();
 8004992:	f7ff fdd0 	bl	8004536 <oled_returnhome>
    oled_puts("Connect to TPIP ");
 8004996:	483f      	ldr	r0, [pc, #252]	; (8004a94 <main+0x2e4>)
 8004998:	f7ff fd6a 	bl	8004470 <oled_puts>
    oled_setcursor(1,0);
 800499c:	2100      	movs	r1, #0
 800499e:	2001      	movs	r0, #1
	 		   HAL_IWDG_Refresh(&hiwdg);
 80049a0:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8004a80 <main+0x2d0>
    oled_setcursor(1,0);
 80049a4:	f7ff fdb6 	bl	8004514 <oled_setcursor>
    oled_puts("      Success!!!");
 80049a8:	483b      	ldr	r0, [pc, #236]	; (8004a98 <main+0x2e8>)
 80049aa:	f7ff fd61 	bl	8004470 <oled_puts>
    beep(3,50,50);
 80049ae:	2232      	movs	r2, #50	; 0x32
 80049b0:	2003      	movs	r0, #3
 80049b2:	4611      	mov	r1, r2
 80049b4:	f7ff f802 	bl	80039bc <beep>
	HAL_Delay(150);
 80049b8:	2096      	movs	r0, #150	; 0x96
 80049ba:	f7fc f939 	bl	8000c30 <HAL_Delay>
	counttime=0;
 80049be:	2300      	movs	r3, #0
 80049c0:	602b      	str	r3, [r5, #0]
	HOUI_def=JY901_def_set();
 80049c2:	f7fe fe77 	bl	80036b4 <JY901_def_set>
 80049c6:	4b35      	ldr	r3, [pc, #212]	; (8004a9c <main+0x2ec>)
 80049c8:	8018      	strh	r0, [r3, #0]
 80049ca:	9304      	str	r3, [sp, #16]
	  if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)==0){
 80049cc:	2104      	movs	r1, #4
 80049ce:	4630      	mov	r0, r6
 80049d0:	f7fc fc46 	bl	8001260 <HAL_GPIO_ReadPin>
 80049d4:	4604      	mov	r4, r0
 80049d6:	2800      	cmp	r0, #0
 80049d8:	f040 80e4 	bne.w	8004ba4 <main+0x3f4>
	 		   if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)==0){
 80049dc:	2180      	movs	r1, #128	; 0x80
 80049de:	481f      	ldr	r0, [pc, #124]	; (8004a5c <main+0x2ac>)
 80049e0:	f7fc fc3e 	bl	8001260 <HAL_GPIO_ReadPin>
 80049e4:	2800      	cmp	r0, #0
 80049e6:	f040 80b6 	bne.w	8004b56 <main+0x3a6>
	 		   Calibration();
 80049ea:	f7ff fe69 	bl	80046c0 <Calibration>
	 		  HAL_IWDG_Refresh(&hiwdg);}
 80049ee:	4648      	mov	r0, r9
 80049f0:	f7fd f855 	bl	8001a9e <HAL_IWDG_Refresh>
	  HAL_IWDG_Refresh(&hiwdg);
 80049f4:	4648      	mov	r0, r9
 80049f6:	f7fd f852 	bl	8001a9e <HAL_IWDG_Refresh>
	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 80049fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80049fe:	4640      	mov	r0, r8
 8004a00:	f7fc fc39 	bl	8001276 <HAL_GPIO_TogglePin>
	  if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)==0){
 8004a04:	e7e2      	b.n	80049cc <main+0x21c>
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,1);
 8004a06:	2201      	movs	r2, #1
 8004a08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004a0c:	4630      	mov	r0, r6
 8004a0e:	f7fc fc2d 	bl	800126c <HAL_GPIO_WritePin>
	   if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)==0){
 8004a12:	2104      	movs	r1, #4
 8004a14:	4630      	mov	r0, r6
 8004a16:	f7fc fc23 	bl	8001260 <HAL_GPIO_ReadPin>
 8004a1a:	4607      	mov	r7, r0
 8004a1c:	2800      	cmp	r0, #0
 8004a1e:	d143      	bne.n	8004aa8 <main+0x2f8>
		   if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)==0){
 8004a20:	2180      	movs	r1, #128	; 0x80
 8004a22:	480e      	ldr	r0, [pc, #56]	; (8004a5c <main+0x2ac>)
 8004a24:	f7fc fc1c 	bl	8001260 <HAL_GPIO_ReadPin>
 8004a28:	b928      	cbnz	r0, 8004a36 <main+0x286>
		   Calibration();
 8004a2a:	f7ff fe49 	bl	80046c0 <Calibration>
		   HAL_IWDG_Refresh(&hiwdg);
 8004a2e:	4814      	ldr	r0, [pc, #80]	; (8004a80 <main+0x2d0>)
 8004a30:	f7fd f835 	bl	8001a9e <HAL_IWDG_Refresh>
 8004a34:	e7a1      	b.n	800497a <main+0x1ca>
		   oled_returnhome();
 8004a36:	f7ff fd7e 	bl	8004536 <oled_returnhome>
		   oled_puts("waiting for     ");
 8004a3a:	4819      	ldr	r0, [pc, #100]	; (8004aa0 <main+0x2f0>)
 8004a3c:	f7ff fd18 	bl	8004470 <oled_puts>
		   oled_setcursor(1,0);
 8004a40:	4639      	mov	r1, r7
 8004a42:	2001      	movs	r0, #1
 8004a44:	f7ff fd66 	bl	8004514 <oled_setcursor>
		   oled_puts("Calibration     ");
 8004a48:	4816      	ldr	r0, [pc, #88]	; (8004aa4 <main+0x2f4>)
 8004a4a:	f7ff fd11 	bl	8004470 <oled_puts>
		   HAL_Delay(5);
 8004a4e:	2005      	movs	r0, #5
 8004a50:	f7fc f8ee 	bl	8000c30 <HAL_Delay>
 8004a54:	e7eb      	b.n	8004a2e <main+0x27e>
 8004a56:	bf00      	nop
 8004a58:	e000ed00 	.word	0xe000ed00
 8004a5c:	40021000 	.word	0x40021000
 8004a60:	40020400 	.word	0x40020400
 8004a64:	40020c00 	.word	0x40020c00
 8004a68:	20000244 	.word	0x20000244
 8004a6c:	200001eb 	.word	0x200001eb
 8004a70:	20000414 	.word	0x20000414
 8004a74:	20000484 	.word	0x20000484
 8004a78:	20000184 	.word	0x20000184
 8004a7c:	20000344 	.word	0x20000344
 8004a80:	200001d0 	.word	0x200001d0
 8004a84:	2000008a 	.word	0x2000008a
 8004a88:	08005f39 	.word	0x08005f39
 8004a8c:	08005f48 	.word	0x08005f48
 8004a90:	20000134 	.word	0x20000134
 8004a94:	08005fa1 	.word	0x08005fa1
 8004a98:	08005fb2 	.word	0x08005fb2
 8004a9c:	200000a8 	.word	0x200000a8
 8004aa0:	08005f56 	.word	0x08005f56
 8004aa4:	08005f67 	.word	0x08005f67
		   HAL_IWDG_Refresh(&hiwdg);
 8004aa8:	48a6      	ldr	r0, [pc, #664]	; (8004d44 <main+0x594>)
 8004aaa:	f7fc fff8 	bl	8001a9e <HAL_IWDG_Refresh>
	  for(int i=0; i<(8+servonumber);i++){xprintf(" %d=%d",i,Rxbuf[i]);}
 8004aae:	f8df 8308 	ldr.w	r8, [pc, #776]	; 8004db8 <main+0x608>
	  oled_returnhome();
 8004ab2:	f7ff fd40 	bl	8004536 <oled_returnhome>
	  oled_puts("waiting for     ");
 8004ab6:	48a4      	ldr	r0, [pc, #656]	; (8004d48 <main+0x598>)
 8004ab8:	f7ff fcda 	bl	8004470 <oled_puts>
	  oled_setcursor(1,0);
 8004abc:	4621      	mov	r1, r4
 8004abe:	2001      	movs	r0, #1
	  for(int i=0; i<(8+servonumber);i++){xprintf(" %d=%d",i,Rxbuf[i]);}
 8004ac0:	2400      	movs	r4, #0
	  oled_setcursor(1,0);
 8004ac2:	f7ff fd27 	bl	8004514 <oled_setcursor>
	  oled_puts("      connection");
 8004ac6:	48a1      	ldr	r0, [pc, #644]	; (8004d4c <main+0x59c>)
 8004ac8:	f7ff fcd2 	bl	8004470 <oled_puts>
	  for(int i=0; i<(8+servonumber);i++){xprintf(" %d=%d",i,Rxbuf[i]);}
 8004acc:	4fa0      	ldr	r7, [pc, #640]	; (8004d50 <main+0x5a0>)
	  if((environment_get()&0x00000001)==1){
 8004ace:	f7fe fced 	bl	80034ac <environment_get>
 8004ad2:	f010 0201 	ands.w	r2, r0, #1
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_11,0);
 8004ad6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ada:	489e      	ldr	r0, [pc, #632]	; (8004d54 <main+0x5a4>)
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_11,1);
 8004adc:	bf18      	it	ne
 8004ade:	2201      	movne	r2, #1
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_11,0);
 8004ae0:	f7fc fbc4 	bl	800126c <HAL_GPIO_WritePin>
	  HOUI=JY901_yaw_get(HOUI_def);
 8004ae4:	4b9c      	ldr	r3, [pc, #624]	; (8004d58 <main+0x5a8>)
 8004ae6:	8818      	ldrh	r0, [r3, #0]
 8004ae8:	f7fe fe02 	bl	80036f0 <JY901_yaw_get>
 8004aec:	4b9b      	ldr	r3, [pc, #620]	; (8004d5c <main+0x5ac>)
	  xprintf("angle=%d",HOUI);
 8004aee:	b281      	uxth	r1, r0
	  HOUI=JY901_yaw_get(HOUI_def);
 8004af0:	8018      	strh	r0, [r3, #0]
	  xprintf("angle=%d",HOUI);
 8004af2:	489b      	ldr	r0, [pc, #620]	; (8004d60 <main+0x5b0>)
 8004af4:	f000 fef6 	bl	80058e4 <xprintf>
	  xprintf(" CO2=%d",CCS811_CO2_get());
 8004af8:	f7fe fcba 	bl	8003470 <CCS811_CO2_get>
 8004afc:	4601      	mov	r1, r0
 8004afe:	4899      	ldr	r0, [pc, #612]	; (8004d64 <main+0x5b4>)
 8004b00:	f000 fef0 	bl	80058e4 <xprintf>
	  for(int i=0; i<(8+servonumber);i++){xprintf(" %d=%d",i,Rxbuf[i]);}
 8004b04:	f818 2004 	ldrb.w	r2, [r8, r4]
 8004b08:	4621      	mov	r1, r4
 8004b0a:	3401      	adds	r4, #1
 8004b0c:	4638      	mov	r0, r7
 8004b0e:	f000 fee9 	bl	80058e4 <xprintf>
 8004b12:	2c0b      	cmp	r4, #11
 8004b14:	d1f6      	bne.n	8004b04 <main+0x354>
	  xprintf("\r\n");
 8004b16:	4894      	ldr	r0, [pc, #592]	; (8004d68 <main+0x5b8>)
 8004b18:	f000 fee4 	bl	80058e4 <xprintf>
	  HAL_IWDG_Refresh(&hiwdg);
 8004b1c:	4889      	ldr	r0, [pc, #548]	; (8004d44 <main+0x594>)
 8004b1e:	f7fc ffbe 	bl	8001a9e <HAL_IWDG_Refresh>
	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 8004b22:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b26:	488b      	ldr	r0, [pc, #556]	; (8004d54 <main+0x5a4>)
 8004b28:	f7fc fba5 	bl	8001276 <HAL_GPIO_TogglePin>
	   servo(180,180,180,90,90,90,90,90);
 8004b2c:	235a      	movs	r3, #90	; 0x5a
 8004b2e:	22b4      	movs	r2, #180	; 0xb4
 8004b30:	9303      	str	r3, [sp, #12]
 8004b32:	9302      	str	r3, [sp, #8]
 8004b34:	4611      	mov	r1, r2
 8004b36:	9301      	str	r3, [sp, #4]
 8004b38:	4610      	mov	r0, r2
 8004b3a:	9300      	str	r3, [sp, #0]
 8004b3c:	f7fe fe6c 	bl	8003818 <servo>
	  motor_move(0,0,0,0);
 8004b40:	2300      	movs	r3, #0
 8004b42:	4619      	mov	r1, r3
 8004b44:	4618      	mov	r0, r3
 8004b46:	461a      	mov	r2, r3
 8004b48:	f7ff f85a 	bl	8003c00 <motor_move>
	  slider(10,0);
 8004b4c:	2100      	movs	r1, #0
 8004b4e:	200a      	movs	r0, #10
 8004b50:	f7fe fe26 	bl	80037a0 <slider>
 8004b54:	e711      	b.n	800497a <main+0x1ca>
	 		   oled_returnhome();
 8004b56:	f7ff fcee 	bl	8004536 <oled_returnhome>
	 		   oled_puts("waiting for     ");
 8004b5a:	487b      	ldr	r0, [pc, #492]	; (8004d48 <main+0x598>)
 8004b5c:	f7ff fc88 	bl	8004470 <oled_puts>
	 		   oled_setcursor(1,0);
 8004b60:	4621      	mov	r1, r4
 8004b62:	2001      	movs	r0, #1
 8004b64:	f7ff fcd6 	bl	8004514 <oled_setcursor>
	 		   oled_puts("Calibration     ");
 8004b68:	4880      	ldr	r0, [pc, #512]	; (8004d6c <main+0x5bc>)
 8004b6a:	f7ff fc81 	bl	8004470 <oled_puts>
	 		   servo(180,180,180,90,90,90,90,90);
 8004b6e:	235a      	movs	r3, #90	; 0x5a
 8004b70:	22b4      	movs	r2, #180	; 0xb4
 8004b72:	9303      	str	r3, [sp, #12]
 8004b74:	9302      	str	r3, [sp, #8]
 8004b76:	4611      	mov	r1, r2
 8004b78:	9301      	str	r3, [sp, #4]
 8004b7a:	4610      	mov	r0, r2
 8004b7c:	9300      	str	r3, [sp, #0]
 8004b7e:	f7fe fe4b 	bl	8003818 <servo>
			   slider(10,0);
 8004b82:	4621      	mov	r1, r4
 8004b84:	200a      	movs	r0, #10
 8004b86:	f7fe fe0b 	bl	80037a0 <slider>
	 		   motor_move(0,0,0,0);
 8004b8a:	4623      	mov	r3, r4
 8004b8c:	4622      	mov	r2, r4
 8004b8e:	4621      	mov	r1, r4
 8004b90:	4620      	mov	r0, r4
 8004b92:	f7ff f835 	bl	8003c00 <motor_move>
	 		   HAL_IWDG_Refresh(&hiwdg);
 8004b96:	4648      	mov	r0, r9
 8004b98:	f7fc ff81 	bl	8001a9e <HAL_IWDG_Refresh>
	 		   HAL_Delay(5);
 8004b9c:	2005      	movs	r0, #5
 8004b9e:	f7fc f847 	bl	8000c30 <HAL_Delay>
 8004ba2:	e727      	b.n	80049f4 <main+0x244>
	  if(TPIPConnect==1){
 8004ba4:	4b72      	ldr	r3, [pc, #456]	; (8004d70 <main+0x5c0>)
 8004ba6:	4f73      	ldr	r7, [pc, #460]	; (8004d74 <main+0x5c4>)
 8004ba8:	781b      	ldrb	r3, [r3, #0]
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	f040 8108 	bne.w	8004dc0 <main+0x610>
		  motor_move(data[0],data[1],data[2],data[3]);
 8004bb0:	4c71      	ldr	r4, [pc, #452]	; (8004d78 <main+0x5c8>)
 8004bb2:	78e3      	ldrb	r3, [r4, #3]
 8004bb4:	46a3      	mov	fp, r4
 8004bb6:	78a2      	ldrb	r2, [r4, #2]
 8004bb8:	7861      	ldrb	r1, [r4, #1]
 8004bba:	7820      	ldrb	r0, [r4, #0]
 8004bbc:	f7ff f820 	bl	8003c00 <motor_move>
		  if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)==0){//flont
 8004bc0:	2104      	movs	r1, #4
 8004bc2:	486e      	ldr	r0, [pc, #440]	; (8004d7c <main+0x5cc>)
 8004bc4:	f7fc fb4c 	bl	8001260 <HAL_GPIO_ReadPin>
 8004bc8:	bb78      	cbnz	r0, 8004c2a <main+0x47a>
			  if(data[4]==100){
 8004bca:	7920      	ldrb	r0, [r4, #4]
 8004bcc:	2864      	cmp	r0, #100	; 0x64
 8004bce:	d12a      	bne.n	8004c26 <main+0x476>
				  slider(10,0);
 8004bd0:	2100      	movs	r1, #0
 8004bd2:	200a      	movs	r0, #10
			  slider(data[4],data[5]);
 8004bd4:	f7fe fde4 	bl	80037a0 <slider>
		  servo(data[6],data[6],data[6],data[7],data[8],90,90,90);
 8004bd8:	215a      	movs	r1, #90	; 0x5a
 8004bda:	79a2      	ldrb	r2, [r4, #6]
 8004bdc:	79e3      	ldrb	r3, [r4, #7]
 8004bde:	9103      	str	r1, [sp, #12]
 8004be0:	4610      	mov	r0, r2
 8004be2:	9102      	str	r1, [sp, #8]
 8004be4:	9101      	str	r1, [sp, #4]
 8004be6:	7a21      	ldrb	r1, [r4, #8]
		  if(flug_Rxdata==1){
 8004be8:	f8df a1d0 	ldr.w	sl, [pc, #464]	; 8004dbc <main+0x60c>
		  servo(data[6],data[6],data[6],data[7],data[8],90,90,90);
 8004bec:	9100      	str	r1, [sp, #0]
 8004bee:	4611      	mov	r1, r2
 8004bf0:	f7fe fe12 	bl	8003818 <servo>
		  if(flug_Rxdata==1){
 8004bf4:	f89a 3000 	ldrb.w	r3, [sl]
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d14e      	bne.n	8004c9a <main+0x4ea>
 8004bfc:	9305      	str	r3, [sp, #20]
		  oled_returnhome();
 8004bfe:	f7ff fc9a 	bl	8004536 <oled_returnhome>
		  oled_puts("connection      ");
 8004c02:	485f      	ldr	r0, [pc, #380]	; (8004d80 <main+0x5d0>)
 8004c04:	f7ff fc34 	bl	8004470 <oled_puts>
		  oled_setcursor(1,0);
 8004c08:	9b05      	ldr	r3, [sp, #20]
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f7ff fc81 	bl	8004514 <oled_setcursor>
		switch(data[0]){
 8004c12:	7823      	ldrb	r3, [r4, #0]
 8004c14:	2b96      	cmp	r3, #150	; 0x96
 8004c16:	d072      	beq.n	8004cfe <main+0x54e>
 8004c18:	d812      	bhi.n	8004c40 <main+0x490>
 8004c1a:	2b0a      	cmp	r3, #10
 8004c1c:	d01e      	beq.n	8004c5c <main+0x4ac>
 8004c1e:	2b64      	cmp	r3, #100	; 0x64
 8004c20:	d06d      	beq.n	8004cfe <main+0x54e>
		default:oled_puts("no data         ");break;
 8004c22:	4858      	ldr	r0, [pc, #352]	; (8004d84 <main+0x5d4>)
 8004c24:	e066      	b.n	8004cf4 <main+0x544>
				  slider(data[4],data[5]);
 8004c26:	7961      	ldrb	r1, [r4, #5]
 8004c28:	e7d4      	b.n	8004bd4 <main+0x424>
		  else if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_3)==0){//back
 8004c2a:	2108      	movs	r1, #8
 8004c2c:	4853      	ldr	r0, [pc, #332]	; (8004d7c <main+0x5cc>)
 8004c2e:	f7fc fb17 	bl	8001260 <HAL_GPIO_ReadPin>
 8004c32:	7923      	ldrb	r3, [r4, #4]
 8004c34:	b908      	cbnz	r0, 8004c3a <main+0x48a>
			  if(data[4]==200){
 8004c36:	2bc8      	cmp	r3, #200	; 0xc8
 8004c38:	d0ca      	beq.n	8004bd0 <main+0x420>
			  slider(data[4],data[5]);
 8004c3a:	7961      	ldrb	r1, [r4, #5]
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	e7c9      	b.n	8004bd4 <main+0x424>
		switch(data[0]){
 8004c40:	2bc8      	cmp	r3, #200	; 0xc8
 8004c42:	d001      	beq.n	8004c48 <main+0x498>
 8004c44:	2bfa      	cmp	r3, #250	; 0xfa
 8004c46:	d1ec      	bne.n	8004c22 <main+0x472>
			switch(data[2]){
 8004c48:	78a3      	ldrb	r3, [r4, #2]
 8004c4a:	2b96      	cmp	r3, #150	; 0x96
 8004c4c:	d004      	beq.n	8004c58 <main+0x4a8>
 8004c4e:	d868      	bhi.n	8004d22 <main+0x572>
 8004c50:	2b0a      	cmp	r3, #10
 8004c52:	d06c      	beq.n	8004d2e <main+0x57e>
 8004c54:	2b64      	cmp	r3, #100	; 0x64
 8004c56:	d109      	bne.n	8004c6c <main+0x4bc>
				case 150:oled_puts("mR = -  mL = +  ");break;
 8004c58:	484b      	ldr	r0, [pc, #300]	; (8004d88 <main+0x5d8>)
 8004c5a:	e04b      	b.n	8004cf4 <main+0x544>
			switch (data[2]) {
 8004c5c:	78a3      	ldrb	r3, [r4, #2]
 8004c5e:	2b96      	cmp	r3, #150	; 0x96
 8004c60:	d047      	beq.n	8004cf2 <main+0x542>
 8004c62:	d840      	bhi.n	8004ce6 <main+0x536>
 8004c64:	2b0a      	cmp	r3, #10
 8004c66:	d048      	beq.n	8004cfa <main+0x54a>
 8004c68:	2b64      	cmp	r3, #100	; 0x64
 8004c6a:	d042      	beq.n	8004cf2 <main+0x542>
		  xprintf(" CO2=%d",CCS811_CO2_get());
 8004c6c:	f7fe fc00 	bl	8003470 <CCS811_CO2_get>
 8004c70:	4601      	mov	r1, r0
 8004c72:	483c      	ldr	r0, [pc, #240]	; (8004d64 <main+0x5b4>)
 8004c74:	f000 fe36 	bl	80058e4 <xprintf>
		  xprintf(" Hd=%d",HOUI_def);
 8004c78:	9b04      	ldr	r3, [sp, #16]
 8004c7a:	4844      	ldr	r0, [pc, #272]	; (8004d8c <main+0x5dc>)
 8004c7c:	8819      	ldrh	r1, [r3, #0]
 8004c7e:	f000 fe31 	bl	80058e4 <xprintf>
		  xprintf(" H=%d",HOUI);
 8004c82:	4b36      	ldr	r3, [pc, #216]	; (8004d5c <main+0x5ac>)
 8004c84:	4842      	ldr	r0, [pc, #264]	; (8004d90 <main+0x5e0>)
 8004c86:	8819      	ldrh	r1, [r3, #0]
 8004c88:	f000 fe2c 	bl	80058e4 <xprintf>
		  xprintf(" D9=%d\r\n",data[9]);
 8004c8c:	7a61      	ldrb	r1, [r4, #9]
 8004c8e:	4841      	ldr	r0, [pc, #260]	; (8004d94 <main+0x5e4>)
 8004c90:	f000 fe28 	bl	80058e4 <xprintf>
		flug_Rxdata=0;
 8004c94:	2300      	movs	r3, #0
 8004c96:	f88a 3000 	strb.w	r3, [sl]
	  for(int i=0; i<(8+servonumber);i++){xprintf(" %d=%d",i,Rxbuf[i]);}
 8004c9a:	2300      	movs	r3, #0
			tempdata[count]=data[count];
 8004c9c:	f81b 2003 	ldrb.w	r2, [fp, r3]
 8004ca0:	54fa      	strb	r2, [r7, r3]
		for(int count=0;count<(7+servonumber);count++){
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	2b0a      	cmp	r3, #10
 8004ca6:	d1f9      	bne.n	8004c9c <main+0x4ec>
		if(counttime>70){
 8004ca8:	682b      	ldr	r3, [r5, #0]
 8004caa:	2b46      	cmp	r3, #70	; 0x46
 8004cac:	d914      	bls.n	8004cd8 <main+0x528>
				  if((environment_get()&0x00000001)==1){
 8004cae:	f7fe fbfd 	bl	80034ac <environment_get>
 8004cb2:	f010 0201 	ands.w	r2, r0, #1
 8004cb6:	d03c      	beq.n	8004d32 <main+0x582>
					  DFPlayer_playmp3(2);
 8004cb8:	2002      	movs	r0, #2
 8004cba:	f7fe fc53 	bl	8003564 <DFPlayer_playmp3>
					  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_11,1);
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004cc4:	4640      	mov	r0, r8
 8004cc6:	f7fc fad1 	bl	800126c <HAL_GPIO_WritePin>
					counttime=0;
 8004cca:	2300      	movs	r3, #0
					HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_12);
 8004ccc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004cd0:	4630      	mov	r0, r6
					counttime=0;
 8004cd2:	602b      	str	r3, [r5, #0]
					HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_12);
 8004cd4:	f7fc facf 	bl	8001276 <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,1);
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004cde:	4630      	mov	r0, r6
 8004ce0:	f7fc fac4 	bl	800126c <HAL_GPIO_WritePin>
 8004ce4:	e686      	b.n	80049f4 <main+0x244>
			switch (data[2]) {
 8004ce6:	2bc8      	cmp	r3, #200	; 0xc8
 8004ce8:	d001      	beq.n	8004cee <main+0x53e>
 8004cea:	2bfa      	cmp	r3, #250	; 0xfa
 8004cec:	d1be      	bne.n	8004c6c <main+0x4bc>
				case 250:oled_puts("mR = 0  mL = -  ");	break;
 8004cee:	482a      	ldr	r0, [pc, #168]	; (8004d98 <main+0x5e8>)
 8004cf0:	e000      	b.n	8004cf4 <main+0x544>
				case 150:oled_puts("mR = 0  mL = +  ");break;
 8004cf2:	482a      	ldr	r0, [pc, #168]	; (8004d9c <main+0x5ec>)
		default:oled_puts("no data         ");break;
 8004cf4:	f7ff fbbc 	bl	8004470 <oled_puts>
 8004cf8:	e7b8      	b.n	8004c6c <main+0x4bc>
				case 10: oled_puts ("mR = 0  mL = 0  ");	break;
 8004cfa:	4829      	ldr	r0, [pc, #164]	; (8004da0 <main+0x5f0>)
 8004cfc:	e7fa      	b.n	8004cf4 <main+0x544>
			switch(data[2]){
 8004cfe:	78a3      	ldrb	r3, [r4, #2]
 8004d00:	2b96      	cmp	r3, #150	; 0x96
 8004d02:	d004      	beq.n	8004d0e <main+0x55e>
 8004d04:	d805      	bhi.n	8004d12 <main+0x562>
 8004d06:	2b0a      	cmp	r3, #10
 8004d08:	d009      	beq.n	8004d1e <main+0x56e>
 8004d0a:	2b64      	cmp	r3, #100	; 0x64
 8004d0c:	d1ae      	bne.n	8004c6c <main+0x4bc>
				case 150:oled_puts("mR = +  mL = +  ");break;
 8004d0e:	4825      	ldr	r0, [pc, #148]	; (8004da4 <main+0x5f4>)
 8004d10:	e7f0      	b.n	8004cf4 <main+0x544>
			switch(data[2]){
 8004d12:	2bc8      	cmp	r3, #200	; 0xc8
 8004d14:	d001      	beq.n	8004d1a <main+0x56a>
 8004d16:	2bfa      	cmp	r3, #250	; 0xfa
 8004d18:	d1a8      	bne.n	8004c6c <main+0x4bc>
				case 250:oled_puts("mR = +  mL = -  ");break;
 8004d1a:	4823      	ldr	r0, [pc, #140]	; (8004da8 <main+0x5f8>)
 8004d1c:	e7ea      	b.n	8004cf4 <main+0x544>
				case 10:oled_puts("mR = +  mL = 0  ");break;
 8004d1e:	4823      	ldr	r0, [pc, #140]	; (8004dac <main+0x5fc>)
 8004d20:	e7e8      	b.n	8004cf4 <main+0x544>
			switch(data[2]){
 8004d22:	2bc8      	cmp	r3, #200	; 0xc8
 8004d24:	d001      	beq.n	8004d2a <main+0x57a>
 8004d26:	2bfa      	cmp	r3, #250	; 0xfa
 8004d28:	d1a0      	bne.n	8004c6c <main+0x4bc>
				case 250:oled_puts("mR = -  mL = -  ");	break;
 8004d2a:	4821      	ldr	r0, [pc, #132]	; (8004db0 <main+0x600>)
 8004d2c:	e7e2      	b.n	8004cf4 <main+0x544>
				case 10:oled_puts("mR = -  mL = 0  ");break;
 8004d2e:	4821      	ldr	r0, [pc, #132]	; (8004db4 <main+0x604>)
 8004d30:	e7e0      	b.n	8004cf4 <main+0x544>
					  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_11,0);
 8004d32:	4640      	mov	r0, r8
 8004d34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d38:	f7fc fa98 	bl	800126c <HAL_GPIO_WritePin>
					  DFPlayer_playmp3(1);
 8004d3c:	2001      	movs	r0, #1
 8004d3e:	f7fe fc11 	bl	8003564 <DFPlayer_playmp3>
 8004d42:	e7c2      	b.n	8004cca <main+0x51a>
 8004d44:	200001d0 	.word	0x200001d0
 8004d48:	08005f56 	.word	0x08005f56
 8004d4c:	08005f78 	.word	0x08005f78
 8004d50:	08005f9a 	.word	0x08005f9a
 8004d54:	40020c00 	.word	0x40020c00
 8004d58:	200000a8 	.word	0x200000a8
 8004d5c:	200000c0 	.word	0x200000c0
 8004d60:	08005f89 	.word	0x08005f89
 8004d64:	08005f92 	.word	0x08005f92
 8004d68:	08005f14 	.word	0x08005f14
 8004d6c:	08005f67 	.word	0x08005f67
 8004d70:	2000008a 	.word	0x2000008a
 8004d74:	200001e0 	.word	0x200001e0
 8004d78:	200001f7 	.word	0x200001f7
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	08005fc3 	.word	0x08005fc3
 8004d84:	0800606d 	.word	0x0800606d
 8004d88:	0800603a 	.word	0x0800603a
 8004d8c:	0800607e 	.word	0x0800607e
 8004d90:	08006085 	.word	0x08006085
 8004d94:	0800608b 	.word	0x0800608b
 8004d98:	08005fe5 	.word	0x08005fe5
 8004d9c:	08005fd4 	.word	0x08005fd4
 8004da0:	08005ff6 	.word	0x08005ff6
 8004da4:	08006007 	.word	0x08006007
 8004da8:	08006018 	.word	0x08006018
 8004dac:	08006029 	.word	0x08006029
 8004db0:	0800604b 	.word	0x0800604b
 8004db4:	0800605c 	.word	0x0800605c
 8004db8:	200001eb 	.word	0x200001eb
 8004dbc:	2000008b 	.word	0x2000008b
		  motor_move(0,0,0,0);
 8004dc0:	2300      	movs	r3, #0
		  for(int i=0; i<(8+servonumber);i++){xprintf(" %d=%d",i,Rxbuf[i]);}
 8004dc2:	2400      	movs	r4, #0
 8004dc4:	f8df a074 	ldr.w	sl, [pc, #116]	; 8004e3c <main+0x68c>
		  motor_move(0,0,0,0);
 8004dc8:	461a      	mov	r2, r3
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f7fe ff17 	bl	8003c00 <motor_move>
		  servo(tempdata[6],tempdata[6],tempdata[6],tempdata[7]
 8004dd2:	215a      	movs	r1, #90	; 0x5a
 8004dd4:	79ba      	ldrb	r2, [r7, #6]
 8004dd6:	79fb      	ldrb	r3, [r7, #7]
 8004dd8:	9103      	str	r1, [sp, #12]
 8004dda:	4610      	mov	r0, r2
 8004ddc:	9102      	str	r1, [sp, #8]
 8004dde:	9101      	str	r1, [sp, #4]
 8004de0:	7a39      	ldrb	r1, [r7, #8]
		  for(int i=0; i<(8+servonumber);i++){xprintf(" %d=%d",i,Rxbuf[i]);}
 8004de2:	4f13      	ldr	r7, [pc, #76]	; (8004e30 <main+0x680>)
		  servo(tempdata[6],tempdata[6],tempdata[6],tempdata[7]
 8004de4:	9100      	str	r1, [sp, #0]
 8004de6:	4611      	mov	r1, r2
 8004de8:	f7fe fd16 	bl	8003818 <servo>
		  for(int i=0; i<(8+servonumber);i++){xprintf(" %d=%d",i,Rxbuf[i]);}
 8004dec:	f81a 2004 	ldrb.w	r2, [sl, r4]
 8004df0:	4621      	mov	r1, r4
 8004df2:	3401      	adds	r4, #1
 8004df4:	4638      	mov	r0, r7
 8004df6:	f000 fd75 	bl	80058e4 <xprintf>
 8004dfa:	2c0b      	cmp	r4, #11
 8004dfc:	d1f6      	bne.n	8004dec <main+0x63c>
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,0);
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e04:	4630      	mov	r0, r6
 8004e06:	f7fc fa31 	bl	800126c <HAL_GPIO_WritePin>
		  oled_returnhome();
 8004e0a:	f7ff fb94 	bl	8004536 <oled_returnhome>
		  oled_puts("disconnection   ");
 8004e0e:	4809      	ldr	r0, [pc, #36]	; (8004e34 <main+0x684>)
 8004e10:	f7ff fb2e 	bl	8004470 <oled_puts>
		  oled_setcursor(1,0);
 8004e14:	2100      	movs	r1, #0
 8004e16:	2001      	movs	r0, #1
 8004e18:	f7ff fb7c 	bl	8004514 <oled_setcursor>
		  oled_puts("all motor stop  ");
 8004e1c:	4806      	ldr	r0, [pc, #24]	; (8004e38 <main+0x688>)
 8004e1e:	f7ff fb27 	bl	8004470 <oled_puts>
		  beep(1,300,100);
 8004e22:	2264      	movs	r2, #100	; 0x64
 8004e24:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8004e28:	2001      	movs	r0, #1
 8004e2a:	f7fe fdc7 	bl	80039bc <beep>
 8004e2e:	e5e1      	b.n	80049f4 <main+0x244>
 8004e30:	08005f9a 	.word	0x08005f9a
 8004e34:	08006094 	.word	0x08006094
 8004e38:	080060a5 	.word	0x080060a5
 8004e3c:	200001eb 	.word	0x200001eb

08004e40 <HAL_TIM_PeriodElapsedCallback>:
{
 8004e40:	b570      	push	{r4, r5, r6, lr}
		 counttime++;
 8004e42:	4a12      	ldr	r2, [pc, #72]	; (8004e8c <HAL_TIM_PeriodElapsedCallback+0x4c>)
	 if(Rxdetatemp!=data[servonumber+6] || HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0){
 8004e44:	4d12      	ldr	r5, [pc, #72]	; (8004e90 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8004e46:	4c13      	ldr	r4, [pc, #76]	; (8004e94 <HAL_TIM_PeriodElapsedCallback+0x54>)
		 counttime++;
 8004e48:	6813      	ldr	r3, [r2, #0]
	 if(Rxdetatemp!=data[servonumber+6] || HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0){
 8004e4a:	7a68      	ldrb	r0, [r5, #9]
 8004e4c:	7821      	ldrb	r1, [r4, #0]
		 counttime++;
 8004e4e:	3301      	adds	r3, #1
 8004e50:	4e11      	ldr	r6, [pc, #68]	; (8004e98 <HAL_TIM_PeriodElapsedCallback+0x58>)
	 if(Rxdetatemp!=data[servonumber+6] || HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0){
 8004e52:	4288      	cmp	r0, r1
		 counttime++;
 8004e54:	6013      	str	r3, [r2, #0]
	 if(Rxdetatemp!=data[servonumber+6] || HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0){
 8004e56:	d009      	beq.n	8004e6c <HAL_TIM_PeriodElapsedCallback+0x2c>
		 TPIPConnect=1;
 8004e58:	2201      	movs	r2, #1
		 HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,1);
 8004e5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e5e:	480f      	ldr	r0, [pc, #60]	; (8004e9c <HAL_TIM_PeriodElapsedCallback+0x5c>)
		 TPIPConnect=1;
 8004e60:	7032      	strb	r2, [r6, #0]
		 HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,1);
 8004e62:	f7fc fa03 	bl	800126c <HAL_GPIO_WritePin>
	 Rxdetatemp=data[servonumber+6];
 8004e66:	7a6b      	ldrb	r3, [r5, #9]
 8004e68:	7023      	strb	r3, [r4, #0]
 8004e6a:	bd70      	pop	{r4, r5, r6, pc}
	 if(Rxdetatemp!=data[servonumber+6] || HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)==0){
 8004e6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004e70:	480b      	ldr	r0, [pc, #44]	; (8004ea0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8004e72:	f7fc f9f5 	bl	8001260 <HAL_GPIO_ReadPin>
 8004e76:	2800      	cmp	r0, #0
 8004e78:	d0ee      	beq.n	8004e58 <HAL_TIM_PeriodElapsedCallback+0x18>
		 TPIPConnect=0;
 8004e7a:	2300      	movs	r3, #0
		 HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_15);
 8004e7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e80:	4806      	ldr	r0, [pc, #24]	; (8004e9c <HAL_TIM_PeriodElapsedCallback+0x5c>)
		 TPIPConnect=0;
 8004e82:	7033      	strb	r3, [r6, #0]
		 HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_15);
 8004e84:	f7fc f9f7 	bl	8001276 <HAL_GPIO_TogglePin>
 8004e88:	e7ed      	b.n	8004e66 <HAL_TIM_PeriodElapsedCallback+0x26>
 8004e8a:	bf00      	nop
 8004e8c:	20000134 	.word	0x20000134
 8004e90:	200001f7 	.word	0x200001f7
 8004e94:	200001ea 	.word	0x200001ea
 8004e98:	2000008a 	.word	0x2000008a
 8004e9c:	40020400 	.word	0x40020400
 8004ea0:	40020800 	.word	0x40020800

08004ea4 <HAL_UART_RxCpltCallback>:
	while (Rxbuf[j] != 254 && j<(7+servonumber)) {
 8004ea4:	4a16      	ldr	r2, [pc, #88]	; (8004f00 <HAL_UART_RxCpltCallback+0x5c>)
	int j = 0;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	4611      	mov	r1, r2
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004eaa:	b510      	push	{r4, lr}
	while (Rxbuf[j] != 254 && j<(7+servonumber)) {
 8004eac:	5c98      	ldrb	r0, [r3, r2]
 8004eae:	28fe      	cmp	r0, #254	; 0xfe
 8004eb0:	d011      	beq.n	8004ed6 <HAL_UART_RxCpltCallback+0x32>
 8004eb2:	2b0a      	cmp	r3, #10
 8004eb4:	d10d      	bne.n	8004ed2 <HAL_UART_RxCpltCallback+0x2e>
			data[k] = 0;
 8004eb6:	4b13      	ldr	r3, [pc, #76]	; (8004f04 <HAL_UART_RxCpltCallback+0x60>)
 8004eb8:	2200      	movs	r2, #0
			data[k]=90;
 8004eba:	215a      	movs	r1, #90	; 0x5a
			data[k] = 0;
 8004ebc:	701a      	strb	r2, [r3, #0]
 8004ebe:	705a      	strb	r2, [r3, #1]
 8004ec0:	709a      	strb	r2, [r3, #2]
 8004ec2:	70da      	strb	r2, [r3, #3]
 8004ec4:	711a      	strb	r2, [r3, #4]
 8004ec6:	715a      	strb	r2, [r3, #5]
			data[k]=90;
 8004ec8:	7199      	strb	r1, [r3, #6]
 8004eca:	71d9      	strb	r1, [r3, #7]
 8004ecc:	7219      	strb	r1, [r3, #8]
		data[6+servonumber]=0;
 8004ece:	725a      	strb	r2, [r3, #9]
 8004ed0:	bd10      	pop	{r4, pc}
		j++;
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	e7ea      	b.n	8004eac <HAL_UART_RxCpltCallback+0x8>
	if(j>=(7+servonumber)){
 8004ed6:	2b0a      	cmp	r3, #10
 8004ed8:	d0ed      	beq.n	8004eb6 <HAL_UART_RxCpltCallback+0x12>
 8004eda:	4a0a      	ldr	r2, [pc, #40]	; (8004f04 <HAL_UART_RxCpltCallback+0x60>)
 8004edc:	f103 000a 	add.w	r0, r3, #10
				data[k] = Rxbuf[j + k + 1];
 8004ee0:	1ad2      	subs	r2, r2, r3
				data[k] = Rxbuf[k - ((7+servonumber) - j)];
 8004ee2:	18cc      	adds	r4, r1, r3
			if ((j + k) >= (7+servonumber)) {
 8004ee4:	2b09      	cmp	r3, #9
				data[k] = Rxbuf[k - ((7+servonumber) - j)];
 8004ee6:	bfcc      	ite	gt
 8004ee8:	f814 4c0a 	ldrbgt.w	r4, [r4, #-10]
				data[k] = Rxbuf[j + k + 1];
 8004eec:	7864      	ldrble	r4, [r4, #1]
 8004eee:	54d4      	strb	r4, [r2, r3]
 8004ef0:	3301      	adds	r3, #1
		for (int k = 0; k < (7+servonumber); k++) {
 8004ef2:	4283      	cmp	r3, r0
 8004ef4:	d1f5      	bne.n	8004ee2 <HAL_UART_RxCpltCallback+0x3e>
		flug_Rxdata=1;
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	4b03      	ldr	r3, [pc, #12]	; (8004f08 <HAL_UART_RxCpltCallback+0x64>)
 8004efa:	701a      	strb	r2, [r3, #0]
 8004efc:	bd10      	pop	{r4, pc}
 8004efe:	bf00      	nop
 8004f00:	200001eb 	.word	0x200001eb
 8004f04:	200001f7 	.word	0x200001f7
 8004f08:	2000008b 	.word	0x2000008b

08004f0c <_Error_Handler>:
	  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8004f0c:	4c04      	ldr	r4, [pc, #16]	; (8004f20 <_Error_Handler+0x14>)
{
 8004f0e:	b508      	push	{r3, lr}
	  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8004f10:	2201      	movs	r2, #1
 8004f12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f16:	4620      	mov	r0, r4
 8004f18:	f7fc f9a8 	bl	800126c <HAL_GPIO_WritePin>
 8004f1c:	e7f8      	b.n	8004f10 <_Error_Handler+0x4>
 8004f1e:	bf00      	nop
 8004f20:	40020c00 	.word	0x40020c00

08004f24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f24:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f26:	2003      	movs	r0, #3
 8004f28:	f7fb fe90 	bl	8000c4c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f06f 000b 	mvn.w	r0, #11
 8004f32:	4611      	mov	r1, r2
 8004f34:	f7fb fe9c 	bl	8000c70 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f06f 000a 	mvn.w	r0, #10
 8004f3e:	4611      	mov	r1, r2
 8004f40:	f7fb fe96 	bl	8000c70 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8004f44:	2200      	movs	r2, #0
 8004f46:	f06f 0009 	mvn.w	r0, #9
 8004f4a:	4611      	mov	r1, r2
 8004f4c:	f7fb fe90 	bl	8000c70 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8004f50:	2200      	movs	r2, #0
 8004f52:	f06f 0004 	mvn.w	r0, #4
 8004f56:	4611      	mov	r1, r2
 8004f58:	f7fb fe8a 	bl	8000c70 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f06f 0003 	mvn.w	r0, #3
 8004f62:	4611      	mov	r1, r2
 8004f64:	f7fb fe84 	bl	8000c70 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f06f 0001 	mvn.w	r0, #1
 8004f6e:	4611      	mov	r1, r2
 8004f70:	f7fb fe7e 	bl	8000c70 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004f74:	2200      	movs	r2, #0
 8004f76:	f04f 30ff 	mov.w	r0, #4294967295
 8004f7a:	4611      	mov	r1, r2

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f7c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004f80:	f7fb be76 	b.w	8000c70 <HAL_NVIC_SetPriority>

08004f84 <NMI_Handler>:
 8004f84:	4770      	bx	lr

08004f86 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8004f86:	e7fe      	b.n	8004f86 <HardFault_Handler>

08004f88 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004f88:	e7fe      	b.n	8004f88 <MemManage_Handler>

08004f8a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8004f8a:	e7fe      	b.n	8004f8a <BusFault_Handler>

08004f8c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8004f8c:	e7fe      	b.n	8004f8c <UsageFault_Handler>

08004f8e <SVC_Handler>:
 8004f8e:	4770      	bx	lr

08004f90 <DebugMon_Handler>:
 8004f90:	4770      	bx	lr

08004f92 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8004f92:	4770      	bx	lr

08004f94 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004f94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f96:	f7fb fe3d 	bl	8000c14 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8004f9e:	f7fb bece 	b.w	8000d3e <HAL_SYSTICK_IRQHandler>
	...

08004fa4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004fa4:	4801      	ldr	r0, [pc, #4]	; (8004fac <USART1_IRQHandler+0x8>)
 8004fa6:	f7fd bf99 	b.w	8002edc <HAL_UART_IRQHandler>
 8004faa:	bf00      	nop
 8004fac:	20000414 	.word	0x20000414

08004fb0 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004fb0:	4801      	ldr	r0, [pc, #4]	; (8004fb8 <TIM6_DAC_IRQHandler+0x8>)
 8004fb2:	f7fd bac0 	b.w	8002536 <HAL_TIM_IRQHandler>
 8004fb6:	bf00      	nop
 8004fb8:	20000244 	.word	0x20000244

08004fbc <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004fbc:	4801      	ldr	r0, [pc, #4]	; (8004fc4 <DMA2_Stream2_IRQHandler+0x8>)
 8004fbe:	f7fb bfa7 	b.w	8000f10 <HAL_DMA_IRQHandler>
 8004fc2:	bf00      	nop
 8004fc4:	200003b4 	.word	0x200003b4

08004fc8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004fc8:	490f      	ldr	r1, [pc, #60]	; (8005008 <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004fca:	2000      	movs	r0, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004fcc:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8004fd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004fd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8004fd8:	4b0c      	ldr	r3, [pc, #48]	; (800500c <SystemInit+0x44>)
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	f042 0201 	orr.w	r2, r2, #1
 8004fe0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004fe2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004fea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004fee:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004ff0:	4a07      	ldr	r2, [pc, #28]	; (8005010 <SystemInit+0x48>)
 8004ff2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ffa:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004ffc:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004ffe:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005002:	608b      	str	r3, [r1, #8]
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	e000ed00 	.word	0xe000ed00
 800500c:	40023800 	.word	0x40023800
 8005010:	24003010 	.word	0x24003010

08005014 <MX_TIM6_Init>:
  HAL_TIM_MspPostInit(&htim4);

}
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005014:	b508      	push	{r3, lr}
  htim6.Instance = TIM6;
 8005016:	4811      	ldr	r0, [pc, #68]	; (800505c <MX_TIM6_Init+0x48>)
  htim6.Init.Prescaler = 432;
 8005018:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800501c:	4910      	ldr	r1, [pc, #64]	; (8005060 <MX_TIM6_Init+0x4c>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 50000-1;
 800501e:	f24c 324f 	movw	r2, #49999	; 0xc34f
  htim6.Init.Prescaler = 432;
 8005022:	e880 000a 	stmia.w	r0, {r1, r3}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005026:	2300      	movs	r3, #0
  htim6.Init.Period = 50000-1;
 8005028:	60c2      	str	r2, [r0, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800502a:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800502c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800502e:	f7fd fb9b 	bl	8002768 <HAL_TIM_Base_Init>
 8005032:	b118      	cbz	r0, 800503c <MX_TIM6_Init+0x28>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005034:	21eb      	movs	r1, #235	; 0xeb
 8005036:	480b      	ldr	r0, [pc, #44]	; (8005064 <MX_TIM6_Init+0x50>)
 8005038:	f7ff ff68 	bl	8004f0c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800503c:	490a      	ldr	r1, [pc, #40]	; (8005068 <MX_TIM6_Init+0x54>)
 800503e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005040:	4806      	ldr	r0, [pc, #24]	; (800505c <MX_TIM6_Init+0x48>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005042:	600b      	str	r3, [r1, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005044:	608b      	str	r3, [r1, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005046:	f7fd fcf5 	bl	8002a34 <HAL_TIMEx_MasterConfigSynchronization>
 800504a:	b128      	cbz	r0, 8005058 <MX_TIM6_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 800504c:	21f2      	movs	r1, #242	; 0xf2
 800504e:	4805      	ldr	r0, [pc, #20]	; (8005064 <MX_TIM6_Init+0x50>)
  }

}
 8005050:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005054:	f7ff bf5a 	b.w	8004f0c <_Error_Handler>
 8005058:	bd08      	pop	{r3, pc}
 800505a:	bf00      	nop
 800505c:	20000244 	.word	0x20000244
 8005060:	40001000 	.word	0x40001000
 8005064:	080060ce 	.word	0x080060ce
 8005068:	200000ac 	.word	0x200000ac

0800506c <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 800506c:	6803      	ldr	r3, [r0, #0]
{
 800506e:	b084      	sub	sp, #16
  if(tim_pwmHandle->Instance==TIM1)
 8005070:	4a1c      	ldr	r2, [pc, #112]	; (80050e4 <HAL_TIM_PWM_MspInit+0x78>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d10b      	bne.n	800508e <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005076:	4b1c      	ldr	r3, [pc, #112]	; (80050e8 <HAL_TIM_PWM_MspInit+0x7c>)
 8005078:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	645a      	str	r2, [r3, #68]	; 0x44
 8005080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	9300      	str	r3, [sp, #0]
 8005088:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 800508a:	b004      	add	sp, #16
 800508c:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM2)
 800508e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005092:	d10b      	bne.n	80050ac <HAL_TIM_PWM_MspInit+0x40>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005094:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8005098:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800509a:	f042 0201 	orr.w	r2, r2, #1
 800509e:	641a      	str	r2, [r3, #64]	; 0x40
 80050a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	9301      	str	r3, [sp, #4]
 80050a8:	9b01      	ldr	r3, [sp, #4]
 80050aa:	e7ee      	b.n	800508a <HAL_TIM_PWM_MspInit+0x1e>
  else if(tim_pwmHandle->Instance==TIM4)
 80050ac:	4a0f      	ldr	r2, [pc, #60]	; (80050ec <HAL_TIM_PWM_MspInit+0x80>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d10a      	bne.n	80050c8 <HAL_TIM_PWM_MspInit+0x5c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80050b2:	4b0d      	ldr	r3, [pc, #52]	; (80050e8 <HAL_TIM_PWM_MspInit+0x7c>)
 80050b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050b6:	f042 0204 	orr.w	r2, r2, #4
 80050ba:	641a      	str	r2, [r3, #64]	; 0x40
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	f003 0304 	and.w	r3, r3, #4
 80050c2:	9302      	str	r3, [sp, #8]
 80050c4:	9b02      	ldr	r3, [sp, #8]
 80050c6:	e7e0      	b.n	800508a <HAL_TIM_PWM_MspInit+0x1e>
  else if(tim_pwmHandle->Instance==TIM9)
 80050c8:	4a09      	ldr	r2, [pc, #36]	; (80050f0 <HAL_TIM_PWM_MspInit+0x84>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d1dd      	bne.n	800508a <HAL_TIM_PWM_MspInit+0x1e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80050ce:	4b06      	ldr	r3, [pc, #24]	; (80050e8 <HAL_TIM_PWM_MspInit+0x7c>)
 80050d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050d2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80050d6:	645a      	str	r2, [r3, #68]	; 0x44
 80050d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050de:	9303      	str	r3, [sp, #12]
 80050e0:	9b03      	ldr	r3, [sp, #12]
}
 80050e2:	e7d2      	b.n	800508a <HAL_TIM_PWM_MspInit+0x1e>
 80050e4:	40010000 	.word	0x40010000
 80050e8:	40023800 	.word	0x40023800
 80050ec:	40000800 	.word	0x40000800
 80050f0:	40014000 	.word	0x40014000

080050f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80050f4:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM6)
 80050f6:	4b0d      	ldr	r3, [pc, #52]	; (800512c <HAL_TIM_Base_MspInit+0x38>)
 80050f8:	6802      	ldr	r2, [r0, #0]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d112      	bne.n	8005124 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80050fe:	f503 330a 	add.w	r3, r3, #141312	; 0x22800

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 8005102:	2036      	movs	r0, #54	; 0x36
 8005104:	2103      	movs	r1, #3
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005106:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005108:	f042 0210 	orr.w	r2, r2, #16
 800510c:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 800510e:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005112:	f003 0310 	and.w	r3, r3, #16
 8005116:	9301      	str	r3, [sp, #4]
 8005118:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 800511a:	f7fb fda9 	bl	8000c70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800511e:	2036      	movs	r0, #54	; 0x36
 8005120:	f7fb fdde 	bl	8000ce0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8005124:	b003      	add	sp, #12
 8005126:	f85d fb04 	ldr.w	pc, [sp], #4
 800512a:	bf00      	nop
 800512c:	40001000 	.word	0x40001000

08005130 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8005130:	6803      	ldr	r3, [r0, #0]
 8005132:	4a25      	ldr	r2, [pc, #148]	; (80051c8 <HAL_TIM_MspPostInit+0x98>)
 8005134:	4293      	cmp	r3, r2
{
 8005136:	b570      	push	{r4, r5, r6, lr}
 8005138:	b086      	sub	sp, #24
  if(timHandle->Instance==TIM1)
 800513a:	d10c      	bne.n	8005156 <HAL_TIM_MspPostInit+0x26>
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 800513c:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8005140:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005142:	2302      	movs	r3, #2
 8005144:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005146:	2300      	movs	r3, #0
 8005148:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800514a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800514c:	2301      	movs	r3, #1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800514e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005150:	a901      	add	r1, sp, #4
 8005152:	481e      	ldr	r0, [pc, #120]	; (80051cc <HAL_TIM_MspPostInit+0x9c>)
 8005154:	e018      	b.n	8005188 <HAL_TIM_MspPostInit+0x58>
  else if(timHandle->Instance==TIM2)
 8005156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800515a:	d119      	bne.n	8005190 <HAL_TIM_MspPostInit+0x60>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800515c:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800515e:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005160:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005162:	2501      	movs	r5, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005164:	a901      	add	r1, sp, #4
 8005166:	481a      	ldr	r0, [pc, #104]	; (80051d0 <HAL_TIM_MspPostInit+0xa0>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005168:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800516a:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800516c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800516e:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005170:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005172:	f7fb ff8b 	bl	800108c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005176:	f44f 6340 	mov.w	r3, #3072	; 0xc00
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800517a:	a901      	add	r1, sp, #4
 800517c:	4815      	ldr	r0, [pc, #84]	; (80051d4 <HAL_TIM_MspPostInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800517e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005180:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005182:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005184:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005186:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005188:	f7fb ff80 	bl	800108c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800518c:	b006      	add	sp, #24
 800518e:	bd70      	pop	{r4, r5, r6, pc}
  else if(timHandle->Instance==TIM4)
 8005190:	4a11      	ldr	r2, [pc, #68]	; (80051d8 <HAL_TIM_MspPostInit+0xa8>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d10b      	bne.n	80051ae <HAL_TIM_MspPostInit+0x7e>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005196:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800519a:	2200      	movs	r2, #0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800519c:	a901      	add	r1, sp, #4
 800519e:	480f      	ldr	r0, [pc, #60]	; (80051dc <HAL_TIM_MspPostInit+0xac>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80051a0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051a2:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051a4:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051a6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051a8:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80051aa:	9305      	str	r3, [sp, #20]
 80051ac:	e7ec      	b.n	8005188 <HAL_TIM_MspPostInit+0x58>
  else if(timHandle->Instance==TIM9)
 80051ae:	4a0c      	ldr	r2, [pc, #48]	; (80051e0 <HAL_TIM_MspPostInit+0xb0>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d1eb      	bne.n	800518c <HAL_TIM_MspPostInit+0x5c>
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80051b4:	2360      	movs	r3, #96	; 0x60
 80051b6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051b8:	2302      	movs	r3, #2
 80051ba:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051bc:	2300      	movs	r3, #0
 80051be:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051c0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e7c3      	b.n	800514e <HAL_TIM_MspPostInit+0x1e>
 80051c6:	bf00      	nop
 80051c8:	40010000 	.word	0x40010000
 80051cc:	40021000 	.word	0x40021000
 80051d0:	40020000 	.word	0x40020000
 80051d4:	40020400 	.word	0x40020400
 80051d8:	40000800 	.word	0x40000800
 80051dc:	40020c00 	.word	0x40020c00
 80051e0:	40014000 	.word	0x40014000

080051e4 <MX_TIM1_Init>:
{
 80051e4:	b508      	push	{r3, lr}
  htim1.Instance = TIM1;
 80051e6:	4837      	ldr	r0, [pc, #220]	; (80052c4 <MX_TIM1_Init+0xe0>)
  htim1.Init.Prescaler = 15;
 80051e8:	230f      	movs	r3, #15
 80051ea:	4937      	ldr	r1, [pc, #220]	; (80052c8 <MX_TIM1_Init+0xe4>)
  htim1.Init.Period = 999;
 80051ec:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim1.Init.Prescaler = 15;
 80051f0:	e880 000a 	stmia.w	r0, {r1, r3}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051f4:	2300      	movs	r3, #0
  htim1.Init.Period = 999;
 80051f6:	60c2      	str	r2, [r0, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051f8:	6083      	str	r3, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051fa:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 80051fc:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051fe:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005200:	f7fd facc 	bl	800279c <HAL_TIM_PWM_Init>
 8005204:	b118      	cbz	r0, 800520e <MX_TIM1_Init+0x2a>
    _Error_Handler(__FILE__, __LINE__);
 8005206:	2147      	movs	r1, #71	; 0x47
 8005208:	4830      	ldr	r0, [pc, #192]	; (80052cc <MX_TIM1_Init+0xe8>)
 800520a:	f7ff fe7f 	bl	8004f0c <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800520e:	4930      	ldr	r1, [pc, #192]	; (80052d0 <MX_TIM1_Init+0xec>)
 8005210:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005212:	482c      	ldr	r0, [pc, #176]	; (80052c4 <MX_TIM1_Init+0xe0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005214:	600b      	str	r3, [r1, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005216:	604b      	str	r3, [r1, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005218:	608b      	str	r3, [r1, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800521a:	f7fd fc0b 	bl	8002a34 <HAL_TIMEx_MasterConfigSynchronization>
 800521e:	b118      	cbz	r0, 8005228 <MX_TIM1_Init+0x44>
    _Error_Handler(__FILE__, __LINE__);
 8005220:	214f      	movs	r1, #79	; 0x4f
 8005222:	482a      	ldr	r0, [pc, #168]	; (80052cc <MX_TIM1_Init+0xe8>)
 8005224:	f7ff fe72 	bl	8004f0c <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005228:	492a      	ldr	r1, [pc, #168]	; (80052d4 <MX_TIM1_Init+0xf0>)
  sConfigOC.Pulse = 0;
 800522a:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800522c:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800522e:	4825      	ldr	r0, [pc, #148]	; (80052c4 <MX_TIM1_Init+0xe0>)
  sConfigOC.Pulse = 0;
 8005230:	604a      	str	r2, [r1, #4]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005232:	600b      	str	r3, [r1, #0]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005234:	608a      	str	r2, [r1, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005236:	60ca      	str	r2, [r1, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005238:	610a      	str	r2, [r1, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800523a:	614a      	str	r2, [r1, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800523c:	618a      	str	r2, [r1, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800523e:	f7fd fc65 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 8005242:	b118      	cbz	r0, 800524c <MX_TIM1_Init+0x68>
    _Error_Handler(__FILE__, __LINE__);
 8005244:	215b      	movs	r1, #91	; 0x5b
 8005246:	4821      	ldr	r0, [pc, #132]	; (80052cc <MX_TIM1_Init+0xe8>)
 8005248:	f7ff fe60 	bl	8004f0c <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800524c:	2204      	movs	r2, #4
 800524e:	4921      	ldr	r1, [pc, #132]	; (80052d4 <MX_TIM1_Init+0xf0>)
 8005250:	481c      	ldr	r0, [pc, #112]	; (80052c4 <MX_TIM1_Init+0xe0>)
 8005252:	f7fd fc5b 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 8005256:	b118      	cbz	r0, 8005260 <MX_TIM1_Init+0x7c>
    _Error_Handler(__FILE__, __LINE__);
 8005258:	2160      	movs	r1, #96	; 0x60
 800525a:	481c      	ldr	r0, [pc, #112]	; (80052cc <MX_TIM1_Init+0xe8>)
 800525c:	f7ff fe56 	bl	8004f0c <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005260:	2208      	movs	r2, #8
 8005262:	491c      	ldr	r1, [pc, #112]	; (80052d4 <MX_TIM1_Init+0xf0>)
 8005264:	4817      	ldr	r0, [pc, #92]	; (80052c4 <MX_TIM1_Init+0xe0>)
 8005266:	f7fd fc51 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 800526a:	b118      	cbz	r0, 8005274 <MX_TIM1_Init+0x90>
    _Error_Handler(__FILE__, __LINE__);
 800526c:	2165      	movs	r1, #101	; 0x65
 800526e:	4817      	ldr	r0, [pc, #92]	; (80052cc <MX_TIM1_Init+0xe8>)
 8005270:	f7ff fe4c 	bl	8004f0c <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005274:	220c      	movs	r2, #12
 8005276:	4917      	ldr	r1, [pc, #92]	; (80052d4 <MX_TIM1_Init+0xf0>)
 8005278:	4812      	ldr	r0, [pc, #72]	; (80052c4 <MX_TIM1_Init+0xe0>)
 800527a:	f7fd fc47 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 800527e:	b118      	cbz	r0, 8005288 <MX_TIM1_Init+0xa4>
    _Error_Handler(__FILE__, __LINE__);
 8005280:	216a      	movs	r1, #106	; 0x6a
 8005282:	4812      	ldr	r0, [pc, #72]	; (80052cc <MX_TIM1_Init+0xe8>)
 8005284:	f7ff fe42 	bl	8004f0c <_Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005288:	4913      	ldr	r1, [pc, #76]	; (80052d8 <MX_TIM1_Init+0xf4>)
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800528a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800528e:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005290:	480c      	ldr	r0, [pc, #48]	; (80052c4 <MX_TIM1_Init+0xe0>)
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005292:	614a      	str	r2, [r1, #20]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005294:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005298:	600b      	str	r3, [r1, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800529a:	604b      	str	r3, [r1, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800529c:	608b      	str	r3, [r1, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800529e:	60cb      	str	r3, [r1, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80052a0:	610b      	str	r3, [r1, #16]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80052a2:	618b      	str	r3, [r1, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80052a4:	61cb      	str	r3, [r1, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80052a6:	620a      	str	r2, [r1, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 80052a8:	624b      	str	r3, [r1, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80052aa:	628b      	str	r3, [r1, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80052ac:	f7fd fbe8 	bl	8002a80 <HAL_TIMEx_ConfigBreakDeadTime>
 80052b0:	b118      	cbz	r0, 80052ba <MX_TIM1_Init+0xd6>
    _Error_Handler(__FILE__, __LINE__);
 80052b2:	217a      	movs	r1, #122	; 0x7a
 80052b4:	4805      	ldr	r0, [pc, #20]	; (80052cc <MX_TIM1_Init+0xe8>)
 80052b6:	f7ff fe29 	bl	8004f0c <_Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 80052ba:	4802      	ldr	r0, [pc, #8]	; (80052c4 <MX_TIM1_Init+0xe0>)
}
 80052bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_MspPostInit(&htim1);
 80052c0:	f7ff bf36 	b.w	8005130 <HAL_TIM_MspPostInit>
 80052c4:	20000284 	.word	0x20000284
 80052c8:	40010000 	.word	0x40010000
 80052cc:	080060ce 	.word	0x080060ce
 80052d0:	200000ac 	.word	0x200000ac
 80052d4:	200000c4 	.word	0x200000c4
 80052d8:	200000e0 	.word	0x200000e0

080052dc <MX_TIM2_Init>:
{
 80052dc:	b508      	push	{r3, lr}
  htim2.Instance = TIM2;
 80052de:	4829      	ldr	r0, [pc, #164]	; (8005384 <MX_TIM2_Init+0xa8>)
  htim2.Init.Prescaler = 216;
 80052e0:	23d8      	movs	r3, #216	; 0xd8
 80052e2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 9999;
 80052e6:	f242 720f 	movw	r2, #9999	; 0x270f
  htim2.Init.Prescaler = 216;
 80052ea:	e880 000a 	stmia.w	r0, {r1, r3}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052ee:	2300      	movs	r3, #0
  htim2.Init.Period = 9999;
 80052f0:	60c2      	str	r2, [r0, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052f2:	6083      	str	r3, [r0, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052f4:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052f6:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80052f8:	f7fd fa50 	bl	800279c <HAL_TIM_PWM_Init>
 80052fc:	b118      	cbz	r0, 8005306 <MX_TIM2_Init+0x2a>
    _Error_Handler(__FILE__, __LINE__);
 80052fe:	218b      	movs	r1, #139	; 0x8b
 8005300:	4821      	ldr	r0, [pc, #132]	; (8005388 <MX_TIM2_Init+0xac>)
 8005302:	f7ff fe03 	bl	8004f0c <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005306:	4921      	ldr	r1, [pc, #132]	; (800538c <MX_TIM2_Init+0xb0>)
 8005308:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800530a:	481e      	ldr	r0, [pc, #120]	; (8005384 <MX_TIM2_Init+0xa8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800530c:	600b      	str	r3, [r1, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800530e:	608b      	str	r3, [r1, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005310:	f7fd fb90 	bl	8002a34 <HAL_TIMEx_MasterConfigSynchronization>
 8005314:	b118      	cbz	r0, 800531e <MX_TIM2_Init+0x42>
    _Error_Handler(__FILE__, __LINE__);
 8005316:	2192      	movs	r1, #146	; 0x92
 8005318:	481b      	ldr	r0, [pc, #108]	; (8005388 <MX_TIM2_Init+0xac>)
 800531a:	f7ff fdf7 	bl	8004f0c <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800531e:	491c      	ldr	r1, [pc, #112]	; (8005390 <MX_TIM2_Init+0xb4>)
  sConfigOC.Pulse = 0;
 8005320:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005322:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005324:	4817      	ldr	r0, [pc, #92]	; (8005384 <MX_TIM2_Init+0xa8>)
  sConfigOC.Pulse = 0;
 8005326:	604a      	str	r2, [r1, #4]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005328:	600b      	str	r3, [r1, #0]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800532a:	608a      	str	r2, [r1, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800532c:	610a      	str	r2, [r1, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800532e:	f7fd fbed 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 8005332:	b118      	cbz	r0, 800533c <MX_TIM2_Init+0x60>
    _Error_Handler(__FILE__, __LINE__);
 8005334:	219b      	movs	r1, #155	; 0x9b
 8005336:	4814      	ldr	r0, [pc, #80]	; (8005388 <MX_TIM2_Init+0xac>)
 8005338:	f7ff fde8 	bl	8004f0c <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800533c:	2204      	movs	r2, #4
 800533e:	4914      	ldr	r1, [pc, #80]	; (8005390 <MX_TIM2_Init+0xb4>)
 8005340:	4810      	ldr	r0, [pc, #64]	; (8005384 <MX_TIM2_Init+0xa8>)
 8005342:	f7fd fbe3 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 8005346:	b118      	cbz	r0, 8005350 <MX_TIM2_Init+0x74>
    _Error_Handler(__FILE__, __LINE__);
 8005348:	21a0      	movs	r1, #160	; 0xa0
 800534a:	480f      	ldr	r0, [pc, #60]	; (8005388 <MX_TIM2_Init+0xac>)
 800534c:	f7ff fdde 	bl	8004f0c <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005350:	2208      	movs	r2, #8
 8005352:	490f      	ldr	r1, [pc, #60]	; (8005390 <MX_TIM2_Init+0xb4>)
 8005354:	480b      	ldr	r0, [pc, #44]	; (8005384 <MX_TIM2_Init+0xa8>)
 8005356:	f7fd fbd9 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 800535a:	b118      	cbz	r0, 8005364 <MX_TIM2_Init+0x88>
    _Error_Handler(__FILE__, __LINE__);
 800535c:	21a5      	movs	r1, #165	; 0xa5
 800535e:	480a      	ldr	r0, [pc, #40]	; (8005388 <MX_TIM2_Init+0xac>)
 8005360:	f7ff fdd4 	bl	8004f0c <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005364:	220c      	movs	r2, #12
 8005366:	490a      	ldr	r1, [pc, #40]	; (8005390 <MX_TIM2_Init+0xb4>)
 8005368:	4806      	ldr	r0, [pc, #24]	; (8005384 <MX_TIM2_Init+0xa8>)
 800536a:	f7fd fbcf 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 800536e:	b118      	cbz	r0, 8005378 <MX_TIM2_Init+0x9c>
    _Error_Handler(__FILE__, __LINE__);
 8005370:	21aa      	movs	r1, #170	; 0xaa
 8005372:	4805      	ldr	r0, [pc, #20]	; (8005388 <MX_TIM2_Init+0xac>)
 8005374:	f7ff fdca 	bl	8004f0c <_Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 8005378:	4802      	ldr	r0, [pc, #8]	; (8005384 <MX_TIM2_Init+0xa8>)
}
 800537a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_MspPostInit(&htim2);
 800537e:	f7ff bed7 	b.w	8005130 <HAL_TIM_MspPostInit>
 8005382:	bf00      	nop
 8005384:	20000304 	.word	0x20000304
 8005388:	080060ce 	.word	0x080060ce
 800538c:	200000ac 	.word	0x200000ac
 8005390:	200000c4 	.word	0x200000c4

08005394 <MX_TIM4_Init>:
{
 8005394:	b508      	push	{r3, lr}
  htim4.Instance = TIM4;
 8005396:	4828      	ldr	r0, [pc, #160]	; (8005438 <MX_TIM4_Init+0xa4>)
  htim4.Init.Prescaler = 216;
 8005398:	23d8      	movs	r3, #216	; 0xd8
 800539a:	4928      	ldr	r1, [pc, #160]	; (800543c <MX_TIM4_Init+0xa8>)
  htim4.Init.Period = 9999;
 800539c:	f242 720f 	movw	r2, #9999	; 0x270f
  htim4.Init.Prescaler = 216;
 80053a0:	e880 000a 	stmia.w	r0, {r1, r3}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053a4:	2300      	movs	r3, #0
  htim4.Init.Period = 9999;
 80053a6:	60c2      	str	r2, [r0, #12]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053a8:	6083      	str	r3, [r0, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053aa:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053ac:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80053ae:	f7fd f9f5 	bl	800279c <HAL_TIM_PWM_Init>
 80053b2:	b118      	cbz	r0, 80053bc <MX_TIM4_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 80053b4:	21bc      	movs	r1, #188	; 0xbc
 80053b6:	4822      	ldr	r0, [pc, #136]	; (8005440 <MX_TIM4_Init+0xac>)
 80053b8:	f7ff fda8 	bl	8004f0c <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053bc:	4921      	ldr	r1, [pc, #132]	; (8005444 <MX_TIM4_Init+0xb0>)
 80053be:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80053c0:	481d      	ldr	r0, [pc, #116]	; (8005438 <MX_TIM4_Init+0xa4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053c2:	600b      	str	r3, [r1, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053c4:	608b      	str	r3, [r1, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80053c6:	f7fd fb35 	bl	8002a34 <HAL_TIMEx_MasterConfigSynchronization>
 80053ca:	b118      	cbz	r0, 80053d4 <MX_TIM4_Init+0x40>
    _Error_Handler(__FILE__, __LINE__);
 80053cc:	21c3      	movs	r1, #195	; 0xc3
 80053ce:	481c      	ldr	r0, [pc, #112]	; (8005440 <MX_TIM4_Init+0xac>)
 80053d0:	f7ff fd9c 	bl	8004f0c <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80053d4:	491c      	ldr	r1, [pc, #112]	; (8005448 <MX_TIM4_Init+0xb4>)
  sConfigOC.Pulse = 0;
 80053d6:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80053d8:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80053da:	4817      	ldr	r0, [pc, #92]	; (8005438 <MX_TIM4_Init+0xa4>)
  sConfigOC.Pulse = 0;
 80053dc:	604a      	str	r2, [r1, #4]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80053de:	600b      	str	r3, [r1, #0]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80053e0:	608a      	str	r2, [r1, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80053e2:	610a      	str	r2, [r1, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80053e4:	f7fd fb92 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 80053e8:	b118      	cbz	r0, 80053f2 <MX_TIM4_Init+0x5e>
    _Error_Handler(__FILE__, __LINE__);
 80053ea:	21cc      	movs	r1, #204	; 0xcc
 80053ec:	4814      	ldr	r0, [pc, #80]	; (8005440 <MX_TIM4_Init+0xac>)
 80053ee:	f7ff fd8d 	bl	8004f0c <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80053f2:	2204      	movs	r2, #4
 80053f4:	4914      	ldr	r1, [pc, #80]	; (8005448 <MX_TIM4_Init+0xb4>)
 80053f6:	4810      	ldr	r0, [pc, #64]	; (8005438 <MX_TIM4_Init+0xa4>)
 80053f8:	f7fd fb88 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 80053fc:	b118      	cbz	r0, 8005406 <MX_TIM4_Init+0x72>
    _Error_Handler(__FILE__, __LINE__);
 80053fe:	21d1      	movs	r1, #209	; 0xd1
 8005400:	480f      	ldr	r0, [pc, #60]	; (8005440 <MX_TIM4_Init+0xac>)
 8005402:	f7ff fd83 	bl	8004f0c <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005406:	2208      	movs	r2, #8
 8005408:	490f      	ldr	r1, [pc, #60]	; (8005448 <MX_TIM4_Init+0xb4>)
 800540a:	480b      	ldr	r0, [pc, #44]	; (8005438 <MX_TIM4_Init+0xa4>)
 800540c:	f7fd fb7e 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 8005410:	b118      	cbz	r0, 800541a <MX_TIM4_Init+0x86>
    _Error_Handler(__FILE__, __LINE__);
 8005412:	21d6      	movs	r1, #214	; 0xd6
 8005414:	480a      	ldr	r0, [pc, #40]	; (8005440 <MX_TIM4_Init+0xac>)
 8005416:	f7ff fd79 	bl	8004f0c <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800541a:	220c      	movs	r2, #12
 800541c:	490a      	ldr	r1, [pc, #40]	; (8005448 <MX_TIM4_Init+0xb4>)
 800541e:	4806      	ldr	r0, [pc, #24]	; (8005438 <MX_TIM4_Init+0xa4>)
 8005420:	f7fd fb74 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 8005424:	b118      	cbz	r0, 800542e <MX_TIM4_Init+0x9a>
    _Error_Handler(__FILE__, __LINE__);
 8005426:	21db      	movs	r1, #219	; 0xdb
 8005428:	4805      	ldr	r0, [pc, #20]	; (8005440 <MX_TIM4_Init+0xac>)
 800542a:	f7ff fd6f 	bl	8004f0c <_Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 800542e:	4802      	ldr	r0, [pc, #8]	; (8005438 <MX_TIM4_Init+0xa4>)
}
 8005430:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_MspPostInit(&htim4);
 8005434:	f7ff be7c 	b.w	8005130 <HAL_TIM_MspPostInit>
 8005438:	20000204 	.word	0x20000204
 800543c:	40000800 	.word	0x40000800
 8005440:	080060ce 	.word	0x080060ce
 8005444:	200000ac 	.word	0x200000ac
 8005448:	200000c4 	.word	0x200000c4

0800544c <MX_TIM9_Init>:
{
 800544c:	b508      	push	{r3, lr}
  htim9.Instance = TIM9;
 800544e:	481a      	ldr	r0, [pc, #104]	; (80054b8 <MX_TIM9_Init+0x6c>)
  htim9.Init.Prescaler = 10;
 8005450:	230a      	movs	r3, #10
 8005452:	491a      	ldr	r1, [pc, #104]	; (80054bc <MX_TIM9_Init+0x70>)
  htim9.Init.Period = 999;
 8005454:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim9.Init.Prescaler = 10;
 8005458:	e880 000a 	stmia.w	r0, {r1, r3}
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800545c:	2300      	movs	r3, #0
  htim9.Init.Period = 999;
 800545e:	60c2      	str	r2, [r0, #12]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005460:	6083      	str	r3, [r0, #8]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005462:	6103      	str	r3, [r0, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005464:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8005466:	f7fd f999 	bl	800279c <HAL_TIM_PWM_Init>
 800546a:	b120      	cbz	r0, 8005476 <MX_TIM9_Init+0x2a>
    _Error_Handler(__FILE__, __LINE__);
 800546c:	f44f 7181 	mov.w	r1, #258	; 0x102
 8005470:	4813      	ldr	r0, [pc, #76]	; (80054c0 <MX_TIM9_Init+0x74>)
 8005472:	f7ff fd4b 	bl	8004f0c <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005476:	4913      	ldr	r1, [pc, #76]	; (80054c4 <MX_TIM9_Init+0x78>)
  sConfigOC.Pulse = 0;
 8005478:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800547a:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800547c:	480e      	ldr	r0, [pc, #56]	; (80054b8 <MX_TIM9_Init+0x6c>)
  sConfigOC.Pulse = 0;
 800547e:	604a      	str	r2, [r1, #4]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005480:	600b      	str	r3, [r1, #0]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005482:	608a      	str	r2, [r1, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005484:	610a      	str	r2, [r1, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005486:	f7fd fb41 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 800548a:	b120      	cbz	r0, 8005496 <MX_TIM9_Init+0x4a>
    _Error_Handler(__FILE__, __LINE__);
 800548c:	f240 110b 	movw	r1, #267	; 0x10b
 8005490:	480b      	ldr	r0, [pc, #44]	; (80054c0 <MX_TIM9_Init+0x74>)
 8005492:	f7ff fd3b 	bl	8004f0c <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005496:	2204      	movs	r2, #4
 8005498:	490a      	ldr	r1, [pc, #40]	; (80054c4 <MX_TIM9_Init+0x78>)
 800549a:	4807      	ldr	r0, [pc, #28]	; (80054b8 <MX_TIM9_Init+0x6c>)
 800549c:	f7fd fb36 	bl	8002b0c <HAL_TIM_PWM_ConfigChannel>
 80054a0:	b120      	cbz	r0, 80054ac <MX_TIM9_Init+0x60>
    _Error_Handler(__FILE__, __LINE__);
 80054a2:	f44f 7188 	mov.w	r1, #272	; 0x110
 80054a6:	4806      	ldr	r0, [pc, #24]	; (80054c0 <MX_TIM9_Init+0x74>)
 80054a8:	f7ff fd30 	bl	8004f0c <_Error_Handler>
  HAL_TIM_MspPostInit(&htim9);
 80054ac:	4802      	ldr	r0, [pc, #8]	; (80054b8 <MX_TIM9_Init+0x6c>)
}
 80054ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_MspPostInit(&htim9);
 80054b2:	f7ff be3d 	b.w	8005130 <HAL_TIM_MspPostInit>
 80054b6:	bf00      	nop
 80054b8:	200002c4 	.word	0x200002c4
 80054bc:	40014000 	.word	0x40014000
 80054c0:	080060ce 	.word	0x080060ce
 80054c4:	200000c4 	.word	0x200000c4

080054c8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80054c8:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 80054ca:	480d      	ldr	r0, [pc, #52]	; (8005500 <MX_USART1_UART_Init+0x38>)
  huart1.Init.BaudRate = 115200;
 80054cc:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80054d0:	4b0c      	ldr	r3, [pc, #48]	; (8005504 <MX_USART1_UART_Init+0x3c>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80054d2:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 80054d4:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80054d8:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 80054da:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80054dc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80054de:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80054e0:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054e2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80054e4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80054e6:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80054e8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80054ea:	f7fd ff6e 	bl	80033ca <HAL_UART_Init>
 80054ee:	b128      	cbz	r0, 80054fc <MX_USART1_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 80054f0:	2148      	movs	r1, #72	; 0x48
 80054f2:	4805      	ldr	r0, [pc, #20]	; (8005508 <MX_USART1_UART_Init+0x40>)
  }

}
 80054f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80054f8:	f7ff bd08 	b.w	8004f0c <_Error_Handler>
 80054fc:	bd08      	pop	{r3, pc}
 80054fe:	bf00      	nop
 8005500:	20000414 	.word	0x20000414
 8005504:	40011000 	.word	0x40011000
 8005508:	080060db 	.word	0x080060db

0800550c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800550c:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 800550e:	480d      	ldr	r0, [pc, #52]	; (8005544 <MX_USART2_UART_Init+0x38>)
  huart2.Init.BaudRate = 115200;
 8005510:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8005514:	4b0c      	ldr	r3, [pc, #48]	; (8005548 <MX_USART2_UART_Init+0x3c>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005516:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 8005518:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800551c:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 800551e:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005520:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005522:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005524:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005526:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005528:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800552a:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800552c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800552e:	f7fd ff4c 	bl	80033ca <HAL_UART_Init>
 8005532:	b128      	cbz	r0, 8005540 <MX_USART2_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005534:	215d      	movs	r1, #93	; 0x5d
 8005536:	4805      	ldr	r0, [pc, #20]	; (800554c <MX_USART2_UART_Init+0x40>)
  }

}
 8005538:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800553c:	f7ff bce6 	b.w	8004f0c <_Error_Handler>
 8005540:	bd08      	pop	{r3, pc}
 8005542:	bf00      	nop
 8005544:	20000484 	.word	0x20000484
 8005548:	40004400 	.word	0x40004400
 800554c:	080060db 	.word	0x080060db

08005550 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005550:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 8005552:	480d      	ldr	r0, [pc, #52]	; (8005588 <MX_USART3_UART_Init+0x38>)
  huart3.Init.BaudRate = 9600;
 8005554:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 8005558:	4b0c      	ldr	r3, [pc, #48]	; (800558c <MX_USART3_UART_Init+0x3c>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 800555a:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 9600;
 800555c:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005560:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005562:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005564:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005566:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005568:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800556a:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800556c:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800556e:	6203      	str	r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005570:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005572:	f7fd ff2a 	bl	80033ca <HAL_UART_Init>
 8005576:	b128      	cbz	r0, 8005584 <MX_USART3_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005578:	2172      	movs	r1, #114	; 0x72
 800557a:	4805      	ldr	r0, [pc, #20]	; (8005590 <MX_USART3_UART_Init+0x40>)
  }

}
 800557c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005580:	f7ff bcc4 	b.w	8004f0c <_Error_Handler>
 8005584:	bd08      	pop	{r3, pc}
 8005586:	bf00      	nop
 8005588:	20000344 	.word	0x20000344
 800558c:	40004800 	.word	0x40004800
 8005590:	080060db 	.word	0x080060db

08005594 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8005594:	6803      	ldr	r3, [r0, #0]
 8005596:	4a3f      	ldr	r2, [pc, #252]	; (8005694 <HAL_UART_MspInit+0x100>)
 8005598:	4293      	cmp	r3, r2
{
 800559a:	b530      	push	{r4, r5, lr}
 800559c:	4605      	mov	r5, r0
 800559e:	b089      	sub	sp, #36	; 0x24
  if(uartHandle->Instance==USART1)
 80055a0:	d141      	bne.n	8005626 <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80055a2:	4b3d      	ldr	r3, [pc, #244]	; (8005698 <HAL_UART_MspInit+0x104>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055a4:	a903      	add	r1, sp, #12
 80055a6:	483d      	ldr	r0, [pc, #244]	; (800569c <HAL_UART_MspInit+0x108>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80055a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80055aa:	4c3d      	ldr	r4, [pc, #244]	; (80056a0 <HAL_UART_MspInit+0x10c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80055ac:	f042 0210 	orr.w	r2, r2, #16
 80055b0:	645a      	str	r2, [r3, #68]	; 0x44
 80055b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055b4:	f003 0310 	and.w	r3, r3, #16
 80055b8:	9300      	str	r3, [sp, #0]
 80055ba:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80055bc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80055c0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055c2:	2302      	movs	r3, #2
 80055c4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80055c6:	2301      	movs	r3, #1
 80055c8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055ca:	2303      	movs	r3, #3
 80055cc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80055ce:	2307      	movs	r3, #7
 80055d0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055d2:	f7fb fd5b 	bl	800108c <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80055d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80055da:	4832      	ldr	r0, [pc, #200]	; (80056a4 <HAL_UART_MspInit+0x110>)
 80055dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80055e0:	6122      	str	r2, [r4, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80055e2:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80055e6:	e884 0009 	stmia.w	r4, {r0, r3}
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80055ea:	61e2      	str	r2, [r4, #28]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055ec:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80055ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80055f2:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055f4:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055f6:	60e3      	str	r3, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80055f8:	6163      	str	r3, [r4, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80055fa:	61a3      	str	r3, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80055fc:	6222      	str	r2, [r4, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80055fe:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005600:	f7fb fbb8 	bl	8000d74 <HAL_DMA_Init>
 8005604:	b118      	cbz	r0, 800560e <HAL_UART_MspInit+0x7a>
    {
      _Error_Handler(__FILE__, __LINE__);
 8005606:	219c      	movs	r1, #156	; 0x9c
 8005608:	4827      	ldr	r0, [pc, #156]	; (80056a8 <HAL_UART_MspInit+0x114>)
 800560a:	f7ff fc7f 	bl	8004f0c <_Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 800560e:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005610:	666c      	str	r4, [r5, #100]	; 0x64
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8005612:	2200      	movs	r2, #0
 8005614:	2102      	movs	r1, #2
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005616:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8005618:	f7fb fb2a 	bl	8000c70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800561c:	2025      	movs	r0, #37	; 0x25
 800561e:	f7fb fb5f 	bl	8000ce0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005622:	b009      	add	sp, #36	; 0x24
 8005624:	bd30      	pop	{r4, r5, pc}
  else if(uartHandle->Instance==USART2)
 8005626:	4a21      	ldr	r2, [pc, #132]	; (80056ac <HAL_UART_MspInit+0x118>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d118      	bne.n	800565e <HAL_UART_MspInit+0xca>
    __HAL_RCC_USART2_CLK_ENABLE();
 800562c:	4b1a      	ldr	r3, [pc, #104]	; (8005698 <HAL_UART_MspInit+0x104>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800562e:	a903      	add	r1, sp, #12
 8005630:	481a      	ldr	r0, [pc, #104]	; (800569c <HAL_UART_MspInit+0x108>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005632:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005634:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005638:	641a      	str	r2, [r3, #64]	; 0x40
 800563a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005640:	9301      	str	r3, [sp, #4]
 8005642:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005644:	230c      	movs	r3, #12
 8005646:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005648:	2302      	movs	r3, #2
 800564a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800564c:	2301      	movs	r3, #1
 800564e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005650:	2303      	movs	r3, #3
 8005652:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005654:	2307      	movs	r3, #7
 8005656:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005658:	f7fb fd18 	bl	800108c <HAL_GPIO_Init>
}
 800565c:	e7e1      	b.n	8005622 <HAL_UART_MspInit+0x8e>
  else if(uartHandle->Instance==USART3)
 800565e:	4a14      	ldr	r2, [pc, #80]	; (80056b0 <HAL_UART_MspInit+0x11c>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d1de      	bne.n	8005622 <HAL_UART_MspInit+0x8e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005664:	4b0c      	ldr	r3, [pc, #48]	; (8005698 <HAL_UART_MspInit+0x104>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005666:	a903      	add	r1, sp, #12
 8005668:	4812      	ldr	r0, [pc, #72]	; (80056b4 <HAL_UART_MspInit+0x120>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800566a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800566c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005670:	641a      	str	r2, [r3, #64]	; 0x40
 8005672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005674:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005678:	9302      	str	r3, [sp, #8]
 800567a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800567c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005680:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005682:	2302      	movs	r3, #2
 8005684:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005686:	2301      	movs	r3, #1
 8005688:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800568a:	2303      	movs	r3, #3
 800568c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800568e:	2307      	movs	r3, #7
 8005690:	9307      	str	r3, [sp, #28]
 8005692:	e7e1      	b.n	8005658 <HAL_UART_MspInit+0xc4>
 8005694:	40011000 	.word	0x40011000
 8005698:	40023800 	.word	0x40023800
 800569c:	40020000 	.word	0x40020000
 80056a0:	200003b4 	.word	0x200003b4
 80056a4:	40026440 	.word	0x40026440
 80056a8:	080060db 	.word	0x080060db
 80056ac:	40004400 	.word	0x40004400
 80056b0:	40004800 	.word	0x40004800
 80056b4:	40020800 	.word	0x40020800

080056b8 <uart_putc>:
	    c = buf[0];
	    return c;
	}

void uart_putc(uint8_t c)
	{
 80056b8:	b507      	push	{r0, r1, r2, lr}
	 char buf[1];
	 buf[0] = c;
 80056ba:	a902      	add	r1, sp, #8
	 HAL_UART_Transmit(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
 80056bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80056c0:	2201      	movs	r2, #1
	 buf[0] = c;
 80056c2:	f801 0d04 	strb.w	r0, [r1, #-4]!
	 HAL_UART_Transmit(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
 80056c6:	4803      	ldr	r0, [pc, #12]	; (80056d4 <uart_putc+0x1c>)
 80056c8:	6800      	ldr	r0, [r0, #0]
 80056ca:	f7fd fb28 	bl	8002d1e <HAL_UART_Transmit>
	}
 80056ce:	b003      	add	sp, #12
 80056d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80056d4:	200000bc 	.word	0x200000bc

080056d8 <xprintf_init>:
	xdev_out(uart_putc);
 80056d8:	4b02      	ldr	r3, [pc, #8]	; (80056e4 <xprintf_init+0xc>)
 80056da:	4a03      	ldr	r2, [pc, #12]	; (80056e8 <xprintf_init+0x10>)
 80056dc:	601a      	str	r2, [r3, #0]
	huart_xprintf = handler;
 80056de:	4b03      	ldr	r3, [pc, #12]	; (80056ec <xprintf_init+0x14>)
 80056e0:	6018      	str	r0, [r3, #0]
 80056e2:	4770      	bx	lr
 80056e4:	200004f8 	.word	0x200004f8
 80056e8:	080056b9 	.word	0x080056b9
 80056ec:	200000bc 	.word	0x200000bc

080056f0 <xputc>:
	    }
	}

void xputc (char c)
{
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 80056f0:	280a      	cmp	r0, #10
{
 80056f2:	b510      	push	{r4, lr}
 80056f4:	4604      	mov	r4, r0
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 80056f6:	d102      	bne.n	80056fe <xputc+0xe>
 80056f8:	200d      	movs	r0, #13
 80056fa:	f7ff fff9 	bl	80056f0 <xputc>

	if (outptr) {
 80056fe:	4a07      	ldr	r2, [pc, #28]	; (800571c <xputc+0x2c>)
 8005700:	6813      	ldr	r3, [r2, #0]
 8005702:	b11b      	cbz	r3, 800570c <xputc+0x1c>
		*outptr++ = (unsigned char)c;
 8005704:	1c59      	adds	r1, r3, #1
 8005706:	701c      	strb	r4, [r3, #0]
 8005708:	6011      	str	r1, [r2, #0]
		return;
 800570a:	bd10      	pop	{r4, pc}
	}

	if (xfunc_out) xfunc_out((unsigned char)c);
 800570c:	4b04      	ldr	r3, [pc, #16]	; (8005720 <xputc+0x30>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	b11b      	cbz	r3, 800571a <xputc+0x2a>
 8005712:	4620      	mov	r0, r4
}
 8005714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (xfunc_out) xfunc_out((unsigned char)c);
 8005718:	4718      	bx	r3
 800571a:	bd10      	pop	{r4, pc}
 800571c:	2000008c 	.word	0x2000008c
 8005720:	200004f8 	.word	0x200004f8

08005724 <xputs>:
/*----------------------------------------------*/

void xputs (					/* Put a string to the default device */
	const char* str				/* Pointer to the string */
)
{
 8005724:	b510      	push	{r4, lr}
 8005726:	1e44      	subs	r4, r0, #1
	while (*str)
 8005728:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800572c:	b900      	cbnz	r0, 8005730 <xputs+0xc>
		xputc(*str++);
}
 800572e:	bd10      	pop	{r4, pc}
		xputc(*str++);
 8005730:	f7ff ffde 	bl	80056f0 <xputc>
 8005734:	e7f8      	b.n	8005728 <xputs+0x4>

08005736 <xvprintf>:
static
void xvprintf (
	const char*	fmt,	/* Pointer to the format string */
	va_list arp			/* Pointer to arguments */
)
{
 8005736:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800573a:	4602      	mov	r2, r0
 800573c:	460d      	mov	r5, r1
	unsigned long v;
	char s[16], c, d, *p;


	for (;;) {
		c = *fmt++;					/* Get a char */
 800573e:	7810      	ldrb	r0, [r2, #0]
		if (!c) break;				/* End of format? */
 8005740:	2800      	cmp	r0, #0
 8005742:	f000 80cc 	beq.w	80058de <xvprintf+0x1a8>
		if (c != '%') {				/* Pass through it if not a % sequense */
 8005746:	2825      	cmp	r0, #37	; 0x25
 8005748:	d004      	beq.n	8005754 <xvprintf+0x1e>
		c = *fmt++;					/* Get a char */
 800574a:	1c57      	adds	r7, r2, #1
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
		case 'X' :					/* Hexdecimal */
			r = 16; break;
		default:					/* Unknown type (passthrough) */
			xputc(c); continue;
 800574c:	f7ff ffd0 	bl	80056f0 <xputc>
 8005750:	462c      	mov	r4, r5
 8005752:	e052      	b.n	80057fa <xvprintf+0xc4>
		c = *fmt++;					/* Get first char of the sequense */
 8005754:	7853      	ldrb	r3, [r2, #1]
		if (c == '0') {				/* Flag: '0' padded */
 8005756:	2b30      	cmp	r3, #48	; 0x30
 8005758:	d128      	bne.n	80057ac <xvprintf+0x76>
			f = 1; c = *fmt++;
 800575a:	1cd7      	adds	r7, r2, #3
 800575c:	7893      	ldrb	r3, [r2, #2]
 800575e:	2601      	movs	r6, #1
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 8005760:	f04f 0800 	mov.w	r8, #0
			w = w * 10 + c - '0';
 8005764:	210a      	movs	r1, #10
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 8005766:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800576a:	2a09      	cmp	r2, #9
 800576c:	d927      	bls.n	80057be <xvprintf+0x88>
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800576e:	f003 02df 	and.w	r2, r3, #223	; 0xdf
 8005772:	2a4c      	cmp	r2, #76	; 0x4c
			f |= 4; c = *fmt++;
 8005774:	bf02      	ittt	eq
 8005776:	783b      	ldrbeq	r3, [r7, #0]
 8005778:	f046 0604 	orreq.w	r6, r6, #4
 800577c:	3701      	addeq	r7, #1
		if (!c) break;				/* End of format? */
 800577e:	2b00      	cmp	r3, #0
 8005780:	f000 80ad 	beq.w	80058de <xvprintf+0x1a8>
		if (d >= 'a') d -= 0x20;
 8005784:	2b60      	cmp	r3, #96	; 0x60
 8005786:	bf8a      	itet	hi
 8005788:	f1a3 0220 	subhi.w	r2, r3, #32
 800578c:	461a      	movls	r2, r3
 800578e:	b2d2      	uxtbhi	r2, r2
		switch (d) {				/* Type is... */
 8005790:	2a4f      	cmp	r2, #79	; 0x4f
 8005792:	d035      	beq.n	8005800 <xvprintf+0xca>
 8005794:	d81a      	bhi.n	80057cc <xvprintf+0x96>
 8005796:	2a43      	cmp	r2, #67	; 0x43
 8005798:	f000 808a 	beq.w	80058b0 <xvprintf+0x17a>
 800579c:	2a44      	cmp	r2, #68	; 0x44
 800579e:	f000 8090 	beq.w	80058c2 <xvprintf+0x18c>
 80057a2:	2a42      	cmp	r2, #66	; 0x42
 80057a4:	f000 808b 	beq.w	80058be <xvprintf+0x188>
			xputc(c); continue;
 80057a8:	4618      	mov	r0, r3
 80057aa:	e7cf      	b.n	800574c <xvprintf+0x16>
			if (c == '-') {			/* Flag: left justified */
 80057ac:	2b2d      	cmp	r3, #45	; 0x2d
		c = *fmt++;					/* Get first char of the sequense */
 80057ae:	bf19      	ittee	ne
 80057b0:	1c97      	addne	r7, r2, #2
		f = 0;
 80057b2:	2600      	movne	r6, #0
				f = 2; c = *fmt++;
 80057b4:	1cd7      	addeq	r7, r2, #3
 80057b6:	7893      	ldrbeq	r3, [r2, #2]
 80057b8:	bf08      	it	eq
 80057ba:	2602      	moveq	r6, #2
 80057bc:	e7d0      	b.n	8005760 <xvprintf+0x2a>
			w = w * 10 + c - '0';
 80057be:	fb01 3808 	mla	r8, r1, r8, r3
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 80057c2:	f817 3b01 	ldrb.w	r3, [r7], #1
			w = w * 10 + c - '0';
 80057c6:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 80057ca:	e7cc      	b.n	8005766 <xvprintf+0x30>
		switch (d) {				/* Type is... */
 80057cc:	2a55      	cmp	r2, #85	; 0x55
 80057ce:	d078      	beq.n	80058c2 <xvprintf+0x18c>
 80057d0:	2a58      	cmp	r2, #88	; 0x58
 80057d2:	d072      	beq.n	80058ba <xvprintf+0x184>
 80057d4:	2a53      	cmp	r2, #83	; 0x53
 80057d6:	d1e7      	bne.n	80057a8 <xvprintf+0x72>
			p = va_arg(arp, char*);
 80057d8:	f8d5 9000 	ldr.w	r9, [r5]
 80057dc:	1d2c      	adds	r4, r5, #4
			for (j = 0; p[j]; j++) ;
 80057de:	464b      	mov	r3, r9
 80057e0:	eba3 0509 	sub.w	r5, r3, r9
 80057e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057e8:	2a00      	cmp	r2, #0
 80057ea:	d1f9      	bne.n	80057e0 <xvprintf+0xaa>
			while (!(f & 2) && j++ < w) xputc(' ');
 80057ec:	07b0      	lsls	r0, r6, #30
 80057ee:	d554      	bpl.n	800589a <xvprintf+0x164>
			xputs(p);
 80057f0:	4648      	mov	r0, r9
 80057f2:	f7ff ff97 	bl	8005724 <xputs>
			while (j++ < w) xputc(' ');
 80057f6:	45a8      	cmp	r8, r5
 80057f8:	d855      	bhi.n	80058a6 <xvprintf+0x170>
			xputc(c); continue;
 80057fa:	4625      	mov	r5, r4
 80057fc:	463a      	mov	r2, r7
 80057fe:	e79e      	b.n	800573e <xvprintf+0x8>
			r = 8; break;
 8005800:	2008      	movs	r0, #8
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 8005802:	2a44      	cmp	r2, #68	; 0x44
 8005804:	6829      	ldr	r1, [r5, #0]
 8005806:	f105 0404 	add.w	r4, r5, #4
 800580a:	d104      	bne.n	8005816 <xvprintf+0xe0>
		if (d == 'D' && (v & 0x80000000)) {
 800580c:	2900      	cmp	r1, #0
			v = 0 - v;
 800580e:	bfbc      	itt	lt
 8005810:	4249      	neglt	r1, r1
			f |= 8;
 8005812:	f046 0608 	orrlt.w	r6, r6, #8
 8005816:	2b78      	cmp	r3, #120	; 0x78
		}
		i = 0;
 8005818:	f04f 0200 	mov.w	r2, #0
 800581c:	bf0c      	ite	eq
 800581e:	f04f 0c27 	moveq.w	ip, #39	; 0x27
 8005822:	f04f 0c07 	movne.w	ip, #7
		do {
			d = (char)(v % r); v /= r;
 8005826:	fbb1 fef0 	udiv	lr, r1, r0
 800582a:	fb00 151e 	mls	r5, r0, lr, r1
 800582e:	4671      	mov	r1, lr
 8005830:	b2eb      	uxtb	r3, r5
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8005832:	2d09      	cmp	r5, #9
			s[i++] = d + '0';
 8005834:	f102 0501 	add.w	r5, r2, #1
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8005838:	bf84      	itt	hi
 800583a:	4463      	addhi	r3, ip
 800583c:	b2db      	uxtbhi	r3, r3
			s[i++] = d + '0';
 800583e:	3330      	adds	r3, #48	; 0x30
 8005840:	f80d 3002 	strb.w	r3, [sp, r2]
		} while (v && i < sizeof(s));
 8005844:	f1be 0f00 	cmp.w	lr, #0
 8005848:	d002      	beq.n	8005850 <xvprintf+0x11a>
 800584a:	2d10      	cmp	r5, #16
 800584c:	d13b      	bne.n	80058c6 <xvprintf+0x190>
 800584e:	220f      	movs	r2, #15
		if (f & 8) s[i++] = '-';
 8005850:	0731      	lsls	r1, r6, #28
 8005852:	d505      	bpl.n	8005860 <xvprintf+0x12a>
 8005854:	ab04      	add	r3, sp, #16
 8005856:	441d      	add	r5, r3
 8005858:	232d      	movs	r3, #45	; 0x2d
 800585a:	f805 3c10 	strb.w	r3, [r5, #-16]
 800585e:	1c95      	adds	r5, r2, #2
		j = i; d = (f & 1) ? '0' : ' ';
 8005860:	f016 0f01 	tst.w	r6, #1
 8005864:	46a9      	mov	r9, r5
 8005866:	bf14      	ite	ne
 8005868:	f04f 0a30 	movne.w	sl, #48	; 0x30
 800586c:	f04f 0a20 	moveq.w	sl, #32
		while (!(f & 2) && j++ < w) xputc(d);
 8005870:	07b3      	lsls	r3, r6, #30
 8005872:	d52e      	bpl.n	80058d2 <xvprintf+0x19c>
		do xputc(s[--i]); while(i);
 8005874:	3d01      	subs	r5, #1
 8005876:	f81d 0005 	ldrb.w	r0, [sp, r5]
 800587a:	f7ff ff39 	bl	80056f0 <xputc>
 800587e:	2d00      	cmp	r5, #0
 8005880:	d1f8      	bne.n	8005874 <xvprintf+0x13e>
		while (j++ < w) xputc(' ');
 8005882:	45c8      	cmp	r8, r9
 8005884:	d9b9      	bls.n	80057fa <xvprintf+0xc4>
 8005886:	2020      	movs	r0, #32
 8005888:	f109 0901 	add.w	r9, r9, #1
 800588c:	f7ff ff30 	bl	80056f0 <xputc>
 8005890:	e7f7      	b.n	8005882 <xvprintf+0x14c>
			while (!(f & 2) && j++ < w) xputc(' ');
 8005892:	4635      	mov	r5, r6
 8005894:	2020      	movs	r0, #32
 8005896:	f7ff ff2b 	bl	80056f0 <xputc>
 800589a:	4545      	cmp	r5, r8
 800589c:	f105 0601 	add.w	r6, r5, #1
 80058a0:	d3f7      	bcc.n	8005892 <xvprintf+0x15c>
 80058a2:	4635      	mov	r5, r6
 80058a4:	e7a4      	b.n	80057f0 <xvprintf+0xba>
			while (j++ < w) xputc(' ');
 80058a6:	2020      	movs	r0, #32
 80058a8:	3501      	adds	r5, #1
 80058aa:	f7ff ff21 	bl	80056f0 <xputc>
 80058ae:	e7a2      	b.n	80057f6 <xvprintf+0xc0>
			xputc((char)va_arg(arp, int)); continue;
 80058b0:	7828      	ldrb	r0, [r5, #0]
 80058b2:	1d2c      	adds	r4, r5, #4
 80058b4:	f7ff ff1c 	bl	80056f0 <xputc>
 80058b8:	e79f      	b.n	80057fa <xvprintf+0xc4>
			r = 16; break;
 80058ba:	2010      	movs	r0, #16
 80058bc:	e7a1      	b.n	8005802 <xvprintf+0xcc>
			r = 2; break;
 80058be:	2002      	movs	r0, #2
 80058c0:	e79f      	b.n	8005802 <xvprintf+0xcc>
			r = 10; break;
 80058c2:	200a      	movs	r0, #10
 80058c4:	e79d      	b.n	8005802 <xvprintf+0xcc>
 80058c6:	462a      	mov	r2, r5
 80058c8:	e7ad      	b.n	8005826 <xvprintf+0xf0>
		while (!(f & 2) && j++ < w) xputc(d);
 80058ca:	46b1      	mov	r9, r6
 80058cc:	4650      	mov	r0, sl
 80058ce:	f7ff ff0f 	bl	80056f0 <xputc>
 80058d2:	45c1      	cmp	r9, r8
 80058d4:	f109 0601 	add.w	r6, r9, #1
 80058d8:	d3f7      	bcc.n	80058ca <xvprintf+0x194>
 80058da:	46b1      	mov	r9, r6
 80058dc:	e7ca      	b.n	8005874 <xvprintf+0x13e>
	}
}
 80058de:	b004      	add	sp, #16
 80058e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080058e4 <xprintf>:

void xprintf (			/* Put a formatted string to the default device */
	const char*	fmt,	/* Pointer to the format string */
	...					/* Optional arguments */
)
{
 80058e4:	b40f      	push	{r0, r1, r2, r3}
 80058e6:	b507      	push	{r0, r1, r2, lr}
 80058e8:	a904      	add	r1, sp, #16
 80058ea:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list arp;


	va_start(arp, fmt);
 80058ee:	9101      	str	r1, [sp, #4]
	xvprintf(fmt, arp);
 80058f0:	f7ff ff21 	bl	8005736 <xvprintf>
	va_end(arp);
}
 80058f4:	b003      	add	sp, #12
 80058f6:	f85d eb04 	ldr.w	lr, [sp], #4
 80058fa:	b004      	add	sp, #16
 80058fc:	4770      	bx	lr
	...

08005900 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005900:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005938 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005904:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005906:	e003      	b.n	8005910 <LoopCopyDataInit>

08005908 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005908:	4b0c      	ldr	r3, [pc, #48]	; (800593c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800590a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800590c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800590e:	3104      	adds	r1, #4

08005910 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005910:	480b      	ldr	r0, [pc, #44]	; (8005940 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005912:	4b0c      	ldr	r3, [pc, #48]	; (8005944 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005914:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005916:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005918:	d3f6      	bcc.n	8005908 <CopyDataInit>
  ldr  r2, =_sbss
 800591a:	4a0b      	ldr	r2, [pc, #44]	; (8005948 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800591c:	e002      	b.n	8005924 <LoopFillZerobss>

0800591e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800591e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005920:	f842 3b04 	str.w	r3, [r2], #4

08005924 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005924:	4b09      	ldr	r3, [pc, #36]	; (800594c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005926:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005928:	d3f9      	bcc.n	800591e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800592a:	f7ff fb4d 	bl	8004fc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800592e:	f000 f811 	bl	8005954 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005932:	f7fe ff3d 	bl	80047b0 <main>
  bx  lr    
 8005936:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005938:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 800593c:	080060f8 	.word	0x080060f8
  ldr  r0, =_sdata
 8005940:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005944:	2000006c 	.word	0x2000006c
  ldr  r2, =_sbss
 8005948:	2000006c 	.word	0x2000006c
  ldr  r3, = _ebss
 800594c:	200004fc 	.word	0x200004fc

08005950 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005950:	e7fe      	b.n	8005950 <ADC_IRQHandler>
	...

08005954 <__libc_init_array>:
 8005954:	b570      	push	{r4, r5, r6, lr}
 8005956:	4e0d      	ldr	r6, [pc, #52]	; (800598c <__libc_init_array+0x38>)
 8005958:	4c0d      	ldr	r4, [pc, #52]	; (8005990 <__libc_init_array+0x3c>)
 800595a:	1ba4      	subs	r4, r4, r6
 800595c:	10a4      	asrs	r4, r4, #2
 800595e:	2500      	movs	r5, #0
 8005960:	42a5      	cmp	r5, r4
 8005962:	d109      	bne.n	8005978 <__libc_init_array+0x24>
 8005964:	4e0b      	ldr	r6, [pc, #44]	; (8005994 <__libc_init_array+0x40>)
 8005966:	4c0c      	ldr	r4, [pc, #48]	; (8005998 <__libc_init_array+0x44>)
 8005968:	f000 fa8c 	bl	8005e84 <_init>
 800596c:	1ba4      	subs	r4, r4, r6
 800596e:	10a4      	asrs	r4, r4, #2
 8005970:	2500      	movs	r5, #0
 8005972:	42a5      	cmp	r5, r4
 8005974:	d105      	bne.n	8005982 <__libc_init_array+0x2e>
 8005976:	bd70      	pop	{r4, r5, r6, pc}
 8005978:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800597c:	4798      	blx	r3
 800597e:	3501      	adds	r5, #1
 8005980:	e7ee      	b.n	8005960 <__libc_init_array+0xc>
 8005982:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005986:	4798      	blx	r3
 8005988:	3501      	adds	r5, #1
 800598a:	e7f2      	b.n	8005972 <__libc_init_array+0x1e>
 800598c:	080060f0 	.word	0x080060f0
 8005990:	080060f0 	.word	0x080060f0
 8005994:	080060f0 	.word	0x080060f0
 8005998:	080060f4 	.word	0x080060f4

0800599c <memset>:
 800599c:	4402      	add	r2, r0
 800599e:	4603      	mov	r3, r0
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d100      	bne.n	80059a6 <memset+0xa>
 80059a4:	4770      	bx	lr
 80059a6:	f803 1b01 	strb.w	r1, [r3], #1
 80059aa:	e7f9      	b.n	80059a0 <memset+0x4>

080059ac <log>:
 80059ac:	b570      	push	{r4, r5, r6, lr}
 80059ae:	ed2d 8b02 	vpush	{d8}
 80059b2:	b08a      	sub	sp, #40	; 0x28
 80059b4:	ec55 4b10 	vmov	r4, r5, d0
 80059b8:	f000 f87a 	bl	8005ab0 <__ieee754_log>
 80059bc:	4b36      	ldr	r3, [pc, #216]	; (8005a98 <log+0xec>)
 80059be:	eeb0 8a40 	vmov.f32	s16, s0
 80059c2:	eef0 8a60 	vmov.f32	s17, s1
 80059c6:	f993 6000 	ldrsb.w	r6, [r3]
 80059ca:	1c73      	adds	r3, r6, #1
 80059cc:	d05b      	beq.n	8005a86 <log+0xda>
 80059ce:	4622      	mov	r2, r4
 80059d0:	462b      	mov	r3, r5
 80059d2:	4620      	mov	r0, r4
 80059d4:	4629      	mov	r1, r5
 80059d6:	f7fb f869 	bl	8000aac <__aeabi_dcmpun>
 80059da:	2800      	cmp	r0, #0
 80059dc:	d153      	bne.n	8005a86 <log+0xda>
 80059de:	2200      	movs	r2, #0
 80059e0:	2300      	movs	r3, #0
 80059e2:	4620      	mov	r0, r4
 80059e4:	4629      	mov	r1, r5
 80059e6:	f7fb f857 	bl	8000a98 <__aeabi_dcmpgt>
 80059ea:	2800      	cmp	r0, #0
 80059ec:	d14b      	bne.n	8005a86 <log+0xda>
 80059ee:	4b2b      	ldr	r3, [pc, #172]	; (8005a9c <log+0xf0>)
 80059f0:	9301      	str	r3, [sp, #4]
 80059f2:	9008      	str	r0, [sp, #32]
 80059f4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80059f8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80059fc:	b9a6      	cbnz	r6, 8005a28 <log+0x7c>
 80059fe:	4b28      	ldr	r3, [pc, #160]	; (8005aa0 <log+0xf4>)
 8005a00:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005a04:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005a08:	4620      	mov	r0, r4
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	4629      	mov	r1, r5
 8005a10:	f7fb f81a 	bl	8000a48 <__aeabi_dcmpeq>
 8005a14:	bb40      	cbnz	r0, 8005a68 <log+0xbc>
 8005a16:	2301      	movs	r3, #1
 8005a18:	2e02      	cmp	r6, #2
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	d119      	bne.n	8005a52 <log+0xa6>
 8005a1e:	f000 fa2b 	bl	8005e78 <__errno>
 8005a22:	2321      	movs	r3, #33	; 0x21
 8005a24:	6003      	str	r3, [r0, #0]
 8005a26:	e019      	b.n	8005a5c <log+0xb0>
 8005a28:	4b1e      	ldr	r3, [pc, #120]	; (8005aa4 <log+0xf8>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005a30:	4620      	mov	r0, r4
 8005a32:	2200      	movs	r2, #0
 8005a34:	2300      	movs	r3, #0
 8005a36:	4629      	mov	r1, r5
 8005a38:	f7fb f806 	bl	8000a48 <__aeabi_dcmpeq>
 8005a3c:	2800      	cmp	r0, #0
 8005a3e:	d0ea      	beq.n	8005a16 <log+0x6a>
 8005a40:	2302      	movs	r3, #2
 8005a42:	429e      	cmp	r6, r3
 8005a44:	9300      	str	r3, [sp, #0]
 8005a46:	d111      	bne.n	8005a6c <log+0xc0>
 8005a48:	f000 fa16 	bl	8005e78 <__errno>
 8005a4c:	2322      	movs	r3, #34	; 0x22
 8005a4e:	6003      	str	r3, [r0, #0]
 8005a50:	e011      	b.n	8005a76 <log+0xca>
 8005a52:	4668      	mov	r0, sp
 8005a54:	f000 fa04 	bl	8005e60 <matherr>
 8005a58:	2800      	cmp	r0, #0
 8005a5a:	d0e0      	beq.n	8005a1e <log+0x72>
 8005a5c:	4812      	ldr	r0, [pc, #72]	; (8005aa8 <log+0xfc>)
 8005a5e:	f000 fa03 	bl	8005e68 <nan>
 8005a62:	ed8d 0b06 	vstr	d0, [sp, #24]
 8005a66:	e006      	b.n	8005a76 <log+0xca>
 8005a68:	2302      	movs	r3, #2
 8005a6a:	9300      	str	r3, [sp, #0]
 8005a6c:	4668      	mov	r0, sp
 8005a6e:	f000 f9f7 	bl	8005e60 <matherr>
 8005a72:	2800      	cmp	r0, #0
 8005a74:	d0e8      	beq.n	8005a48 <log+0x9c>
 8005a76:	9b08      	ldr	r3, [sp, #32]
 8005a78:	b11b      	cbz	r3, 8005a82 <log+0xd6>
 8005a7a:	f000 f9fd 	bl	8005e78 <__errno>
 8005a7e:	9b08      	ldr	r3, [sp, #32]
 8005a80:	6003      	str	r3, [r0, #0]
 8005a82:	ed9d 8b06 	vldr	d8, [sp, #24]
 8005a86:	eeb0 0a48 	vmov.f32	s0, s16
 8005a8a:	eef0 0a68 	vmov.f32	s1, s17
 8005a8e:	b00a      	add	sp, #40	; 0x28
 8005a90:	ecbd 8b02 	vpop	{d8}
 8005a94:	bd70      	pop	{r4, r5, r6, pc}
 8005a96:	bf00      	nop
 8005a98:	20000004 	.word	0x20000004
 8005a9c:	080060ea 	.word	0x080060ea
 8005aa0:	c7efffff 	.word	0xc7efffff
 8005aa4:	fff00000 	.word	0xfff00000
 8005aa8:	08005f16 	.word	0x08005f16
 8005aac:	00000000 	.word	0x00000000

08005ab0 <__ieee754_log>:
 8005ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ab4:	ec51 0b10 	vmov	r0, r1, d0
 8005ab8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8005abc:	b087      	sub	sp, #28
 8005abe:	ee10 3a10 	vmov	r3, s0
 8005ac2:	460d      	mov	r5, r1
 8005ac4:	da27      	bge.n	8005b16 <__ieee754_log+0x66>
 8005ac6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005aca:	4313      	orrs	r3, r2
 8005acc:	d10a      	bne.n	8005ae4 <__ieee754_log+0x34>
 8005ace:	49cc      	ldr	r1, [pc, #816]	; (8005e00 <__ieee754_log+0x350>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	2000      	movs	r0, #0
 8005ad6:	f7fa fe79 	bl	80007cc <__aeabi_ddiv>
 8005ada:	ec41 0b10 	vmov	d0, r0, r1
 8005ade:	b007      	add	sp, #28
 8005ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ae4:	2900      	cmp	r1, #0
 8005ae6:	da07      	bge.n	8005af8 <__ieee754_log+0x48>
 8005ae8:	ee10 2a10 	vmov	r2, s0
 8005aec:	460b      	mov	r3, r1
 8005aee:	f7fa fb8f 	bl	8000210 <__aeabi_dsub>
 8005af2:	2200      	movs	r2, #0
 8005af4:	2300      	movs	r3, #0
 8005af6:	e7ee      	b.n	8005ad6 <__ieee754_log+0x26>
 8005af8:	4bc2      	ldr	r3, [pc, #776]	; (8005e04 <__ieee754_log+0x354>)
 8005afa:	2200      	movs	r2, #0
 8005afc:	f7fa fd3c 	bl	8000578 <__aeabi_dmul>
 8005b00:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8005b04:	460d      	mov	r5, r1
 8005b06:	4ac0      	ldr	r2, [pc, #768]	; (8005e08 <__ieee754_log+0x358>)
 8005b08:	4295      	cmp	r5, r2
 8005b0a:	dd06      	ble.n	8005b1a <__ieee754_log+0x6a>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	f7fa fb80 	bl	8000214 <__adddf3>
 8005b14:	e7e1      	b.n	8005ada <__ieee754_log+0x2a>
 8005b16:	2300      	movs	r3, #0
 8005b18:	e7f5      	b.n	8005b06 <__ieee754_log+0x56>
 8005b1a:	152c      	asrs	r4, r5, #20
 8005b1c:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005b20:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8005b24:	441c      	add	r4, r3
 8005b26:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8005b2a:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8005b2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b32:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8005b36:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8005b3a:	ea42 0105 	orr.w	r1, r2, r5
 8005b3e:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8005b42:	2200      	movs	r2, #0
 8005b44:	4bb1      	ldr	r3, [pc, #708]	; (8005e0c <__ieee754_log+0x35c>)
 8005b46:	f7fa fb63 	bl	8000210 <__aeabi_dsub>
 8005b4a:	1cab      	adds	r3, r5, #2
 8005b4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b50:	2b02      	cmp	r3, #2
 8005b52:	4682      	mov	sl, r0
 8005b54:	468b      	mov	fp, r1
 8005b56:	f04f 0200 	mov.w	r2, #0
 8005b5a:	dc5b      	bgt.n	8005c14 <__ieee754_log+0x164>
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	f7fa ff73 	bl	8000a48 <__aeabi_dcmpeq>
 8005b62:	b1d0      	cbz	r0, 8005b9a <__ieee754_log+0xea>
 8005b64:	2c00      	cmp	r4, #0
 8005b66:	f000 8170 	beq.w	8005e4a <__ieee754_log+0x39a>
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	f7fa fc9e 	bl	80004ac <__aeabi_i2d>
 8005b70:	a38f      	add	r3, pc, #572	; (adr r3, 8005db0 <__ieee754_log+0x300>)
 8005b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b76:	4606      	mov	r6, r0
 8005b78:	460f      	mov	r7, r1
 8005b7a:	f7fa fcfd 	bl	8000578 <__aeabi_dmul>
 8005b7e:	a38e      	add	r3, pc, #568	; (adr r3, 8005db8 <__ieee754_log+0x308>)
 8005b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b84:	4604      	mov	r4, r0
 8005b86:	460d      	mov	r5, r1
 8005b88:	4630      	mov	r0, r6
 8005b8a:	4639      	mov	r1, r7
 8005b8c:	f7fa fcf4 	bl	8000578 <__aeabi_dmul>
 8005b90:	4602      	mov	r2, r0
 8005b92:	460b      	mov	r3, r1
 8005b94:	4620      	mov	r0, r4
 8005b96:	4629      	mov	r1, r5
 8005b98:	e7ba      	b.n	8005b10 <__ieee754_log+0x60>
 8005b9a:	a389      	add	r3, pc, #548	; (adr r3, 8005dc0 <__ieee754_log+0x310>)
 8005b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba0:	4650      	mov	r0, sl
 8005ba2:	4659      	mov	r1, fp
 8005ba4:	f7fa fce8 	bl	8000578 <__aeabi_dmul>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	460b      	mov	r3, r1
 8005bac:	2000      	movs	r0, #0
 8005bae:	4998      	ldr	r1, [pc, #608]	; (8005e10 <__ieee754_log+0x360>)
 8005bb0:	f7fa fb2e 	bl	8000210 <__aeabi_dsub>
 8005bb4:	4652      	mov	r2, sl
 8005bb6:	4606      	mov	r6, r0
 8005bb8:	460f      	mov	r7, r1
 8005bba:	465b      	mov	r3, fp
 8005bbc:	4650      	mov	r0, sl
 8005bbe:	4659      	mov	r1, fp
 8005bc0:	f7fa fcda 	bl	8000578 <__aeabi_dmul>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	4630      	mov	r0, r6
 8005bca:	4639      	mov	r1, r7
 8005bcc:	f7fa fcd4 	bl	8000578 <__aeabi_dmul>
 8005bd0:	4606      	mov	r6, r0
 8005bd2:	460f      	mov	r7, r1
 8005bd4:	b934      	cbnz	r4, 8005be4 <__ieee754_log+0x134>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	4650      	mov	r0, sl
 8005bdc:	4659      	mov	r1, fp
 8005bde:	f7fa fb17 	bl	8000210 <__aeabi_dsub>
 8005be2:	e77a      	b.n	8005ada <__ieee754_log+0x2a>
 8005be4:	4620      	mov	r0, r4
 8005be6:	f7fa fc61 	bl	80004ac <__aeabi_i2d>
 8005bea:	a371      	add	r3, pc, #452	; (adr r3, 8005db0 <__ieee754_log+0x300>)
 8005bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf0:	4680      	mov	r8, r0
 8005bf2:	4689      	mov	r9, r1
 8005bf4:	f7fa fcc0 	bl	8000578 <__aeabi_dmul>
 8005bf8:	a36f      	add	r3, pc, #444	; (adr r3, 8005db8 <__ieee754_log+0x308>)
 8005bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bfe:	4604      	mov	r4, r0
 8005c00:	460d      	mov	r5, r1
 8005c02:	4640      	mov	r0, r8
 8005c04:	4649      	mov	r1, r9
 8005c06:	f7fa fcb7 	bl	8000578 <__aeabi_dmul>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	460b      	mov	r3, r1
 8005c0e:	4630      	mov	r0, r6
 8005c10:	4639      	mov	r1, r7
 8005c12:	e0b2      	b.n	8005d7a <__ieee754_log+0x2ca>
 8005c14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005c18:	f7fa fafc 	bl	8000214 <__adddf3>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	4650      	mov	r0, sl
 8005c22:	4659      	mov	r1, fp
 8005c24:	f7fa fdd2 	bl	80007cc <__aeabi_ddiv>
 8005c28:	e9cd 0100 	strd	r0, r1, [sp]
 8005c2c:	4620      	mov	r0, r4
 8005c2e:	f7fa fc3d 	bl	80004ac <__aeabi_i2d>
 8005c32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c3a:	4610      	mov	r0, r2
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	f7fa fc9b 	bl	8000578 <__aeabi_dmul>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c4a:	f7fa fc95 	bl	8000578 <__aeabi_dmul>
 8005c4e:	a35e      	add	r3, pc, #376	; (adr r3, 8005dc8 <__ieee754_log+0x318>)
 8005c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c54:	4606      	mov	r6, r0
 8005c56:	460f      	mov	r7, r1
 8005c58:	f7fa fc8e 	bl	8000578 <__aeabi_dmul>
 8005c5c:	a35c      	add	r3, pc, #368	; (adr r3, 8005dd0 <__ieee754_log+0x320>)
 8005c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c62:	f7fa fad7 	bl	8000214 <__adddf3>
 8005c66:	4632      	mov	r2, r6
 8005c68:	463b      	mov	r3, r7
 8005c6a:	f7fa fc85 	bl	8000578 <__aeabi_dmul>
 8005c6e:	a35a      	add	r3, pc, #360	; (adr r3, 8005dd8 <__ieee754_log+0x328>)
 8005c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c74:	f7fa face 	bl	8000214 <__adddf3>
 8005c78:	4632      	mov	r2, r6
 8005c7a:	463b      	mov	r3, r7
 8005c7c:	f7fa fc7c 	bl	8000578 <__aeabi_dmul>
 8005c80:	a357      	add	r3, pc, #348	; (adr r3, 8005de0 <__ieee754_log+0x330>)
 8005c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c86:	f7fa fac5 	bl	8000214 <__adddf3>
 8005c8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c8e:	f7fa fc73 	bl	8000578 <__aeabi_dmul>
 8005c92:	a355      	add	r3, pc, #340	; (adr r3, 8005de8 <__ieee754_log+0x338>)
 8005c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c9c:	4630      	mov	r0, r6
 8005c9e:	4639      	mov	r1, r7
 8005ca0:	f7fa fc6a 	bl	8000578 <__aeabi_dmul>
 8005ca4:	a352      	add	r3, pc, #328	; (adr r3, 8005df0 <__ieee754_log+0x340>)
 8005ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005caa:	f7fa fab3 	bl	8000214 <__adddf3>
 8005cae:	4632      	mov	r2, r6
 8005cb0:	463b      	mov	r3, r7
 8005cb2:	f7fa fc61 	bl	8000578 <__aeabi_dmul>
 8005cb6:	a350      	add	r3, pc, #320	; (adr r3, 8005df8 <__ieee754_log+0x348>)
 8005cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cbc:	f7fa faaa 	bl	8000214 <__adddf3>
 8005cc0:	4632      	mov	r2, r6
 8005cc2:	463b      	mov	r3, r7
 8005cc4:	f7fa fc58 	bl	8000578 <__aeabi_dmul>
 8005cc8:	f5a5 28c2 	sub.w	r8, r5, #397312	; 0x61000
 8005ccc:	4602      	mov	r2, r0
 8005cce:	460b      	mov	r3, r1
 8005cd0:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8005cd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cd8:	f7fa fa9c 	bl	8000214 <__adddf3>
 8005cdc:	f2a8 487a 	subw	r8, r8, #1146	; 0x47a
 8005ce0:	3551      	adds	r5, #81	; 0x51
 8005ce2:	ea45 0508 	orr.w	r5, r5, r8
 8005ce6:	2d00      	cmp	r5, #0
 8005ce8:	4606      	mov	r6, r0
 8005cea:	460f      	mov	r7, r1
 8005cec:	dd50      	ble.n	8005d90 <__ieee754_log+0x2e0>
 8005cee:	2200      	movs	r2, #0
 8005cf0:	4b47      	ldr	r3, [pc, #284]	; (8005e10 <__ieee754_log+0x360>)
 8005cf2:	4650      	mov	r0, sl
 8005cf4:	4659      	mov	r1, fp
 8005cf6:	f7fa fc3f 	bl	8000578 <__aeabi_dmul>
 8005cfa:	4652      	mov	r2, sl
 8005cfc:	465b      	mov	r3, fp
 8005cfe:	f7fa fc3b 	bl	8000578 <__aeabi_dmul>
 8005d02:	4680      	mov	r8, r0
 8005d04:	4689      	mov	r9, r1
 8005d06:	b994      	cbnz	r4, 8005d2e <__ieee754_log+0x27e>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	4630      	mov	r0, r6
 8005d0e:	4639      	mov	r1, r7
 8005d10:	f7fa fa80 	bl	8000214 <__adddf3>
 8005d14:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d18:	f7fa fc2e 	bl	8000578 <__aeabi_dmul>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	460b      	mov	r3, r1
 8005d20:	4640      	mov	r0, r8
 8005d22:	4649      	mov	r1, r9
 8005d24:	f7fa fa74 	bl	8000210 <__aeabi_dsub>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	e755      	b.n	8005bda <__ieee754_log+0x12a>
 8005d2e:	a320      	add	r3, pc, #128	; (adr r3, 8005db0 <__ieee754_log+0x300>)
 8005d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d38:	f7fa fc1e 	bl	8000578 <__aeabi_dmul>
 8005d3c:	4642      	mov	r2, r8
 8005d3e:	464b      	mov	r3, r9
 8005d40:	4604      	mov	r4, r0
 8005d42:	460d      	mov	r5, r1
 8005d44:	4630      	mov	r0, r6
 8005d46:	4639      	mov	r1, r7
 8005d48:	f7fa fa64 	bl	8000214 <__adddf3>
 8005d4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d50:	f7fa fc12 	bl	8000578 <__aeabi_dmul>
 8005d54:	a318      	add	r3, pc, #96	; (adr r3, 8005db8 <__ieee754_log+0x308>)
 8005d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5a:	4606      	mov	r6, r0
 8005d5c:	460f      	mov	r7, r1
 8005d5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d62:	f7fa fc09 	bl	8000578 <__aeabi_dmul>
 8005d66:	4602      	mov	r2, r0
 8005d68:	460b      	mov	r3, r1
 8005d6a:	4630      	mov	r0, r6
 8005d6c:	4639      	mov	r1, r7
 8005d6e:	f7fa fa51 	bl	8000214 <__adddf3>
 8005d72:	4602      	mov	r2, r0
 8005d74:	460b      	mov	r3, r1
 8005d76:	4640      	mov	r0, r8
 8005d78:	4649      	mov	r1, r9
 8005d7a:	f7fa fa49 	bl	8000210 <__aeabi_dsub>
 8005d7e:	4652      	mov	r2, sl
 8005d80:	465b      	mov	r3, fp
 8005d82:	f7fa fa45 	bl	8000210 <__aeabi_dsub>
 8005d86:	4602      	mov	r2, r0
 8005d88:	460b      	mov	r3, r1
 8005d8a:	4620      	mov	r0, r4
 8005d8c:	4629      	mov	r1, r5
 8005d8e:	e726      	b.n	8005bde <__ieee754_log+0x12e>
 8005d90:	2c00      	cmp	r4, #0
 8005d92:	d13f      	bne.n	8005e14 <__ieee754_log+0x364>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4650      	mov	r0, sl
 8005d9a:	4659      	mov	r1, fp
 8005d9c:	f7fa fa38 	bl	8000210 <__aeabi_dsub>
 8005da0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005da4:	f7fa fbe8 	bl	8000578 <__aeabi_dmul>
 8005da8:	e7be      	b.n	8005d28 <__ieee754_log+0x278>
 8005daa:	bf00      	nop
 8005dac:	f3af 8000 	nop.w
 8005db0:	fee00000 	.word	0xfee00000
 8005db4:	3fe62e42 	.word	0x3fe62e42
 8005db8:	35793c76 	.word	0x35793c76
 8005dbc:	3dea39ef 	.word	0x3dea39ef
 8005dc0:	55555555 	.word	0x55555555
 8005dc4:	3fd55555 	.word	0x3fd55555
 8005dc8:	df3e5244 	.word	0xdf3e5244
 8005dcc:	3fc2f112 	.word	0x3fc2f112
 8005dd0:	96cb03de 	.word	0x96cb03de
 8005dd4:	3fc74664 	.word	0x3fc74664
 8005dd8:	94229359 	.word	0x94229359
 8005ddc:	3fd24924 	.word	0x3fd24924
 8005de0:	55555593 	.word	0x55555593
 8005de4:	3fe55555 	.word	0x3fe55555
 8005de8:	d078c69f 	.word	0xd078c69f
 8005dec:	3fc39a09 	.word	0x3fc39a09
 8005df0:	1d8e78af 	.word	0x1d8e78af
 8005df4:	3fcc71c5 	.word	0x3fcc71c5
 8005df8:	9997fa04 	.word	0x9997fa04
 8005dfc:	3fd99999 	.word	0x3fd99999
 8005e00:	c3500000 	.word	0xc3500000
 8005e04:	43500000 	.word	0x43500000
 8005e08:	7fefffff 	.word	0x7fefffff
 8005e0c:	3ff00000 	.word	0x3ff00000
 8005e10:	3fe00000 	.word	0x3fe00000
 8005e14:	a30e      	add	r3, pc, #56	; (adr r3, 8005e50 <__ieee754_log+0x3a0>)
 8005e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e1e:	f7fa fbab 	bl	8000578 <__aeabi_dmul>
 8005e22:	4632      	mov	r2, r6
 8005e24:	463b      	mov	r3, r7
 8005e26:	4604      	mov	r4, r0
 8005e28:	460d      	mov	r5, r1
 8005e2a:	4650      	mov	r0, sl
 8005e2c:	4659      	mov	r1, fp
 8005e2e:	f7fa f9ef 	bl	8000210 <__aeabi_dsub>
 8005e32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005e36:	f7fa fb9f 	bl	8000578 <__aeabi_dmul>
 8005e3a:	a307      	add	r3, pc, #28	; (adr r3, 8005e58 <__ieee754_log+0x3a8>)
 8005e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e40:	4606      	mov	r6, r0
 8005e42:	460f      	mov	r7, r1
 8005e44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e48:	e6dd      	b.n	8005c06 <__ieee754_log+0x156>
 8005e4a:	2000      	movs	r0, #0
 8005e4c:	2100      	movs	r1, #0
 8005e4e:	e644      	b.n	8005ada <__ieee754_log+0x2a>
 8005e50:	fee00000 	.word	0xfee00000
 8005e54:	3fe62e42 	.word	0x3fe62e42
 8005e58:	35793c76 	.word	0x35793c76
 8005e5c:	3dea39ef 	.word	0x3dea39ef

08005e60 <matherr>:
 8005e60:	2000      	movs	r0, #0
 8005e62:	4770      	bx	lr
 8005e64:	0000      	movs	r0, r0
	...

08005e68 <nan>:
 8005e68:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005e70 <nan+0x8>
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	00000000 	.word	0x00000000
 8005e74:	7ff80000 	.word	0x7ff80000

08005e78 <__errno>:
 8005e78:	4b01      	ldr	r3, [pc, #4]	; (8005e80 <__errno+0x8>)
 8005e7a:	6818      	ldr	r0, [r3, #0]
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	20000008 	.word	0x20000008

08005e84 <_init>:
 8005e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e86:	bf00      	nop
 8005e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e8a:	bc08      	pop	{r3}
 8005e8c:	469e      	mov	lr, r3
 8005e8e:	4770      	bx	lr

08005e90 <_fini>:
 8005e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e92:	bf00      	nop
 8005e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e96:	bc08      	pop	{r3}
 8005e98:	469e      	mov	lr, r3
 8005e9a:	4770      	bx	lr
