<stg><name>conv1_Pipeline_BW9</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %trunc_ln24_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:2 %sub_ln90_2_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln90_2

]]></Node>
<StgValue><ssdm name="sub_ln90_2_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.1.i.i:0 %w_5 = load i8 %w

]]></Node>
<StgValue><ssdm name="w_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.1.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1.i.i:2 %icmp_ln88 = icmp_eq  i8 %w_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.1.i.i:3 %add_ln88 = add i8 %w_5, i8 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1.i.i:4 %br_ln88 = br i1 %icmp_ln88, void %for.inc.1.i.i.split, void %for.inc13.1.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="8">
<![CDATA[
for.inc.1.i.i.split:0 %zext_ln90 = zext i8 %w_5

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.1.i.i.split:1 %add_ln90 = add i14 %sub_ln90_2_read, i14 %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="14">
<![CDATA[
for.inc.1.i.i.split:2 %zext_ln90_6 = zext i14 %add_ln90

]]></Node>
<StgValue><ssdm name="zext_ln90_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.i.i.split:3 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.1.i.i.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.1.i.i.split:5 %speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln88"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.1.i.i.split:6 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1.i.i.split:7 %br_ln90 = br i1 %trunc_ln24_read, void %arrayidx1223.1.i.i.case.0, void %arrayidx1223.1.i.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln24_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx1223.1.i.i.case.0:0 %store_ln90 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln24_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.i.case.0:1 %br_ln90 = br void %arrayidx1223.1.i.i.exit

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln24_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayidx1223.1.i.i.case.1:0 %store_ln90 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln24_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.i.case.1:1 %br_ln90 = br void %arrayidx1223.1.i.i.exit

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1223.1.i.i.exit:0 %store_ln88 = store i8 %add_ln88, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.1.i.i.exit:1 %br_ln88 = br void %for.inc.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.inc13.1.i.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="sub_ln90_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sub_ln90_2"/></StgValue>
</port>
<port id="36" name="trunc_ln24" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln24"/></StgValue>
</port>
<port id="37" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="w" fromId="39" toId="4">
</dataflow>
<dataflow id="42" from="_ssdm_op_Read.ap_auto.i1" to="trunc_ln24_read" fromId="41" toId="5">
</dataflow>
<dataflow id="43" from="trunc_ln24" to="trunc_ln24_read" fromId="36" toId="5">
</dataflow>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i14" to="sub_ln90_2_read" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="sub_ln90_2" to="sub_ln90_2_read" fromId="35" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="store_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="w" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="50" from="w" to="w_5" fromId="4" toId="9">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="60" from="p_str" to="specpipeline_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="w_5" to="icmp_ln88" fromId="9" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln88" fromId="62" toId="11">
</dataflow>
<dataflow id="64" from="w_5" to="add_ln88" fromId="9" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_65" to="add_ln88" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="icmp_ln88" to="br_ln88" fromId="11" toId="13">
</dataflow>
<dataflow id="68" from="w_5" to="zext_ln90" fromId="9" toId="14">
</dataflow>
<dataflow id="69" from="sub_ln90_2_read" to="add_ln90" fromId="6" toId="15">
</dataflow>
<dataflow id="70" from="zext_ln90" to="add_ln90" fromId="14" toId="15">
</dataflow>
<dataflow id="71" from="add_ln90" to="zext_ln90_6" fromId="15" toId="16">
</dataflow>
<dataflow id="72" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" fromId="37" toId="17">
</dataflow>
<dataflow id="74" from="StgValue_73" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" fromId="73" toId="17">
</dataflow>
<dataflow id="75" from="zext_ln90_6" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" fromId="16" toId="17">
</dataflow>
<dataflow id="76" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" fromId="38" toId="18">
</dataflow>
<dataflow id="77" from="StgValue_73" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" fromId="73" toId="18">
</dataflow>
<dataflow id="78" from="zext_ln90_6" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" fromId="16" toId="18">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln88" fromId="79" toId="19">
</dataflow>
<dataflow id="82" from="StgValue_81" to="speclooptripcount_ln88" fromId="81" toId="19">
</dataflow>
<dataflow id="83" from="StgValue_81" to="speclooptripcount_ln88" fromId="81" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_81" to="speclooptripcount_ln88" fromId="81" toId="19">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecLoopName" to="specloopname_ln88" fromId="85" toId="20">
</dataflow>
<dataflow id="88" from="empty_7" to="specloopname_ln88" fromId="87" toId="20">
</dataflow>
<dataflow id="89" from="trunc_ln24_read" to="br_ln90" fromId="5" toId="21">
</dataflow>
<dataflow id="91" from="StgValue_90" to="store_ln90" fromId="90" toId="22">
</dataflow>
<dataflow id="92" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" to="store_ln90" fromId="17" toId="22">
</dataflow>
<dataflow id="93" from="StgValue_90" to="store_ln90" fromId="90" toId="24">
</dataflow>
<dataflow id="94" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" to="store_ln90" fromId="18" toId="24">
</dataflow>
<dataflow id="95" from="add_ln88" to="store_ln88" fromId="12" toId="26">
</dataflow>
<dataflow id="96" from="w" to="store_ln88" fromId="4" toId="26">
</dataflow>
<dataflow id="97" from="icmp_ln88" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="98" from="trunc_ln24_read" to="StgValue_2" fromId="5" toId="2">
</dataflow>
</dataflows>


</stg>
