

================================================================
== Vitis HLS Report for 'DMAWriteMM'
================================================================
* Date:           Fri Aug 13 09:10:06 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Data_Mover_S2MM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        |- VITIS_LOOP_69_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
  Pipeline-1 : II = 1, D = 3, States = { 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 
12 --> 13 
13 --> 16 14 
14 --> 15 
15 --> 13 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%ddr_buffer_out_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ddr_buffer_out"   --->   Operation 20 'read' 'ddr_buffer_out_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read = read i21 @_ssdm_op_Read.ap_fifo.i21P0A, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0" [src/data_mover_s2mm.cpp:19->src/data_mover_s2mm.cpp:21]   --->   Operation 21 'read' 'DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%image_h_read = read i21 @_ssdm_op_Read.ap_fifo.i21P0A, i21 %image_h"   --->   Operation 22 'read' 'image_h_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %image_w" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23]   --->   Operation 23 'read' 'image_w_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%invert_Y_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %invert_Y" [src/data_mover_s2mm.cpp:62->src/data_mover_s2mm.cpp:23]   --->   Operation 24 'read' 'invert_Y_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %image_w_read, i32 31" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%sub_ln60 = sub i32 0, i32 %image_w_read" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 26 'sub' 'sub_ln60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln60, i32 2, i32 31" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 27 'partselect' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %image_w_read, i32 2, i32 31" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 28 'partselect' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_out, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 5120, void @empty_11, void @empty_2, void @empty_12, i32 16, i32 16, i32 16, i32 64, void @empty_12, void @empty_12"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %invert_Y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %image_h, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ddr_buffer_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_out, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 5120, void @empty_11, void @empty_2, void @empty_12, i32 16, i32 16, i32 16, i32 64, void @empty_12, void @empty_12"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i30 %trunc_ln60_1" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 36 'zext' 'zext_ln60' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.49ns)   --->   "%sub_ln60_1 = sub i31 0, i31 %zext_ln60" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 37 'sub' 'sub_ln60_1' <Predicate = (tmp)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i30 %trunc_ln60_2" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 38 'zext' 'zext_ln60_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.73ns)   --->   "%burst_size = select i1 %tmp, i31 %sub_ln60_1, i31 %zext_ln60_1" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 39 'select' 'burst_size' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %invert_Y_read, void, void" [src/data_mover_s2mm.cpp:62->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 40 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln332_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read, i11 0" [src/data_mover_s2mm.cpp:21]   --->   Operation 41 'bitconcatenate' 'shl_ln332_4' <Predicate = (!invert_Y_read)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.55ns)   --->   "%add_ln332_2 = add i32 %ddr_buffer_out_read, i32 %shl_ln332_4" [src/data_mover_s2mm.cpp:21]   --->   Operation 42 'add' 'add_ln332_2' <Predicate = (!invert_Y_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln332_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln332_2, i32 2, i32 31" [src/data_mover_s2mm.cpp:21]   --->   Operation 43 'partselect' 'trunc_ln332_3' <Predicate = (!invert_Y_read)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.22ns)   --->   "%sub2_i_i_i = sub i21 %image_h_read, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read" [src/data_mover_s2mm.cpp:19->src/data_mover_s2mm.cpp:21]   --->   Operation 44 'sub' 'sub2_i_i_i' <Predicate = (invert_Y_read)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sub1_i_i_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i21.i9, i21 %sub2_i_i_i, i9 0" [src/data_mover_s2mm.cpp:19->src/data_mover_s2mm.cpp:21]   --->   Operation 45 'bitconcatenate' 'sub1_i_i_i' <Predicate = (invert_Y_read)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.49ns)   --->   "%add_ln332 = add i30 %sub1_i_i_i, i30 1073741312" [src/data_mover_s2mm.cpp:21]   --->   Operation 46 'add' 'add_ln332' <Predicate = (invert_Y_read)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln332_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln332, i2 0" [src/data_mover_s2mm.cpp:21]   --->   Operation 47 'bitconcatenate' 'shl_ln332_3' <Predicate = (invert_Y_read)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.55ns)   --->   "%add_ln332_1 = add i32 %ddr_buffer_out_read, i32 %shl_ln332_3" [src/data_mover_s2mm.cpp:21]   --->   Operation 48 'add' 'add_ln332_1' <Predicate = (invert_Y_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln332_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln332_1, i32 2, i32 31" [src/data_mover_s2mm.cpp:21]   --->   Operation 49 'partselect' 'trunc_ln332_2' <Predicate = (invert_Y_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln332_1 = sext i30 %trunc_ln332_3" [src/data_mover_s2mm.cpp:21]   --->   Operation 50 'sext' 'sext_ln332_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%MM_video_out_addr_1 = getelementptr i32 %MM_video_out, i32 %sext_ln332_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 51 'getelementptr' 'MM_video_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%burst_size_cast23 = zext i31 %burst_size" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 52 'zext' 'burst_size_cast23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (7.30ns)   --->   "%MM_video_out_addr_3_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MM_video_out_addr_1, i32 %burst_size_cast23" [src/data_mover_s2mm.cpp:21]   --->   Operation 53 'writereq' 'MM_video_out_addr_3_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln69 = br void" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 54 'br' 'br_ln69' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%phi_ln332_1 = phi i30 %add_ln69, void, i30 0, void" [src/data_mover_s2mm.cpp:21]   --->   Operation 55 'phi' 'phi_ln332_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.49ns)   --->   "%add_ln69 = add i30 %phi_ln332_1, i30 1" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 56 'add' 'add_ln69' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i30 %phi_ln332_1" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 57 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_slt  i31 %zext_ln69, i31 %burst_size" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 58 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.exit.loopexit, void" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 59 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i30 %phi_ln332_1" [src/data_mover_s2mm.cpp:71->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 60 'trunc' 'trunc_ln71' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i9 %trunc_ln71" [src/data_mover_s2mm.cpp:71->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 61 'zext' 'zext_ln71' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%axi_elt_dma_buffer_V_addr_1 = getelementptr i32 %axi_elt_dma_buffer_V, i32 0, i32 %zext_ln71" [src/data_mover_s2mm.cpp:21]   --->   Operation 62 'getelementptr' 'axi_elt_dma_buffer_V_addr_1' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%axi_elt_dma_buffer_V_load_1 = load i9 %axi_elt_dma_buffer_V_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 63 'load' 'axi_elt_dma_buffer_V_load_1' <Predicate = (icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 64 [1/2] (3.25ns)   --->   "%axi_elt_dma_buffer_V_load_1 = load i9 %axi_elt_dma_buffer_V_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 64 'load' 'axi_elt_dma_buffer_V_load_1' <Predicate = (icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [src/data_mover_s2mm.cpp:71->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 65 'specpipeline' 'specpipeline_ln71' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/data_mover_s2mm.cpp:71->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 66 'specloopname' 'specloopname_ln71' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (7.30ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MM_video_out_addr_1, i32 %axi_elt_dma_buffer_V_load_1, i4 15" [src/data_mover_s2mm.cpp:21]   --->   Operation 67 'write' 'write_ln21' <Predicate = (icmp_ln69)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln69 = br void" [src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 68 'br' 'br_ln69' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 69 [5/5] (7.30ns)   --->   "%MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 69 'writeresp' 'MM_video_out_addr_3_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 70 [4/5] (7.30ns)   --->   "%MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 70 'writeresp' 'MM_video_out_addr_3_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 71 [3/5] (7.30ns)   --->   "%MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 71 'writeresp' 'MM_video_out_addr_3_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 72 [2/5] (7.30ns)   --->   "%MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 72 'writeresp' 'MM_video_out_addr_3_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 73 [1/5] (7.30ns)   --->   "%MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1" [src/data_mover_s2mm.cpp:21]   --->   Operation 73 'writeresp' 'MM_video_out_addr_3_wr_resp' <Predicate = (!invert_Y_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!invert_Y_read)> <Delay = 0.00>
ST_11 : Operation 75 [1/5] (7.30ns)   --->   "%MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 75 'writeresp' 'MM_video_out_addr_2_wr_resp' <Predicate = (invert_Y_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 76 'br' 'br_ln0' <Predicate = (invert_Y_read)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [src/data_mover_s2mm.cpp:21]   --->   Operation 77 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 7.30>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i30 %trunc_ln332_2" [src/data_mover_s2mm.cpp:21]   --->   Operation 78 'sext' 'sext_ln332' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%MM_video_out_addr = getelementptr i32 %MM_video_out, i32 %sext_ln332" [src/data_mover_s2mm.cpp:21]   --->   Operation 79 'getelementptr' 'MM_video_out_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%burst_size_cast = zext i31 %burst_size" [src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 80 'zext' 'burst_size_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (7.30ns)   --->   "%MM_video_out_addr_2_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MM_video_out_addr, i32 %burst_size_cast" [src/data_mover_s2mm.cpp:21]   --->   Operation 81 'writereq' 'MM_video_out_addr_2_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 82 [1/1] (1.58ns)   --->   "%br_ln63 = br void" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 82 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>

State 13 <SV = 3> <Delay = 3.25>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%phi_ln332 = phi i30 %add_ln63, void, i30 0, void" [src/data_mover_s2mm.cpp:21]   --->   Operation 83 'phi' 'phi_ln332' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (2.49ns)   --->   "%add_ln63 = add i30 %phi_ln332, i30 1" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 84 'add' 'add_ln63' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i30 %phi_ln332" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 85 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_slt  i31 %zext_ln63, i31 %burst_size" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 86 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %.exit.loopexit22, void" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 87 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i30 %phi_ln332" [src/data_mover_s2mm.cpp:65->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 88 'trunc' 'trunc_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i9 %trunc_ln65" [src/data_mover_s2mm.cpp:65->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 89 'zext' 'zext_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%axi_elt_dma_buffer_V_addr = getelementptr i32 %axi_elt_dma_buffer_V, i32 0, i32 %zext_ln65" [src/data_mover_s2mm.cpp:21]   --->   Operation 90 'getelementptr' 'axi_elt_dma_buffer_V_addr' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_13 : Operation 91 [2/2] (3.25ns)   --->   "%axi_elt_dma_buffer_V_load = load i9 %axi_elt_dma_buffer_V_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 91 'load' 'axi_elt_dma_buffer_V_load' <Predicate = (icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 14 <SV = 4> <Delay = 3.25>
ST_14 : Operation 92 [1/2] (3.25ns)   --->   "%axi_elt_dma_buffer_V_load = load i9 %axi_elt_dma_buffer_V_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 92 'load' 'axi_elt_dma_buffer_V_load' <Predicate = (icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 15 <SV = 5> <Delay = 7.30>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [src/data_mover_s2mm.cpp:65->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 93 'specpipeline' 'specpipeline_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/data_mover_s2mm.cpp:65->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 94 'specloopname' 'specloopname_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (7.30ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MM_video_out_addr, i32 %axi_elt_dma_buffer_V_load, i4 15" [src/data_mover_s2mm.cpp:21]   --->   Operation 95 'write' 'write_ln21' <Predicate = (icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln63 = br void" [src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21]   --->   Operation 96 'br' 'br_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 7.30>
ST_16 : Operation 97 [5/5] (7.30ns)   --->   "%MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 97 'writeresp' 'MM_video_out_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 7.30>
ST_17 : Operation 98 [4/5] (7.30ns)   --->   "%MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 98 'writeresp' 'MM_video_out_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 7.30>
ST_18 : Operation 99 [3/5] (7.30ns)   --->   "%MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 99 'writeresp' 'MM_video_out_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 7.30>
ST_19 : Operation 100 [2/5] (7.30ns)   --->   "%MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr" [src/data_mover_s2mm.cpp:21]   --->   Operation 100 'writeresp' 'MM_video_out_addr_2_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.19ns
The critical path consists of the following:
	fifo read on port 'image_w' (src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23) [17]  (3.63 ns)
	'sub' operation ('sub_ln60', src/data_mover_s2mm.cpp:60->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21) [21]  (2.55 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	'sub' operation ('sub2_i_i_i', src/data_mover_s2mm.cpp:19->src/data_mover_s2mm.cpp:21) [57]  (2.23 ns)
	'add' operation ('add_ln332', src/data_mover_s2mm.cpp:21) [59]  (2.49 ns)
	'add' operation ('add_ln332_1', src/data_mover_s2mm.cpp:21) [61]  (2.55 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('MM_video_out_addr_1', src/data_mover_s2mm.cpp:21) [34]  (0 ns)
	bus request on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [36]  (7.3 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln332_1', src/data_mover_s2mm.cpp:21) with incoming values : ('add_ln69', src/data_mover_s2mm.cpp:69->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21) [39]  (0 ns)
	'getelementptr' operation ('axi_elt_dma_buffer_V_addr_1', src/data_mover_s2mm.cpp:21) [49]  (0 ns)
	'load' operation ('axi_elt_dma_buffer_V_load_1', src/data_mover_s2mm.cpp:21) on array 'axi_elt_dma_buffer_V' [50]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('axi_elt_dma_buffer_V_load_1', src/data_mover_s2mm.cpp:21) on array 'axi_elt_dma_buffer_V' [50]  (3.25 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus write on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [51]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [54]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [54]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [54]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [54]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus response on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [54]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('MM_video_out_addr', src/data_mover_s2mm.cpp:21) [64]  (0 ns)
	bus request on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [66]  (7.3 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_ln332', src/data_mover_s2mm.cpp:21) with incoming values : ('add_ln63', src/data_mover_s2mm.cpp:63->src/data_mover_s2mm.cpp:23->src/data_mover_s2mm.cpp:21) [69]  (0 ns)
	'getelementptr' operation ('axi_elt_dma_buffer_V_addr', src/data_mover_s2mm.cpp:21) [79]  (0 ns)
	'load' operation ('axi_elt_dma_buffer_V_load', src/data_mover_s2mm.cpp:21) on array 'axi_elt_dma_buffer_V' [80]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('axi_elt_dma_buffer_V_load', src/data_mover_s2mm.cpp:21) on array 'axi_elt_dma_buffer_V' [80]  (3.25 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus write on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [81]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [84]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [84]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [84]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response on port 'MM_video_out' (src/data_mover_s2mm.cpp:21) [84]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
