INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/num_sprite/sim/num_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/ghost_sprite/sim/ghost_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ghost_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_sprite/sim/pacman_sprite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_sprite
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/pacman_map_blockmem/sim/pacman_map_blockmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_map_blockmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/drawcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drawcon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krishnan/vivado_ws/vga/vga.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
