module riscvsingle(
	clk,
	n_rst,
	PC,
	Instr,
	MemWrite,
	ALUResult,
	WriteData,
	ReadData,
        ByteEnable
);

	parameter   RESET_PC = 32'h1000_0000;

	//input
	input clk, n_rst;
	input [31:0] Instr, ReadData;
	//output
	output MemWrite;
	output [31:0] PC, ALUResult, WriteData;
        output [3:0] ByteEnable;

        wire Branch;
        wire [1:0] ALUSrcA;
        wire aN, aZ, aC, aV;
        wire ALUSrc, RegWrite;  
        wire [1:0] ResultSrc, PCSrc; 
        wire [2:0] ImmSrc;
        wire [3:0] ALUControl;
        wire Csr;

	controller u_controller(
        .opcode(Instr[6:0]),
        .funct3(Instr[14:12]),
        .funct7(Instr[30]),
        .PCSrc(PCSrc),
        .ResultSrc(ResultSrc),
        .MemWrite(MemWrite),
        .ALUSrcB(ALUSrcB),
        .ImmSrc(ImmSrc),
        .RegWrite(RegWrite),
        .ALUControl(ALUControl),
        .Jump(),
        .Branch(Branch),
        .ALUSrcA(ALUSrcA),
        .aN(aN),
        .aZ(aZ),
        .aC(aC),
        .aV(aV),
        .Csr(Csr)
	);

	datapath #(
		.RESET_PC(RESET_PC)
	) i_datapath(
        .clk(clk),
        .n_rst(n_rst),
        .Instr(Instr),        
        .ReadData(ReadData),    
        .PCSrc(PCSrc),      
        .ResultSrc(ResultSrc),
        .ALUControl(ALUControl),
        .ALUSrcB(ALUSrcB),
        .ALUSrcA(ALUSrcA),
        .ImmSrc(ImmSrc),
        .RegWrite(RegWrite),
        .PC(PC),            
        .ALUResult(ALUResult),   
        .WriteData(WriteData),      
        .aN(aN),
        .aZ(aZ),
        .aC(aC),
        .aV(aV),
        .ByteEnable(ByteEnable),
        .Csr(Csr)
	);


endmodule
