From 7cd9c4fa3cd9660c84a5de184fe61176a3f8dfa5 Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Tue, 4 Nov 2014 11:50:55 -0800
Subject: [PATCH 011/184] MIPS: OCTEON: Add csrc-fpa-clk.

Source: Cavium Networks, Inc.
MR: 00000
Type: Integration
Disposition: Merged from Octeon Tree
ChangeID: 87197801a5c06d4988f354a61f6808fca5fb4d94
Description:

In multi-node OCTEON systems, we need a clocksource usable from all
CPUs.  Since the node reference clocks can drift, we use FPA_CLK_COUNT
on node-0 as the common clock.  If only a single node is present, we
continue to use the CVMCNT based counter.

Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Corey Minyard <cminyard@mvista.com>
[Original patch taken from octeon-linux-kernel-patches-SDK-3.1.2-release]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/mips/cavium-octeon/Makefile       |  1 +
 arch/mips/cavium-octeon/csrc-fpa-clk.c | 64 ++++++++++++++++++++++++++++++++++
 arch/mips/cavium-octeon/csrc-octeon.c  | 26 +++++++++++---
 3 files changed, 86 insertions(+), 5 deletions(-)
 create mode 100644 arch/mips/cavium-octeon/csrc-fpa-clk.c

diff --git a/arch/mips/cavium-octeon/Makefile b/arch/mips/cavium-octeon/Makefile
index bd4b277..3178117 100644
--- a/arch/mips/cavium-octeon/Makefile
+++ b/arch/mips/cavium-octeon/Makefile
@@ -23,6 +23,7 @@ obj-y += crypto/
 
 obj-$(CONFIG_SMP)		      += smp.o
 obj-$(CONFIG_NUMA)                      += octeon-numa.o
+obj-$(CONFIG_NUMA)			+= csrc-fpa-clk.o
 obj-$(CONFIG_SYSFS)                   += octeon-power-throttle.o
 obj-$(CONFIG_SYSFS)                   += cacheinfo.o
 obj-$(CONFIG_MTD)                    += flash_setup.o
diff --git a/arch/mips/cavium-octeon/csrc-fpa-clk.c b/arch/mips/cavium-octeon/csrc-fpa-clk.c
new file mode 100644
index 0000000..443f0b2
--- /dev/null
+++ b/arch/mips/cavium-octeon/csrc-fpa-clk.c
@@ -0,0 +1,64 @@
+/*
+ * This file is subject to the terms and conditions of the GNU General Public
+ * License.  See the file "COPYING" in the main directory of this archive
+ * for more details.
+ *
+ * Copyright (C) 2014 Cavium, Inc.
+ *
+ * clocksource provider driven by node-0 FPA_CLK_COUNT.  This will
+ * give consistent time across multi-node NUMA systems.
+ */
+#include <linux/clocksource.h>
+
+#include <asm/octeon/octeon.h>
+#include <asm/octeon/cvmx-fpa-defs.h>
+#include <asm/octeon/cvmx-rst-defs.h>
+
+static cycle_t csrc_fpa_clk_read(struct clocksource *cs)
+{
+	return cvmx_read_csr(CVMX_FPA_CLK_COUNT);
+}
+
+static struct clocksource csrc_fpa_clk = {
+	.name		= "OCTEON_FPA_CLK_COUNT",
+	.read		= csrc_fpa_clk_read,
+	.mask		= CLOCKSOURCE_MASK(64),
+	.flags		= CLOCK_SOURCE_IS_CONTINUOUS,
+};
+
+void __init csrc_fpa_clk_init(void)
+{
+	union cvmx_rst_boot rst_boot;
+	u64 f;
+
+	rst_boot.u64 = cvmx_read_csr(CVMX_RST_BOOT);
+
+	f = 50000000ull * rst_boot.s.pnr_mul;
+
+	csrc_fpa_clk.rating = 300;
+	clocksource_register_hz(&csrc_fpa_clk, f);
+}
+
+unsigned long long notrace csrc_fpa_clk_sched_clock(void)
+{
+	/* 64-bit arithmatic can overflow, so use 128-bit.  */
+	u64 t1, t2, t3;
+	unsigned long long rv;
+	u64 mult = csrc_fpa_clk.mult;
+	u64 shift = csrc_fpa_clk.shift;
+	u64 cnt = cvmx_read_csr(CVMX_FPA_CLK_COUNT);
+
+	asm (
+		"dmultu\t%[cnt],%[mult]\n\t"
+		"nor\t%[t1],$0,%[shift]\n\t"
+		"mfhi\t%[t2]\n\t"
+		"mflo\t%[t3]\n\t"
+		"dsll\t%[t2],%[t2],1\n\t"
+		"dsrlv\t%[rv],%[t3],%[shift]\n\t"
+		"dsllv\t%[t1],%[t2],%[t1]\n\t"
+		"or\t%[rv],%[t1],%[rv]\n\t"
+		: [rv] "=&r" (rv), [t1] "=&r" (t1), [t2] "=&r" (t2), [t3] "=&r" (t3)
+		: [cnt] "r" (cnt), [mult] "r" (mult), [shift] "r" (shift)
+		: "hi", "lo");
+	return rv;
+}
diff --git a/arch/mips/cavium-octeon/csrc-octeon.c b/arch/mips/cavium-octeon/csrc-octeon.c
index 20b6a37..c167880 100644
--- a/arch/mips/cavium-octeon/csrc-octeon.c
+++ b/arch/mips/cavium-octeon/csrc-octeon.c
@@ -116,15 +116,23 @@ static struct clocksource csrc_octeon = {
 	.flags		= CLOCK_SOURCE_IS_CONTINUOUS,
 };
 
+static bool use_fpa_clk;
+unsigned long long csrc_fpa_clk_sched_clock(void);
+void csrc_fpa_clk_init(void);
+
 unsigned long long notrace sched_clock(void)
 {
 	/* 64-bit arithmatic can overflow, so use 128-bit.  */
 	u64 t1, t2, t3;
 	unsigned long long rv;
-	u64 mult = csrc_octeon.mult;
-	u64 shift = csrc_octeon.shift;
-	u64 cnt = read_c0_cvmcount();
+	u64 mult, shift, cnt;
+
+	if (use_fpa_clk)
+		return csrc_fpa_clk_sched_clock();
 
+	mult = csrc_octeon.mult;
+	shift = csrc_octeon.shift;
+	cnt = read_c0_cvmcount();
 	asm (
 		"dmultu\t%[cnt],%[mult]\n\t"
 		"nor\t%[t1],$0,%[shift]\n\t"
@@ -142,8 +150,16 @@ unsigned long long notrace sched_clock(void)
 
 void __init plat_time_init(void)
 {
-	csrc_octeon.rating = 300;
-	clocksource_register_hz(&csrc_octeon, octeon_get_clock_rate());
+#ifdef CONFIG_NUMA
+	if (num_online_nodes() > 1)
+		use_fpa_clk = true;
+#endif
+	if (use_fpa_clk) {
+		csrc_fpa_clk_init();
+	} else {
+		csrc_octeon.rating = 300;
+		clocksource_register_hz(&csrc_octeon, octeon_get_clock_rate());
+	}
 }
 
 void __udelay(unsigned long us)
-- 
1.9.1

