Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Tue Dec  3 23:43:21 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt squat_hero_test_1.twr squat_hero_test_1.udb -gui -msgset C:/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat_hero/promote.xml

-----------------------------------------
Design:          vga
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 17.3913%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{vgaCont/vcnt_22__i9/SR   vgaCont/vcnt_22__i8/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i7/SR   vgaCont/vcnt_22__i6/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i5/SR   vgaCont/vcnt_22__i4/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i3/SR   vgaCont/vcnt_22__i2/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i1/SR   vgaCont/vcnt_22__i0/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i9/SR   vgaCont/hcnt_23__i8/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i7/SR   vgaCont/hcnt_23__i6/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i5/SR   vgaCont/hcnt_23__i4/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i3/SR   vgaCont/hcnt_23__i2/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i1/SR   vgaCont/hcnt_23__i0/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
frame_switch                            |                     input
blank_b                                 |                    output
vsync                                   |                    output
hsync                                   |                    output
vgaclk                                  |                    output
b[3]                                    |                    output
b[2]                                    |                    output
b[1]                                    |                    output
b[0]                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "vgaclk_c"
=======================
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          12.663 ns |         78.970 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int_osc                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int_osc              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/hcnt_23__i5/D                    |   27.138 ns 
vgaCont/hcnt_23__i4/D                    |   27.191 ns 
vgaCont/hcnt_23__i1/D                    |   27.733 ns 
vgaCont/hcnt_23__i3/D                    |   27.733 ns 
vgaCont/hcnt_23__i9/D                    |   27.733 ns 
vgaCont/hcnt_23__i0/D                    |   27.786 ns 
vgaCont/hcnt_23__i2/D                    |   27.786 ns 
vgaCont/hcnt_23__i6/D                    |   27.786 ns 
vgaCont/hcnt_23__i8/D                    |   27.786 ns 
vgaCont/hcnt_23__i7/D                    |   28.051 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i5/D  (SLICE_R25C14B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : -0.595 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.137 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.675                 23.572  15      
vgaCont/i1_2_lut_adj_4/A->vgaCont/i1_2_lut_adj_4/Z
                                          SLICE_R25C14B      B0_TO_F0_DELAY      0.476                 24.048  1       
vgaCont/x_9__N_1[5]                                          NET DELAY           0.000                 24.048  1       
vgaCont/hcnt_23__i5/D                                        ENDPOINT            0.000                 24.048  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.080                 51.383  11      
{vgaCont/hcnt_23__i5/CK   vgaCont/hcnt_23__i4/CK}
                                                             CLOCK PIN           0.000                 51.383  1       
                                                             Uncertainty      -(0.000)                 51.383  
                                                             Setup time       -(0.198)                 51.185  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.185  
Arrival Time                                                                                        -(24.047)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.137  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i4/D  (SLICE_R25C14B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : -0.595 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.190 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.622                 23.519  15      
vgaCont/i1_2_lut_adj_3/A->vgaCont/i1_2_lut_adj_3/Z
                                          SLICE_R25C14B      C1_TO_F1_DELAY      0.476                 23.995  1       
vgaCont/x_9__N_1[4]                                          NET DELAY           0.000                 23.995  1       
vgaCont/hcnt_23__i4/D                                        ENDPOINT            0.000                 23.995  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.080                 51.383  11      
{vgaCont/hcnt_23__i5/CK   vgaCont/hcnt_23__i4/CK}
                                                             CLOCK PIN           0.000                 51.383  1       
                                                             Uncertainty      -(0.000)                 51.383  
                                                             Setup time       -(0.198)                 51.185  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.185  
Arrival Time                                                                                        -(23.994)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.190  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i1/D  (SLICE_R24C12D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.732 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.675                 23.572  15      
vgaCont/i1_2_lut/A->vgaCont/i1_2_lut/Z    SLICE_R24C12D      B0_TO_F0_DELAY      0.476                 24.048  1       
vgaCont/x_9__N_1[1]                                          NET DELAY           0.000                 24.048  1       
vgaCont/hcnt_23__i1/D                                        ENDPOINT            0.000                 24.048  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i1/CK   vgaCont/hcnt_23__i0/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(24.047)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.732  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i3/D  (SLICE_R24C14C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.732 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.675                 23.572  15      
vgaCont/i1_2_lut_adj_2/A->vgaCont/i1_2_lut_adj_2/Z
                                          SLICE_R24C14C      B0_TO_F0_DELAY      0.476                 24.048  1       
vgaCont/x_9__N_1[3]                                          NET DELAY           0.000                 24.048  1       
vgaCont/hcnt_23__i3/D                                        ENDPOINT            0.000                 24.048  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i3/CK   vgaCont/hcnt_23__i2/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(24.047)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.732  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i9/D  (SLICE_R24C14D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.732 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.675                 23.572  15      
vgaCont/i457_2_lut/B->vgaCont/i457_2_lut/Z
                                          SLICE_R24C14D      B0_TO_F0_DELAY      0.476                 24.048  1       
vgaCont/x_9__N_1[9]                                          NET DELAY           0.000                 24.048  1       
vgaCont/hcnt_23__i9/D                                        ENDPOINT            0.000                 24.048  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(24.047)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.732  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i0/D  (SLICE_R24C12D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.785 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.622                 23.519  15      
vgaCont/i1_2_lut_adj_17/A->vgaCont/i1_2_lut_adj_17/Z
                                          SLICE_R24C12D      C1_TO_F1_DELAY      0.476                 23.995  1       
vgaCont/x_9__N_1[0]                                          NET DELAY           0.000                 23.995  1       
vgaCont/hcnt_23__i0/D                                        ENDPOINT            0.000                 23.995  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i1/CK   vgaCont/hcnt_23__i0/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(23.994)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.785  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i2/D  (SLICE_R24C14C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.785 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.622                 23.519  15      
vgaCont/i1_2_lut_adj_1/A->vgaCont/i1_2_lut_adj_1/Z
                                          SLICE_R24C14C      C1_TO_F1_DELAY      0.476                 23.995  1       
vgaCont/x_9__N_1[2]                                          NET DELAY           0.000                 23.995  1       
vgaCont/hcnt_23__i2/D                                        ENDPOINT            0.000                 23.995  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i3/CK   vgaCont/hcnt_23__i2/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(23.994)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.785  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i6/D  (SLICE_R24C12C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.785 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.622                 23.519  15      
vgaCont/i1_2_lut_adj_5/A->vgaCont/i1_2_lut_adj_5/Z
                                          SLICE_R24C12C      C1_TO_F1_DELAY      0.476                 23.995  1       
vgaCont/x_9__N_1[6]                                          NET DELAY           0.000                 23.995  1       
vgaCont/hcnt_23__i6/D                                        ENDPOINT            0.000                 23.995  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i7/CK   vgaCont/hcnt_23__i6/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(23.994)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.785  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i8/D  (SLICE_R24C14D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.785 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.622                 23.519  15      
vgaCont/i458_2_lut/B->vgaCont/i458_2_lut/Z
                                          SLICE_R24C14D      C1_TO_F1_DELAY      0.476                 23.995  1       
vgaCont/x_9__N_1[8]                                          NET DELAY           0.000                 23.995  1       
vgaCont/hcnt_23__i8/D                                        ENDPOINT            0.000                 23.995  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(23.994)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.785  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i7/D  (SLICE_R24C12C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.050 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.357                 23.254  15      
vgaCont/i459_2_lut/B->vgaCont/i459_2_lut/Z
                                          SLICE_R24C12C      D0_TO_F0_DELAY      0.476                 23.730  1       
vgaCont/x_9__N_1[7]                                          NET DELAY           0.000                 23.730  1       
vgaCont/hcnt_23__i7/D                                        ENDPOINT            0.000                 23.730  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i7/CK   vgaCont/hcnt_23__i6/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(23.729)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.050  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/hcnt_23__i8/D                    |    3.113 ns 
vgaCont/vcnt_22__i1/D                    |    3.113 ns 
vgaCont/vcnt_22__i0/D                    |    3.113 ns 
vgaCont/vcnt_22__i3/D                    |    3.113 ns 
vgaCont/vcnt_22__i5/D                    |    3.113 ns 
vgaCont/vcnt_22__i4/D                    |    3.113 ns 
vgaCont/vcnt_22__i7/D                    |    3.113 ns 
vgaCont/vcnt_22__i6/D                    |    3.113 ns 
vgaCont/vcnt_22__i9/D                    |    3.113 ns 
vgaCont/vcnt_22__i8/D                    |    3.113 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_23__i8/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i8/D  (SLICE_R24C14D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.744                  6.896  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN        0.000                  6.896  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_23__i8/CK->vgaCont/hcnt_23__i8/Q
                                          SLICE_R24C14D      CLK_TO_Q1_DELAY  0.779                  7.675  5       
vgaCont/x[8]                                                 NET DELAY        0.882                  8.557  5       
vgaCont/hcnt_23_add_4_9/C1->vgaCont/hcnt_23_add_4_9/S1
                                          SLICE_R24C14A      C1_TO_F1_DELAY   0.266                  8.823  1       
vgaCont/n45[8]                                               NET DELAY        0.934                  9.757  1       
vgaCont/i458_2_lut/A->vgaCont/i458_2_lut/Z
                                          SLICE_R24C14D      D1_TO_F1_DELAY   0.252                 10.009  1       
vgaCont/x_9__N_1[8]                                          NET DELAY        0.000                 10.009  1       
vgaCont/hcnt_23__i8/D                                        ENDPOINT         0.000                 10.009  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.744                  6.896  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN        0.000                  6.896  1       
                                                             Uncertainty      0.000                  6.896  
                                                             Hold time        0.000                  6.896  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.896  
Arrival Time                                                                                        10.009  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i1/Q  (SLICE_R25C9C)
Path End         : vgaCont/vcnt_22__i1/D  (SLICE_R25C9C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i1/CK   vgaCont/vcnt_22__i0/CK}
                                                             CLOCK PIN        0.000                  6.822  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i1/CK->vgaCont/vcnt_22__i1/Q
                                          SLICE_R25C9C       CLK_TO_Q0_DELAY  0.779                  7.601  4       
vgaCont/y[1]                                                 NET DELAY        0.882                  8.483  4       
vgaCont/vcnt_22_add_4_3/C0->vgaCont/vcnt_22_add_4_3/S0
                                          SLICE_R24C9B       C0_TO_F0_DELAY   0.266                  8.749  1       
vgaCont/n35[1]                                               NET DELAY        0.934                  9.683  1       
vgaCont/i1_2_lut_adj_6/B->vgaCont/i1_2_lut_adj_6/Z
                                          SLICE_R25C9C       D0_TO_F0_DELAY   0.252                  9.935  1       
vgaCont/n52                                                  NET DELAY        0.000                  9.935  1       
vgaCont/vcnt_22__i1/D                                        ENDPOINT         0.000                  9.935  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i1/CK   vgaCont/vcnt_22__i0/CK}
                                                             CLOCK PIN        0.000                  6.822  1       
                                                             Uncertainty      0.000                  6.822  
                                                             Hold time        0.000                  6.822  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.822  
Arrival Time                                                                                         9.935  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i0/Q  (SLICE_R25C9C)
Path End         : vgaCont/vcnt_22__i0/D  (SLICE_R25C9C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i1/CK   vgaCont/vcnt_22__i0/CK}
                                                             CLOCK PIN        0.000                  6.822  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i0/CK->vgaCont/vcnt_22__i0/Q
                                          SLICE_R25C9C       CLK_TO_Q1_DELAY  0.779                  7.601  4       
vgaCont/y[0]                                                 NET DELAY        0.882                  8.483  4       
vgaCont/vcnt_22_add_4_1/C1->vgaCont/vcnt_22_add_4_1/S1
                                          SLICE_R24C9A       C1_TO_F1_DELAY   0.266                  8.749  1       
vgaCont/n35[0]                                               NET DELAY        0.934                  9.683  1       
vgaCont/i1_2_lut_adj_19/B->vgaCont/i1_2_lut_adj_19/Z
                                          SLICE_R25C9C       D1_TO_F1_DELAY   0.252                  9.935  1       
vgaCont/n46[0]                                               NET DELAY        0.000                  9.935  1       
vgaCont/vcnt_22__i0/D                                        ENDPOINT         0.000                  9.935  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i1/CK   vgaCont/vcnt_22__i0/CK}
                                                             CLOCK PIN        0.000                  6.822  1       
                                                             Uncertainty      0.000                  6.822  
                                                             Hold time        0.000                  6.822  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.822  
Arrival Time                                                                                         9.935  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i3/Q  (SLICE_R25C9B)
Path End         : vgaCont/vcnt_22__i3/D  (SLICE_R25C9B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i3/CK   vgaCont/vcnt_22__i2/CK}
                                                             CLOCK PIN        0.000                  6.822  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i3/CK->vgaCont/vcnt_22__i3/Q
                                          SLICE_R25C9B       CLK_TO_Q0_DELAY  0.779                  7.601  4       
vgaCont/y[3]                                                 NET DELAY        0.882                  8.483  4       
vgaCont/vcnt_22_add_4_5/C0->vgaCont/vcnt_22_add_4_5/S0
                                          SLICE_R24C9C       C0_TO_F0_DELAY   0.266                  8.749  1       
vgaCont/n35[3]                                               NET DELAY        0.934                  9.683  1       
vgaCont/i1_2_lut_adj_8/B->vgaCont/i1_2_lut_adj_8/Z
                                          SLICE_R25C9B       D0_TO_F0_DELAY   0.252                  9.935  1       
vgaCont/n46[3]                                               NET DELAY        0.000                  9.935  1       
vgaCont/vcnt_22__i3/D                                        ENDPOINT         0.000                  9.935  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i3/CK   vgaCont/vcnt_22__i2/CK}
                                                             CLOCK PIN        0.000                  6.822  1       
                                                             Uncertainty      0.000                  6.822  
                                                             Hold time        0.000                  6.822  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.822  
Arrival Time                                                                                         9.935  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i5/Q  (SLICE_R25C9D)
Path End         : vgaCont/vcnt_22__i5/D  (SLICE_R25C9D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN        0.000                  6.822  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i5/CK->vgaCont/vcnt_22__i5/Q
                                          SLICE_R25C9D       CLK_TO_Q0_DELAY  0.779                  7.601  5       
vgaCont/y[5]                                                 NET DELAY        0.882                  8.483  5       
vgaCont/vcnt_22_add_4_7/C0->vgaCont/vcnt_22_add_4_7/S0
                                          SLICE_R24C9D       C0_TO_F0_DELAY   0.266                  8.749  1       
vgaCont/n35[5]                                               NET DELAY        0.934                  9.683  1       
vgaCont/i1_2_lut_adj_10/B->vgaCont/i1_2_lut_adj_10/Z
                                          SLICE_R25C9D       D0_TO_F0_DELAY   0.252                  9.935  1       
vgaCont/n46[5]                                               NET DELAY        0.000                  9.935  1       
vgaCont/vcnt_22__i5/D                                        ENDPOINT         0.000                  9.935  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN        0.000                  6.822  1       
                                                             Uncertainty      0.000                  6.822  
                                                             Hold time        0.000                  6.822  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.822  
Arrival Time                                                                                         9.935  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i4/Q  (SLICE_R25C9D)
Path End         : vgaCont/vcnt_22__i4/D  (SLICE_R25C9D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN        0.000                  6.822  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i4/CK->vgaCont/vcnt_22__i4/Q
                                          SLICE_R25C9D       CLK_TO_Q1_DELAY  0.779                  7.601  4       
vgaCont/y[4]                                                 NET DELAY        0.882                  8.483  4       
vgaCont/vcnt_22_add_4_5/C1->vgaCont/vcnt_22_add_4_5/S1
                                          SLICE_R24C9C       C1_TO_F1_DELAY   0.266                  8.749  1       
vgaCont/n35[4]                                               NET DELAY        0.934                  9.683  1       
vgaCont/i1_2_lut_adj_9/B->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R25C9D       D1_TO_F1_DELAY   0.252                  9.935  1       
vgaCont/n55_adj_4275                                         NET DELAY        0.000                  9.935  1       
vgaCont/vcnt_22__i4/D                                        ENDPOINT         0.000                  9.935  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN        0.000                  6.822  1       
                                                             Uncertainty      0.000                  6.822  
                                                             Hold time        0.000                  6.822  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.822  
Arrival Time                                                                                         9.935  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i7/Q  (SLICE_R24C10D)
Path End         : vgaCont/vcnt_22__i7/D  (SLICE_R24C10D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  7.111  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i7/CK->vgaCont/vcnt_22__i7/Q
                                          SLICE_R24C10D      CLK_TO_Q0_DELAY  0.779                  7.890  5       
vgaCont/y[7]                                                 NET DELAY        0.882                  8.772  5       
vgaCont/vcnt_22_add_4_9/C0->vgaCont/vcnt_22_add_4_9/S0
                                          SLICE_R24C10A      C0_TO_F0_DELAY   0.266                  9.038  1       
vgaCont/n35[7]                                               NET DELAY        0.934                  9.972  1       
vgaCont/i1_2_lut_adj_12/B->vgaCont/i1_2_lut_adj_12/Z
                                          SLICE_R24C10D      D0_TO_F0_DELAY   0.252                 10.224  1       
vgaCont/n46[7]                                               NET DELAY        0.000                 10.224  1       
vgaCont/vcnt_22__i7/D                                        ENDPOINT         0.000                 10.224  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  7.111  1       
                                                             Uncertainty      0.000                  7.111  
                                                             Hold time        0.000                  7.111  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.111  
Arrival Time                                                                                        10.224  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i6/Q  (SLICE_R24C10D)
Path End         : vgaCont/vcnt_22__i6/D  (SLICE_R24C10D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  7.111  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i6/CK->vgaCont/vcnt_22__i6/Q
                                          SLICE_R24C10D      CLK_TO_Q1_DELAY  0.779                  7.890  5       
vgaCont/y[6]                                                 NET DELAY        0.882                  8.772  5       
vgaCont/vcnt_22_add_4_7/C1->vgaCont/vcnt_22_add_4_7/S1
                                          SLICE_R24C9D       C1_TO_F1_DELAY   0.266                  9.038  1       
vgaCont/n35[6]                                               NET DELAY        0.934                  9.972  1       
vgaCont/i1_2_lut_adj_11/B->vgaCont/i1_2_lut_adj_11/Z
                                          SLICE_R24C10D      D1_TO_F1_DELAY   0.252                 10.224  1       
vgaCont/n46[6]                                               NET DELAY        0.000                 10.224  1       
vgaCont/vcnt_22__i6/D                                        ENDPOINT         0.000                 10.224  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  7.111  1       
                                                             Uncertainty      0.000                  7.111  
                                                             Hold time        0.000                  7.111  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.111  
Arrival Time                                                                                        10.224  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i9/Q  (SLICE_R24C10C)
Path End         : vgaCont/vcnt_22__i9/D  (SLICE_R24C10C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  7.111  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i9/CK->vgaCont/vcnt_22__i9/Q
                                          SLICE_R24C10C      CLK_TO_Q0_DELAY  0.779                  7.890  6       
vgaCont/y[9]                                                 NET DELAY        0.882                  8.772  6       
vgaCont/vcnt_22_add_4_11/C0->vgaCont/vcnt_22_add_4_11/S0
                                          SLICE_R24C10B      C0_TO_F0_DELAY   0.266                  9.038  1       
vgaCont/n35[9]                                               NET DELAY        0.934                  9.972  1       
vgaCont/i454_2_lut/A->vgaCont/i454_2_lut/Z
                                          SLICE_R24C10C      D0_TO_F0_DELAY   0.252                 10.224  1       
vgaCont/n46[9]                                               NET DELAY        0.000                 10.224  1       
vgaCont/vcnt_22__i9/D                                        ENDPOINT         0.000                 10.224  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  7.111  1       
                                                             Uncertainty      0.000                  7.111  
                                                             Hold time        0.000                  7.111  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.111  
Arrival Time                                                                                        10.224  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i8/Q  (SLICE_R24C10C)
Path End         : vgaCont/vcnt_22__i8/D  (SLICE_R24C10C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  7.111  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i8/CK->vgaCont/vcnt_22__i8/Q
                                          SLICE_R24C10C      CLK_TO_Q1_DELAY  0.779                  7.890  5       
vgaCont/y[8]                                                 NET DELAY        0.882                  8.772  5       
vgaCont/vcnt_22_add_4_9/C1->vgaCont/vcnt_22_add_4_9/S1
                                          SLICE_R24C10A      C1_TO_F1_DELAY   0.266                  9.038  1       
vgaCont/n35[8]                                               NET DELAY        0.934                  9.972  1       
vgaCont/i1_2_lut_adj_13/B->vgaCont/i1_2_lut_adj_13/Z
                                          SLICE_R24C10C      D1_TO_F1_DELAY   0.252                 10.224  1       
vgaCont/n46[8]                                               NET DELAY        0.000                 10.224  1       
vgaCont/vcnt_22__i8/D                                        ENDPOINT         0.000                 10.224  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  7.111  1       
                                                             Uncertainty      0.000                  7.111  
                                                             Hold time        0.000                  7.111  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.111  
Arrival Time                                                                                        10.224  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



